{
    "schema": {
        "name": "register-description-format",
        "version": "v1"
    },
    "root": {
        "desc": "MK02F12810",
        "version": "1.6",
        "children": [
            "ftfa_flashconfig",
            "dma",
            "fmc",
            "ftfa",
            "dmamux",
            "spi0",
            "crc",
            "pdb0",
            "pit",
            "ftm0",
            "ftm1",
            "ftm2",
            "adc0",
            "dac0",
            "lptmr0",
            "sim",
            "porta",
            "portb",
            "portc",
            "portd",
            "porte",
            "wdog",
            "ewm",
            "mcg",
            "osc",
            "i2c0",
            "uart0",
            "uart1",
            "cmp0",
            "cmp1",
            "vref",
            "llwu",
            "pmc",
            "smc",
            "rcm",
            "pta",
            "ptb",
            "ptc",
            "ptd",
            "pte",
            "mcm"
        ]
    },
    "elements": {
        "ftfa_flashconfig": {
            "type": "blk",
            "children": [
                "ftfa_flashconfig.backkey3",
                "ftfa_flashconfig.backkey2",
                "ftfa_flashconfig.backkey1",
                "ftfa_flashconfig.backkey0",
                "ftfa_flashconfig.backkey7",
                "ftfa_flashconfig.backkey6",
                "ftfa_flashconfig.backkey5",
                "ftfa_flashconfig.backkey4",
                "ftfa_flashconfig.fprot3",
                "ftfa_flashconfig.fprot2",
                "ftfa_flashconfig.fprot1",
                "ftfa_flashconfig.fprot0",
                "ftfa_flashconfig.fsec",
                "ftfa_flashconfig.fopt"
            ],
            "id": "ftfa_flashconfig",
            "name": "ftfa_flashconfig",
            "offset": "0x400",
            "doc": "Flash configuration field"
        },
        "ftfa_flashconfig.backkey3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "key",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "255",
                    "doc": "Backdoor Comparison Key."
                }
            ],
            "id": "ftfa_flashconfig.backkey3",
            "name": "backkey3",
            "offset": "0x0",
            "doc": "Backdoor Comparison Key 3."
        },
        "ftfa_flashconfig.backkey2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "key",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "255",
                    "doc": "Backdoor Comparison Key."
                }
            ],
            "id": "ftfa_flashconfig.backkey2",
            "name": "backkey2",
            "offset": "0x1",
            "doc": "Backdoor Comparison Key 2."
        },
        "ftfa_flashconfig.backkey1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "key",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "255",
                    "doc": "Backdoor Comparison Key."
                }
            ],
            "id": "ftfa_flashconfig.backkey1",
            "name": "backkey1",
            "offset": "0x2",
            "doc": "Backdoor Comparison Key 1."
        },
        "ftfa_flashconfig.backkey0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "key",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "255",
                    "doc": "Backdoor Comparison Key."
                }
            ],
            "id": "ftfa_flashconfig.backkey0",
            "name": "backkey0",
            "offset": "0x3",
            "doc": "Backdoor Comparison Key 0."
        },
        "ftfa_flashconfig.backkey7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "key",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "255",
                    "doc": "Backdoor Comparison Key."
                }
            ],
            "id": "ftfa_flashconfig.backkey7",
            "name": "backkey7",
            "offset": "0x4",
            "doc": "Backdoor Comparison Key 7."
        },
        "ftfa_flashconfig.backkey6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "key",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "255",
                    "doc": "Backdoor Comparison Key."
                }
            ],
            "id": "ftfa_flashconfig.backkey6",
            "name": "backkey6",
            "offset": "0x5",
            "doc": "Backdoor Comparison Key 6."
        },
        "ftfa_flashconfig.backkey5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "key",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "255",
                    "doc": "Backdoor Comparison Key."
                }
            ],
            "id": "ftfa_flashconfig.backkey5",
            "name": "backkey5",
            "offset": "0x6",
            "doc": "Backdoor Comparison Key 5."
        },
        "ftfa_flashconfig.backkey4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "key",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "255",
                    "doc": "Backdoor Comparison Key."
                }
            ],
            "id": "ftfa_flashconfig.backkey4",
            "name": "backkey4",
            "offset": "0x7",
            "doc": "Backdoor Comparison Key 4."
        },
        "ftfa_flashconfig.fprot3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prot",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "255",
                    "doc": "P-Flash Region Protect"
                }
            ],
            "id": "ftfa_flashconfig.fprot3",
            "name": "fprot3",
            "offset": "0x8",
            "doc": "Non-volatile P-Flash Protection 1 - Low Register"
        },
        "ftfa_flashconfig.fprot2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prot",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "255",
                    "doc": "P-Flash Region Protect"
                }
            ],
            "id": "ftfa_flashconfig.fprot2",
            "name": "fprot2",
            "offset": "0x9",
            "doc": "Non-volatile P-Flash Protection 1 - High Register"
        },
        "ftfa_flashconfig.fprot1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prot",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "255",
                    "doc": "P-Flash Region Protect"
                }
            ],
            "id": "ftfa_flashconfig.fprot1",
            "name": "fprot1",
            "offset": "0xa",
            "doc": "Non-volatile P-Flash Protection 0 - Low Register"
        },
        "ftfa_flashconfig.fprot0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prot",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "255",
                    "doc": "P-Flash Region Protect"
                }
            ],
            "id": "ftfa_flashconfig.fprot0",
            "name": "fprot0",
            "offset": "0xb",
            "doc": "Non-volatile P-Flash Protection 0 - High Register"
        },
        "ftfa_flashconfig.fsec": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "keyen",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "3",
                    "doc": "Backdoor Key Security Enable"
                },
                {
                    "name": "meen",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "3",
                    "doc": "no description available"
                },
                {
                    "name": "fslacc",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "3",
                    "doc": "Freescale Failure Analysis Access Code"
                },
                {
                    "name": "sec",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "3",
                    "doc": "Flash Security"
                }
            ],
            "id": "ftfa_flashconfig.fsec",
            "name": "fsec",
            "offset": "0xc",
            "doc": "Non-volatile Flash Security Register"
        },
        "ftfa_flashconfig.fopt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fast_init",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "no description available"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nmi_dis",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "no description available"
                },
                {
                    "name": "ezport_dis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "no description available"
                },
                {
                    "name": "lpboot",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "no description available"
                }
            ],
            "id": "ftfa_flashconfig.fopt",
            "name": "fopt",
            "offset": "0xd",
            "doc": "Non-volatile Flash Option Register"
        },
        "dma": {
            "type": "blk",
            "children": [
                "dma.cr",
                "dma.es",
                "dma.erq",
                "dma.eei",
                "dma.ceei",
                "dma.seei",
                "dma.cerq",
                "dma.serq",
                "dma.cdne",
                "dma.ssrt",
                "dma.cerr",
                "dma.cint",
                "dma.int",
                "dma.err",
                "dma.hrs",
                "dma.ears",
                "dma.dchpri%s",
                "dma.dchpri%s",
                "dma.dchpri%s",
                "dma.dchpri%s",
                "dma.tcd%s_saddr",
                "dma.tcd%s_saddr",
                "dma.tcd%s_saddr",
                "dma.tcd%s_saddr",
                "dma.tcd%s_soff",
                "dma.tcd%s_soff",
                "dma.tcd%s_soff",
                "dma.tcd%s_soff",
                "dma.tcd%s_attr",
                "dma.tcd%s_attr",
                "dma.tcd%s_attr",
                "dma.tcd%s_attr",
                "dma.tcd%s_nbytes_mlno",
                "dma.tcd%s_nbytes_mlno",
                "dma.tcd%s_nbytes_mlno",
                "dma.tcd%s_nbytes_mlno",
                "dma.tcd%s_nbytes_mloffno",
                "dma.tcd%s_nbytes_mloffno",
                "dma.tcd%s_nbytes_mloffno",
                "dma.tcd%s_nbytes_mloffno",
                "dma.tcd%s_nbytes_mloffyes",
                "dma.tcd%s_nbytes_mloffyes",
                "dma.tcd%s_nbytes_mloffyes",
                "dma.tcd%s_nbytes_mloffyes",
                "dma.tcd%s_slast",
                "dma.tcd%s_slast",
                "dma.tcd%s_slast",
                "dma.tcd%s_slast",
                "dma.tcd%s_daddr",
                "dma.tcd%s_daddr",
                "dma.tcd%s_daddr",
                "dma.tcd%s_daddr",
                "dma.tcd%s_doff",
                "dma.tcd%s_doff",
                "dma.tcd%s_doff",
                "dma.tcd%s_doff",
                "dma.tcd%s_citer_elinkno",
                "dma.tcd%s_citer_elinkno",
                "dma.tcd%s_citer_elinkno",
                "dma.tcd%s_citer_elinkno",
                "dma.tcd%s_citer_elinkyes",
                "dma.tcd%s_citer_elinkyes",
                "dma.tcd%s_citer_elinkyes",
                "dma.tcd%s_citer_elinkyes",
                "dma.tcd%s_dlastsga",
                "dma.tcd%s_dlastsga",
                "dma.tcd%s_dlastsga",
                "dma.tcd%s_dlastsga",
                "dma.tcd%s_csr",
                "dma.tcd%s_csr",
                "dma.tcd%s_csr",
                "dma.tcd%s_csr",
                "dma.tcd%s_biter_elinkno",
                "dma.tcd%s_biter_elinkno",
                "dma.tcd%s_biter_elinkno",
                "dma.tcd%s_biter_elinkno",
                "dma.tcd%s_biter_elinkyes",
                "dma.tcd%s_biter_elinkyes",
                "dma.tcd%s_biter_elinkyes",
                "dma.tcd%s_biter_elinkyes"
            ],
            "id": "dma",
            "name": "dma",
            "offset": "0x40008000",
            "doc": "Enhanced direct memory access controller"
        },
        "dma.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cx",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Cancel Transfer"
                },
                {
                    "name": "ecx",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Error Cancel Transfer"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "emlm",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable Minor Loop Mapping"
                },
                {
                    "name": "clm",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Continuous Link Mode"
                },
                {
                    "name": "halt",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Halt DMA Operations"
                },
                {
                    "name": "hoe",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Halt On Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "erca",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable Round Robin Channel Arbitration"
                },
                {
                    "name": "edbg",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable Debug"
                },
                {
                    "name": "rsvd2",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "dma.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "dma.es": {
            "type": "reg",
            "fields": [
                {
                    "name": "vld",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Logical OR of all ERR status bits"
                },
                {
                    "name": "rsvd2",
                    "lsb": 17,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ecx",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transfer Canceled"
                },
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpe",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel Priority Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errchn",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Channel Number or Canceled Channel Number"
                },
                {
                    "name": "sae",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Source Address Error"
                },
                {
                    "name": "soe",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Source Offset Error"
                },
                {
                    "name": "dae",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Destination Address Error"
                },
                {
                    "name": "doe",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Destination Offset Error"
                },
                {
                    "name": "nce",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "NBYTES/CITER Configuration Error"
                },
                {
                    "name": "sge",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scatter/Gather Configuration Error"
                },
                {
                    "name": "sbe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Source Bus Error"
                },
                {
                    "name": "dbe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Destination Bus Error"
                }
            ],
            "id": "dma.es",
            "name": "es",
            "offset": "0x4",
            "doc": "Error Status Register"
        },
        "dma.erq": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "erq3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable DMA Request 3"
                },
                {
                    "name": "erq2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable DMA Request 2"
                },
                {
                    "name": "erq1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable DMA Request 1"
                },
                {
                    "name": "erq0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable DMA Request 0"
                }
            ],
            "id": "dma.erq",
            "name": "erq",
            "offset": "0xc",
            "doc": "Enable Request Register"
        },
        "dma.eei": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eei3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable Error Interrupt 3"
                },
                {
                    "name": "eei2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable Error Interrupt 2"
                },
                {
                    "name": "eei1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable Error Interrupt 1"
                },
                {
                    "name": "eei0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable Error Interrupt 0"
                }
            ],
            "id": "dma.eei",
            "name": "eei",
            "offset": "0x14",
            "doc": "Enable Error Interrupt Register"
        },
        "dma.ceei": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nop",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "No Op enable"
                },
                {
                    "name": "caee",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear All Enable Error Interrupts"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ceei",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Enable Error Interrupt"
                }
            ],
            "id": "dma.ceei",
            "name": "ceei",
            "offset": "0x18",
            "doc": "Clear Enable Error Interrupt Register"
        },
        "dma.seei": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nop",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "No Op enable"
                },
                {
                    "name": "saee",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Sets All Enable Error Interrupts"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "seei",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Enable Error Interrupt"
                }
            ],
            "id": "dma.seei",
            "name": "seei",
            "offset": "0x19",
            "doc": "Set Enable Error Interrupt Register"
        },
        "dma.cerq": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nop",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "No Op enable"
                },
                {
                    "name": "caer",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear All Enable Requests"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cerq",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Enable Request"
                }
            ],
            "id": "dma.cerq",
            "name": "cerq",
            "offset": "0x1a",
            "doc": "Clear Enable Request Register"
        },
        "dma.serq": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nop",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "No Op enable"
                },
                {
                    "name": "saer",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set All Enable Requests"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "serq",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set enable request"
                }
            ],
            "id": "dma.serq",
            "name": "serq",
            "offset": "0x1b",
            "doc": "Set Enable Request Register"
        },
        "dma.cdne": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nop",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "No Op enable"
                },
                {
                    "name": "cadn",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clears All DONE Bits"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cdne",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear DONE Bit"
                }
            ],
            "id": "dma.cdne",
            "name": "cdne",
            "offset": "0x1c",
            "doc": "Clear DONE Status Bit Register"
        },
        "dma.ssrt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nop",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "No Op enable"
                },
                {
                    "name": "sast",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set All START Bits (activates all channels)"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ssrt",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set START Bit"
                }
            ],
            "id": "dma.ssrt",
            "name": "ssrt",
            "offset": "0x1d",
            "doc": "Set START Bit Register"
        },
        "dma.cerr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nop",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "No Op enable"
                },
                {
                    "name": "caei",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear All Error Indicators"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cerr",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Error Indicator"
                }
            ],
            "id": "dma.cerr",
            "name": "cerr",
            "offset": "0x1e",
            "doc": "Clear Error Register"
        },
        "dma.cint": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nop",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "No Op enable"
                },
                {
                    "name": "cair",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear All Interrupt Requests"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cint",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Interrupt Request"
                }
            ],
            "id": "dma.cint",
            "name": "cint",
            "offset": "0x1f",
            "doc": "Clear Interrupt Request Register"
        },
        "dma.int": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "int3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Request 3"
                },
                {
                    "name": "int2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Request 2"
                },
                {
                    "name": "int1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Request 1"
                },
                {
                    "name": "int0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Request 0"
                }
            ],
            "id": "dma.int",
            "name": "int",
            "offset": "0x24",
            "doc": "Interrupt Request Register"
        },
        "dma.err": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "err3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Error In Channel 3"
                },
                {
                    "name": "err2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Error In Channel 2"
                },
                {
                    "name": "err1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Error In Channel 1"
                },
                {
                    "name": "err0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Error In Channel 0"
                }
            ],
            "id": "dma.err",
            "name": "err",
            "offset": "0x2c",
            "doc": "Error Register"
        },
        "dma.hrs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hrs3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Hardware Request Status Channel 3"
                },
                {
                    "name": "hrs2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Hardware Request Status Channel 2"
                },
                {
                    "name": "hrs1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Hardware Request Status Channel 1"
                },
                {
                    "name": "hrs0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Hardware Request Status Channel 0"
                }
            ],
            "id": "dma.hrs",
            "name": "hrs",
            "offset": "0x34",
            "doc": "Hardware Request Status Register"
        },
        "dma.ears": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "edreq_3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable asynchronous DMA request in stop for channel 3."
                },
                {
                    "name": "edreq_2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable asynchronous DMA request in stop for channel 2."
                },
                {
                    "name": "edreq_1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable asynchronous DMA request in stop for channel 1."
                },
                {
                    "name": "edreq_0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable asynchronous DMA request in stop for channel 0."
                }
            ],
            "id": "dma.ears",
            "name": "ears",
            "offset": "0x44",
            "doc": "Enable Asynchronous Request in Stop Register"
        },
        "dma.dchpri%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ecp",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable Channel Preemption"
                },
                {
                    "name": "dpa",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Disable Preempt Ability"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chpri",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel n Arbitration Priority"
                }
            ],
            "id": "dma.dchpri%s",
            "name": "dchpri%s",
            "offset": "0x103",
            "doc": "Channel n Priority Register"
        },
        "dma.tcd%s_saddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "saddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Address"
                }
            ],
            "id": "dma.tcd%s_saddr",
            "name": "tcd%s_saddr",
            "offset": "0x1060",
            "doc": "TCD Source Address"
        },
        "dma.tcd%s_soff": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "soff",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source address signed offset"
                }
            ],
            "id": "dma.tcd%s_soff",
            "name": "tcd%s_soff",
            "offset": "0x1064",
            "doc": "TCD Signed Source Address Offset"
        },
        "dma.tcd%s_attr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "smod",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Address Modulo."
                },
                {
                    "name": "ssize",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source data transfer size"
                },
                {
                    "name": "dmod",
                    "lsb": 3,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Address Modulo"
                },
                {
                    "name": "dsize",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Data Transfer Size"
                }
            ],
            "id": "dma.tcd%s_attr",
            "name": "tcd%s_attr",
            "offset": "0x1066",
            "doc": "TCD Transfer Attributes"
        },
        "dma.tcd%s_nbytes_mlno": {
            "type": "reg",
            "fields": [
                {
                    "name": "nbytes",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Minor Byte Transfer Count"
                }
            ],
            "id": "dma.tcd%s_nbytes_mlno",
            "name": "tcd%s_nbytes_mlno",
            "offset": "0x1068",
            "doc": "TCD Minor Byte Count (Minor Loop Disabled)"
        },
        "dma.tcd%s_nbytes_mloffno": {
            "type": "reg",
            "fields": [
                {
                    "name": "smloe",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Minor Loop Offset Enable"
                },
                {
                    "name": "dmloe",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Minor Loop Offset enable"
                },
                {
                    "name": "nbytes",
                    "lsb": 0,
                    "nbits": 30,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Minor Byte Transfer Count"
                }
            ],
            "id": "dma.tcd%s_nbytes_mloffno",
            "name": "tcd%s_nbytes_mloffno",
            "offset": "0x1068",
            "doc": "TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)"
        },
        "dma.tcd%s_nbytes_mloffyes": {
            "type": "reg",
            "fields": [
                {
                    "name": "smloe",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Minor Loop Offset Enable"
                },
                {
                    "name": "dmloe",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Minor Loop Offset enable"
                },
                {
                    "name": "mloff",
                    "lsb": 10,
                    "nbits": 20,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes."
                },
                {
                    "name": "nbytes",
                    "lsb": 0,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Minor Byte Transfer Count"
                }
            ],
            "id": "dma.tcd%s_nbytes_mloffyes",
            "name": "tcd%s_nbytes_mloffyes",
            "offset": "0x1068",
            "doc": "TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)"
        },
        "dma.tcd%s_slast": {
            "type": "reg",
            "fields": [
                {
                    "name": "slast",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Last source Address Adjustment"
                }
            ],
            "id": "dma.tcd%s_slast",
            "name": "tcd%s_slast",
            "offset": "0x106c",
            "doc": "TCD Last Source Address Adjustment"
        },
        "dma.tcd%s_daddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "daddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Address"
                }
            ],
            "id": "dma.tcd%s_daddr",
            "name": "tcd%s_daddr",
            "offset": "0x1070",
            "doc": "TCD Destination Address"
        },
        "dma.tcd%s_doff": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "doff",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Address Signed offset"
                }
            ],
            "id": "dma.tcd%s_doff",
            "name": "tcd%s_doff",
            "offset": "0x1074",
            "doc": "TCD Signed Destination Address Offset"
        },
        "dma.tcd%s_citer_elinkno": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "elink",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable channel-to-channel linking on minor-loop complete"
                },
                {
                    "name": "citer",
                    "lsb": 0,
                    "nbits": 15,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Current Major Iteration Count"
                }
            ],
            "id": "dma.tcd%s_citer_elinkno",
            "name": "tcd%s_citer_elinkno",
            "offset": "0x1076",
            "doc": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
        },
        "dma.tcd%s_citer_elinkyes": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "elink",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable channel-to-channel linking on minor-loop complete"
                },
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linkch",
                    "lsb": 9,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Link Channel Number"
                },
                {
                    "name": "citer",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Current Major Iteration Count"
                }
            ],
            "id": "dma.tcd%s_citer_elinkyes",
            "name": "tcd%s_citer_elinkyes",
            "offset": "0x1076",
            "doc": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
        },
        "dma.tcd%s_dlastsga": {
            "type": "reg",
            "fields": [
                {
                    "name": "dlastsga",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)"
                }
            ],
            "id": "dma.tcd%s_dlastsga",
            "name": "tcd%s_dlastsga",
            "offset": "0x1078",
            "doc": "TCD Last Destination Address Adjustment/Scatter Gather Address"
        },
        "dma.tcd%s_csr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bwc",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bandwidth Control"
                },
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "majorlinkch",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Link Channel Number"
                },
                {
                    "name": "done",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Done"
                },
                {
                    "name": "active",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Active"
                },
                {
                    "name": "majorelink",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable channel-to-channel linking on major loop complete"
                },
                {
                    "name": "esg",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable Scatter/Gather Processing"
                },
                {
                    "name": "dreq",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Disable Request"
                },
                {
                    "name": "inthalf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable an interrupt when major counter is half complete."
                },
                {
                    "name": "intmajor",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable an interrupt when major iteration count completes"
                },
                {
                    "name": "start",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Start"
                }
            ],
            "id": "dma.tcd%s_csr",
            "name": "tcd%s_csr",
            "offset": "0x107c",
            "doc": "TCD Control and Status"
        },
        "dma.tcd%s_biter_elinkno": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "elink",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enables channel-to-channel linking on minor loop complete"
                },
                {
                    "name": "biter",
                    "lsb": 0,
                    "nbits": 15,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Starting Major Iteration Count"
                }
            ],
            "id": "dma.tcd%s_biter_elinkno",
            "name": "tcd%s_biter_elinkno",
            "offset": "0x107e",
            "doc": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
        },
        "dma.tcd%s_biter_elinkyes": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "elink",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enables channel-to-channel linking on minor loop complete"
                },
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linkch",
                    "lsb": 9,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Link Channel Number"
                },
                {
                    "name": "biter",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Starting Major Iteration Count"
                }
            ],
            "id": "dma.tcd%s_biter_elinkyes",
            "name": "tcd%s_biter_elinkyes",
            "offset": "0x107e",
            "doc": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
        },
        "fmc": {
            "type": "blk",
            "children": [
                "fmc.pfapr",
                "fmc.pfb0cr",
                "fmc.pfb1cr",
                "fmc.tagvdw0s%s",
                "fmc.tagvdw0s%s",
                "fmc.tagvdw0s%s",
                "fmc.tagvdw0s%s",
                "fmc.tagvdw0s%s",
                "fmc.tagvdw0s%s",
                "fmc.tagvdw0s%s",
                "fmc.tagvdw0s%s",
                "fmc.tagvdw1s%s",
                "fmc.tagvdw1s%s",
                "fmc.tagvdw1s%s",
                "fmc.tagvdw1s%s",
                "fmc.tagvdw1s%s",
                "fmc.tagvdw1s%s",
                "fmc.tagvdw1s%s",
                "fmc.tagvdw1s%s",
                "fmc.tagvdw2s%s",
                "fmc.tagvdw2s%s",
                "fmc.tagvdw2s%s",
                "fmc.tagvdw2s%s",
                "fmc.tagvdw2s%s",
                "fmc.tagvdw2s%s",
                "fmc.tagvdw2s%s",
                "fmc.tagvdw2s%s",
                "fmc.tagvdw3s%s",
                "fmc.tagvdw3s%s",
                "fmc.tagvdw3s%s",
                "fmc.tagvdw3s%s",
                "fmc.tagvdw3s%s",
                "fmc.tagvdw3s%s",
                "fmc.tagvdw3s%s",
                "fmc.tagvdw3s%s",
                "fmc.dataw0s%su",
                "fmc.dataw0s%su",
                "fmc.dataw0s%su",
                "fmc.dataw0s%su",
                "fmc.dataw0s%su",
                "fmc.dataw0s%su",
                "fmc.dataw0s%su",
                "fmc.dataw0s%su",
                "fmc.dataw0s%sl",
                "fmc.dataw0s%sl",
                "fmc.dataw0s%sl",
                "fmc.dataw0s%sl",
                "fmc.dataw0s%sl",
                "fmc.dataw0s%sl",
                "fmc.dataw0s%sl",
                "fmc.dataw0s%sl",
                "fmc.dataw1s%su",
                "fmc.dataw1s%su",
                "fmc.dataw1s%su",
                "fmc.dataw1s%su",
                "fmc.dataw1s%su",
                "fmc.dataw1s%su",
                "fmc.dataw1s%su",
                "fmc.dataw1s%su",
                "fmc.dataw1s%sl",
                "fmc.dataw1s%sl",
                "fmc.dataw1s%sl",
                "fmc.dataw1s%sl",
                "fmc.dataw1s%sl",
                "fmc.dataw1s%sl",
                "fmc.dataw1s%sl",
                "fmc.dataw1s%sl",
                "fmc.dataw2s%su",
                "fmc.dataw2s%su",
                "fmc.dataw2s%su",
                "fmc.dataw2s%su",
                "fmc.dataw2s%su",
                "fmc.dataw2s%su",
                "fmc.dataw2s%su",
                "fmc.dataw2s%su",
                "fmc.dataw2s%sl",
                "fmc.dataw2s%sl",
                "fmc.dataw2s%sl",
                "fmc.dataw2s%sl",
                "fmc.dataw2s%sl",
                "fmc.dataw2s%sl",
                "fmc.dataw2s%sl",
                "fmc.dataw2s%sl",
                "fmc.dataw3s%su",
                "fmc.dataw3s%su",
                "fmc.dataw3s%su",
                "fmc.dataw3s%su",
                "fmc.dataw3s%su",
                "fmc.dataw3s%su",
                "fmc.dataw3s%su",
                "fmc.dataw3s%su",
                "fmc.dataw3s%sl",
                "fmc.dataw3s%sl",
                "fmc.dataw3s%sl",
                "fmc.dataw3s%sl",
                "fmc.dataw3s%sl",
                "fmc.dataw3s%sl",
                "fmc.dataw3s%sl",
                "fmc.dataw3s%sl"
            ],
            "id": "fmc",
            "name": "fmc",
            "offset": "0x4001f000",
            "doc": "Flash Memory Controller"
        },
        "fmc.pfapr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m7pfd",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Master 7 Prefetch Disable"
                },
                {
                    "name": "m6pfd",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Master 6 Prefetch Disable"
                },
                {
                    "name": "m5pfd",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Master 5 Prefetch Disable"
                },
                {
                    "name": "m4pfd",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Master 4 Prefetch Disable"
                },
                {
                    "name": "m3pfd",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Master 3 Prefetch Disable"
                },
                {
                    "name": "m2pfd",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 2 Prefetch Disable"
                },
                {
                    "name": "m1pfd",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 1 Prefetch Disable"
                },
                {
                    "name": "m0pfd",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 0 Prefetch Disable"
                },
                {
                    "name": "m7ap",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 7 Access Protection"
                },
                {
                    "name": "m6ap",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 6 Access Protection"
                },
                {
                    "name": "m5ap",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 5 Access Protection"
                },
                {
                    "name": "m4ap",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 4 Access Protection"
                },
                {
                    "name": "m3ap",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 3 Access Protection"
                },
                {
                    "name": "m2ap",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Master 2 Access Protection"
                },
                {
                    "name": "m1ap",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Master 1 Access Protection"
                },
                {
                    "name": "m0ap",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Master 0 Access Protection"
                }
            ],
            "id": "fmc.pfapr",
            "name": "pfapr",
            "offset": "0x0",
            "doc": "Flash Access Protection Register"
        },
        "fmc.pfb0cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "b0rwsc",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "3",
                    "doc": "Bank 0 Read Wait State Control"
                },
                {
                    "name": "clck_way",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Cache Lock Way x"
                },
                {
                    "name": "cinv_way",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Cache Invalidate Way x"
                },
                {
                    "name": "s_b_inv",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Invalidate Prefetch Speculation Buffer"
                },
                {
                    "name": "b0mw",
                    "lsb": 17,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Bank 0 Memory Width"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "crc",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Cache Replacement Control"
                },
                {
                    "name": "b0dce",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bank 0 Data Cache Enable"
                },
                {
                    "name": "b0ice",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bank 0 Instruction Cache Enable"
                },
                {
                    "name": "b0dpe",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bank 0 Data Prefetch Enable"
                },
                {
                    "name": "b0ipe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bank 0 Instruction Prefetch Enable"
                },
                {
                    "name": "b0sebe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bank 0 Single Entry Buffer Enable"
                }
            ],
            "id": "fmc.pfb0cr",
            "name": "pfb0cr",
            "offset": "0x4",
            "doc": "Flash Bank 0 Control Register"
        },
        "fmc.pfb1cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "b1rwsc",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "3",
                    "doc": "Bank 1 Read Wait State Control"
                },
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "b1mw",
                    "lsb": 17,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Bank 1 Memory Width"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "b1dce",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bank 1 Data Cache Enable"
                },
                {
                    "name": "b1ice",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bank 1 Instruction Cache Enable"
                },
                {
                    "name": "b1dpe",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bank 1 Data Prefetch Enable"
                },
                {
                    "name": "b1ipe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bank 1 Instruction Prefetch Enable"
                },
                {
                    "name": "b1sebe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bank 1 Single Entry Buffer Enable"
                }
            ],
            "id": "fmc.pfb1cr",
            "name": "pfb1cr",
            "offset": "0x8",
            "doc": "Flash Bank 1 Control Register"
        },
        "fmc.tagvdw0s%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tag",
                    "lsb": 5,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "14-bit tag for cache entry"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "valid",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "1-bit valid for cache entry"
                }
            ],
            "id": "fmc.tagvdw0s%s",
            "name": "tagvdw0s%s",
            "offset": "0x11c",
            "doc": "Cache Tag Storage"
        },
        "fmc.tagvdw1s%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tag",
                    "lsb": 5,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "14-bit tag for cache entry"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "valid",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "1-bit valid for cache entry"
                }
            ],
            "id": "fmc.tagvdw1s%s",
            "name": "tagvdw1s%s",
            "offset": "0x13c",
            "doc": "Cache Tag Storage"
        },
        "fmc.tagvdw2s%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tag",
                    "lsb": 5,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "14-bit tag for cache entry"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "valid",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "1-bit valid for cache entry"
                }
            ],
            "id": "fmc.tagvdw2s%s",
            "name": "tagvdw2s%s",
            "offset": "0x15c",
            "doc": "Cache Tag Storage"
        },
        "fmc.tagvdw3s%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tag",
                    "lsb": 5,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "14-bit tag for cache entry"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "valid",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "1-bit valid for cache entry"
                }
            ],
            "id": "fmc.tagvdw3s%s",
            "name": "tagvdw3s%s",
            "offset": "0x17c",
            "doc": "Cache Tag Storage"
        },
        "fmc.dataw0s%su": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits [63:32] of data entry"
                }
            ],
            "id": "fmc.dataw0s%su",
            "name": "dataw0s%su",
            "offset": "0x238",
            "doc": "Cache Data Storage (upper word)"
        },
        "fmc.dataw0s%sl": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits [31:0] of data entry"
                }
            ],
            "id": "fmc.dataw0s%sl",
            "name": "dataw0s%sl",
            "offset": "0x23c",
            "doc": "Cache Data Storage (lower word)"
        },
        "fmc.dataw1s%su": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits [63:32] of data entry"
                }
            ],
            "id": "fmc.dataw1s%su",
            "name": "dataw1s%su",
            "offset": "0x278",
            "doc": "Cache Data Storage (upper word)"
        },
        "fmc.dataw1s%sl": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits [31:0] of data entry"
                }
            ],
            "id": "fmc.dataw1s%sl",
            "name": "dataw1s%sl",
            "offset": "0x27c",
            "doc": "Cache Data Storage (lower word)"
        },
        "fmc.dataw2s%su": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits [63:32] of data entry"
                }
            ],
            "id": "fmc.dataw2s%su",
            "name": "dataw2s%su",
            "offset": "0x2b8",
            "doc": "Cache Data Storage (upper word)"
        },
        "fmc.dataw2s%sl": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits [31:0] of data entry"
                }
            ],
            "id": "fmc.dataw2s%sl",
            "name": "dataw2s%sl",
            "offset": "0x2bc",
            "doc": "Cache Data Storage (lower word)"
        },
        "fmc.dataw3s%su": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits [63:32] of data entry"
                }
            ],
            "id": "fmc.dataw3s%su",
            "name": "dataw3s%su",
            "offset": "0x2f8",
            "doc": "Cache Data Storage (upper word)"
        },
        "fmc.dataw3s%sl": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits [31:0] of data entry"
                }
            ],
            "id": "fmc.dataw3s%sl",
            "name": "dataw3s%sl",
            "offset": "0x2fc",
            "doc": "Cache Data Storage (lower word)"
        },
        "ftfa": {
            "type": "blk",
            "children": [
                "ftfa.fstat",
                "ftfa.fcnfg",
                "ftfa.fsec",
                "ftfa.fopt",
                "ftfa.fccob%s",
                "ftfa.fccob%s",
                "ftfa.fccob%s",
                "ftfa.fccob%s",
                "ftfa.fccob%s",
                "ftfa.fccob%s",
                "ftfa.fccob%s",
                "ftfa.fccob%s",
                "ftfa.fccob%s",
                "ftfa.fccob%s",
                "ftfa.fccob%s",
                "ftfa.fccob%s",
                "ftfa.fprot%s",
                "ftfa.fprot%s",
                "ftfa.fprot%s",
                "ftfa.fprot%s",
                "ftfa.xacc%s",
                "ftfa.xacc%s",
                "ftfa.xacc%s",
                "ftfa.xacc%s",
                "ftfa.xacc%s",
                "ftfa.xacc%s",
                "ftfa.xacc%s",
                "ftfa.xacc%s",
                "ftfa.sacc%s",
                "ftfa.sacc%s",
                "ftfa.sacc%s",
                "ftfa.sacc%s",
                "ftfa.sacc%s",
                "ftfa.sacc%s",
                "ftfa.sacc%s",
                "ftfa.sacc%s",
                "ftfa.facss",
                "ftfa.facsn"
            ],
            "id": "ftfa",
            "name": "ftfa",
            "offset": "0x40020000",
            "doc": "Flash Memory Interface"
        },
        "ftfa.fstat": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccif",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Command Complete Interrupt Flag"
                },
                {
                    "name": "rdcolerr",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flash Read Collision Error Flag"
                },
                {
                    "name": "accerr",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flash Access Error Flag"
                },
                {
                    "name": "fpviol",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flash Protection Violation Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mgstat0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Memory Controller Command Completion Status Flag"
                }
            ],
            "id": "ftfa.fstat",
            "name": "fstat",
            "offset": "0x0",
            "doc": "Flash Status Register"
        },
        "ftfa.fcnfg": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccie",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Command Complete Interrupt Enable"
                },
                {
                    "name": "rdcollie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Read Collision Error Interrupt Enable"
                },
                {
                    "name": "ersareq",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Erase All Request"
                },
                {
                    "name": "erssusp",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Erase Suspend"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "ftfa.fcnfg",
            "name": "fcnfg",
            "offset": "0x1",
            "doc": "Flash Configuration Register"
        },
        "ftfa.fsec": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "keyen",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Backdoor Key Security Enable"
                },
                {
                    "name": "meen",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mass Erase Enable Bits"
                },
                {
                    "name": "fslacc",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Freescale Failure Analysis Access Code"
                },
                {
                    "name": "sec",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Flash Security"
                }
            ],
            "id": "ftfa.fsec",
            "name": "fsec",
            "offset": "0x2",
            "doc": "Flash Security Register"
        },
        "ftfa.fopt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "opt",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Nonvolatile Option"
                }
            ],
            "id": "ftfa.fopt",
            "name": "fopt",
            "offset": "0x3",
            "doc": "Flash Option Register"
        },
        "ftfa.fccob%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccobn",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The FCCOB register provides a command code and relevant parameters to the memory controller"
                }
            ],
            "id": "ftfa.fccob%s",
            "name": "fccob%s",
            "offset": "0xf",
            "doc": "Flash Common Command Object Registers"
        },
        "ftfa.fprot%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prot",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Program Flash Region Protect"
                }
            ],
            "id": "ftfa.fprot%s",
            "name": "fprot%s",
            "offset": "0x13",
            "doc": "Program Flash Protection Registers"
        },
        "ftfa.xacc%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "xa",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Execute-only access control"
                }
            ],
            "id": "ftfa.xacc%s",
            "name": "xacc%s",
            "offset": "0x1f",
            "doc": "Execute-only Access Registers"
        },
        "ftfa.sacc%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sa",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Supervisor-only access control"
                }
            ],
            "id": "ftfa.sacc%s",
            "name": "sacc%s",
            "offset": "0x27",
            "doc": "Supervisor-only Access Registers"
        },
        "ftfa.facss": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sgsize",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Segment Size"
                }
            ],
            "id": "ftfa.facss",
            "name": "facss",
            "offset": "0x28",
            "doc": "Flash Access Segment Size Register"
        },
        "ftfa.facsn": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "numsg",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Number of Segments Indicator"
                }
            ],
            "id": "ftfa.facsn",
            "name": "facsn",
            "offset": "0x2b",
            "doc": "Flash Access Segment Number Register"
        },
        "dmamux": {
            "type": "blk",
            "children": [
                "dmamux.chcfg%s",
                "dmamux.chcfg%s",
                "dmamux.chcfg%s",
                "dmamux.chcfg%s"
            ],
            "id": "dmamux",
            "name": "dmamux",
            "offset": "0x40021000",
            "doc": "DMA channel multiplexor"
        },
        "dmamux.chcfg%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enbl",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Channel Enable"
                },
                {
                    "name": "trig",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Channel Trigger Enable"
                },
                {
                    "name": "source",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Channel Source (Slot)"
                }
            ],
            "id": "dmamux.chcfg%s",
            "name": "chcfg%s",
            "offset": "0x3",
            "doc": "Channel Configuration register"
        },
        "spi0": {
            "type": "blk",
            "children": [
                "spi0.mcr",
                "spi0.tcr",
                "spi0.ctar%s",
                "spi0.ctar%s",
                "spi0.ctar_slave",
                "spi0.sr",
                "spi0.rser",
                "spi0.pushr",
                "spi0.pushr_slave",
                "spi0.popr",
                "spi0.txfr%s",
                "spi0.txfr%s",
                "spi0.txfr%s",
                "spi0.txfr%s",
                "spi0.rxfr%s",
                "spi0.rxfr%s",
                "spi0.rxfr%s",
                "spi0.rxfr%s"
            ],
            "id": "spi0",
            "name": "spi0",
            "offset": "0x4002c000",
            "doc": "Serial Peripheral Interface"
        },
        "spi0.mcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "mstr",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master/Slave Mode Select"
                },
                {
                    "name": "cont_scke",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Continuous SCK Enable"
                },
                {
                    "name": "dconf",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Configuration."
                },
                {
                    "name": "frz",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Freeze"
                },
                {
                    "name": "mtfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Modified Timing Format Enable"
                },
                {
                    "name": "pcsse",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Chip Select Strobe Enable"
                },
                {
                    "name": "rooe",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive FIFO Overflow Overwrite Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcsis",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Chip Select x Inactive State"
                },
                {
                    "name": "doze",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Doze Enable"
                },
                {
                    "name": "mdis",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Module Disable"
                },
                {
                    "name": "dis_txf",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Disable Transmit FIFO"
                },
                {
                    "name": "dis_rxf",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Disable Receive FIFO"
                },
                {
                    "name": "clr_txf",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TX FIFO"
                },
                {
                    "name": "clr_rxf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Flushes the RX FIFO"
                },
                {
                    "name": "smpl_pt",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sample Point"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "halt",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Halt"
                }
            ],
            "id": "spi0.mcr",
            "name": "mcr",
            "offset": "0x0",
            "doc": "Module Configuration Register"
        },
        "spi0.tcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "spi_tcnt",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI Transfer Counter"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "spi0.tcr",
            "name": "tcr",
            "offset": "0x8",
            "doc": "Transfer Count Register"
        },
        "spi0.ctar%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "dbr",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Double Baud Rate"
                },
                {
                    "name": "fmsz",
                    "lsb": 27,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "15",
                    "doc": "Frame Size"
                },
                {
                    "name": "cpol",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Polarity"
                },
                {
                    "name": "cpha",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Phase"
                },
                {
                    "name": "lsbfe",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LSB First"
                },
                {
                    "name": "pcssck",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PCS to SCK Delay Prescaler"
                },
                {
                    "name": "pasc",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "After SCK Delay Prescaler"
                },
                {
                    "name": "pdt",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay after Transfer Prescaler"
                },
                {
                    "name": "pbr",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Prescaler"
                },
                {
                    "name": "cssck",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PCS to SCK Delay Scaler"
                },
                {
                    "name": "asc",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "After SCK Delay Scaler"
                },
                {
                    "name": "dt",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay After Transfer Scaler"
                },
                {
                    "name": "br",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Scaler"
                }
            ],
            "id": "spi0.ctar%s",
            "name": "ctar%s",
            "offset": "0x10",
            "doc": "Clock and Transfer Attributes Register (In Master Mode)"
        },
        "spi0.ctar_slave": {
            "type": "reg",
            "fields": [
                {
                    "name": "fmsz",
                    "lsb": 27,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "15",
                    "doc": "Frame Size"
                },
                {
                    "name": "cpol",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Polarity"
                },
                {
                    "name": "cpha",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Phase"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "spi0.ctar_slave",
            "name": "ctar_slave",
            "offset": "0xc",
            "doc": "Clock and Transfer Attributes Register (In Slave Mode)"
        },
        "spi0.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "tcf",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Complete Flag"
                },
                {
                    "name": "txrxs",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX and RX Status"
                },
                {
                    "name": "rsvd4",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eoqf",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "End of Queue Flag"
                },
                {
                    "name": "tfuf",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit FIFO Underflow Flag"
                },
                {
                    "name": "rsvd3",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tfff",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Transmit FIFO Fill Flag"
                },
                {
                    "name": "rsvd2",
                    "lsb": 20,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rfof",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive FIFO Overflow Flag"
                },
                {
                    "name": "rsvd1",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rfdf",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive FIFO Drain Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txctr",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TX FIFO Counter"
                },
                {
                    "name": "txnxtptr",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Next Pointer"
                },
                {
                    "name": "rxctr",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX FIFO Counter"
                },
                {
                    "name": "popnxtptr",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pop Next Pointer"
                }
            ],
            "id": "spi0.sr",
            "name": "sr",
            "offset": "0x2c",
            "doc": "Status Register"
        },
        "spi0.rser": {
            "type": "reg",
            "fields": [
                {
                    "name": "tcf_re",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmission Complete Request Enable"
                },
                {
                    "name": "rsvd3",
                    "lsb": 29,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eoqf_re",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Finished Request Enable"
                },
                {
                    "name": "tfuf_re",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit FIFO Underflow Request Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tfff_re",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit FIFO Fill Request Enable"
                },
                {
                    "name": "tfff_dirs",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit FIFO Fill DMA or Interrupt Request Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rfof_re",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive FIFO Overflow Request Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rfdf_re",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive FIFO Drain Request Enable"
                },
                {
                    "name": "rfdf_dirs",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive FIFO Drain DMA or Interrupt Request Select"
                },
                {
                    "name": "rsvd4",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "spi0.rser",
            "name": "rser",
            "offset": "0x30",
            "doc": "DMA/Interrupt Request Select and Enable Register"
        },
        "spi0.pushr": {
            "type": "reg",
            "fields": [
                {
                    "name": "cont",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Continuous Peripheral Chip Select Enable"
                },
                {
                    "name": "ctas",
                    "lsb": 28,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock and Transfer Attributes Select"
                },
                {
                    "name": "eoq",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "End Of Queue"
                },
                {
                    "name": "ctcnt",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clear Transfer Counter"
                },
                {
                    "name": "rsvd0",
                    "lsb": 22,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcs",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select which PCS signals are to be asserted for the transfer"
                },
                {
                    "name": "txdata",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Data"
                }
            ],
            "id": "spi0.pushr",
            "name": "pushr",
            "offset": "0x34",
            "doc": "PUSH TX FIFO Register In Master Mode"
        },
        "spi0.pushr_slave": {
            "type": "reg",
            "fields": [
                {
                    "name": "txdata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Data"
                }
            ],
            "id": "spi0.pushr_slave",
            "name": "pushr_slave",
            "offset": "0x34",
            "doc": "PUSH TX FIFO Register In Slave Mode"
        },
        "spi0.popr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rxdata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received Data"
                }
            ],
            "id": "spi0.popr",
            "name": "popr",
            "offset": "0x38",
            "doc": "POP RX FIFO Register"
        },
        "spi0.txfr%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "txcmd_txdata",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Command or Transmit Data"
                },
                {
                    "name": "txdata",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Data"
                }
            ],
            "id": "spi0.txfr%s",
            "name": "txfr%s",
            "offset": "0x48",
            "doc": "Transmit FIFO Registers"
        },
        "spi0.rxfr%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rxdata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data"
                }
            ],
            "id": "spi0.rxfr%s",
            "name": "rxfr%s",
            "offset": "0x88",
            "doc": "Receive FIFO Registers"
        },
        "crc": {
            "type": "blk",
            "children": [
                "crc.data",
                "crc.datal",
                "crc.datall",
                "crc.datalu",
                "crc.datah",
                "crc.datahl",
                "crc.datahu",
                "crc.gpoly",
                "crc.gpolyl",
                "crc.gpolyll",
                "crc.gpolylu",
                "crc.gpolyh",
                "crc.gpolyhl",
                "crc.gpolyhu",
                "crc.ctrl",
                "crc.ctrlhu"
            ],
            "id": "crc",
            "name": "crc",
            "offset": "0x40032000",
            "doc": "Cyclic Redundancy Check"
        },
        "crc.data": {
            "type": "reg",
            "fields": [
                {
                    "name": "hu",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "255",
                    "doc": "CRC High Upper Byte"
                },
                {
                    "name": "hl",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "255",
                    "doc": "CRC High Lower Byte"
                },
                {
                    "name": "lu",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "255",
                    "doc": "CRC Low Upper Byte"
                },
                {
                    "name": "ll",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "255",
                    "doc": "CRC Low Lower Byte"
                }
            ],
            "id": "crc.data",
            "name": "data",
            "offset": "0x0",
            "doc": "CRC Data register"
        },
        "crc.datal": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datal",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "65535",
                    "doc": "DATAL stores the lower 16 bits of the 16/32 bit CRC"
                }
            ],
            "id": "crc.datal",
            "name": "datal",
            "offset": "0x0",
            "doc": "CRC_DATAL register."
        },
        "crc.datall": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datall",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "255",
                    "doc": "CRCLL stores the first 8 bits of the 32 bit DATA"
                }
            ],
            "id": "crc.datall",
            "name": "datall",
            "offset": "0x0",
            "doc": "CRC_DATALL register."
        },
        "crc.datalu": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datalu",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "255",
                    "doc": "DATALL stores the second 8 bits of the 32 bit CRC"
                }
            ],
            "id": "crc.datalu",
            "name": "datalu",
            "offset": "0x1",
            "doc": "CRC_DATALU register."
        },
        "crc.datah": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datah",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "65535",
                    "doc": "DATAH stores the high 16 bits of the 16/32 bit CRC"
                }
            ],
            "id": "crc.datah",
            "name": "datah",
            "offset": "0x2",
            "doc": "CRC_DATAH register."
        },
        "crc.datahl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datahl",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "255",
                    "doc": "DATAHL stores the third 8 bits of the 32 bit CRC"
                }
            ],
            "id": "crc.datahl",
            "name": "datahl",
            "offset": "0x2",
            "doc": "CRC_DATAHL register."
        },
        "crc.datahu": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datahu",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "255",
                    "doc": "DATAHU stores the fourth 8 bits of the 32 bit CRC"
                }
            ],
            "id": "crc.datahu",
            "name": "datahu",
            "offset": "0x3",
            "doc": "CRC_DATAHU register."
        },
        "crc.gpoly": {
            "type": "reg",
            "fields": [
                {
                    "name": "high",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "High Polynominal Half-word"
                },
                {
                    "name": "low",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "4129",
                    "doc": "Low Polynominal Half-word"
                }
            ],
            "id": "crc.gpoly",
            "name": "gpoly",
            "offset": "0x4",
            "doc": "CRC Polynomial register"
        },
        "crc.gpolyl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "gpolyl",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "65535",
                    "doc": "POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value"
                }
            ],
            "id": "crc.gpolyl",
            "name": "gpolyl",
            "offset": "0x4",
            "doc": "CRC_GPOLYL register."
        },
        "crc.gpolyll": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "gpolyll",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "255",
                    "doc": "POLYLL stores the first 8 bits of the 32 bit CRC"
                }
            ],
            "id": "crc.gpolyll",
            "name": "gpolyll",
            "offset": "0x4",
            "doc": "CRC_GPOLYLL register."
        },
        "crc.gpolylu": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "gpolylu",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "255",
                    "doc": "POLYLL stores the second 8 bits of the 32 bit CRC"
                }
            ],
            "id": "crc.gpolylu",
            "name": "gpolylu",
            "offset": "0x5",
            "doc": "CRC_GPOLYLU register."
        },
        "crc.gpolyh": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "gpolyh",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "65535",
                    "doc": "POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value"
                }
            ],
            "id": "crc.gpolyh",
            "name": "gpolyh",
            "offset": "0x6",
            "doc": "CRC_GPOLYH register."
        },
        "crc.gpolyhl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "gpolyhl",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "255",
                    "doc": "POLYHL stores the third 8 bits of the 32 bit CRC"
                }
            ],
            "id": "crc.gpolyhl",
            "name": "gpolyhl",
            "offset": "0x6",
            "doc": "CRC_GPOLYHL register."
        },
        "crc.gpolyhu": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "gpolyhu",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "255",
                    "doc": "POLYHU stores the fourth 8 bits of the 32 bit CRC"
                }
            ],
            "id": "crc.gpolyhu",
            "name": "gpolyhu",
            "offset": "0x7",
            "doc": "CRC_GPOLYHU register."
        },
        "crc.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "tot",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Type Of Transpose For Writes"
                },
                {
                    "name": "totr",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Type Of Transpose For Read"
                },
                {
                    "name": "rsvd0",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fxor",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Complement Read Of CRC Data Register"
                },
                {
                    "name": "was",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write CRC Data Register As Seed"
                },
                {
                    "name": "tcrc",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Width of CRC protocol."
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "crc.ctrl",
            "name": "ctrl",
            "offset": "0x8",
            "doc": "CRC Control register"
        },
        "crc.ctrlhu": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tot",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "no description available"
                },
                {
                    "name": "totr",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "no description available"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fxor",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "no description available"
                },
                {
                    "name": "was",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "no description available"
                },
                {
                    "name": "tcrc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "no description available"
                }
            ],
            "id": "crc.ctrlhu",
            "name": "ctrlhu",
            "offset": "0xb",
            "doc": "CRC_CTRLHU register."
        },
        "pdb0": {
            "type": "blk",
            "children": [
                "pdb0.sc",
                "pdb0.mod",
                "pdb0.cnt",
                "pdb0.idly",
                "pdb0.ch%sc1",
                "pdb0.ch%sc1",
                "pdb0.ch%ss",
                "pdb0.ch%ss",
                "pdb0.ch%sdly0",
                "pdb0.ch%sdly0",
                "pdb0.ch%sdly1",
                "pdb0.ch%sdly1",
                "pdb0.dacintc",
                "pdb0.dacint",
                "pdb0.poen",
                "pdb0.po%sdly",
                "pdb0.po%sdly"
            ],
            "id": "pdb0",
            "name": "pdb0",
            "offset": "0x40036000",
            "doc": "Programmable Delay Block"
        },
        "pdb0.sc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ldmod",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Load Mode Select"
                },
                {
                    "name": "pdbeie",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Sequence Error Interrupt Enable"
                },
                {
                    "name": "swtrig",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Software Trigger"
                },
                {
                    "name": "dmaen",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Enable"
                },
                {
                    "name": "prescaler",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Prescaler Divider Select"
                },
                {
                    "name": "trgsel",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger Input Source Select"
                },
                {
                    "name": "pdben",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Enable"
                },
                {
                    "name": "pdbif",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Interrupt Flag"
                },
                {
                    "name": "pdbie",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mult",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Multiplication Factor Select for Prescaler"
                },
                {
                    "name": "cont",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Continuous Mode Enable"
                },
                {
                    "name": "ldok",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Load OK"
                }
            ],
            "id": "pdb0.sc",
            "name": "sc",
            "offset": "0x0",
            "doc": "Status and Control register"
        },
        "pdb0.mod": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mod",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "65535",
                    "doc": "PDB Modulus"
                }
            ],
            "id": "pdb0.mod",
            "name": "mod",
            "offset": "0x4",
            "doc": "Modulus register"
        },
        "pdb0.cnt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cnt",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PDB Counter"
                }
            ],
            "id": "pdb0.cnt",
            "name": "cnt",
            "offset": "0x8",
            "doc": "Counter register"
        },
        "pdb0.idly": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "idly",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "65535",
                    "doc": "PDB Interrupt Delay"
                }
            ],
            "id": "pdb0.idly",
            "name": "idly",
            "offset": "0xc",
            "doc": "Interrupt Delay register"
        },
        "pdb0.ch%sc1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bb",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Channel Pre-Trigger Back-to-Back Operation Enable"
                },
                {
                    "name": "tos",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Channel Pre-Trigger Output Select"
                },
                {
                    "name": "en",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Channel Pre-Trigger Enable"
                }
            ],
            "id": "pdb0.ch%sc1",
            "name": "ch%sc1",
            "offset": "0x38",
            "doc": "Channel n Control register 1"
        },
        "pdb0.ch%ss": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cf",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Channel Flags"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "err",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Channel Sequence Error Flags"
                }
            ],
            "id": "pdb0.ch%ss",
            "name": "ch%ss",
            "offset": "0x3c",
            "doc": "Channel n Status register"
        },
        "pdb0.ch%sdly0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dly",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Channel Delay"
                }
            ],
            "id": "pdb0.ch%sdly0",
            "name": "ch%sdly0",
            "offset": "0x40",
            "doc": "Channel n Delay 0 register"
        },
        "pdb0.ch%sdly1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dly",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Channel Delay"
                }
            ],
            "id": "pdb0.ch%sdly1",
            "name": "ch%sdly1",
            "offset": "0x44",
            "doc": "Channel n Delay 1 register"
        },
        "pdb0.dacintc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ext",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC External Trigger Input Enable"
                },
                {
                    "name": "toe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Interval Trigger Enable"
                }
            ],
            "id": "pdb0.dacintc",
            "name": "dacintc",
            "offset": "0x150",
            "doc": "DAC Interval Trigger n Control register"
        },
        "pdb0.dacint": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "int",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Interval"
                }
            ],
            "id": "pdb0.dacint",
            "name": "dacint",
            "offset": "0x154",
            "doc": "DAC Interval n register"
        },
        "pdb0.poen": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "poen",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Pulse-Out Enable"
                }
            ],
            "id": "pdb0.poen",
            "name": "poen",
            "offset": "0x190",
            "doc": "Pulse-Out n Enable register"
        },
        "pdb0.po%sdly": {
            "type": "reg",
            "fields": [
                {
                    "name": "dly1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Pulse-Out Delay 1"
                },
                {
                    "name": "dly2",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Pulse-Out Delay 2"
                }
            ],
            "id": "pdb0.po%sdly",
            "name": "po%sdly",
            "offset": "0x198",
            "doc": "Pulse-Out n Delay register"
        },
        "pit": {
            "type": "blk",
            "children": [
                "pit.mcr",
                "pit.ldval%s",
                "pit.ldval%s",
                "pit.ldval%s",
                "pit.ldval%s",
                "pit.cval%s",
                "pit.cval%s",
                "pit.cval%s",
                "pit.cval%s",
                "pit.tctrl%s",
                "pit.tctrl%s",
                "pit.tctrl%s",
                "pit.tctrl%s",
                "pit.tflg%s",
                "pit.tflg%s",
                "pit.tflg%s",
                "pit.tflg%s"
            ],
            "id": "pit",
            "name": "pit",
            "offset": "0x40037000",
            "doc": "Periodic Interrupt Timer"
        },
        "pit.mcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mdis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Module Disable - (PIT section)"
                },
                {
                    "name": "frz",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Freeze"
                }
            ],
            "id": "pit.mcr",
            "name": "mcr",
            "offset": "0x0",
            "doc": "PIT Module Control Register"
        },
        "pit.ldval%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "tsv",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Start Value"
                }
            ],
            "id": "pit.ldval%s",
            "name": "ldval%s",
            "offset": "0x130",
            "doc": "Timer Load Value Register"
        },
        "pit.cval%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "tvl",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Current Timer Value"
                }
            ],
            "id": "pit.cval%s",
            "name": "cval%s",
            "offset": "0x134",
            "doc": "Current Timer Value Register"
        },
        "pit.tctrl%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chn",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chain Mode"
                },
                {
                    "name": "tie",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Interrupt Enable"
                },
                {
                    "name": "ten",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Enable"
                }
            ],
            "id": "pit.tctrl%s",
            "name": "tctrl%s",
            "offset": "0x138",
            "doc": "Timer Control Register"
        },
        "pit.tflg%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tif",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Interrupt Flag"
                }
            ],
            "id": "pit.tflg%s",
            "name": "tflg%s",
            "offset": "0x13c",
            "doc": "Timer Flag Register"
        },
        "ftm0": {
            "type": "blk",
            "children": [
                "ftm0.sc",
                "ftm0.cnt",
                "ftm0.mod",
                "ftm0.c%ssc",
                "ftm0.c%ssc",
                "ftm0.c%ssc",
                "ftm0.c%ssc",
                "ftm0.c%ssc",
                "ftm0.c%ssc",
                "ftm0.c%sv",
                "ftm0.c%sv",
                "ftm0.c%sv",
                "ftm0.c%sv",
                "ftm0.c%sv",
                "ftm0.c%sv",
                "ftm0.cntin",
                "ftm0.status",
                "ftm0.mode",
                "ftm0.sync",
                "ftm0.outinit",
                "ftm0.outmask",
                "ftm0.combine",
                "ftm0.deadtime",
                "ftm0.exttrig",
                "ftm0.pol",
                "ftm0.fms",
                "ftm0.filter",
                "ftm0.fltctrl",
                "ftm0.qdctrl",
                "ftm0.conf",
                "ftm0.fltpol",
                "ftm0.synconf",
                "ftm0.invctrl",
                "ftm0.swoctrl",
                "ftm0.pwmload"
            ],
            "id": "ftm0",
            "name": "ftm0",
            "offset": "0x40038000",
            "doc": "FlexTimer Module"
        },
        "ftm0.sc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tof",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Timer Overflow Flag"
                },
                {
                    "name": "toie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Overflow Interrupt Enable"
                },
                {
                    "name": "cpwms",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Center-Aligned PWM Select"
                },
                {
                    "name": "clks",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Source Selection"
                },
                {
                    "name": "ps",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Prescale Factor Selection"
                }
            ],
            "id": "ftm0.sc",
            "name": "sc",
            "offset": "0x0",
            "doc": "Status And Control"
        },
        "ftm0.cnt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "count",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "ftm0.cnt",
            "name": "cnt",
            "offset": "0x4",
            "doc": "Counter"
        },
        "ftm0.mod": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mod",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Modulo Value"
                }
            ],
            "id": "ftm0.mod",
            "name": "mod",
            "offset": "0x8",
            "doc": "Modulo"
        },
        "ftm0.c%ssc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel Flag"
                },
                {
                    "name": "chie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Interrupt Enable"
                },
                {
                    "name": "msb",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Mode Select"
                },
                {
                    "name": "msa",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Mode Select"
                },
                {
                    "name": "elsb",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge or Level Select"
                },
                {
                    "name": "elsa",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge or Level Select"
                },
                {
                    "name": "icrst",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM counter reset by the selected input capture event."
                },
                {
                    "name": "dma",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Enable"
                }
            ],
            "id": "ftm0.c%ssc",
            "name": "c%ssc",
            "offset": "0x34",
            "doc": "Channel (n) Status And Control"
        },
        "ftm0.c%sv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "val",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Value"
                }
            ],
            "id": "ftm0.c%sv",
            "name": "c%sv",
            "offset": "0x38",
            "doc": "Channel (n) Value"
        },
        "ftm0.cntin": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "init",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Initial Value Of The FTM Counter"
                }
            ],
            "id": "ftm0.cntin",
            "name": "cntin",
            "offset": "0x4c",
            "doc": "Counter Initial Value"
        },
        "ftm0.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7f",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Flag"
                },
                {
                    "name": "ch6f",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Flag"
                },
                {
                    "name": "ch5f",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Flag"
                },
                {
                    "name": "ch4f",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Flag"
                },
                {
                    "name": "ch3f",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Flag"
                },
                {
                    "name": "ch2f",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Flag"
                },
                {
                    "name": "ch1f",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Flag"
                },
                {
                    "name": "ch0f",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Flag"
                }
            ],
            "id": "ftm0.status",
            "name": "status",
            "offset": "0x50",
            "doc": "Capture And Compare Status"
        },
        "ftm0.mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faultie",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Interrupt Enable"
                },
                {
                    "name": "faultm",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Mode"
                },
                {
                    "name": "captest",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Capture Test Mode Enable"
                },
                {
                    "name": "pwmsync",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Mode"
                },
                {
                    "name": "wpdis",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Write Protection Disable"
                },
                {
                    "name": "init",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Initialize The Channels Output"
                },
                {
                    "name": "ftmen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM Enable"
                }
            ],
            "id": "ftm0.mode",
            "name": "mode",
            "offset": "0x54",
            "doc": "Features Mode Selection"
        },
        "ftm0.sync": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swsync",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Software Trigger"
                },
                {
                    "name": "trig2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Hardware Trigger 2"
                },
                {
                    "name": "trig1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Hardware Trigger 1"
                },
                {
                    "name": "trig0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Hardware Trigger 0"
                },
                {
                    "name": "synchom",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Mask Synchronization"
                },
                {
                    "name": "reinit",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
                },
                {
                    "name": "cntmax",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Maximum Loading Point Enable"
                },
                {
                    "name": "cntmin",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Minimum Loading Point Enable"
                }
            ],
            "id": "ftm0.sync",
            "name": "sync",
            "offset": "0x58",
            "doc": "Synchronization"
        },
        "ftm0.outinit": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7oi",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Output Initialization Value"
                },
                {
                    "name": "ch6oi",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Output Initialization Value"
                },
                {
                    "name": "ch5oi",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Output Initialization Value"
                },
                {
                    "name": "ch4oi",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Output Initialization Value"
                },
                {
                    "name": "ch3oi",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Output Initialization Value"
                },
                {
                    "name": "ch2oi",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Output Initialization Value"
                },
                {
                    "name": "ch1oi",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Output Initialization Value"
                },
                {
                    "name": "ch0oi",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Output Initialization Value"
                }
            ],
            "id": "ftm0.outinit",
            "name": "outinit",
            "offset": "0x5c",
            "doc": "Initial State For Channels Output"
        },
        "ftm0.outmask": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7om",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Output Mask"
                },
                {
                    "name": "ch6om",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Output Mask"
                },
                {
                    "name": "ch5om",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Output Mask"
                },
                {
                    "name": "ch4om",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Output Mask"
                },
                {
                    "name": "ch3om",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Output Mask"
                },
                {
                    "name": "ch2om",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Output Mask"
                },
                {
                    "name": "ch1om",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Output Mask"
                },
                {
                    "name": "ch0om",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Output Mask"
                }
            ],
            "id": "ftm0.outmask",
            "name": "outmask",
            "offset": "0x60",
            "doc": "Output Mask"
        },
        "ftm0.combine": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faulten3",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Enable For n = 6"
                },
                {
                    "name": "syncen3",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Enable For n = 6"
                },
                {
                    "name": "dten3",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Enable For n = 6"
                },
                {
                    "name": "decap3",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Captures For n = 6"
                },
                {
                    "name": "decapen3",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Enable For n = 6"
                },
                {
                    "name": "comp3",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Complement Of Channel (n) for n = 6"
                },
                {
                    "name": "combine3",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Combine Channels For n = 6"
                },
                {
                    "name": "rsvd2",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faulten2",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Enable For n = 4"
                },
                {
                    "name": "syncen2",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Enable For n = 4"
                },
                {
                    "name": "dten2",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Enable For n = 4"
                },
                {
                    "name": "decap2",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Captures For n = 4"
                },
                {
                    "name": "decapen2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Enable For n = 4"
                },
                {
                    "name": "comp2",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Complement Of Channel (n) For n = 4"
                },
                {
                    "name": "combine2",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Combine Channels For n = 4"
                },
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faulten1",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Enable For n = 2"
                },
                {
                    "name": "syncen1",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Enable For n = 2"
                },
                {
                    "name": "dten1",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Enable For n = 2"
                },
                {
                    "name": "decap1",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Captures For n = 2"
                },
                {
                    "name": "decapen1",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Enable For n = 2"
                },
                {
                    "name": "comp1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Complement Of Channel (n) For n = 2"
                },
                {
                    "name": "combine1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Combine Channels For n = 2"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faulten0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Enable For n = 0"
                },
                {
                    "name": "syncen0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Enable For n = 0"
                },
                {
                    "name": "dten0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Enable For n = 0"
                },
                {
                    "name": "decap0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Captures For n = 0"
                },
                {
                    "name": "decapen0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Enable For n = 0"
                },
                {
                    "name": "comp0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Complement Of Channel (n) For n = 0"
                },
                {
                    "name": "combine0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Combine Channels For n = 0"
                }
            ],
            "id": "ftm0.combine",
            "name": "combine",
            "offset": "0x64",
            "doc": "Function For Linked Channels"
        },
        "ftm0.deadtime": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtps",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Prescaler Value"
                },
                {
                    "name": "dtval",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Value"
                }
            ],
            "id": "ftm0.deadtime",
            "name": "deadtime",
            "offset": "0x68",
            "doc": "Deadtime Insertion Control"
        },
        "ftm0.exttrig": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "trigf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel Trigger Flag"
                },
                {
                    "name": "inittrigen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Initialization Trigger Enable"
                },
                {
                    "name": "ch1trig",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Trigger Enable"
                },
                {
                    "name": "ch0trig",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Trigger Enable"
                },
                {
                    "name": "ch5trig",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Trigger Enable"
                },
                {
                    "name": "ch4trig",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Trigger Enable"
                },
                {
                    "name": "ch3trig",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Trigger Enable"
                },
                {
                    "name": "ch2trig",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Trigger Enable"
                }
            ],
            "id": "ftm0.exttrig",
            "name": "exttrig",
            "offset": "0x6c",
            "doc": "FTM External Trigger"
        },
        "ftm0.pol": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pol7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Polarity"
                },
                {
                    "name": "pol6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Polarity"
                },
                {
                    "name": "pol5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Polarity"
                },
                {
                    "name": "pol4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Polarity"
                },
                {
                    "name": "pol3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Polarity"
                },
                {
                    "name": "pol2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Polarity"
                },
                {
                    "name": "pol1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Polarity"
                },
                {
                    "name": "pol0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Polarity"
                }
            ],
            "id": "ftm0.pol",
            "name": "pol",
            "offset": "0x70",
            "doc": "Channels Polarity"
        },
        "ftm0.fms": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faultf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag"
                },
                {
                    "name": "wpen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protection Enable"
                },
                {
                    "name": "faultin",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Inputs"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faultf3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag 3"
                },
                {
                    "name": "faultf2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag 2"
                },
                {
                    "name": "faultf1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag 1"
                },
                {
                    "name": "faultf0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag 0"
                }
            ],
            "id": "ftm0.fms",
            "name": "fms",
            "offset": "0x74",
            "doc": "Fault Mode Status"
        },
        "ftm0.filter": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch3fval",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Input Filter"
                },
                {
                    "name": "ch2fval",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Input Filter"
                },
                {
                    "name": "ch1fval",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Input Filter"
                },
                {
                    "name": "ch0fval",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Input Filter"
                }
            ],
            "id": "ftm0.filter",
            "name": "filter",
            "offset": "0x78",
            "doc": "Input Capture Filter Control"
        },
        "ftm0.fltctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ffval",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input Filter"
                },
                {
                    "name": "ffltr3en",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 3 Filter Enable"
                },
                {
                    "name": "ffltr2en",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 2 Filter Enable"
                },
                {
                    "name": "ffltr1en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 1 Filter Enable"
                },
                {
                    "name": "ffltr0en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 0 Filter Enable"
                },
                {
                    "name": "fault3en",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 3 Enable"
                },
                {
                    "name": "fault2en",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 2 Enable"
                },
                {
                    "name": "fault1en",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 1 Enable"
                },
                {
                    "name": "fault0en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 0 Enable"
                }
            ],
            "id": "ftm0.fltctrl",
            "name": "fltctrl",
            "offset": "0x7c",
            "doc": "Fault Control"
        },
        "ftm0.qdctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "phafltren",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Phase A Input Filter Enable"
                },
                {
                    "name": "phbfltren",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Phase B Input Filter Enable"
                },
                {
                    "name": "phapol",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Phase A Input Polarity"
                },
                {
                    "name": "phbpol",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Phase B Input Polarity"
                },
                {
                    "name": "quadmode",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Quadrature Decoder Mode"
                },
                {
                    "name": "quadir",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FTM Counter Direction In Quadrature Decoder Mode"
                },
                {
                    "name": "tofdir",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Timer Overflow Direction In Quadrature Decoder Mode"
                },
                {
                    "name": "quaden",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Quadrature Decoder Mode Enable"
                }
            ],
            "id": "ftm0.qdctrl",
            "name": "qdctrl",
            "offset": "0x80",
            "doc": "Quadrature Decoder Control And Status"
        },
        "ftm0.conf": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "gtbeout",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Global Time Base Output"
                },
                {
                    "name": "gtbeen",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Global Time Base Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bdmmode",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "BDM Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "numtof",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TOF Frequency"
                }
            ],
            "id": "ftm0.conf",
            "name": "conf",
            "offset": "0x84",
            "doc": "Configuration"
        },
        "ftm0.fltpol": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "flt3pol",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 3 Polarity"
                },
                {
                    "name": "flt2pol",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 2 Polarity"
                },
                {
                    "name": "flt1pol",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 1 Polarity"
                },
                {
                    "name": "flt0pol",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 0 Polarity"
                }
            ],
            "id": "ftm0.fltpol",
            "name": "fltpol",
            "offset": "0x88",
            "doc": "FTM Fault Input Polarity"
        },
        "ftm0.synconf": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hwsoc",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software output control synchronization is activated by a hardware trigger."
                },
                {
                    "name": "hwinvc",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inverting control synchronization is activated by a hardware trigger."
                },
                {
                    "name": "hwom",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output mask synchronization is activated by a hardware trigger."
                },
                {
                    "name": "hwwrbuf",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger."
                },
                {
                    "name": "hwrstcnt",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM counter synchronization is activated by a hardware trigger."
                },
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swsoc",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software output control synchronization is activated by the software trigger."
                },
                {
                    "name": "swinvc",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inverting control synchronization is activated by the software trigger."
                },
                {
                    "name": "swom",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output mask synchronization is activated by the software trigger."
                },
                {
                    "name": "swwrbuf",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "MOD, CNTIN, and CV registers synchronization is activated by the software trigger."
                },
                {
                    "name": "swrstcnt",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM counter synchronization is activated by the software trigger."
                },
                {
                    "name": "syncmode",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Mode"
                },
                {
                    "name": "rsvd2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swoc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SWOCTRL Register Synchronization"
                },
                {
                    "name": "invc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "INVCTRL Register Synchronization"
                },
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cntinc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CNTIN Register Synchronization"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hwtrigmode",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Hardware Trigger Mode"
                }
            ],
            "id": "ftm0.synconf",
            "name": "synconf",
            "offset": "0x8c",
            "doc": "Synchronization Configuration"
        },
        "ftm0.invctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "inv3en",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pair Channels 3 Inverting Enable"
                },
                {
                    "name": "inv2en",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pair Channels 2 Inverting Enable"
                },
                {
                    "name": "inv1en",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pair Channels 1 Inverting Enable"
                },
                {
                    "name": "inv0en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pair Channels 0 Inverting Enable"
                }
            ],
            "id": "ftm0.invctrl",
            "name": "invctrl",
            "offset": "0x90",
            "doc": "FTM Inverting Control"
        },
        "ftm0.swoctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7ocv",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Software Output Control Value"
                },
                {
                    "name": "ch6ocv",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Software Output Control Value"
                },
                {
                    "name": "ch5ocv",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Software Output Control Value"
                },
                {
                    "name": "ch4ocv",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Software Output Control Value"
                },
                {
                    "name": "ch3ocv",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Software Output Control Value"
                },
                {
                    "name": "ch2ocv",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Software Output Control Value"
                },
                {
                    "name": "ch1ocv",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Software Output Control Value"
                },
                {
                    "name": "ch0ocv",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Software Output Control Value"
                },
                {
                    "name": "ch7oc",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Software Output Control Enable"
                },
                {
                    "name": "ch6oc",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Software Output Control Enable"
                },
                {
                    "name": "ch5oc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Software Output Control Enable"
                },
                {
                    "name": "ch4oc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Software Output Control Enable"
                },
                {
                    "name": "ch3oc",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Software Output Control Enable"
                },
                {
                    "name": "ch2oc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Software Output Control Enable"
                },
                {
                    "name": "ch1oc",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Software Output Control Enable"
                },
                {
                    "name": "ch0oc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Software Output Control Enable"
                }
            ],
            "id": "ftm0.swoctrl",
            "name": "swoctrl",
            "offset": "0x94",
            "doc": "FTM Software Output Control"
        },
        "ftm0.pwmload": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ldok",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Load Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7sel",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Select"
                },
                {
                    "name": "ch6sel",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Select"
                },
                {
                    "name": "ch5sel",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Select"
                },
                {
                    "name": "ch4sel",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Select"
                },
                {
                    "name": "ch3sel",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Select"
                },
                {
                    "name": "ch2sel",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Select"
                },
                {
                    "name": "ch1sel",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Select"
                },
                {
                    "name": "ch0sel",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Select"
                }
            ],
            "id": "ftm0.pwmload",
            "name": "pwmload",
            "offset": "0x98",
            "doc": "FTM PWM Load"
        },
        "ftm1": {
            "type": "blk",
            "children": [
                "ftm1.sc",
                "ftm1.cnt",
                "ftm1.mod",
                "ftm1.c%ssc",
                "ftm1.c%ssc",
                "ftm1.c%sv",
                "ftm1.c%sv",
                "ftm1.cntin",
                "ftm1.status",
                "ftm1.mode",
                "ftm1.sync",
                "ftm1.outinit",
                "ftm1.outmask",
                "ftm1.combine",
                "ftm1.deadtime",
                "ftm1.exttrig",
                "ftm1.pol",
                "ftm1.fms",
                "ftm1.filter",
                "ftm1.fltctrl",
                "ftm1.qdctrl",
                "ftm1.conf",
                "ftm1.fltpol",
                "ftm1.synconf",
                "ftm1.invctrl",
                "ftm1.swoctrl",
                "ftm1.pwmload"
            ],
            "id": "ftm1",
            "name": "ftm1",
            "offset": "0x40039000",
            "doc": "FlexTimer Module"
        },
        "ftm1.sc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tof",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Timer Overflow Flag"
                },
                {
                    "name": "toie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Overflow Interrupt Enable"
                },
                {
                    "name": "cpwms",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Center-Aligned PWM Select"
                },
                {
                    "name": "clks",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Source Selection"
                },
                {
                    "name": "ps",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Prescale Factor Selection"
                }
            ],
            "id": "ftm1.sc",
            "name": "sc",
            "offset": "0x0",
            "doc": "Status And Control"
        },
        "ftm1.cnt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "count",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "ftm1.cnt",
            "name": "cnt",
            "offset": "0x4",
            "doc": "Counter"
        },
        "ftm1.mod": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mod",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Modulo Value"
                }
            ],
            "id": "ftm1.mod",
            "name": "mod",
            "offset": "0x8",
            "doc": "Modulo"
        },
        "ftm1.c%ssc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel Flag"
                },
                {
                    "name": "chie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Interrupt Enable"
                },
                {
                    "name": "msb",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Mode Select"
                },
                {
                    "name": "msa",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Mode Select"
                },
                {
                    "name": "elsb",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge or Level Select"
                },
                {
                    "name": "elsa",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge or Level Select"
                },
                {
                    "name": "icrst",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM counter reset by the selected input capture event."
                },
                {
                    "name": "dma",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Enable"
                }
            ],
            "id": "ftm1.c%ssc",
            "name": "c%ssc",
            "offset": "0x14",
            "doc": "Channel (n) Status And Control"
        },
        "ftm1.c%sv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "val",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Value"
                }
            ],
            "id": "ftm1.c%sv",
            "name": "c%sv",
            "offset": "0x18",
            "doc": "Channel (n) Value"
        },
        "ftm1.cntin": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "init",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Initial Value Of The FTM Counter"
                }
            ],
            "id": "ftm1.cntin",
            "name": "cntin",
            "offset": "0x4c",
            "doc": "Counter Initial Value"
        },
        "ftm1.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7f",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Flag"
                },
                {
                    "name": "ch6f",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Flag"
                },
                {
                    "name": "ch5f",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Flag"
                },
                {
                    "name": "ch4f",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Flag"
                },
                {
                    "name": "ch3f",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Flag"
                },
                {
                    "name": "ch2f",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Flag"
                },
                {
                    "name": "ch1f",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Flag"
                },
                {
                    "name": "ch0f",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Flag"
                }
            ],
            "id": "ftm1.status",
            "name": "status",
            "offset": "0x50",
            "doc": "Capture And Compare Status"
        },
        "ftm1.mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faultie",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Interrupt Enable"
                },
                {
                    "name": "faultm",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Mode"
                },
                {
                    "name": "captest",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Capture Test Mode Enable"
                },
                {
                    "name": "pwmsync",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Mode"
                },
                {
                    "name": "wpdis",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Write Protection Disable"
                },
                {
                    "name": "init",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Initialize The Channels Output"
                },
                {
                    "name": "ftmen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM Enable"
                }
            ],
            "id": "ftm1.mode",
            "name": "mode",
            "offset": "0x54",
            "doc": "Features Mode Selection"
        },
        "ftm1.sync": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swsync",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Software Trigger"
                },
                {
                    "name": "trig2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Hardware Trigger 2"
                },
                {
                    "name": "trig1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Hardware Trigger 1"
                },
                {
                    "name": "trig0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Hardware Trigger 0"
                },
                {
                    "name": "synchom",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Mask Synchronization"
                },
                {
                    "name": "reinit",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
                },
                {
                    "name": "cntmax",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Maximum Loading Point Enable"
                },
                {
                    "name": "cntmin",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Minimum Loading Point Enable"
                }
            ],
            "id": "ftm1.sync",
            "name": "sync",
            "offset": "0x58",
            "doc": "Synchronization"
        },
        "ftm1.outinit": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7oi",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Output Initialization Value"
                },
                {
                    "name": "ch6oi",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Output Initialization Value"
                },
                {
                    "name": "ch5oi",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Output Initialization Value"
                },
                {
                    "name": "ch4oi",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Output Initialization Value"
                },
                {
                    "name": "ch3oi",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Output Initialization Value"
                },
                {
                    "name": "ch2oi",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Output Initialization Value"
                },
                {
                    "name": "ch1oi",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Output Initialization Value"
                },
                {
                    "name": "ch0oi",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Output Initialization Value"
                }
            ],
            "id": "ftm1.outinit",
            "name": "outinit",
            "offset": "0x5c",
            "doc": "Initial State For Channels Output"
        },
        "ftm1.outmask": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7om",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Output Mask"
                },
                {
                    "name": "ch6om",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Output Mask"
                },
                {
                    "name": "ch5om",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Output Mask"
                },
                {
                    "name": "ch4om",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Output Mask"
                },
                {
                    "name": "ch3om",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Output Mask"
                },
                {
                    "name": "ch2om",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Output Mask"
                },
                {
                    "name": "ch1om",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Output Mask"
                },
                {
                    "name": "ch0om",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Output Mask"
                }
            ],
            "id": "ftm1.outmask",
            "name": "outmask",
            "offset": "0x60",
            "doc": "Output Mask"
        },
        "ftm1.combine": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faulten3",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Enable For n = 6"
                },
                {
                    "name": "syncen3",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Enable For n = 6"
                },
                {
                    "name": "dten3",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Enable For n = 6"
                },
                {
                    "name": "decap3",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Captures For n = 6"
                },
                {
                    "name": "decapen3",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Enable For n = 6"
                },
                {
                    "name": "comp3",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Complement Of Channel (n) for n = 6"
                },
                {
                    "name": "combine3",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Combine Channels For n = 6"
                },
                {
                    "name": "rsvd2",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faulten2",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Enable For n = 4"
                },
                {
                    "name": "syncen2",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Enable For n = 4"
                },
                {
                    "name": "dten2",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Enable For n = 4"
                },
                {
                    "name": "decap2",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Captures For n = 4"
                },
                {
                    "name": "decapen2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Enable For n = 4"
                },
                {
                    "name": "comp2",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Complement Of Channel (n) For n = 4"
                },
                {
                    "name": "combine2",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Combine Channels For n = 4"
                },
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faulten1",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Enable For n = 2"
                },
                {
                    "name": "syncen1",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Enable For n = 2"
                },
                {
                    "name": "dten1",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Enable For n = 2"
                },
                {
                    "name": "decap1",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Captures For n = 2"
                },
                {
                    "name": "decapen1",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Enable For n = 2"
                },
                {
                    "name": "comp1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Complement Of Channel (n) For n = 2"
                },
                {
                    "name": "combine1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Combine Channels For n = 2"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faulten0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Enable For n = 0"
                },
                {
                    "name": "syncen0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Enable For n = 0"
                },
                {
                    "name": "dten0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Enable For n = 0"
                },
                {
                    "name": "decap0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Captures For n = 0"
                },
                {
                    "name": "decapen0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Enable For n = 0"
                },
                {
                    "name": "comp0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Complement Of Channel (n) For n = 0"
                },
                {
                    "name": "combine0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Combine Channels For n = 0"
                }
            ],
            "id": "ftm1.combine",
            "name": "combine",
            "offset": "0x64",
            "doc": "Function For Linked Channels"
        },
        "ftm1.deadtime": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtps",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Prescaler Value"
                },
                {
                    "name": "dtval",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Value"
                }
            ],
            "id": "ftm1.deadtime",
            "name": "deadtime",
            "offset": "0x68",
            "doc": "Deadtime Insertion Control"
        },
        "ftm1.exttrig": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "trigf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel Trigger Flag"
                },
                {
                    "name": "inittrigen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Initialization Trigger Enable"
                },
                {
                    "name": "ch1trig",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Trigger Enable"
                },
                {
                    "name": "ch0trig",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Trigger Enable"
                },
                {
                    "name": "ch5trig",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Trigger Enable"
                },
                {
                    "name": "ch4trig",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Trigger Enable"
                },
                {
                    "name": "ch3trig",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Trigger Enable"
                },
                {
                    "name": "ch2trig",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Trigger Enable"
                }
            ],
            "id": "ftm1.exttrig",
            "name": "exttrig",
            "offset": "0x6c",
            "doc": "FTM External Trigger"
        },
        "ftm1.pol": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pol7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Polarity"
                },
                {
                    "name": "pol6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Polarity"
                },
                {
                    "name": "pol5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Polarity"
                },
                {
                    "name": "pol4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Polarity"
                },
                {
                    "name": "pol3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Polarity"
                },
                {
                    "name": "pol2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Polarity"
                },
                {
                    "name": "pol1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Polarity"
                },
                {
                    "name": "pol0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Polarity"
                }
            ],
            "id": "ftm1.pol",
            "name": "pol",
            "offset": "0x70",
            "doc": "Channels Polarity"
        },
        "ftm1.fms": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faultf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag"
                },
                {
                    "name": "wpen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protection Enable"
                },
                {
                    "name": "faultin",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Inputs"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faultf3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag 3"
                },
                {
                    "name": "faultf2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag 2"
                },
                {
                    "name": "faultf1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag 1"
                },
                {
                    "name": "faultf0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag 0"
                }
            ],
            "id": "ftm1.fms",
            "name": "fms",
            "offset": "0x74",
            "doc": "Fault Mode Status"
        },
        "ftm1.filter": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch3fval",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Input Filter"
                },
                {
                    "name": "ch2fval",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Input Filter"
                },
                {
                    "name": "ch1fval",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Input Filter"
                },
                {
                    "name": "ch0fval",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Input Filter"
                }
            ],
            "id": "ftm1.filter",
            "name": "filter",
            "offset": "0x78",
            "doc": "Input Capture Filter Control"
        },
        "ftm1.fltctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ffval",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input Filter"
                },
                {
                    "name": "ffltr3en",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 3 Filter Enable"
                },
                {
                    "name": "ffltr2en",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 2 Filter Enable"
                },
                {
                    "name": "ffltr1en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 1 Filter Enable"
                },
                {
                    "name": "ffltr0en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 0 Filter Enable"
                },
                {
                    "name": "fault3en",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 3 Enable"
                },
                {
                    "name": "fault2en",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 2 Enable"
                },
                {
                    "name": "fault1en",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 1 Enable"
                },
                {
                    "name": "fault0en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 0 Enable"
                }
            ],
            "id": "ftm1.fltctrl",
            "name": "fltctrl",
            "offset": "0x7c",
            "doc": "Fault Control"
        },
        "ftm1.qdctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "phafltren",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Phase A Input Filter Enable"
                },
                {
                    "name": "phbfltren",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Phase B Input Filter Enable"
                },
                {
                    "name": "phapol",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Phase A Input Polarity"
                },
                {
                    "name": "phbpol",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Phase B Input Polarity"
                },
                {
                    "name": "quadmode",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Quadrature Decoder Mode"
                },
                {
                    "name": "quadir",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FTM Counter Direction In Quadrature Decoder Mode"
                },
                {
                    "name": "tofdir",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Timer Overflow Direction In Quadrature Decoder Mode"
                },
                {
                    "name": "quaden",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Quadrature Decoder Mode Enable"
                }
            ],
            "id": "ftm1.qdctrl",
            "name": "qdctrl",
            "offset": "0x80",
            "doc": "Quadrature Decoder Control And Status"
        },
        "ftm1.conf": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "gtbeout",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Global Time Base Output"
                },
                {
                    "name": "gtbeen",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Global Time Base Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bdmmode",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "BDM Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "numtof",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TOF Frequency"
                }
            ],
            "id": "ftm1.conf",
            "name": "conf",
            "offset": "0x84",
            "doc": "Configuration"
        },
        "ftm1.fltpol": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "flt3pol",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 3 Polarity"
                },
                {
                    "name": "flt2pol",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 2 Polarity"
                },
                {
                    "name": "flt1pol",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 1 Polarity"
                },
                {
                    "name": "flt0pol",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 0 Polarity"
                }
            ],
            "id": "ftm1.fltpol",
            "name": "fltpol",
            "offset": "0x88",
            "doc": "FTM Fault Input Polarity"
        },
        "ftm1.synconf": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hwsoc",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software output control synchronization is activated by a hardware trigger."
                },
                {
                    "name": "hwinvc",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inverting control synchronization is activated by a hardware trigger."
                },
                {
                    "name": "hwom",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output mask synchronization is activated by a hardware trigger."
                },
                {
                    "name": "hwwrbuf",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger."
                },
                {
                    "name": "hwrstcnt",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM counter synchronization is activated by a hardware trigger."
                },
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swsoc",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software output control synchronization is activated by the software trigger."
                },
                {
                    "name": "swinvc",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inverting control synchronization is activated by the software trigger."
                },
                {
                    "name": "swom",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output mask synchronization is activated by the software trigger."
                },
                {
                    "name": "swwrbuf",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "MOD, CNTIN, and CV registers synchronization is activated by the software trigger."
                },
                {
                    "name": "swrstcnt",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM counter synchronization is activated by the software trigger."
                },
                {
                    "name": "syncmode",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Mode"
                },
                {
                    "name": "rsvd2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swoc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SWOCTRL Register Synchronization"
                },
                {
                    "name": "invc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "INVCTRL Register Synchronization"
                },
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cntinc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CNTIN Register Synchronization"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hwtrigmode",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Hardware Trigger Mode"
                }
            ],
            "id": "ftm1.synconf",
            "name": "synconf",
            "offset": "0x8c",
            "doc": "Synchronization Configuration"
        },
        "ftm1.invctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "inv3en",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pair Channels 3 Inverting Enable"
                },
                {
                    "name": "inv2en",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pair Channels 2 Inverting Enable"
                },
                {
                    "name": "inv1en",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pair Channels 1 Inverting Enable"
                },
                {
                    "name": "inv0en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pair Channels 0 Inverting Enable"
                }
            ],
            "id": "ftm1.invctrl",
            "name": "invctrl",
            "offset": "0x90",
            "doc": "FTM Inverting Control"
        },
        "ftm1.swoctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7ocv",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Software Output Control Value"
                },
                {
                    "name": "ch6ocv",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Software Output Control Value"
                },
                {
                    "name": "ch5ocv",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Software Output Control Value"
                },
                {
                    "name": "ch4ocv",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Software Output Control Value"
                },
                {
                    "name": "ch3ocv",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Software Output Control Value"
                },
                {
                    "name": "ch2ocv",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Software Output Control Value"
                },
                {
                    "name": "ch1ocv",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Software Output Control Value"
                },
                {
                    "name": "ch0ocv",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Software Output Control Value"
                },
                {
                    "name": "ch7oc",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Software Output Control Enable"
                },
                {
                    "name": "ch6oc",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Software Output Control Enable"
                },
                {
                    "name": "ch5oc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Software Output Control Enable"
                },
                {
                    "name": "ch4oc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Software Output Control Enable"
                },
                {
                    "name": "ch3oc",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Software Output Control Enable"
                },
                {
                    "name": "ch2oc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Software Output Control Enable"
                },
                {
                    "name": "ch1oc",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Software Output Control Enable"
                },
                {
                    "name": "ch0oc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Software Output Control Enable"
                }
            ],
            "id": "ftm1.swoctrl",
            "name": "swoctrl",
            "offset": "0x94",
            "doc": "FTM Software Output Control"
        },
        "ftm1.pwmload": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ldok",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Load Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7sel",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Select"
                },
                {
                    "name": "ch6sel",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Select"
                },
                {
                    "name": "ch5sel",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Select"
                },
                {
                    "name": "ch4sel",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Select"
                },
                {
                    "name": "ch3sel",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Select"
                },
                {
                    "name": "ch2sel",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Select"
                },
                {
                    "name": "ch1sel",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Select"
                },
                {
                    "name": "ch0sel",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Select"
                }
            ],
            "id": "ftm1.pwmload",
            "name": "pwmload",
            "offset": "0x98",
            "doc": "FTM PWM Load"
        },
        "ftm2": {
            "type": "blk",
            "children": [
                "ftm2.sc",
                "ftm2.cnt",
                "ftm2.mod",
                "ftm2.c%ssc",
                "ftm2.c%ssc",
                "ftm2.c%sv",
                "ftm2.c%sv",
                "ftm2.cntin",
                "ftm2.status",
                "ftm2.mode",
                "ftm2.sync",
                "ftm2.outinit",
                "ftm2.outmask",
                "ftm2.combine",
                "ftm2.deadtime",
                "ftm2.exttrig",
                "ftm2.pol",
                "ftm2.fms",
                "ftm2.filter",
                "ftm2.fltctrl",
                "ftm2.qdctrl",
                "ftm2.conf",
                "ftm2.fltpol",
                "ftm2.synconf",
                "ftm2.invctrl",
                "ftm2.swoctrl",
                "ftm2.pwmload"
            ],
            "id": "ftm2",
            "name": "ftm2",
            "offset": "0x4003a000",
            "doc": "FlexTimer Module"
        },
        "ftm2.sc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tof",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Timer Overflow Flag"
                },
                {
                    "name": "toie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Overflow Interrupt Enable"
                },
                {
                    "name": "cpwms",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Center-Aligned PWM Select"
                },
                {
                    "name": "clks",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Source Selection"
                },
                {
                    "name": "ps",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Prescale Factor Selection"
                }
            ],
            "id": "ftm2.sc",
            "name": "sc",
            "offset": "0x0",
            "doc": "Status And Control"
        },
        "ftm2.cnt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "count",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "ftm2.cnt",
            "name": "cnt",
            "offset": "0x4",
            "doc": "Counter"
        },
        "ftm2.mod": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mod",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Modulo Value"
                }
            ],
            "id": "ftm2.mod",
            "name": "mod",
            "offset": "0x8",
            "doc": "Modulo"
        },
        "ftm2.c%ssc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel Flag"
                },
                {
                    "name": "chie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Interrupt Enable"
                },
                {
                    "name": "msb",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Mode Select"
                },
                {
                    "name": "msa",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Mode Select"
                },
                {
                    "name": "elsb",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge or Level Select"
                },
                {
                    "name": "elsa",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge or Level Select"
                },
                {
                    "name": "icrst",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM counter reset by the selected input capture event."
                },
                {
                    "name": "dma",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Enable"
                }
            ],
            "id": "ftm2.c%ssc",
            "name": "c%ssc",
            "offset": "0x14",
            "doc": "Channel (n) Status And Control"
        },
        "ftm2.c%sv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "val",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Value"
                }
            ],
            "id": "ftm2.c%sv",
            "name": "c%sv",
            "offset": "0x18",
            "doc": "Channel (n) Value"
        },
        "ftm2.cntin": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "init",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Initial Value Of The FTM Counter"
                }
            ],
            "id": "ftm2.cntin",
            "name": "cntin",
            "offset": "0x4c",
            "doc": "Counter Initial Value"
        },
        "ftm2.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7f",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Flag"
                },
                {
                    "name": "ch6f",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Flag"
                },
                {
                    "name": "ch5f",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Flag"
                },
                {
                    "name": "ch4f",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Flag"
                },
                {
                    "name": "ch3f",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Flag"
                },
                {
                    "name": "ch2f",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Flag"
                },
                {
                    "name": "ch1f",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Flag"
                },
                {
                    "name": "ch0f",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Flag"
                }
            ],
            "id": "ftm2.status",
            "name": "status",
            "offset": "0x50",
            "doc": "Capture And Compare Status"
        },
        "ftm2.mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faultie",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Interrupt Enable"
                },
                {
                    "name": "faultm",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Mode"
                },
                {
                    "name": "captest",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Capture Test Mode Enable"
                },
                {
                    "name": "pwmsync",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Mode"
                },
                {
                    "name": "wpdis",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Write Protection Disable"
                },
                {
                    "name": "init",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Initialize The Channels Output"
                },
                {
                    "name": "ftmen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM Enable"
                }
            ],
            "id": "ftm2.mode",
            "name": "mode",
            "offset": "0x54",
            "doc": "Features Mode Selection"
        },
        "ftm2.sync": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swsync",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Software Trigger"
                },
                {
                    "name": "trig2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Hardware Trigger 2"
                },
                {
                    "name": "trig1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Hardware Trigger 1"
                },
                {
                    "name": "trig0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Synchronization Hardware Trigger 0"
                },
                {
                    "name": "synchom",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Mask Synchronization"
                },
                {
                    "name": "reinit",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
                },
                {
                    "name": "cntmax",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Maximum Loading Point Enable"
                },
                {
                    "name": "cntmin",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Minimum Loading Point Enable"
                }
            ],
            "id": "ftm2.sync",
            "name": "sync",
            "offset": "0x58",
            "doc": "Synchronization"
        },
        "ftm2.outinit": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7oi",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Output Initialization Value"
                },
                {
                    "name": "ch6oi",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Output Initialization Value"
                },
                {
                    "name": "ch5oi",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Output Initialization Value"
                },
                {
                    "name": "ch4oi",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Output Initialization Value"
                },
                {
                    "name": "ch3oi",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Output Initialization Value"
                },
                {
                    "name": "ch2oi",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Output Initialization Value"
                },
                {
                    "name": "ch1oi",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Output Initialization Value"
                },
                {
                    "name": "ch0oi",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Output Initialization Value"
                }
            ],
            "id": "ftm2.outinit",
            "name": "outinit",
            "offset": "0x5c",
            "doc": "Initial State For Channels Output"
        },
        "ftm2.outmask": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7om",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Output Mask"
                },
                {
                    "name": "ch6om",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Output Mask"
                },
                {
                    "name": "ch5om",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Output Mask"
                },
                {
                    "name": "ch4om",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Output Mask"
                },
                {
                    "name": "ch3om",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Output Mask"
                },
                {
                    "name": "ch2om",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Output Mask"
                },
                {
                    "name": "ch1om",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Output Mask"
                },
                {
                    "name": "ch0om",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Output Mask"
                }
            ],
            "id": "ftm2.outmask",
            "name": "outmask",
            "offset": "0x60",
            "doc": "Output Mask"
        },
        "ftm2.combine": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faulten3",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Enable For n = 6"
                },
                {
                    "name": "syncen3",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Enable For n = 6"
                },
                {
                    "name": "dten3",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Enable For n = 6"
                },
                {
                    "name": "decap3",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Captures For n = 6"
                },
                {
                    "name": "decapen3",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Enable For n = 6"
                },
                {
                    "name": "comp3",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Complement Of Channel (n) for n = 6"
                },
                {
                    "name": "combine3",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Combine Channels For n = 6"
                },
                {
                    "name": "rsvd2",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faulten2",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Enable For n = 4"
                },
                {
                    "name": "syncen2",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Enable For n = 4"
                },
                {
                    "name": "dten2",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Enable For n = 4"
                },
                {
                    "name": "decap2",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Captures For n = 4"
                },
                {
                    "name": "decapen2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Enable For n = 4"
                },
                {
                    "name": "comp2",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Complement Of Channel (n) For n = 4"
                },
                {
                    "name": "combine2",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Combine Channels For n = 4"
                },
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faulten1",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Enable For n = 2"
                },
                {
                    "name": "syncen1",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Enable For n = 2"
                },
                {
                    "name": "dten1",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Enable For n = 2"
                },
                {
                    "name": "decap1",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Captures For n = 2"
                },
                {
                    "name": "decapen1",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Enable For n = 2"
                },
                {
                    "name": "comp1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Complement Of Channel (n) For n = 2"
                },
                {
                    "name": "combine1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Combine Channels For n = 2"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faulten0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Control Enable For n = 0"
                },
                {
                    "name": "syncen0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Enable For n = 0"
                },
                {
                    "name": "dten0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Enable For n = 0"
                },
                {
                    "name": "decap0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Captures For n = 0"
                },
                {
                    "name": "decapen0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Edge Capture Mode Enable For n = 0"
                },
                {
                    "name": "comp0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Complement Of Channel (n) For n = 0"
                },
                {
                    "name": "combine0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Combine Channels For n = 0"
                }
            ],
            "id": "ftm2.combine",
            "name": "combine",
            "offset": "0x64",
            "doc": "Function For Linked Channels"
        },
        "ftm2.deadtime": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtps",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Prescaler Value"
                },
                {
                    "name": "dtval",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Deadtime Value"
                }
            ],
            "id": "ftm2.deadtime",
            "name": "deadtime",
            "offset": "0x68",
            "doc": "Deadtime Insertion Control"
        },
        "ftm2.exttrig": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "trigf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel Trigger Flag"
                },
                {
                    "name": "inittrigen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Initialization Trigger Enable"
                },
                {
                    "name": "ch1trig",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Trigger Enable"
                },
                {
                    "name": "ch0trig",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Trigger Enable"
                },
                {
                    "name": "ch5trig",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Trigger Enable"
                },
                {
                    "name": "ch4trig",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Trigger Enable"
                },
                {
                    "name": "ch3trig",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Trigger Enable"
                },
                {
                    "name": "ch2trig",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Trigger Enable"
                }
            ],
            "id": "ftm2.exttrig",
            "name": "exttrig",
            "offset": "0x6c",
            "doc": "FTM External Trigger"
        },
        "ftm2.pol": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pol7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Polarity"
                },
                {
                    "name": "pol6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Polarity"
                },
                {
                    "name": "pol5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Polarity"
                },
                {
                    "name": "pol4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Polarity"
                },
                {
                    "name": "pol3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Polarity"
                },
                {
                    "name": "pol2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Polarity"
                },
                {
                    "name": "pol1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Polarity"
                },
                {
                    "name": "pol0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Polarity"
                }
            ],
            "id": "ftm2.pol",
            "name": "pol",
            "offset": "0x70",
            "doc": "Channels Polarity"
        },
        "ftm2.fms": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faultf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag"
                },
                {
                    "name": "wpen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protection Enable"
                },
                {
                    "name": "faultin",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Inputs"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "faultf3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag 3"
                },
                {
                    "name": "faultf2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag 2"
                },
                {
                    "name": "faultf1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag 1"
                },
                {
                    "name": "faultf0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fault Detection Flag 0"
                }
            ],
            "id": "ftm2.fms",
            "name": "fms",
            "offset": "0x74",
            "doc": "Fault Mode Status"
        },
        "ftm2.filter": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch3fval",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Input Filter"
                },
                {
                    "name": "ch2fval",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Input Filter"
                },
                {
                    "name": "ch1fval",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Input Filter"
                },
                {
                    "name": "ch0fval",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Input Filter"
                }
            ],
            "id": "ftm2.filter",
            "name": "filter",
            "offset": "0x78",
            "doc": "Input Capture Filter Control"
        },
        "ftm2.fltctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ffval",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input Filter"
                },
                {
                    "name": "ffltr3en",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 3 Filter Enable"
                },
                {
                    "name": "ffltr2en",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 2 Filter Enable"
                },
                {
                    "name": "ffltr1en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 1 Filter Enable"
                },
                {
                    "name": "ffltr0en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 0 Filter Enable"
                },
                {
                    "name": "fault3en",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 3 Enable"
                },
                {
                    "name": "fault2en",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 2 Enable"
                },
                {
                    "name": "fault1en",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 1 Enable"
                },
                {
                    "name": "fault0en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 0 Enable"
                }
            ],
            "id": "ftm2.fltctrl",
            "name": "fltctrl",
            "offset": "0x7c",
            "doc": "Fault Control"
        },
        "ftm2.qdctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "phafltren",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Phase A Input Filter Enable"
                },
                {
                    "name": "phbfltren",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Phase B Input Filter Enable"
                },
                {
                    "name": "phapol",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Phase A Input Polarity"
                },
                {
                    "name": "phbpol",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Phase B Input Polarity"
                },
                {
                    "name": "quadmode",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Quadrature Decoder Mode"
                },
                {
                    "name": "quadir",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FTM Counter Direction In Quadrature Decoder Mode"
                },
                {
                    "name": "tofdir",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Timer Overflow Direction In Quadrature Decoder Mode"
                },
                {
                    "name": "quaden",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Quadrature Decoder Mode Enable"
                }
            ],
            "id": "ftm2.qdctrl",
            "name": "qdctrl",
            "offset": "0x80",
            "doc": "Quadrature Decoder Control And Status"
        },
        "ftm2.conf": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "gtbeout",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Global Time Base Output"
                },
                {
                    "name": "gtbeen",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Global Time Base Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bdmmode",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "BDM Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "numtof",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TOF Frequency"
                }
            ],
            "id": "ftm2.conf",
            "name": "conf",
            "offset": "0x84",
            "doc": "Configuration"
        },
        "ftm2.fltpol": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "flt3pol",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 3 Polarity"
                },
                {
                    "name": "flt2pol",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 2 Polarity"
                },
                {
                    "name": "flt1pol",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 1 Polarity"
                },
                {
                    "name": "flt0pol",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fault Input 0 Polarity"
                }
            ],
            "id": "ftm2.fltpol",
            "name": "fltpol",
            "offset": "0x88",
            "doc": "FTM Fault Input Polarity"
        },
        "ftm2.synconf": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hwsoc",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software output control synchronization is activated by a hardware trigger."
                },
                {
                    "name": "hwinvc",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inverting control synchronization is activated by a hardware trigger."
                },
                {
                    "name": "hwom",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output mask synchronization is activated by a hardware trigger."
                },
                {
                    "name": "hwwrbuf",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger."
                },
                {
                    "name": "hwrstcnt",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM counter synchronization is activated by a hardware trigger."
                },
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swsoc",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software output control synchronization is activated by the software trigger."
                },
                {
                    "name": "swinvc",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inverting control synchronization is activated by the software trigger."
                },
                {
                    "name": "swom",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output mask synchronization is activated by the software trigger."
                },
                {
                    "name": "swwrbuf",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "MOD, CNTIN, and CV registers synchronization is activated by the software trigger."
                },
                {
                    "name": "swrstcnt",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM counter synchronization is activated by the software trigger."
                },
                {
                    "name": "syncmode",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronization Mode"
                },
                {
                    "name": "rsvd2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swoc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SWOCTRL Register Synchronization"
                },
                {
                    "name": "invc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "INVCTRL Register Synchronization"
                },
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cntinc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CNTIN Register Synchronization"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hwtrigmode",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Hardware Trigger Mode"
                }
            ],
            "id": "ftm2.synconf",
            "name": "synconf",
            "offset": "0x8c",
            "doc": "Synchronization Configuration"
        },
        "ftm2.invctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "inv3en",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pair Channels 3 Inverting Enable"
                },
                {
                    "name": "inv2en",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pair Channels 2 Inverting Enable"
                },
                {
                    "name": "inv1en",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pair Channels 1 Inverting Enable"
                },
                {
                    "name": "inv0en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pair Channels 0 Inverting Enable"
                }
            ],
            "id": "ftm2.invctrl",
            "name": "invctrl",
            "offset": "0x90",
            "doc": "FTM Inverting Control"
        },
        "ftm2.swoctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7ocv",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Software Output Control Value"
                },
                {
                    "name": "ch6ocv",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Software Output Control Value"
                },
                {
                    "name": "ch5ocv",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Software Output Control Value"
                },
                {
                    "name": "ch4ocv",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Software Output Control Value"
                },
                {
                    "name": "ch3ocv",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Software Output Control Value"
                },
                {
                    "name": "ch2ocv",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Software Output Control Value"
                },
                {
                    "name": "ch1ocv",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Software Output Control Value"
                },
                {
                    "name": "ch0ocv",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Software Output Control Value"
                },
                {
                    "name": "ch7oc",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Software Output Control Enable"
                },
                {
                    "name": "ch6oc",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Software Output Control Enable"
                },
                {
                    "name": "ch5oc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Software Output Control Enable"
                },
                {
                    "name": "ch4oc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Software Output Control Enable"
                },
                {
                    "name": "ch3oc",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Software Output Control Enable"
                },
                {
                    "name": "ch2oc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Software Output Control Enable"
                },
                {
                    "name": "ch1oc",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Software Output Control Enable"
                },
                {
                    "name": "ch0oc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Software Output Control Enable"
                }
            ],
            "id": "ftm2.swoctrl",
            "name": "swoctrl",
            "offset": "0x94",
            "doc": "FTM Software Output Control"
        },
        "ftm2.pwmload": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ldok",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Load Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7sel",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Select"
                },
                {
                    "name": "ch6sel",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Select"
                },
                {
                    "name": "ch5sel",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Select"
                },
                {
                    "name": "ch4sel",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Select"
                },
                {
                    "name": "ch3sel",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Select"
                },
                {
                    "name": "ch2sel",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Select"
                },
                {
                    "name": "ch1sel",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Select"
                },
                {
                    "name": "ch0sel",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Select"
                }
            ],
            "id": "ftm2.pwmload",
            "name": "pwmload",
            "offset": "0x98",
            "doc": "FTM PWM Load"
        },
        "adc0": {
            "type": "blk",
            "children": [
                "adc0.sc1%s",
                "adc0.sc1%s",
                "adc0.cfg1",
                "adc0.cfg2",
                "adc0.r%s",
                "adc0.r%s",
                "adc0.cv%s",
                "adc0.cv%s",
                "adc0.sc2",
                "adc0.sc3",
                "adc0.ofs",
                "adc0.pg",
                "adc0.mg",
                "adc0.clpd",
                "adc0.clps",
                "adc0.clp4",
                "adc0.clp3",
                "adc0.clp2",
                "adc0.clp1",
                "adc0.clp0",
                "adc0.clmd",
                "adc0.clms",
                "adc0.clm4",
                "adc0.clm3",
                "adc0.clm2",
                "adc0.clm1",
                "adc0.clm0"
            ],
            "id": "adc0",
            "name": "adc0",
            "offset": "0x4003b000",
            "doc": "Analog-to-Digital Converter"
        },
        "adc0.sc1%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "coco",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Conversion Complete Flag"
                },
                {
                    "name": "aien",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "diff",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Differential Mode Enable"
                },
                {
                    "name": "adch",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "31",
                    "doc": "Input channel select"
                }
            ],
            "id": "adc0.sc1%s",
            "name": "sc1%s",
            "offset": "0x4",
            "doc": "ADC Status and Control Registers 1"
        },
        "adc0.cfg1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "adlpc",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low-Power Configuration"
                },
                {
                    "name": "adiv",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Divide Select"
                },
                {
                    "name": "adlsmp",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sample Time Configuration"
                },
                {
                    "name": "mode",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Conversion mode selection"
                },
                {
                    "name": "adiclk",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Clock Select"
                }
            ],
            "id": "adc0.cfg1",
            "name": "cfg1",
            "offset": "0x8",
            "doc": "ADC Configuration Register 1"
        },
        "adc0.cfg2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "muxsel",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ADC Mux Select"
                },
                {
                    "name": "adacken",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Asynchronous Clock Output Enable"
                },
                {
                    "name": "adhsc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "High-Speed Configuration"
                },
                {
                    "name": "adlsts",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Long Sample Time Select"
                }
            ],
            "id": "adc0.cfg2",
            "name": "cfg2",
            "offset": "0xc",
            "doc": "ADC Configuration Register 2"
        },
        "adc0.r%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "d",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data result"
                }
            ],
            "id": "adc0.r%s",
            "name": "r%s",
            "offset": "0x14",
            "doc": "ADC Data Result Register"
        },
        "adc0.cv%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cv",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Value."
                }
            ],
            "id": "adc0.cv%s",
            "name": "cv%s",
            "offset": "0x1c",
            "doc": "Compare Value Registers"
        },
        "adc0.sc2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "adact",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Conversion Active"
                },
                {
                    "name": "adtrg",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Conversion Trigger Select"
                },
                {
                    "name": "acfe",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Function Enable"
                },
                {
                    "name": "acfgt",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Function Greater Than Enable"
                },
                {
                    "name": "acren",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Function Range Enable"
                },
                {
                    "name": "dmaen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Enable"
                },
                {
                    "name": "refsel",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Voltage Reference Selection"
                }
            ],
            "id": "adc0.sc2",
            "name": "sc2",
            "offset": "0x20",
            "doc": "Status and Control Register 2"
        },
        "adc0.sc3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cal",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Calibration"
                },
                {
                    "name": "calf",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Calibration Failed Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "adco",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Continuous Conversion Enable"
                },
                {
                    "name": "avge",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Hardware Average Enable"
                },
                {
                    "name": "avgs",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Hardware Average Select"
                }
            ],
            "id": "adc0.sc3",
            "name": "sc3",
            "offset": "0x24",
            "doc": "Status and Control Register 3"
        },
        "adc0.ofs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ofs",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "4",
                    "doc": "Offset Error Correction Value"
                }
            ],
            "id": "adc0.ofs",
            "name": "ofs",
            "offset": "0x28",
            "doc": "ADC Offset Correction Register"
        },
        "adc0.pg": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pg",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "33280",
                    "doc": "Plus-Side Gain"
                }
            ],
            "id": "adc0.pg",
            "name": "pg",
            "offset": "0x2c",
            "doc": "ADC Plus-Side Gain Register"
        },
        "adc0.mg": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mg",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "33280",
                    "doc": "Minus-Side Gain"
                }
            ],
            "id": "adc0.mg",
            "name": "mg",
            "offset": "0x30",
            "doc": "ADC Minus-Side Gain Register"
        },
        "adc0.clpd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clpd",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "10",
                    "doc": "Calibration Value"
                }
            ],
            "id": "adc0.clpd",
            "name": "clpd",
            "offset": "0x34",
            "doc": "ADC Plus-Side General Calibration Value Register"
        },
        "adc0.clps": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clps",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "32",
                    "doc": "Calibration Value"
                }
            ],
            "id": "adc0.clps",
            "name": "clps",
            "offset": "0x38",
            "doc": "ADC Plus-Side General Calibration Value Register"
        },
        "adc0.clp4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clp4",
                    "lsb": 0,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "512",
                    "doc": "Calibration Value"
                }
            ],
            "id": "adc0.clp4",
            "name": "clp4",
            "offset": "0x3c",
            "doc": "ADC Plus-Side General Calibration Value Register"
        },
        "adc0.clp3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clp3",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "256",
                    "doc": "Calibration Value"
                }
            ],
            "id": "adc0.clp3",
            "name": "clp3",
            "offset": "0x40",
            "doc": "ADC Plus-Side General Calibration Value Register"
        },
        "adc0.clp2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clp2",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "128",
                    "doc": "Calibration Value"
                }
            ],
            "id": "adc0.clp2",
            "name": "clp2",
            "offset": "0x44",
            "doc": "ADC Plus-Side General Calibration Value Register"
        },
        "adc0.clp1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clp1",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "64",
                    "doc": "Calibration Value"
                }
            ],
            "id": "adc0.clp1",
            "name": "clp1",
            "offset": "0x48",
            "doc": "ADC Plus-Side General Calibration Value Register"
        },
        "adc0.clp0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clp0",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "32",
                    "doc": "Calibration Value"
                }
            ],
            "id": "adc0.clp0",
            "name": "clp0",
            "offset": "0x4c",
            "doc": "ADC Plus-Side General Calibration Value Register"
        },
        "adc0.clmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clmd",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "10",
                    "doc": "Calibration Value"
                }
            ],
            "id": "adc0.clmd",
            "name": "clmd",
            "offset": "0x54",
            "doc": "ADC Minus-Side General Calibration Value Register"
        },
        "adc0.clms": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clms",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "32",
                    "doc": "Calibration Value"
                }
            ],
            "id": "adc0.clms",
            "name": "clms",
            "offset": "0x58",
            "doc": "ADC Minus-Side General Calibration Value Register"
        },
        "adc0.clm4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clm4",
                    "lsb": 0,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "512",
                    "doc": "Calibration Value"
                }
            ],
            "id": "adc0.clm4",
            "name": "clm4",
            "offset": "0x5c",
            "doc": "ADC Minus-Side General Calibration Value Register"
        },
        "adc0.clm3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clm3",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "256",
                    "doc": "Calibration Value"
                }
            ],
            "id": "adc0.clm3",
            "name": "clm3",
            "offset": "0x60",
            "doc": "ADC Minus-Side General Calibration Value Register"
        },
        "adc0.clm2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clm2",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "128",
                    "doc": "Calibration Value"
                }
            ],
            "id": "adc0.clm2",
            "name": "clm2",
            "offset": "0x64",
            "doc": "ADC Minus-Side General Calibration Value Register"
        },
        "adc0.clm1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clm1",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "64",
                    "doc": "Calibration Value"
                }
            ],
            "id": "adc0.clm1",
            "name": "clm1",
            "offset": "0x68",
            "doc": "ADC Minus-Side General Calibration Value Register"
        },
        "adc0.clm0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clm0",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "32",
                    "doc": "Calibration Value"
                }
            ],
            "id": "adc0.clm0",
            "name": "clm0",
            "offset": "0x6c",
            "doc": "ADC Minus-Side General Calibration Value Register"
        },
        "dac0": {
            "type": "blk",
            "children": [
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sl",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.dat%sh",
                "dac0.sr",
                "dac0.c0",
                "dac0.c1",
                "dac0.c2"
            ],
            "id": "dac0",
            "name": "dac0",
            "offset": "0x4003f000",
            "doc": "12-Bit Digital-to-Analog Converter"
        },
        "dac0.dat%sl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer"
                }
            ],
            "id": "dac0.dat%sl",
            "name": "dat%sl",
            "offset": "0x1e",
            "doc": "DAC Data Low Register"
        },
        "dac0.dat%sh": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data1",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula"
                }
            ],
            "id": "dac0.dat%sh",
            "name": "dat%sh",
            "offset": "0x1f",
            "doc": "DAC Data High Register"
        },
        "dac0.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dacbfwmf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Buffer Watermark Flag"
                },
                {
                    "name": "dacbfrptf",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "DAC Buffer Read Pointer Top Position Flag"
                },
                {
                    "name": "dacbfrpbf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Buffer Read Pointer Bottom Position Flag"
                }
            ],
            "id": "dac0.sr",
            "name": "sr",
            "offset": "0x20",
            "doc": "DAC Status Register"
        },
        "dac0.c0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dacen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Enable"
                },
                {
                    "name": "dacrfs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Reference Select"
                },
                {
                    "name": "dactrgsel",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Trigger Select"
                },
                {
                    "name": "dacswtrg",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DAC Software Trigger"
                },
                {
                    "name": "lpen",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Low Power Control"
                },
                {
                    "name": "dacbwien",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Buffer Watermark Interrupt Enable"
                },
                {
                    "name": "dacbtien",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Buffer Read Pointer Top Flag Interrupt Enable"
                },
                {
                    "name": "dacbbien",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Buffer Read Pointer Bottom Flag Interrupt Enable"
                }
            ],
            "id": "dac0.c0",
            "name": "c0",
            "offset": "0x21",
            "doc": "DAC Control Register"
        },
        "dac0.c1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmaen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Enable Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dacbfwm",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Buffer Watermark Select"
                },
                {
                    "name": "dacbfmd",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Buffer Work Mode Select"
                },
                {
                    "name": "dacbfen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Buffer Enable"
                }
            ],
            "id": "dac0.c1",
            "name": "c1",
            "offset": "0x22",
            "doc": "DAC Control Register 1"
        },
        "dac0.c2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dacbfrp",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Buffer Read Pointer"
                },
                {
                    "name": "dacbfup",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "15",
                    "doc": "DAC Buffer Upper Limit"
                }
            ],
            "id": "dac0.c2",
            "name": "c2",
            "offset": "0x23",
            "doc": "DAC Control Register 2"
        },
        "lptmr0": {
            "type": "blk",
            "children": [
                "lptmr0.csr",
                "lptmr0.psr",
                "lptmr0.cmr",
                "lptmr0.cnr"
            ],
            "id": "lptmr0",
            "name": "lptmr0",
            "offset": "0x40040000",
            "doc": "Low Power Timer"
        },
        "lptmr0.csr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tcf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Compare Flag"
                },
                {
                    "name": "tie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Interrupt Enable"
                },
                {
                    "name": "tps",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Pin Select"
                },
                {
                    "name": "tpp",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Pin Polarity"
                },
                {
                    "name": "tfc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Free-Running Counter"
                },
                {
                    "name": "tms",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Mode Select"
                },
                {
                    "name": "ten",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Enable"
                }
            ],
            "id": "lptmr0.csr",
            "name": "csr",
            "offset": "0x0",
            "doc": "Low Power Timer Control Status Register"
        },
        "lptmr0.psr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prescale",
                    "lsb": 3,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Prescale Value"
                },
                {
                    "name": "pbyp",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Prescaler Bypass"
                },
                {
                    "name": "pcs",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Prescaler Clock Select"
                }
            ],
            "id": "lptmr0.psr",
            "name": "psr",
            "offset": "0x4",
            "doc": "Low Power Timer Prescale Register"
        },
        "lptmr0.cmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compare",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Value"
                }
            ],
            "id": "lptmr0.cmr",
            "name": "cmr",
            "offset": "0x8",
            "doc": "Low Power Timer Compare Register"
        },
        "lptmr0.cnr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "counter",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "lptmr0.cnr",
            "name": "cnr",
            "offset": "0xc",
            "doc": "Low Power Timer Counter Register"
        },
        "sim": {
            "type": "blk",
            "children": [
                "sim.sopt1",
                "sim.sopt1cfg",
                "sim.sopt2",
                "sim.sopt4",
                "sim.sopt5",
                "sim.sopt7",
                "sim.sopt8",
                "sim.sdid",
                "sim.scgc4",
                "sim.scgc5",
                "sim.scgc6",
                "sim.scgc7",
                "sim.clkdiv1",
                "sim.fcfg1",
                "sim.fcfg2",
                "sim.uidh",
                "sim.uidmh",
                "sim.uidml",
                "sim.uidl"
            ],
            "id": "sim",
            "name": "sim",
            "offset": "0x40047000",
            "doc": "System Integration Module"
        },
        "sim.sopt1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "osc32ksel",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "32K oscillator clock select"
                },
                {
                    "name": "osc32kout",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "32K Oscillator Clock Output"
                },
                {
                    "name": "ramsize",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RAM size"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "sim.sopt1",
            "name": "sopt1",
            "offset": "0x0",
            "doc": "System Options Register 1"
        },
        "sim.sopt1cfg": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "sim.sopt1cfg",
            "name": "sopt1cfg",
            "offset": "0x4",
            "doc": "SOPT1 Configuration Register"
        },
        "sim.sopt2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pllfllsel",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PLL/FLL clock select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "traceclksel",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Debug trace clock select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clkoutsel",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CLKOUT select"
                },
                {
                    "name": "rsvd2",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "sim.sopt2",
            "name": "sopt2",
            "offset": "0x1004",
            "doc": "System Options Register 2"
        },
        "sim.sopt4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ftm0trg1src",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FlexTimer 0 Hardware Trigger 1 Source Select"
                },
                {
                    "name": "ftm0trg0src",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FlexTimer 0 Hardware Trigger 0 Source Select"
                },
                {
                    "name": "rsvd4",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ftm2clksel",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FlexTimer 2 External Clock Pin Select"
                },
                {
                    "name": "ftm1clksel",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM1 External Clock Pin Select"
                },
                {
                    "name": "ftm0clksel",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FlexTimer 0 External Clock Pin Select"
                },
                {
                    "name": "rsvd3",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ftm2ch1src",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM2 channel 1 input capture source select"
                },
                {
                    "name": "ftm2ch0src",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM2 channel 0 input capture source select"
                },
                {
                    "name": "ftm1ch0src",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM1 channel 0 input capture source select"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ftm2flt0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM2 Fault 0 Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ftm1flt0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM1 Fault 0 Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ftm0flt1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM0 Fault 1 Select"
                },
                {
                    "name": "ftm0flt0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM0 Fault 0 Select"
                }
            ],
            "id": "sim.sopt4",
            "name": "sopt4",
            "offset": "0x100c",
            "doc": "System Options Register 4"
        },
        "sim.sopt5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "uart1rxsrc",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UART 1 receive data source select"
                },
                {
                    "name": "uart1txsrc",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UART 1 transmit data source select"
                },
                {
                    "name": "uart0rxsrc",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UART 0 receive data source select"
                },
                {
                    "name": "uart0txsrc",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UART 0 transmit data source select"
                }
            ],
            "id": "sim.sopt5",
            "name": "sopt5",
            "offset": "0x1010",
            "doc": "System Options Register 5"
        },
        "sim.sopt7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "adc0alttrgen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ADC0 alternate trigger enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "adc0pretrgsel",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ADC0 pretrigger select"
                },
                {
                    "name": "adc0trgsel",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ADC0 trigger select"
                }
            ],
            "id": "sim.sopt7",
            "name": "sopt7",
            "offset": "0x1018",
            "doc": "System Options Register 7"
        },
        "sim.sopt8": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ftm0och5src",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM0 channel 5 output source"
                },
                {
                    "name": "ftm0och4src",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM0 channel 4 output source"
                },
                {
                    "name": "ftm0och3src",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM0 channel 3 output source"
                },
                {
                    "name": "ftm0och2src",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM0 channel 2 output source"
                },
                {
                    "name": "ftm0och1src",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM0 channel 1 output source"
                },
                {
                    "name": "ftm0och0src",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM0 channel 0 output source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ftm2syncbit",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM2 Hardware Trigger 0 Software Synchronization"
                },
                {
                    "name": "ftm1syncbit",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM1 Hardware Trigger 0 Software Synchronization"
                },
                {
                    "name": "ftm0syncbit",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM0 Hardware Trigger 0 Software Synchronization"
                }
            ],
            "id": "sim.sopt8",
            "name": "sopt8",
            "offset": "0x101c",
            "doc": "System Options Register 8"
        },
        "sim.sdid": {
            "type": "reg",
            "fields": [
                {
                    "name": "familyid",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Kinetis Family ID"
                },
                {
                    "name": "subfamid",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Kinetis Sub-Family ID"
                },
                {
                    "name": "seriesid",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Kinetis Series ID"
                },
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "revid",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Device revision number"
                },
                {
                    "name": "dieid",
                    "lsb": 7,
                    "nbits": 5,
                    "access": "read-only",
                    "reset": "5",
                    "doc": "Device Die ID"
                },
                {
                    "name": "famid",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Kinetis family identification"
                },
                {
                    "name": "pinid",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pincount identification"
                }
            ],
            "id": "sim.sdid",
            "name": "sdid",
            "offset": "0x1024",
            "doc": "System Device Identification Register"
        },
        "sim.scgc4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "vref",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "VREF Clock Gate Control"
                },
                {
                    "name": "cmp",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator Clock Gate Control"
                },
                {
                    "name": "rsvd2",
                    "lsb": 12,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "uart1",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UART1 Clock Gate Control"
                },
                {
                    "name": "uart0",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UART0 Clock Gate Control"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "i2c0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I2C0 Clock Gate Control"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ewm",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "EWM Clock Gate Control"
                },
                {
                    "name": "rsvd3",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "sim.scgc4",
            "name": "scgc4",
            "offset": "0x1034",
            "doc": "System Clock Gating Control Register 4"
        },
        "sim.scgc5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "porte",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port E Clock Gate Control"
                },
                {
                    "name": "portd",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port D Clock Gate Control"
                },
                {
                    "name": "portc",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port C Clock Gate Control"
                },
                {
                    "name": "portb",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port B Clock Gate Control"
                },
                {
                    "name": "porta",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port A Clock Gate Control"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lptmr",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low Power Timer Access Control"
                }
            ],
            "id": "sim.scgc5",
            "name": "scgc5",
            "offset": "0x1038",
            "doc": "System Clock Gating Control Register 5"
        },
        "sim.scgc6": {
            "type": "reg",
            "fields": [
                {
                    "name": "dac0",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC0 Clock Gate Control"
                },
                {
                    "name": "rsvd3",
                    "lsb": 28,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "adc0",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ADC0 Clock Gate Control"
                },
                {
                    "name": "ftm2",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM2 Clock Gate Control"
                },
                {
                    "name": "ftm1",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM1 Clock Gate Control"
                },
                {
                    "name": "ftm0",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FTM0 Clock Gate Control"
                },
                {
                    "name": "pit",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PIT Clock Gate Control"
                },
                {
                    "name": "pdb",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PDB Clock Gate Control"
                },
                {
                    "name": "rsvd2",
                    "lsb": 19,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "crc",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CRC Clock Gate Control"
                },
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spi0",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI0 Clock Gate Control"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmamux",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Mux Clock Gate Control"
                },
                {
                    "name": "ftf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Flash Memory Clock Gate Control"
                }
            ],
            "id": "sim.scgc6",
            "name": "scgc6",
            "offset": "0x103c",
            "doc": "System Clock Gating Control Register 6"
        },
        "sim.scgc7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dma",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "DMA Clock Gate Control"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "sim.scgc7",
            "name": "scgc7",
            "offset": "0x1040",
            "doc": "System Clock Gating Control Register 7"
        },
        "sim.clkdiv1": {
            "type": "reg",
            "fields": [
                {
                    "name": "outdiv1",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock 1 output divider value"
                },
                {
                    "name": "outdiv2",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock 2 output divider value"
                },
                {
                    "name": "rsvd0",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "outdiv4",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Clock 4 output divider value"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "sim.clkdiv1",
            "name": "clkdiv1",
            "offset": "0x1044",
            "doc": "System Clock Divider Register 1"
        },
        "sim.fcfg1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pfsize",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "15",
                    "doc": "Program flash size"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "flashdoze",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flash Doze"
                },
                {
                    "name": "flashdis",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flash Disable"
                }
            ],
            "id": "sim.fcfg1",
            "name": "fcfg1",
            "offset": "0x104c",
            "doc": "Flash Configuration Register 1"
        },
        "sim.fcfg2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "maxaddr0",
                    "lsb": 24,
                    "nbits": 7,
                    "access": "read-only",
                    "reset": "121",
                    "doc": "Max address block 0"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "sim.fcfg2",
            "name": "fcfg2",
            "offset": "0x1050",
            "doc": "Flash Configuration Register 2"
        },
        "sim.uidh": {
            "type": "reg",
            "fields": [
                {
                    "name": "uid",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Unique Identification"
                }
            ],
            "id": "sim.uidh",
            "name": "uidh",
            "offset": "0x1054",
            "doc": "Unique Identification Register High"
        },
        "sim.uidmh": {
            "type": "reg",
            "fields": [
                {
                    "name": "uid",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Unique Identification"
                }
            ],
            "id": "sim.uidmh",
            "name": "uidmh",
            "offset": "0x1058",
            "doc": "Unique Identification Register Mid-High"
        },
        "sim.uidml": {
            "type": "reg",
            "fields": [
                {
                    "name": "uid",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Unique Identification"
                }
            ],
            "id": "sim.uidml",
            "name": "uidml",
            "offset": "0x105c",
            "doc": "Unique Identification Register Mid Low"
        },
        "sim.uidl": {
            "type": "reg",
            "fields": [
                {
                    "name": "uid",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Unique Identification"
                }
            ],
            "id": "sim.uidl",
            "name": "uidl",
            "offset": "0x1060",
            "doc": "Unique Identification Register Low"
        },
        "porta": {
            "type": "blk",
            "children": [
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.pcr%s",
                "porta.gpclr",
                "porta.gpchr",
                "porta.isfr"
            ],
            "id": "porta",
            "name": "porta",
            "offset": "0x40049000",
            "doc": "Pin Control and Interrupts"
        },
        "porta.pcr%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isf",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Status Flag"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "irqc",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Configuration"
                },
                {
                    "name": "lk",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Lock Register"
                },
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mux",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "7",
                    "doc": "Pin Mux Control"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dse",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive Strength Enable"
                },
                {
                    "name": "ode",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Open Drain Enable"
                },
                {
                    "name": "pfe",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Passive Filter Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sre",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slew Rate Enable"
                },
                {
                    "name": "pe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Pull Enable"
                },
                {
                    "name": "ps",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pull Select"
                }
            ],
            "id": "porta.pcr%s",
            "name": "pcr%s",
            "offset": "0x7c",
            "doc": "Pin Control Register n"
        },
        "porta.gpclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "gpwe",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Enable"
                },
                {
                    "name": "gpwd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Data"
                }
            ],
            "id": "porta.gpclr",
            "name": "gpclr",
            "offset": "0x80",
            "doc": "Global Pin Control Low Register"
        },
        "porta.gpchr": {
            "type": "reg",
            "fields": [
                {
                    "name": "gpwe",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Enable"
                },
                {
                    "name": "gpwd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Data"
                }
            ],
            "id": "porta.gpchr",
            "name": "gpchr",
            "offset": "0x84",
            "doc": "Global Pin Control High Register"
        },
        "porta.isfr": {
            "type": "reg",
            "fields": [
                {
                    "name": "isf",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Status Flag"
                }
            ],
            "id": "porta.isfr",
            "name": "isfr",
            "offset": "0xa0",
            "doc": "Interrupt Status Flag Register"
        },
        "portb": {
            "type": "blk",
            "children": [
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.pcr%s",
                "portb.gpclr",
                "portb.gpchr",
                "portb.isfr"
            ],
            "id": "portb",
            "name": "portb",
            "offset": "0x4004a000",
            "doc": "Pin Control and Interrupts"
        },
        "portb.pcr%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isf",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Status Flag"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "irqc",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Configuration"
                },
                {
                    "name": "lk",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Lock Register"
                },
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mux",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin Mux Control"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dse",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive Strength Enable"
                },
                {
                    "name": "ode",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Open Drain Enable"
                },
                {
                    "name": "pfe",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Passive Filter Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sre",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slew Rate Enable"
                },
                {
                    "name": "pe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pull Enable"
                },
                {
                    "name": "ps",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pull Select"
                }
            ],
            "id": "portb.pcr%s",
            "name": "pcr%s",
            "offset": "0x7c",
            "doc": "Pin Control Register n"
        },
        "portb.gpclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "gpwe",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Enable"
                },
                {
                    "name": "gpwd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Data"
                }
            ],
            "id": "portb.gpclr",
            "name": "gpclr",
            "offset": "0x80",
            "doc": "Global Pin Control Low Register"
        },
        "portb.gpchr": {
            "type": "reg",
            "fields": [
                {
                    "name": "gpwe",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Enable"
                },
                {
                    "name": "gpwd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Data"
                }
            ],
            "id": "portb.gpchr",
            "name": "gpchr",
            "offset": "0x84",
            "doc": "Global Pin Control High Register"
        },
        "portb.isfr": {
            "type": "reg",
            "fields": [
                {
                    "name": "isf",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Status Flag"
                }
            ],
            "id": "portb.isfr",
            "name": "isfr",
            "offset": "0xa0",
            "doc": "Interrupt Status Flag Register"
        },
        "portc": {
            "type": "blk",
            "children": [
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.pcr%s",
                "portc.gpclr",
                "portc.gpchr",
                "portc.isfr"
            ],
            "id": "portc",
            "name": "portc",
            "offset": "0x4004b000",
            "doc": "Pin Control and Interrupts"
        },
        "portc.pcr%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isf",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Status Flag"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "irqc",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Configuration"
                },
                {
                    "name": "lk",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Lock Register"
                },
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mux",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin Mux Control"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dse",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive Strength Enable"
                },
                {
                    "name": "ode",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Open Drain Enable"
                },
                {
                    "name": "pfe",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Passive Filter Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sre",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slew Rate Enable"
                },
                {
                    "name": "pe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pull Enable"
                },
                {
                    "name": "ps",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pull Select"
                }
            ],
            "id": "portc.pcr%s",
            "name": "pcr%s",
            "offset": "0x7c",
            "doc": "Pin Control Register n"
        },
        "portc.gpclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "gpwe",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Enable"
                },
                {
                    "name": "gpwd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Data"
                }
            ],
            "id": "portc.gpclr",
            "name": "gpclr",
            "offset": "0x80",
            "doc": "Global Pin Control Low Register"
        },
        "portc.gpchr": {
            "type": "reg",
            "fields": [
                {
                    "name": "gpwe",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Enable"
                },
                {
                    "name": "gpwd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Data"
                }
            ],
            "id": "portc.gpchr",
            "name": "gpchr",
            "offset": "0x84",
            "doc": "Global Pin Control High Register"
        },
        "portc.isfr": {
            "type": "reg",
            "fields": [
                {
                    "name": "isf",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Status Flag"
                }
            ],
            "id": "portc.isfr",
            "name": "isfr",
            "offset": "0xa0",
            "doc": "Interrupt Status Flag Register"
        },
        "portd": {
            "type": "blk",
            "children": [
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.pcr%s",
                "portd.gpclr",
                "portd.gpchr",
                "portd.isfr",
                "portd.dfer",
                "portd.dfcr",
                "portd.dfwr"
            ],
            "id": "portd",
            "name": "portd",
            "offset": "0x4004c000",
            "doc": "Pin Control and Interrupts"
        },
        "portd.pcr%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isf",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Status Flag"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "irqc",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Configuration"
                },
                {
                    "name": "lk",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Lock Register"
                },
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mux",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin Mux Control"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dse",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive Strength Enable"
                },
                {
                    "name": "ode",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Open Drain Enable"
                },
                {
                    "name": "pfe",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Passive Filter Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sre",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slew Rate Enable"
                },
                {
                    "name": "pe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pull Enable"
                },
                {
                    "name": "ps",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pull Select"
                }
            ],
            "id": "portd.pcr%s",
            "name": "pcr%s",
            "offset": "0x7c",
            "doc": "Pin Control Register n"
        },
        "portd.gpclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "gpwe",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Enable"
                },
                {
                    "name": "gpwd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Data"
                }
            ],
            "id": "portd.gpclr",
            "name": "gpclr",
            "offset": "0x80",
            "doc": "Global Pin Control Low Register"
        },
        "portd.gpchr": {
            "type": "reg",
            "fields": [
                {
                    "name": "gpwe",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Enable"
                },
                {
                    "name": "gpwd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Data"
                }
            ],
            "id": "portd.gpchr",
            "name": "gpchr",
            "offset": "0x84",
            "doc": "Global Pin Control High Register"
        },
        "portd.isfr": {
            "type": "reg",
            "fields": [
                {
                    "name": "isf",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Status Flag"
                }
            ],
            "id": "portd.isfr",
            "name": "isfr",
            "offset": "0xa0",
            "doc": "Interrupt Status Flag Register"
        },
        "portd.dfer": {
            "type": "reg",
            "fields": [
                {
                    "name": "dfe",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Digital Filter Enable"
                }
            ],
            "id": "portd.dfer",
            "name": "dfer",
            "offset": "0xc0",
            "doc": "Digital Filter Enable Register"
        },
        "portd.dfcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Source"
                }
            ],
            "id": "portd.dfcr",
            "name": "dfcr",
            "offset": "0xc4",
            "doc": "Digital Filter Clock Register"
        },
        "portd.dfwr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filt",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Filter Length"
                }
            ],
            "id": "portd.dfwr",
            "name": "dfwr",
            "offset": "0xc8",
            "doc": "Digital Filter Width Register"
        },
        "porte": {
            "type": "blk",
            "children": [
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.pcr%s",
                "porte.gpclr",
                "porte.gpchr",
                "porte.isfr"
            ],
            "id": "porte",
            "name": "porte",
            "offset": "0x4004d000",
            "doc": "Pin Control and Interrupts"
        },
        "porte.pcr%s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isf",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Status Flag"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "irqc",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Configuration"
                },
                {
                    "name": "lk",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Lock Register"
                },
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mux",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin Mux Control"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dse",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive Strength Enable"
                },
                {
                    "name": "ode",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Open Drain Enable"
                },
                {
                    "name": "pfe",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Passive Filter Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sre",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slew Rate Enable"
                },
                {
                    "name": "pe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pull Enable"
                },
                {
                    "name": "ps",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pull Select"
                }
            ],
            "id": "porte.pcr%s",
            "name": "pcr%s",
            "offset": "0x7c",
            "doc": "Pin Control Register n"
        },
        "porte.gpclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "gpwe",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Enable"
                },
                {
                    "name": "gpwd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Data"
                }
            ],
            "id": "porte.gpclr",
            "name": "gpclr",
            "offset": "0x80",
            "doc": "Global Pin Control Low Register"
        },
        "porte.gpchr": {
            "type": "reg",
            "fields": [
                {
                    "name": "gpwe",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Enable"
                },
                {
                    "name": "gpwd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Global Pin Write Data"
                }
            ],
            "id": "porte.gpchr",
            "name": "gpchr",
            "offset": "0x84",
            "doc": "Global Pin Control High Register"
        },
        "porte.isfr": {
            "type": "reg",
            "fields": [
                {
                    "name": "isf",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Status Flag"
                }
            ],
            "id": "porte.isfr",
            "name": "isfr",
            "offset": "0xa0",
            "doc": "Interrupt Status Flag Register"
        },
        "wdog": {
            "type": "blk",
            "children": [
                "wdog.stctrlh",
                "wdog.stctrll",
                "wdog.tovalh",
                "wdog.tovall",
                "wdog.winh",
                "wdog.winl",
                "wdog.refresh",
                "wdog.unlock",
                "wdog.tmrouth",
                "wdog.tmroutl",
                "wdog.rstcnt",
                "wdog.presc"
            ],
            "id": "wdog",
            "name": "wdog",
            "offset": "0x40052000",
            "doc": "Generation 2008 Watchdog Timer"
        },
        "wdog.stctrlh": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "distestwdog",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Allows the WDOG's functional test mode to be disabled permanently"
                },
                {
                    "name": "bytesel",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "This 2-bit field selects the byte to be tested when the watchdog is in the byte test mode."
                },
                {
                    "name": "testsel",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Effective only if TESTWDOG is set. Selects the test to be run on the watchdog timer."
                },
                {
                    "name": "testwdog",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Puts the watchdog in the functional test mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "waiten",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Enables or disables WDOG in Wait mode."
                },
                {
                    "name": "stopen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Enables or disables WDOG in Stop mode."
                },
                {
                    "name": "dbgen",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enables or disables WDOG in Debug mode."
                },
                {
                    "name": "allowupdate",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Enables updates to watchdog write-once registers, after the reset-triggered initial configuration window (WCT) closes, through unlock sequence"
                },
                {
                    "name": "winen",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enables Windowing mode."
                },
                {
                    "name": "irqrsten",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Used to enable the debug breadcrumbs feature"
                },
                {
                    "name": "clksrc",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Selects clock source for the WDOG timer and other internal timing operations."
                },
                {
                    "name": "wdogen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Enables or disables the WDOG's operation"
                }
            ],
            "id": "wdog.stctrlh",
            "name": "stctrlh",
            "offset": "0x0",
            "doc": "Watchdog Status and Control Register High"
        },
        "wdog.stctrll": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "intflg",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "wdog.stctrll",
            "name": "stctrll",
            "offset": "0x2",
            "doc": "Watchdog Status and Control Register Low"
        },
        "wdog.tovalh": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tovalhigh",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "76",
                    "doc": "Defines the upper 16 bits of the 32-bit time-out value for the watchdog timer"
                }
            ],
            "id": "wdog.tovalh",
            "name": "tovalh",
            "offset": "0x4",
            "doc": "Watchdog Time-out Value Register High"
        },
        "wdog.tovall": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tovallow",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "19276",
                    "doc": "Defines the lower 16 bits of the 32-bit time-out value for the watchdog timer"
                }
            ],
            "id": "wdog.tovall",
            "name": "tovall",
            "offset": "0x6",
            "doc": "Watchdog Time-out Value Register Low"
        },
        "wdog.winh": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "winhigh",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Defines the upper 16 bits of the 32-bit window for the windowed mode of operation of the watchdog"
                }
            ],
            "id": "wdog.winh",
            "name": "winh",
            "offset": "0x8",
            "doc": "Watchdog Window Register High"
        },
        "wdog.winl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "winlow",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "16",
                    "doc": "Defines the lower 16 bits of the 32-bit window for the windowed mode of operation of the watchdog"
                }
            ],
            "id": "wdog.winl",
            "name": "winl",
            "offset": "0xa",
            "doc": "Watchdog Window Register Low"
        },
        "wdog.refresh": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wdogrefresh",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "46208",
                    "doc": "Watchdog refresh register"
                }
            ],
            "id": "wdog.refresh",
            "name": "refresh",
            "offset": "0xc",
            "doc": "Watchdog Refresh register"
        },
        "wdog.unlock": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wdogunlock",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "55592",
                    "doc": "Writing the unlock sequence values to this register to makes the watchdog write-once registers writable again"
                }
            ],
            "id": "wdog.unlock",
            "name": "unlock",
            "offset": "0xe",
            "doc": "Watchdog Unlock register"
        },
        "wdog.tmrouth": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "timerouthigh",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Shows the value of the upper 16 bits of the watchdog timer."
                }
            ],
            "id": "wdog.tmrouth",
            "name": "tmrouth",
            "offset": "0x10",
            "doc": "Watchdog Timer Output Register High"
        },
        "wdog.tmroutl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "timeroutlow",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Shows the value of the lower 16 bits of the watchdog timer."
                }
            ],
            "id": "wdog.tmroutl",
            "name": "tmroutl",
            "offset": "0x12",
            "doc": "Watchdog Timer Output Register Low"
        },
        "wdog.rstcnt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rstcnt",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counts the number of times the watchdog resets the system"
                }
            ],
            "id": "wdog.rstcnt",
            "name": "rstcnt",
            "offset": "0x14",
            "doc": "Watchdog Reset Count register"
        },
        "wdog.presc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prescval",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "4",
                    "doc": "3-bit prescaler for the watchdog clock source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "wdog.presc",
            "name": "presc",
            "offset": "0x16",
            "doc": "Watchdog Prescaler register"
        },
        "ewm": {
            "type": "blk",
            "children": [
                "ewm.ctrl",
                "ewm.serv",
                "ewm.cmpl",
                "ewm.cmph",
                "ewm.clkprescaler"
            ],
            "id": "ewm",
            "name": "ewm",
            "offset": "0x40061000",
            "doc": "External Watchdog Monitor"
        },
        "ewm.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "inten",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Enable."
                },
                {
                    "name": "inen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Enable."
                },
                {
                    "name": "assin",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "EWM_in's Assertion State Select."
                },
                {
                    "name": "ewmen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "EWM enable."
                }
            ],
            "id": "ewm.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "ewm.serv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "service",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "The EWM service mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C"
                }
            ],
            "id": "ewm.serv",
            "name": "serv",
            "offset": "0x1",
            "doc": "Service Register"
        },
        "ewm.cmpl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "comparel",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum service time is required"
                }
            ],
            "id": "ewm.cmpl",
            "name": "cmpl",
            "offset": "0x2",
            "doc": "Compare Low Register"
        },
        "ewm.cmph": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compareh",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "255",
                    "doc": "To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum service time is required"
                }
            ],
            "id": "ewm.cmph",
            "name": "cmph",
            "offset": "0x3",
            "doc": "Compare High Register"
        },
        "ewm.clkprescaler": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clk_div",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Selected low power source for running the EWM counter can be prescaled as below"
                }
            ],
            "id": "ewm.clkprescaler",
            "name": "clkprescaler",
            "offset": "0x5",
            "doc": "Clock Prescaler Register"
        },
        "mcg": {
            "type": "blk",
            "children": [
                "mcg.c1",
                "mcg.c2",
                "mcg.c3",
                "mcg.c4",
                "mcg.c5",
                "mcg.c6",
                "mcg.s",
                "mcg.sc",
                "mcg.atcvh",
                "mcg.atcvl",
                "mcg.c7",
                "mcg.c8"
            ],
            "id": "mcg",
            "name": "mcg",
            "offset": "0x40064000",
            "doc": "Multipurpose Clock Generator module"
        },
        "mcg.c1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clks",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Source Select"
                },
                {
                    "name": "frdiv",
                    "lsb": 3,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FLL External Reference Divider"
                },
                {
                    "name": "irefs",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Internal Reference Select"
                },
                {
                    "name": "irclken",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Internal Reference Clock Enable"
                },
                {
                    "name": "irefsten",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Internal Reference Stop Enable"
                }
            ],
            "id": "mcg.c1",
            "name": "c1",
            "offset": "0x0",
            "doc": "MCG Control 1 Register"
        },
        "mcg.c2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "locre0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Loss of Clock Reset Enable"
                },
                {
                    "name": "fcftrim",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fast Internal Reference Clock Fine Trim"
                },
                {
                    "name": "range",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Frequency Range Select"
                },
                {
                    "name": "hgo",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "High Gain Oscillator Select"
                },
                {
                    "name": "erefs",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Reference Select"
                },
                {
                    "name": "lp",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low Power Select"
                },
                {
                    "name": "ircs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Internal Reference Clock Select"
                }
            ],
            "id": "mcg.c2",
            "name": "c2",
            "offset": "0x1",
            "doc": "MCG Control 2 Register"
        },
        "mcg.c3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sctrim",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slow Internal Reference Clock Trim Setting"
                }
            ],
            "id": "mcg.c3",
            "name": "c3",
            "offset": "0x2",
            "doc": "MCG Control 3 Register"
        },
        "mcg.c4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmx32",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DCO Maximum Frequency with 32.768 kHz Reference"
                },
                {
                    "name": "drst_drs",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DCO Range Select"
                },
                {
                    "name": "fctrim",
                    "lsb": 1,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fast Internal Reference Clock Trim Setting"
                },
                {
                    "name": "scftrim",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slow Internal Reference Clock Fine Trim"
                }
            ],
            "id": "mcg.c4",
            "name": "c4",
            "offset": "0x3",
            "doc": "MCG Control 4 Register"
        },
        "mcg.c5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mcg.c5",
            "name": "c5",
            "offset": "0x4",
            "doc": "MCG Control 5 Register"
        },
        "mcg.c6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cme",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Monitor Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "mcg.c6",
            "name": "c6",
            "offset": "0x5",
            "doc": "MCG Control 6 Register"
        },
        "mcg.s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "irefst",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Internal Reference Status"
                },
                {
                    "name": "clkst",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Mode Status"
                },
                {
                    "name": "oscinit0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "OSC Initialization"
                },
                {
                    "name": "ircst",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Internal Reference Clock Status"
                }
            ],
            "id": "mcg.s",
            "name": "s",
            "offset": "0x6",
            "doc": "MCG Status Register"
        },
        "mcg.sc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "atme",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Trim Machine Enable"
                },
                {
                    "name": "atms",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Trim Machine Select"
                },
                {
                    "name": "atmf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Trim Machine Fail Flag"
                },
                {
                    "name": "fltprsrv",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FLL Filter Preserve Enable"
                },
                {
                    "name": "fcrdiv",
                    "lsb": 1,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Fast Clock Internal Reference Divider"
                },
                {
                    "name": "locs0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "OSC0 Loss of Clock Status"
                }
            ],
            "id": "mcg.sc",
            "name": "sc",
            "offset": "0x8",
            "doc": "MCG Status and Control Register"
        },
        "mcg.atcvh": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "atcvh",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ATM Compare Value High"
                }
            ],
            "id": "mcg.atcvh",
            "name": "atcvh",
            "offset": "0xa",
            "doc": "MCG Auto Trim Compare Value High Register"
        },
        "mcg.atcvl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "atcvl",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ATM Compare Value Low"
                }
            ],
            "id": "mcg.atcvl",
            "name": "atcvl",
            "offset": "0xb",
            "doc": "MCG Auto Trim Compare Value Low Register"
        },
        "mcg.c7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "oscsel",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "MCG OSC Clock Select"
                }
            ],
            "id": "mcg.c7",
            "name": "c7",
            "offset": "0xc",
            "doc": "MCG Control 7 Register"
        },
        "mcg.c8": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "locre1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Loss of Clock Reset Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cme1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Monitor Enable1"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "locs1",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTC Loss of Clock Status"
                }
            ],
            "id": "mcg.c8",
            "name": "c8",
            "offset": "0xd",
            "doc": "MCG Control 8 Register"
        },
        "osc": {
            "type": "blk",
            "children": [
                "osc.cr",
                "osc.div"
            ],
            "id": "osc",
            "name": "osc",
            "offset": "0x40065000",
            "doc": "Oscillator"
        },
        "osc.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "erclken",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Reference Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "erefsten",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Reference Stop Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sc2p",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Oscillator 2 pF Capacitor Load Configure"
                },
                {
                    "name": "sc4p",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Oscillator 4 pF Capacitor Load Configure"
                },
                {
                    "name": "sc8p",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Oscillator 8 pF Capacitor Load Configure"
                },
                {
                    "name": "sc16p",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Oscillator 16 pF Capacitor Load Configure"
                }
            ],
            "id": "osc.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "OSC Control Register"
        },
        "osc.div": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "erps",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ERCLK prescaler"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "osc.div",
            "name": "div",
            "offset": "0x2",
            "doc": "OSC_DIV"
        },
        "i2c0": {
            "type": "blk",
            "children": [
                "i2c0.a1",
                "i2c0.f",
                "i2c0.c1",
                "i2c0.s",
                "i2c0.d",
                "i2c0.c2",
                "i2c0.flt",
                "i2c0.ra",
                "i2c0.smb",
                "i2c0.a2",
                "i2c0.slth",
                "i2c0.sltl"
            ],
            "id": "i2c0",
            "name": "i2c0",
            "offset": "0x40066000",
            "doc": "Inter-Integrated Circuit"
        },
        "i2c0.a1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ad",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Address"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "i2c0.a1",
            "name": "a1",
            "offset": "0x0",
            "doc": "I2C Address Register 1"
        },
        "i2c0.f": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mult",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Multiplier Factor"
                },
                {
                    "name": "icr",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ClockRate"
                }
            ],
            "id": "i2c0.f",
            "name": "f",
            "offset": "0x1",
            "doc": "I2C Frequency Divider register"
        },
        "i2c0.c1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iicen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I2C Enable"
                },
                {
                    "name": "iicie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I2C Interrupt Enable"
                },
                {
                    "name": "mst",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master Mode Select"
                },
                {
                    "name": "tx",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Mode Select"
                },
                {
                    "name": "txak",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Acknowledge Enable"
                },
                {
                    "name": "rsta",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Repeat START"
                },
                {
                    "name": "wuen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Enable"
                },
                {
                    "name": "dmaen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Enable"
                }
            ],
            "id": "i2c0.c1",
            "name": "c1",
            "offset": "0x2",
            "doc": "I2C Control Register 1"
        },
        "i2c0.s": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tcf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transfer Complete Flag"
                },
                {
                    "name": "iaas",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Addressed As A Slave"
                },
                {
                    "name": "busy",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bus Busy"
                },
                {
                    "name": "arbl",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Arbitration Lost"
                },
                {
                    "name": "ram",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Range Address Match"
                },
                {
                    "name": "srw",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Slave Read/Write"
                },
                {
                    "name": "iicif",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Flag"
                },
                {
                    "name": "rxak",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Acknowledge"
                }
            ],
            "id": "i2c0.s",
            "name": "s",
            "offset": "0x3",
            "doc": "I2C Status register"
        },
        "i2c0.d": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data"
                }
            ],
            "id": "i2c0.d",
            "name": "d",
            "offset": "0x4",
            "doc": "I2C Data I/O register"
        },
        "i2c0.c2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "gcaen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "General Call Address Enable"
                },
                {
                    "name": "adext",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Address Extension"
                },
                {
                    "name": "hdrs",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "High Drive Select"
                },
                {
                    "name": "sbrc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slave Baud Rate Control"
                },
                {
                    "name": "rmen",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Range Address Matching Enable"
                },
                {
                    "name": "ad",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slave Address"
                }
            ],
            "id": "i2c0.c2",
            "name": "c2",
            "offset": "0x5",
            "doc": "I2C Control Register 2"
        },
        "i2c0.flt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "shen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop Hold Enable"
                },
                {
                    "name": "stopf",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I2C Bus Stop Detect Flag"
                },
                {
                    "name": "ssie",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I2C Bus Stop or Start Interrupt Enable"
                },
                {
                    "name": "startf",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I2C Bus Start Detect Flag"
                },
                {
                    "name": "flt",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I2C Programmable Filter Factor"
                }
            ],
            "id": "i2c0.flt",
            "name": "flt",
            "offset": "0x6",
            "doc": "I2C Programmable Input Glitch Filter register"
        },
        "i2c0.ra": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rad",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Range Slave Address"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "i2c0.ra",
            "name": "ra",
            "offset": "0x7",
            "doc": "I2C Range Address register"
        },
        "i2c0.smb": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fack",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fast NACK/ACK Enable"
                },
                {
                    "name": "alerten",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SMBus Alert Response Address Enable"
                },
                {
                    "name": "siicaen",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Second I2C Address Enable"
                },
                {
                    "name": "tcksel",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timeout Counter Clock Select"
                },
                {
                    "name": "sltf",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SCL Low Timeout Flag"
                },
                {
                    "name": "shtf1",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SCL High Timeout Flag 1"
                },
                {
                    "name": "shtf2",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SCL High Timeout Flag 2"
                },
                {
                    "name": "shtf2ie",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SHTF2 Interrupt Enable"
                }
            ],
            "id": "i2c0.smb",
            "name": "smb",
            "offset": "0x8",
            "doc": "I2C SMBus Control and Status register"
        },
        "i2c0.a2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sad",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "97",
                    "doc": "SMBus Address"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "i2c0.a2",
            "name": "a2",
            "offset": "0x9",
            "doc": "I2C Address Register 2"
        },
        "i2c0.slth": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sslt",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Most significant byte of SCL low timeout value that determines the timeout period of SCL low."
                }
            ],
            "id": "i2c0.slth",
            "name": "slth",
            "offset": "0xa",
            "doc": "I2C SCL Low Timeout Register High"
        },
        "i2c0.sltl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sslt",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Least significant byte of SCL low timeout value that determines the timeout period of SCL low."
                }
            ],
            "id": "i2c0.sltl",
            "name": "sltl",
            "offset": "0xb",
            "doc": "I2C SCL Low Timeout Register Low"
        },
        "uart0": {
            "type": "blk",
            "children": [
                "uart0.bdh",
                "uart0.bdl",
                "uart0.c1",
                "uart0.c2",
                "uart0.s1",
                "uart0.s2",
                "uart0.c3",
                "uart0.d",
                "uart0.ma1",
                "uart0.ma2",
                "uart0.c4",
                "uart0.c5",
                "uart0.ed",
                "uart0.modem",
                "uart0.ir",
                "uart0.pfifo",
                "uart0.cfifo",
                "uart0.sfifo",
                "uart0.twfifo",
                "uart0.tcfifo",
                "uart0.rwfifo",
                "uart0.rcfifo"
            ],
            "id": "uart0",
            "name": "uart0",
            "offset": "0x4006a000",
            "doc": "Serial Communication Interface"
        },
        "uart0.bdh": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lbkdie",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break Detect Interrupt Enable"
                },
                {
                    "name": "rxedgie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RxD Input Active Edge Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sbr",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UART Baud Rate Bits"
                }
            ],
            "id": "uart0.bdh",
            "name": "bdh",
            "offset": "0x0",
            "doc": "UART Baud Rate Registers: High"
        },
        "uart0.bdl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sbr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "4",
                    "doc": "UART Baud Rate Bits"
                }
            ],
            "id": "uart0.bdl",
            "name": "bdl",
            "offset": "0x1",
            "doc": "UART Baud Rate Registers: Low"
        },
        "uart0.c1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "loops",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Loop Mode Select"
                },
                {
                    "name": "uartswai",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UART Stops in Wait Mode"
                },
                {
                    "name": "rsrc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Source Select"
                },
                {
                    "name": "m",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "9-bit or 8-bit Mode Select"
                },
                {
                    "name": "wake",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Wakeup Method Select"
                },
                {
                    "name": "ilt",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Idle Line Type Select"
                },
                {
                    "name": "pe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Enable"
                },
                {
                    "name": "pt",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Type"
                }
            ],
            "id": "uart0.c1",
            "name": "c1",
            "offset": "0x2",
            "doc": "UART Control Register 1"
        },
        "uart0.c2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tie",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter Interrupt or DMA Transfer Enable."
                },
                {
                    "name": "tcie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmission Complete Interrupt Enable"
                },
                {
                    "name": "rie",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Full Interrupt or DMA Transfer Enable"
                },
                {
                    "name": "ilie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Idle Line Interrupt Enable"
                },
                {
                    "name": "te",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "re",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Enable"
                },
                {
                    "name": "rwu",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Wakeup Control"
                },
                {
                    "name": "sbk",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Send Break"
                }
            ],
            "id": "uart0.c2",
            "name": "c2",
            "offset": "0x3",
            "doc": "UART Control Register 2"
        },
        "uart0.s1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tdre",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit Data Register Empty Flag"
                },
                {
                    "name": "tc",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit Complete Flag"
                },
                {
                    "name": "rdrf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data Register Full Flag"
                },
                {
                    "name": "idle",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Idle Line Flag"
                },
                {
                    "name": "or",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Overrun Flag"
                },
                {
                    "name": "nf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Noise Flag"
                },
                {
                    "name": "fe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error Flag"
                },
                {
                    "name": "pf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error Flag"
                }
            ],
            "id": "uart0.s1",
            "name": "s1",
            "offset": "0x4",
            "doc": "UART Status Register 1"
        },
        "uart0.s2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lbkdif",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break Detect Interrupt Flag"
                },
                {
                    "name": "rxedgif",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RxD Pin Active Edge Interrupt Flag"
                },
                {
                    "name": "msbf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Most Significant Bit First"
                },
                {
                    "name": "rxinv",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Inversion"
                },
                {
                    "name": "rwuid",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Wakeup Idle Detect"
                },
                {
                    "name": "brk13",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Break Transmit Character Length"
                },
                {
                    "name": "lbkde",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break Detection Enable"
                },
                {
                    "name": "raf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Active Flag"
                }
            ],
            "id": "uart0.s2",
            "name": "s2",
            "offset": "0x5",
            "doc": "UART Status Register 2"
        },
        "uart0.c3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "r8",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received Bit 8"
                },
                {
                    "name": "t8",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Bit 8"
                },
                {
                    "name": "txdir",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter Pin Data Direction in Single-Wire mode"
                },
                {
                    "name": "txinv",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Data Inversion."
                },
                {
                    "name": "orie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "neie",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Noise Error Interrupt Enable"
                },
                {
                    "name": "feie",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Enable"
                },
                {
                    "name": "peie",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Enable"
                }
            ],
            "id": "uart0.c3",
            "name": "c3",
            "offset": "0x6",
            "doc": "UART Control Register 3"
        },
        "uart0.d": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rt",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register"
                }
            ],
            "id": "uart0.d",
            "name": "d",
            "offset": "0x7",
            "doc": "UART Data Register"
        },
        "uart0.ma1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ma",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Match Address"
                }
            ],
            "id": "uart0.ma1",
            "name": "ma1",
            "offset": "0x8",
            "doc": "UART Match Address Registers 1"
        },
        "uart0.ma2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ma",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Match Address"
                }
            ],
            "id": "uart0.ma2",
            "name": "ma2",
            "offset": "0x9",
            "doc": "UART Match Address Registers 2"
        },
        "uart0.c4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "maen1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Match Address Mode Enable 1"
                },
                {
                    "name": "maen2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Match Address Mode Enable 2"
                },
                {
                    "name": "m10",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "10-bit Mode select"
                },
                {
                    "name": "brfa",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Fine Adjust"
                }
            ],
            "id": "uart0.c4",
            "name": "c4",
            "offset": "0xa",
            "doc": "UART Control Register 4"
        },
        "uart0.c5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tdmas",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter DMA Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rdmas",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Full DMA Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "uart0.c5",
            "name": "c5",
            "offset": "0xb",
            "doc": "UART Control Register 5"
        },
        "uart0.ed": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "noisy",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "The current received dataword contained in D and C3[R8] was received with noise."
                },
                {
                    "name": "paritye",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "The current received dataword contained in D and C3[R8] was received with a parity error."
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "uart0.ed",
            "name": "ed",
            "offset": "0xc",
            "doc": "UART Extended Data Register"
        },
        "uart0.modem": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxrtse",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver request-to-send enable"
                },
                {
                    "name": "txrtspol",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter request-to-send polarity"
                },
                {
                    "name": "txrtse",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter request-to-send enable"
                },
                {
                    "name": "txctse",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter clear-to-send enable"
                }
            ],
            "id": "uart0.modem",
            "name": "modem",
            "offset": "0xd",
            "doc": "UART Modem Register"
        },
        "uart0.ir": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iren",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Infrared enable"
                },
                {
                    "name": "tnp",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter narrow pulse"
                }
            ],
            "id": "uart0.ir",
            "name": "ir",
            "offset": "0xe",
            "doc": "UART Infrared Register"
        },
        "uart0.pfifo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txfe",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit FIFO Enable"
                },
                {
                    "name": "txfifosize",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit FIFO. Buffer Depth"
                },
                {
                    "name": "rxfe",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive FIFO Enable"
                },
                {
                    "name": "rxfifosize",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive FIFO. Buffer Depth"
                }
            ],
            "id": "uart0.pfifo",
            "name": "pfifo",
            "offset": "0x10",
            "doc": "UART FIFO Parameters"
        },
        "uart0.cfifo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txflush",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit FIFO/Buffer Flush"
                },
                {
                    "name": "rxflush",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive FIFO/Buffer Flush"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxofe",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive FIFO Overflow Interrupt Enable"
                },
                {
                    "name": "txofe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit FIFO Overflow Interrupt Enable"
                },
                {
                    "name": "rxufe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive FIFO Underflow Interrupt Enable"
                }
            ],
            "id": "uart0.cfifo",
            "name": "cfifo",
            "offset": "0x11",
            "doc": "UART FIFO Control Register"
        },
        "uart0.sfifo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempt",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit Buffer/FIFO Empty"
                },
                {
                    "name": "rxempt",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Receive Buffer/FIFO Empty"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxof",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Buffer Overflow Flag"
                },
                {
                    "name": "txof",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter Buffer Overflow Flag"
                },
                {
                    "name": "rxuf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Buffer Underflow Flag"
                }
            ],
            "id": "uart0.sfifo",
            "name": "sfifo",
            "offset": "0x12",
            "doc": "UART FIFO Status Register"
        },
        "uart0.twfifo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txwater",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Watermark"
                }
            ],
            "id": "uart0.twfifo",
            "name": "twfifo",
            "offset": "0x13",
            "doc": "UART FIFO Transmit Watermark"
        },
        "uart0.tcfifo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txcount",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Counter"
                }
            ],
            "id": "uart0.tcfifo",
            "name": "tcfifo",
            "offset": "0x14",
            "doc": "UART FIFO Transmit Count"
        },
        "uart0.rwfifo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxwater",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Receive Watermark"
                }
            ],
            "id": "uart0.rwfifo",
            "name": "rwfifo",
            "offset": "0x15",
            "doc": "UART FIFO Receive Watermark"
        },
        "uart0.rcfifo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxcount",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Counter"
                }
            ],
            "id": "uart0.rcfifo",
            "name": "rcfifo",
            "offset": "0x16",
            "doc": "UART FIFO Receive Count"
        },
        "uart1": {
            "type": "blk",
            "children": [
                "uart1.bdh",
                "uart1.bdl",
                "uart1.c1",
                "uart1.c2",
                "uart1.s1",
                "uart1.s2",
                "uart1.c3",
                "uart1.d",
                "uart1.ma1",
                "uart1.ma2",
                "uart1.c4",
                "uart1.c5",
                "uart1.ed",
                "uart1.modem",
                "uart1.ir",
                "uart1.pfifo",
                "uart1.cfifo",
                "uart1.sfifo",
                "uart1.twfifo",
                "uart1.tcfifo",
                "uart1.rwfifo",
                "uart1.rcfifo"
            ],
            "id": "uart1",
            "name": "uart1",
            "offset": "0x4006b000",
            "doc": "Serial Communication Interface"
        },
        "uart1.bdh": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lbkdie",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break Detect Interrupt Enable"
                },
                {
                    "name": "rxedgie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RxD Input Active Edge Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sbr",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UART Baud Rate Bits"
                }
            ],
            "id": "uart1.bdh",
            "name": "bdh",
            "offset": "0x0",
            "doc": "UART Baud Rate Registers: High"
        },
        "uart1.bdl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sbr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "4",
                    "doc": "UART Baud Rate Bits"
                }
            ],
            "id": "uart1.bdl",
            "name": "bdl",
            "offset": "0x1",
            "doc": "UART Baud Rate Registers: Low"
        },
        "uart1.c1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "loops",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Loop Mode Select"
                },
                {
                    "name": "uartswai",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UART Stops in Wait Mode"
                },
                {
                    "name": "rsrc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Source Select"
                },
                {
                    "name": "m",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "9-bit or 8-bit Mode Select"
                },
                {
                    "name": "wake",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Wakeup Method Select"
                },
                {
                    "name": "ilt",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Idle Line Type Select"
                },
                {
                    "name": "pe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Enable"
                },
                {
                    "name": "pt",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Type"
                }
            ],
            "id": "uart1.c1",
            "name": "c1",
            "offset": "0x2",
            "doc": "UART Control Register 1"
        },
        "uart1.c2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tie",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter Interrupt or DMA Transfer Enable."
                },
                {
                    "name": "tcie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmission Complete Interrupt Enable"
                },
                {
                    "name": "rie",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Full Interrupt or DMA Transfer Enable"
                },
                {
                    "name": "ilie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Idle Line Interrupt Enable"
                },
                {
                    "name": "te",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "re",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Enable"
                },
                {
                    "name": "rwu",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Wakeup Control"
                },
                {
                    "name": "sbk",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Send Break"
                }
            ],
            "id": "uart1.c2",
            "name": "c2",
            "offset": "0x3",
            "doc": "UART Control Register 2"
        },
        "uart1.s1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tdre",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit Data Register Empty Flag"
                },
                {
                    "name": "tc",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit Complete Flag"
                },
                {
                    "name": "rdrf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data Register Full Flag"
                },
                {
                    "name": "idle",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Idle Line Flag"
                },
                {
                    "name": "or",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Overrun Flag"
                },
                {
                    "name": "nf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Noise Flag"
                },
                {
                    "name": "fe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error Flag"
                },
                {
                    "name": "pf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error Flag"
                }
            ],
            "id": "uart1.s1",
            "name": "s1",
            "offset": "0x4",
            "doc": "UART Status Register 1"
        },
        "uart1.s2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lbkdif",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break Detect Interrupt Flag"
                },
                {
                    "name": "rxedgif",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RxD Pin Active Edge Interrupt Flag"
                },
                {
                    "name": "msbf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Most Significant Bit First"
                },
                {
                    "name": "rxinv",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Inversion"
                },
                {
                    "name": "rwuid",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Wakeup Idle Detect"
                },
                {
                    "name": "brk13",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Break Transmit Character Length"
                },
                {
                    "name": "lbkde",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break Detection Enable"
                },
                {
                    "name": "raf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Active Flag"
                }
            ],
            "id": "uart1.s2",
            "name": "s2",
            "offset": "0x5",
            "doc": "UART Status Register 2"
        },
        "uart1.c3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "r8",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received Bit 8"
                },
                {
                    "name": "t8",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Bit 8"
                },
                {
                    "name": "txdir",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter Pin Data Direction in Single-Wire mode"
                },
                {
                    "name": "txinv",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Data Inversion."
                },
                {
                    "name": "orie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "neie",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Noise Error Interrupt Enable"
                },
                {
                    "name": "feie",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Enable"
                },
                {
                    "name": "peie",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Enable"
                }
            ],
            "id": "uart1.c3",
            "name": "c3",
            "offset": "0x6",
            "doc": "UART Control Register 3"
        },
        "uart1.d": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rt",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register"
                }
            ],
            "id": "uart1.d",
            "name": "d",
            "offset": "0x7",
            "doc": "UART Data Register"
        },
        "uart1.ma1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ma",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Match Address"
                }
            ],
            "id": "uart1.ma1",
            "name": "ma1",
            "offset": "0x8",
            "doc": "UART Match Address Registers 1"
        },
        "uart1.ma2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ma",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Match Address"
                }
            ],
            "id": "uart1.ma2",
            "name": "ma2",
            "offset": "0x9",
            "doc": "UART Match Address Registers 2"
        },
        "uart1.c4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "maen1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Match Address Mode Enable 1"
                },
                {
                    "name": "maen2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Match Address Mode Enable 2"
                },
                {
                    "name": "m10",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "10-bit Mode select"
                },
                {
                    "name": "brfa",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Fine Adjust"
                }
            ],
            "id": "uart1.c4",
            "name": "c4",
            "offset": "0xa",
            "doc": "UART Control Register 4"
        },
        "uart1.c5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tdmas",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter DMA Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rdmas",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Full DMA Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "uart1.c5",
            "name": "c5",
            "offset": "0xb",
            "doc": "UART Control Register 5"
        },
        "uart1.ed": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "noisy",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "The current received dataword contained in D and C3[R8] was received with noise."
                },
                {
                    "name": "paritye",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "The current received dataword contained in D and C3[R8] was received with a parity error."
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "uart1.ed",
            "name": "ed",
            "offset": "0xc",
            "doc": "UART Extended Data Register"
        },
        "uart1.modem": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxrtse",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver request-to-send enable"
                },
                {
                    "name": "txrtspol",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter request-to-send polarity"
                },
                {
                    "name": "txrtse",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter request-to-send enable"
                },
                {
                    "name": "txctse",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter clear-to-send enable"
                }
            ],
            "id": "uart1.modem",
            "name": "modem",
            "offset": "0xd",
            "doc": "UART Modem Register"
        },
        "uart1.ir": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iren",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Infrared enable"
                },
                {
                    "name": "tnp",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter narrow pulse"
                }
            ],
            "id": "uart1.ir",
            "name": "ir",
            "offset": "0xe",
            "doc": "UART Infrared Register"
        },
        "uart1.pfifo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txfe",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit FIFO Enable"
                },
                {
                    "name": "txfifosize",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit FIFO. Buffer Depth"
                },
                {
                    "name": "rxfe",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive FIFO Enable"
                },
                {
                    "name": "rxfifosize",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive FIFO. Buffer Depth"
                }
            ],
            "id": "uart1.pfifo",
            "name": "pfifo",
            "offset": "0x10",
            "doc": "UART FIFO Parameters"
        },
        "uart1.cfifo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txflush",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit FIFO/Buffer Flush"
                },
                {
                    "name": "rxflush",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive FIFO/Buffer Flush"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxofe",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive FIFO Overflow Interrupt Enable"
                },
                {
                    "name": "txofe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit FIFO Overflow Interrupt Enable"
                },
                {
                    "name": "rxufe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive FIFO Underflow Interrupt Enable"
                }
            ],
            "id": "uart1.cfifo",
            "name": "cfifo",
            "offset": "0x11",
            "doc": "UART FIFO Control Register"
        },
        "uart1.sfifo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempt",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit Buffer/FIFO Empty"
                },
                {
                    "name": "rxempt",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Receive Buffer/FIFO Empty"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxof",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Buffer Overflow Flag"
                },
                {
                    "name": "txof",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter Buffer Overflow Flag"
                },
                {
                    "name": "rxuf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Buffer Underflow Flag"
                }
            ],
            "id": "uart1.sfifo",
            "name": "sfifo",
            "offset": "0x12",
            "doc": "UART FIFO Status Register"
        },
        "uart1.twfifo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txwater",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Watermark"
                }
            ],
            "id": "uart1.twfifo",
            "name": "twfifo",
            "offset": "0x13",
            "doc": "UART FIFO Transmit Watermark"
        },
        "uart1.tcfifo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txcount",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Counter"
                }
            ],
            "id": "uart1.tcfifo",
            "name": "tcfifo",
            "offset": "0x14",
            "doc": "UART FIFO Transmit Count"
        },
        "uart1.rwfifo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxwater",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Receive Watermark"
                }
            ],
            "id": "uart1.rwfifo",
            "name": "rwfifo",
            "offset": "0x15",
            "doc": "UART FIFO Receive Watermark"
        },
        "uart1.rcfifo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxcount",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Counter"
                }
            ],
            "id": "uart1.rcfifo",
            "name": "rcfifo",
            "offset": "0x16",
            "doc": "UART FIFO Receive Count"
        },
        "cmp0": {
            "type": "blk",
            "children": [
                "cmp0.cr0",
                "cmp0.cr1",
                "cmp0.fpr",
                "cmp0.scr",
                "cmp0.daccr",
                "cmp0.muxcr"
            ],
            "id": "cmp0",
            "name": "cmp0",
            "offset": "0x40073000",
            "doc": "High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)"
        },
        "cmp0.cr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filter_cnt",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Filter Sample Count"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hystctr",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator hard block hysteresis control"
                }
            ],
            "id": "cmp0.cr0",
            "name": "cr0",
            "offset": "0x0",
            "doc": "CMP Control Register 0"
        },
        "cmp0.cr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "se",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sample Enable"
                },
                {
                    "name": "we",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Windowing Enable"
                },
                {
                    "name": "trigm",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger Mode Enable"
                },
                {
                    "name": "pmode",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Power Mode Select"
                },
                {
                    "name": "inv",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator INVERT"
                },
                {
                    "name": "cos",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator Output Select"
                },
                {
                    "name": "ope",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator Output Pin Enable"
                },
                {
                    "name": "en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator Module Enable"
                }
            ],
            "id": "cmp0.cr1",
            "name": "cr1",
            "offset": "0x1",
            "doc": "CMP Control Register 1"
        },
        "cmp0.fpr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filt_per",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Filter Sample Period"
                }
            ],
            "id": "cmp0.fpr",
            "name": "fpr",
            "offset": "0x2",
            "doc": "CMP Filter Period Register"
        },
        "cmp0.scr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmaen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Enable Control"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ier",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator Interrupt Enable Rising"
                },
                {
                    "name": "ief",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator Interrupt Enable Falling"
                },
                {
                    "name": "cfr",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Analog Comparator Flag Rising"
                },
                {
                    "name": "cff",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Analog Comparator Flag Falling"
                },
                {
                    "name": "cout",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Analog Comparator Output"
                }
            ],
            "id": "cmp0.scr",
            "name": "scr",
            "offset": "0x3",
            "doc": "CMP Status and Control Register"
        },
        "cmp0.daccr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dacen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Enable"
                },
                {
                    "name": "vrsel",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Supply Voltage Reference Source Select"
                },
                {
                    "name": "vosel",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Output Voltage Select"
                }
            ],
            "id": "cmp0.daccr",
            "name": "daccr",
            "offset": "0x4",
            "doc": "DAC Control Register"
        },
        "cmp0.muxcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "psel",
                    "lsb": 3,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Plus Input Mux Control"
                },
                {
                    "name": "msel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Minus Input Mux Control"
                }
            ],
            "id": "cmp0.muxcr",
            "name": "muxcr",
            "offset": "0x5",
            "doc": "MUX Control Register"
        },
        "cmp1": {
            "type": "blk",
            "children": [
                "cmp1.cr0",
                "cmp1.cr1",
                "cmp1.fpr",
                "cmp1.scr",
                "cmp1.daccr",
                "cmp1.muxcr"
            ],
            "id": "cmp1",
            "name": "cmp1",
            "offset": "0x40073008",
            "doc": "High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)"
        },
        "cmp1.cr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filter_cnt",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Filter Sample Count"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hystctr",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator hard block hysteresis control"
                }
            ],
            "id": "cmp1.cr0",
            "name": "cr0",
            "offset": "0x0",
            "doc": "CMP Control Register 0"
        },
        "cmp1.cr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "se",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sample Enable"
                },
                {
                    "name": "we",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Windowing Enable"
                },
                {
                    "name": "trigm",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger Mode Enable"
                },
                {
                    "name": "pmode",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Power Mode Select"
                },
                {
                    "name": "inv",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator INVERT"
                },
                {
                    "name": "cos",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator Output Select"
                },
                {
                    "name": "ope",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator Output Pin Enable"
                },
                {
                    "name": "en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator Module Enable"
                }
            ],
            "id": "cmp1.cr1",
            "name": "cr1",
            "offset": "0x1",
            "doc": "CMP Control Register 1"
        },
        "cmp1.fpr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filt_per",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Filter Sample Period"
                }
            ],
            "id": "cmp1.fpr",
            "name": "fpr",
            "offset": "0x2",
            "doc": "CMP Filter Period Register"
        },
        "cmp1.scr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmaen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Enable Control"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ier",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator Interrupt Enable Rising"
                },
                {
                    "name": "ief",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator Interrupt Enable Falling"
                },
                {
                    "name": "cfr",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Analog Comparator Flag Rising"
                },
                {
                    "name": "cff",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Analog Comparator Flag Falling"
                },
                {
                    "name": "cout",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Analog Comparator Output"
                }
            ],
            "id": "cmp1.scr",
            "name": "scr",
            "offset": "0x3",
            "doc": "CMP Status and Control Register"
        },
        "cmp1.daccr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dacen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Enable"
                },
                {
                    "name": "vrsel",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Supply Voltage Reference Source Select"
                },
                {
                    "name": "vosel",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DAC Output Voltage Select"
                }
            ],
            "id": "cmp1.daccr",
            "name": "daccr",
            "offset": "0x4",
            "doc": "DAC Control Register"
        },
        "cmp1.muxcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "psel",
                    "lsb": 3,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Plus Input Mux Control"
                },
                {
                    "name": "msel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Minus Input Mux Control"
                }
            ],
            "id": "cmp1.muxcr",
            "name": "muxcr",
            "offset": "0x5",
            "doc": "MUX Control Register"
        },
        "vref": {
            "type": "blk",
            "children": [
                "vref.trm",
                "vref.sc"
            ],
            "id": "vref",
            "name": "vref",
            "offset": "0x40074000",
            "doc": "Voltage Reference"
        },
        "vref.trm": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chopen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chop oscillator enable. When set, internal chopping operation is enabled and the internal analog offset will be minimized."
                },
                {
                    "name": "trim",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trim bits"
                }
            ],
            "id": "vref.trm",
            "name": "trm",
            "offset": "0x0",
            "doc": "VREF Trim Register"
        },
        "vref.sc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "vrefen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Internal Voltage Reference enable"
                },
                {
                    "name": "regen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Regulator enable"
                },
                {
                    "name": "icompen",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Second order curvature compensation enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "vrefst",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Internal Voltage Reference stable"
                },
                {
                    "name": "mode_lv",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Mode selection"
                }
            ],
            "id": "vref.sc",
            "name": "sc",
            "offset": "0x1",
            "doc": "VREF Status and Control Register"
        },
        "llwu": {
            "type": "blk",
            "children": [
                "llwu.pe1",
                "llwu.pe2",
                "llwu.pe3",
                "llwu.pe4",
                "llwu.me",
                "llwu.f1",
                "llwu.f2",
                "llwu.f3",
                "llwu.filt1",
                "llwu.filt2"
            ],
            "id": "llwu",
            "name": "llwu",
            "offset": "0x4007c000",
            "doc": "Low leakage wakeup unit"
        },
        "llwu.pe1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wupe3",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P3"
                },
                {
                    "name": "wupe2",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P2"
                },
                {
                    "name": "wupe1",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P1"
                },
                {
                    "name": "wupe0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P0"
                }
            ],
            "id": "llwu.pe1",
            "name": "pe1",
            "offset": "0x0",
            "doc": "LLWU Pin Enable 1 register"
        },
        "llwu.pe2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wupe7",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P7"
                },
                {
                    "name": "wupe6",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P6"
                },
                {
                    "name": "wupe5",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P5"
                },
                {
                    "name": "wupe4",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P4"
                }
            ],
            "id": "llwu.pe2",
            "name": "pe2",
            "offset": "0x1",
            "doc": "LLWU Pin Enable 2 register"
        },
        "llwu.pe3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wupe11",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P11"
                },
                {
                    "name": "wupe10",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P10"
                },
                {
                    "name": "wupe9",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P9"
                },
                {
                    "name": "wupe8",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P8"
                }
            ],
            "id": "llwu.pe3",
            "name": "pe3",
            "offset": "0x2",
            "doc": "LLWU Pin Enable 3 register"
        },
        "llwu.pe4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wupe15",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P15"
                },
                {
                    "name": "wupe14",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P14"
                },
                {
                    "name": "wupe13",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P13"
                },
                {
                    "name": "wupe12",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Pin Enable For LLWU_P12"
                }
            ],
            "id": "llwu.pe4",
            "name": "pe4",
            "offset": "0x3",
            "doc": "LLWU Pin Enable 4 register"
        },
        "llwu.me": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wume7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Module Enable For Module 7"
                },
                {
                    "name": "wume6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Module Enable For Module 6"
                },
                {
                    "name": "wume5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Module Enable For Module 5"
                },
                {
                    "name": "wume4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Module Enable For Module 4"
                },
                {
                    "name": "wume3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Module Enable For Module 3"
                },
                {
                    "name": "wume2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Module Enable For Module 2"
                },
                {
                    "name": "wume1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Module Enable for Module 1"
                },
                {
                    "name": "wume0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Module Enable For Module 0"
                }
            ],
            "id": "llwu.me",
            "name": "me",
            "offset": "0x4",
            "doc": "LLWU Module Enable register"
        },
        "llwu.f1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wuf7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P7"
                },
                {
                    "name": "wuf6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P6"
                },
                {
                    "name": "wuf5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P5"
                },
                {
                    "name": "wuf4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P4"
                },
                {
                    "name": "wuf3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P3"
                },
                {
                    "name": "wuf2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P2"
                },
                {
                    "name": "wuf1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P1"
                },
                {
                    "name": "wuf0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P0"
                }
            ],
            "id": "llwu.f1",
            "name": "f1",
            "offset": "0x5",
            "doc": "LLWU Flag 1 register"
        },
        "llwu.f2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wuf15",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P15"
                },
                {
                    "name": "wuf14",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P14"
                },
                {
                    "name": "wuf13",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P13"
                },
                {
                    "name": "wuf12",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P12"
                },
                {
                    "name": "wuf11",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P11"
                },
                {
                    "name": "wuf10",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P10"
                },
                {
                    "name": "wuf9",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P9"
                },
                {
                    "name": "wuf8",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Flag For LLWU_P8"
                }
            ],
            "id": "llwu.f2",
            "name": "f2",
            "offset": "0x6",
            "doc": "LLWU Flag 2 register"
        },
        "llwu.f3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mwuf7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Wakeup flag For module 7"
                },
                {
                    "name": "mwuf6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Wakeup flag For module 6"
                },
                {
                    "name": "mwuf5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Wakeup flag For module 5"
                },
                {
                    "name": "mwuf4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Wakeup flag For module 4"
                },
                {
                    "name": "mwuf3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Wakeup flag For module 3"
                },
                {
                    "name": "mwuf2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Wakeup flag For module 2"
                },
                {
                    "name": "mwuf1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Wakeup flag For module 1"
                },
                {
                    "name": "mwuf0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Wakeup flag For module 0"
                }
            ],
            "id": "llwu.f3",
            "name": "f3",
            "offset": "0x7",
            "doc": "LLWU Flag 3 register"
        },
        "llwu.filt1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filtf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Filter Detect Flag"
                },
                {
                    "name": "filte",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Digital Filter On External Pin"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filtsel",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Filter Pin Select"
                }
            ],
            "id": "llwu.filt1",
            "name": "filt1",
            "offset": "0x8",
            "doc": "LLWU Pin Filter 1 register"
        },
        "llwu.filt2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filtf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Filter Detect Flag"
                },
                {
                    "name": "filte",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Digital Filter On External Pin"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filtsel",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Filter Pin Select"
                }
            ],
            "id": "llwu.filt2",
            "name": "filt2",
            "offset": "0x9",
            "doc": "LLWU Pin Filter 2 register"
        },
        "pmc": {
            "type": "blk",
            "children": [
                "pmc.lvdsc1",
                "pmc.lvdsc2",
                "pmc.regsc"
            ],
            "id": "pmc",
            "name": "pmc",
            "offset": "0x4007d000",
            "doc": "Power Management Controller"
        },
        "pmc.lvdsc1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lvdf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Low-Voltage Detect Flag"
                },
                {
                    "name": "lvdack",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Low-Voltage Detect Acknowledge"
                },
                {
                    "name": "lvdie",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low-Voltage Detect Interrupt Enable"
                },
                {
                    "name": "lvdre",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Low-Voltage Detect Reset Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lvdv",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low-Voltage Detect Voltage Select"
                }
            ],
            "id": "pmc.lvdsc1",
            "name": "lvdsc1",
            "offset": "0x0",
            "doc": "Low Voltage Detect Status And Control 1 register"
        },
        "pmc.lvdsc2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lvwf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Low-Voltage Warning Flag"
                },
                {
                    "name": "lvwack",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Low-Voltage Warning Acknowledge"
                },
                {
                    "name": "lvwie",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low-Voltage Warning Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lvwv",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low-Voltage Warning Voltage Select"
                }
            ],
            "id": "pmc.lvdsc2",
            "name": "lvdsc2",
            "offset": "0x1",
            "doc": "Low Voltage Detect Status And Control 2 register"
        },
        "pmc.regsc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bgen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bandgap Enable In VLPx Operation"
                },
                {
                    "name": "ackiso",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Acknowledge Isolation"
                },
                {
                    "name": "regons",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Regulator In Run Regulation Status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bgbe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bandgap Buffer Enable"
                }
            ],
            "id": "pmc.regsc",
            "name": "regsc",
            "offset": "0x2",
            "doc": "Regulator Status And Control register"
        },
        "smc": {
            "type": "blk",
            "children": [
                "smc.pmprot",
                "smc.pmctrl",
                "smc.stopctrl",
                "smc.pmstat"
            ],
            "id": "smc",
            "name": "smc",
            "offset": "0x4007e000",
            "doc": "System Mode Controller"
        },
        "smc.pmprot": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ahsrun",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Allow High Speed Run mode"
                },
                {
                    "name": "rsvd2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "avlp",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Allow Very-Low-Power Modes"
                },
                {
                    "name": "rsvd1",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "alls",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Allow Low-Leakage Stop Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "avlls",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Allow Very-Low-Leakage Stop Mode"
                },
                {
                    "name": "rsvd3",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "smc.pmprot",
            "name": "pmprot",
            "offset": "0x0",
            "doc": "Power Mode Protection register"
        },
        "smc.pmctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "runm",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Run Mode Control"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "stopa",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Stop Aborted"
                },
                {
                    "name": "stopm",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop Mode Control"
                }
            ],
            "id": "smc.pmctrl",
            "name": "pmctrl",
            "offset": "0x1",
            "doc": "Power Mode Control register"
        },
        "smc.stopctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pstopo",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Partial Stop Option"
                },
                {
                    "name": "porpo",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "POR Power Option"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "llsm",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "LLS or VLLS Mode Control"
                }
            ],
            "id": "smc.stopctrl",
            "name": "stopctrl",
            "offset": "0x2",
            "doc": "Stop Control Register"
        },
        "smc.pmstat": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmstat",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "When debug is enabled, the PMSTAT will not update to STOP or VLPS When a PSTOP mode is enabled, the PMSTAT will not update to STOP or VLPS"
                }
            ],
            "id": "smc.pmstat",
            "name": "pmstat",
            "offset": "0x3",
            "doc": "Power Mode Status register"
        },
        "rcm": {
            "type": "blk",
            "children": [
                "rcm.srs0",
                "rcm.srs1",
                "rcm.rpfc",
                "rcm.rpfw",
                "rcm.ssrs0",
                "rcm.ssrs1"
            ],
            "id": "rcm",
            "name": "rcm",
            "offset": "0x4007f000",
            "doc": "Reset Control Module"
        },
        "rcm.srs0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "por",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Power-On Reset"
                },
                {
                    "name": "pin",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Reset Pin"
                },
                {
                    "name": "wdog",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Watchdog"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "loc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Loss-of-Clock Reset"
                },
                {
                    "name": "lvd",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Low-Voltage Detect Reset"
                },
                {
                    "name": "wakeup",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Low Leakage Wakeup Reset"
                }
            ],
            "id": "rcm.srs0",
            "name": "srs0",
            "offset": "0x0",
            "doc": "System Reset Status Register 0"
        },
        "rcm.srs1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sackerr",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Stop Mode Acknowledge Error Reset"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mdm_ap",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "MDM-AP System Reset Request"
                },
                {
                    "name": "sw",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Software"
                },
                {
                    "name": "lockup",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Core Lockup"
                },
                {
                    "name": "jtag",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "JTAG Generated Reset"
                }
            ],
            "id": "rcm.srs1",
            "name": "srs1",
            "offset": "0x1",
            "doc": "System Reset Status Register 1"
        },
        "rcm.rpfc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rstfltss",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reset Pin Filter Select in Stop Mode"
                },
                {
                    "name": "rstfltsrw",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reset Pin Filter Select in Run and Wait Modes"
                }
            ],
            "id": "rcm.rpfc",
            "name": "rpfc",
            "offset": "0x4",
            "doc": "Reset Pin Filter Control register"
        },
        "rcm.rpfw": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rstfltsel",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reset Pin Filter Bus Clock Select"
                }
            ],
            "id": "rcm.rpfw",
            "name": "rpfw",
            "offset": "0x5",
            "doc": "Reset Pin Filter Width register"
        },
        "rcm.ssrs0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spor",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Sticky Power-On Reset"
                },
                {
                    "name": "spin",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sticky External Reset Pin"
                },
                {
                    "name": "swdog",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sticky Watchdog"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sloc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sticky Loss-of-Clock Reset"
                },
                {
                    "name": "slvd",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Sticky Low-Voltage Detect Reset"
                },
                {
                    "name": "swakeup",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sticky Low Leakage Wakeup Reset"
                }
            ],
            "id": "rcm.ssrs0",
            "name": "ssrs0",
            "offset": "0x8",
            "doc": "Sticky System Reset Status Register 0"
        },
        "rcm.ssrs1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ssackerr",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sticky Stop Mode Acknowledge Error Reset"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "smdm_ap",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sticky MDM-AP System Reset Request"
                },
                {
                    "name": "ssw",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sticky Software"
                },
                {
                    "name": "slockup",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sticky Core Lockup"
                },
                {
                    "name": "sjtag",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sticky JTAG Generated Reset"
                }
            ],
            "id": "rcm.ssrs1",
            "name": "ssrs1",
            "offset": "0x9",
            "doc": "Sticky System Reset Status Register 1"
        },
        "pta": {
            "type": "blk",
            "children": [
                "pta.pdor",
                "pta.psor",
                "pta.pcor",
                "pta.ptor",
                "pta.pdir",
                "pta.pddr"
            ],
            "id": "pta",
            "name": "pta",
            "offset": "0x400ff000",
            "doc": "General Purpose Input/Output"
        },
        "pta.pdor": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdo",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port Data Output"
                }
            ],
            "id": "pta.pdor",
            "name": "pdor",
            "offset": "0x0",
            "doc": "Port Data Output Register"
        },
        "pta.psor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptso",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Set Output"
                }
            ],
            "id": "pta.psor",
            "name": "psor",
            "offset": "0x4",
            "doc": "Port Set Output Register"
        },
        "pta.pcor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptco",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Clear Output"
                }
            ],
            "id": "pta.pcor",
            "name": "pcor",
            "offset": "0x8",
            "doc": "Port Clear Output Register"
        },
        "pta.ptor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptto",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Toggle Output"
                }
            ],
            "id": "pta.ptor",
            "name": "ptor",
            "offset": "0xc",
            "doc": "Port Toggle Output Register"
        },
        "pta.pdir": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdi",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Port Data Input"
                }
            ],
            "id": "pta.pdir",
            "name": "pdir",
            "offset": "0x10",
            "doc": "Port Data Input Register"
        },
        "pta.pddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdd",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port Data Direction"
                }
            ],
            "id": "pta.pddr",
            "name": "pddr",
            "offset": "0x14",
            "doc": "Port Data Direction Register"
        },
        "ptb": {
            "type": "blk",
            "children": [
                "ptb.pdor",
                "ptb.psor",
                "ptb.pcor",
                "ptb.ptor",
                "ptb.pdir",
                "ptb.pddr"
            ],
            "id": "ptb",
            "name": "ptb",
            "offset": "0x400ff040",
            "doc": "General Purpose Input/Output"
        },
        "ptb.pdor": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdo",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port Data Output"
                }
            ],
            "id": "ptb.pdor",
            "name": "pdor",
            "offset": "0x0",
            "doc": "Port Data Output Register"
        },
        "ptb.psor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptso",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Set Output"
                }
            ],
            "id": "ptb.psor",
            "name": "psor",
            "offset": "0x4",
            "doc": "Port Set Output Register"
        },
        "ptb.pcor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptco",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Clear Output"
                }
            ],
            "id": "ptb.pcor",
            "name": "pcor",
            "offset": "0x8",
            "doc": "Port Clear Output Register"
        },
        "ptb.ptor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptto",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Toggle Output"
                }
            ],
            "id": "ptb.ptor",
            "name": "ptor",
            "offset": "0xc",
            "doc": "Port Toggle Output Register"
        },
        "ptb.pdir": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdi",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Port Data Input"
                }
            ],
            "id": "ptb.pdir",
            "name": "pdir",
            "offset": "0x10",
            "doc": "Port Data Input Register"
        },
        "ptb.pddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdd",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port Data Direction"
                }
            ],
            "id": "ptb.pddr",
            "name": "pddr",
            "offset": "0x14",
            "doc": "Port Data Direction Register"
        },
        "ptc": {
            "type": "blk",
            "children": [
                "ptc.pdor",
                "ptc.psor",
                "ptc.pcor",
                "ptc.ptor",
                "ptc.pdir",
                "ptc.pddr"
            ],
            "id": "ptc",
            "name": "ptc",
            "offset": "0x400ff080",
            "doc": "General Purpose Input/Output"
        },
        "ptc.pdor": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdo",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port Data Output"
                }
            ],
            "id": "ptc.pdor",
            "name": "pdor",
            "offset": "0x0",
            "doc": "Port Data Output Register"
        },
        "ptc.psor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptso",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Set Output"
                }
            ],
            "id": "ptc.psor",
            "name": "psor",
            "offset": "0x4",
            "doc": "Port Set Output Register"
        },
        "ptc.pcor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptco",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Clear Output"
                }
            ],
            "id": "ptc.pcor",
            "name": "pcor",
            "offset": "0x8",
            "doc": "Port Clear Output Register"
        },
        "ptc.ptor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptto",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Toggle Output"
                }
            ],
            "id": "ptc.ptor",
            "name": "ptor",
            "offset": "0xc",
            "doc": "Port Toggle Output Register"
        },
        "ptc.pdir": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdi",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Port Data Input"
                }
            ],
            "id": "ptc.pdir",
            "name": "pdir",
            "offset": "0x10",
            "doc": "Port Data Input Register"
        },
        "ptc.pddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdd",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port Data Direction"
                }
            ],
            "id": "ptc.pddr",
            "name": "pddr",
            "offset": "0x14",
            "doc": "Port Data Direction Register"
        },
        "ptd": {
            "type": "blk",
            "children": [
                "ptd.pdor",
                "ptd.psor",
                "ptd.pcor",
                "ptd.ptor",
                "ptd.pdir",
                "ptd.pddr"
            ],
            "id": "ptd",
            "name": "ptd",
            "offset": "0x400ff0c0",
            "doc": "General Purpose Input/Output"
        },
        "ptd.pdor": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdo",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port Data Output"
                }
            ],
            "id": "ptd.pdor",
            "name": "pdor",
            "offset": "0x0",
            "doc": "Port Data Output Register"
        },
        "ptd.psor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptso",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Set Output"
                }
            ],
            "id": "ptd.psor",
            "name": "psor",
            "offset": "0x4",
            "doc": "Port Set Output Register"
        },
        "ptd.pcor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptco",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Clear Output"
                }
            ],
            "id": "ptd.pcor",
            "name": "pcor",
            "offset": "0x8",
            "doc": "Port Clear Output Register"
        },
        "ptd.ptor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptto",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Toggle Output"
                }
            ],
            "id": "ptd.ptor",
            "name": "ptor",
            "offset": "0xc",
            "doc": "Port Toggle Output Register"
        },
        "ptd.pdir": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdi",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Port Data Input"
                }
            ],
            "id": "ptd.pdir",
            "name": "pdir",
            "offset": "0x10",
            "doc": "Port Data Input Register"
        },
        "ptd.pddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdd",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port Data Direction"
                }
            ],
            "id": "ptd.pddr",
            "name": "pddr",
            "offset": "0x14",
            "doc": "Port Data Direction Register"
        },
        "pte": {
            "type": "blk",
            "children": [
                "pte.pdor",
                "pte.psor",
                "pte.pcor",
                "pte.ptor",
                "pte.pdir",
                "pte.pddr"
            ],
            "id": "pte",
            "name": "pte",
            "offset": "0x400ff100",
            "doc": "General Purpose Input/Output"
        },
        "pte.pdor": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdo",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port Data Output"
                }
            ],
            "id": "pte.pdor",
            "name": "pdor",
            "offset": "0x0",
            "doc": "Port Data Output Register"
        },
        "pte.psor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptso",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Set Output"
                }
            ],
            "id": "pte.psor",
            "name": "psor",
            "offset": "0x4",
            "doc": "Port Set Output Register"
        },
        "pte.pcor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptco",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Clear Output"
                }
            ],
            "id": "pte.pcor",
            "name": "pcor",
            "offset": "0x8",
            "doc": "Port Clear Output Register"
        },
        "pte.ptor": {
            "type": "reg",
            "fields": [
                {
                    "name": "ptto",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Port Toggle Output"
                }
            ],
            "id": "pte.ptor",
            "name": "ptor",
            "offset": "0xc",
            "doc": "Port Toggle Output Register"
        },
        "pte.pdir": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdi",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Port Data Input"
                }
            ],
            "id": "pte.pdir",
            "name": "pdir",
            "offset": "0x10",
            "doc": "Port Data Input Register"
        },
        "pte.pddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pdd",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Port Data Direction"
                }
            ],
            "id": "pte.pddr",
            "name": "pddr",
            "offset": "0x14",
            "doc": "Port Data Direction Register"
        },
        "mcm": {
            "type": "blk",
            "children": [
                "mcm.plasc",
                "mcm.plamc",
                "mcm.placr",
                "mcm.iscr",
                "mcm.cpo"
            ],
            "id": "mcm",
            "name": "mcm",
            "offset": "0xe0080000",
            "doc": "Core Platform Miscellaneous Control Module"
        },
        "mcm.plasc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "asc",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "15",
                    "doc": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port."
                }
            ],
            "id": "mcm.plasc",
            "name": "plasc",
            "offset": "0x8",
            "doc": "Crossbar Switch (AXBS) Slave Configuration"
        },
        "mcm.plamc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "amc",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "23",
                    "doc": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port."
                }
            ],
            "id": "mcm.plamc",
            "name": "plamc",
            "offset": "0xa",
            "doc": "Crossbar Switch (AXBS) Master Configuration"
        },
        "mcm.placr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "arb",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Arbitration select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "mcm.placr",
            "name": "placr",
            "offset": "0xc",
            "doc": "Crossbar Switch (AXBS) Control Register"
        },
        "mcm.iscr": {
            "type": "reg",
            "fields": [
                {
                    "name": "fidce",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FPU input denormal interrupt enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 29,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fixce",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FPU inexact interrupt enable"
                },
                {
                    "name": "fufce",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FPU underflow interrupt enable"
                },
                {
                    "name": "fofce",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FPU overflow interrupt enable"
                },
                {
                    "name": "fdzce",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FPU divide-by-zero interrupt enable"
                },
                {
                    "name": "fioce",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FPU invalid operation interrupt enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fidc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FPU input denormal interrupt status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 13,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fixc",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FPU inexact interrupt status"
                },
                {
                    "name": "fufc",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FPU underflow interrupt status"
                },
                {
                    "name": "fofc",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FPU overflow interrupt status"
                },
                {
                    "name": "fdzc",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FPU divide-by-zero interrupt status"
                },
                {
                    "name": "fioc",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FPU invalid operation interrupt status"
                },
                {
                    "name": "rsvd3",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "mcm.iscr",
            "name": "iscr",
            "offset": "0x10",
            "doc": "Interrupt Status and Control Register"
        },
        "mcm.cpo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpowoi",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compute Operation wakeup on interrupt"
                },
                {
                    "name": "cpoack",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Compute Operation acknowledge"
                },
                {
                    "name": "cporeq",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compute Operation request"
                }
            ],
            "id": "mcm.cpo",
            "name": "cpo",
            "offset": "0x40",
            "doc": "Compute Operation Control Register"
        }
    }
}