-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GET_SIGNAL_control_speed is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    i_rst : IN STD_LOGIC;
    i_weight : IN STD_LOGIC_VECTOR (11 downto 0);
    i_human_control : IN STD_LOGIC;
    i_speed : IN STD_LOGIC_VECTOR (8 downto 0);
    i_ir_sensor : IN STD_LOGIC_VECTOR (4 downto 0);
    o_speed_control : OUT STD_LOGIC_VECTOR (2 downto 0);
    o_speed_control_ap_vld : OUT STD_LOGIC;
    o_state : OUT STD_LOGIC_VECTOR (2 downto 0);
    o_state_ap_vld : OUT STD_LOGIC;
    o_f_ham : OUT STD_LOGIC_VECTOR (8 downto 0);
    o_f_ham_ap_vld : OUT STD_LOGIC;
    o_f_day : OUT STD_LOGIC_VECTOR (8 downto 0);
    o_f_day_ap_vld : OUT STD_LOGIC;
    o_destination : OUT STD_LOGIC;
    o_destination_ap_vld : OUT STD_LOGIC );
end;


architecture behav of GET_SIGNAL_control_speed is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_12C : STD_LOGIC_VECTOR (8 downto 0) := "100101100";
    constant ap_const_lv9_A : STD_LOGIC_VECTOR (8 downto 0) := "000001010";
    constant ap_const_lv9_1E : STD_LOGIC_VECTOR (8 downto 0) := "000011110";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv9_14 : STD_LOGIC_VECTOR (8 downto 0) := "000010100";
    constant ap_const_lv12_1F4 : STD_LOGIC_VECTOR (11 downto 0) := "000111110100";
    constant ap_const_lv9_5 : STD_LOGIC_VECTOR (8 downto 0) := "000000101";
    constant ap_const_lv12_7D0 : STD_LOGIC_VECTOR (11 downto 0) := "011111010000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal tmp_read_fu_156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_320 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln895_2_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_reg_324 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_state_0_phi_fu_201_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_1_fu_244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_reg_328 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_reg_332 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_reg_336 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_340 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_0_reg_197 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_phi_mux_state_0_be_phi_fu_215_p14 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal state_0_be_reg_209 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln76_fu_315_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln887_2_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_1_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_3_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln69_fu_298_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln69_1_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln69_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln69_2_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);


begin




    state_0_be_reg_209_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_0_reg_197 = ap_const_lv4_1) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                state_0_be_reg_209(0) <= '1';
                state_0_be_reg_209(3) <= '0';
            elsif (((state_0_reg_197 = ap_const_lv4_9) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                state_0_be_reg_209(0) <= '1';
                state_0_be_reg_209(3) <= '1';
            elsif (((state_0_reg_197 = ap_const_lv4_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                                state_0_be_reg_209(0) <= zext_ln76_fu_315_p1(0);                state_0_be_reg_209(3) <= zext_ln76_fu_315_p1(3);
            elsif ((((state_0_reg_197 = ap_const_lv4_8) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln879_1_fu_250_p2 = ap_const_lv1_1) and (ap_phi_mux_state_0_phi_fu_201_p4 = ap_const_lv4_1) and (tmp_read_fu_156_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                state_0_be_reg_209(0) <= '0';
                state_0_be_reg_209(3) <= '1';
            elsif (((not((ap_phi_mux_state_0_phi_fu_201_p4 = ap_const_lv4_0)) and not((ap_phi_mux_state_0_phi_fu_201_p4 = ap_const_lv4_1)) and not((ap_phi_mux_state_0_phi_fu_201_p4 = ap_const_lv4_8)) and not((ap_phi_mux_state_0_phi_fu_201_p4 = ap_const_lv4_9)) and (tmp_read_fu_156_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((tmp_read_fu_156_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                state_0_be_reg_209(0) <= '0';
                state_0_be_reg_209(3) <= '0';
            end if; 
        end if;
    end process;

    state_0_reg_197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                                state_0_reg_197(0) <= ap_phi_mux_state_0_be_phi_fu_215_p14(0);                state_0_reg_197(3) <= ap_phi_mux_state_0_be_phi_fu_215_p14(3);
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                state_0_reg_197(0) <= '0';
                state_0_reg_197(3) <= '0';
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_state_0_phi_fu_201_p4 = ap_const_lv4_1) and (tmp_read_fu_156_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln879_1_reg_332 <= icmp_ln879_1_fu_250_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_state_0_phi_fu_201_p4 = ap_const_lv4_8) and (tmp_read_fu_156_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln895_1_reg_328 <= icmp_ln895_1_fu_244_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_state_0_phi_fu_201_p4 = ap_const_lv4_9) and (tmp_read_fu_156_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln895_2_reg_324 <= icmp_ln895_2_fu_238_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_state_0_phi_fu_201_p4 = ap_const_lv4_1) and (icmp_ln879_1_fu_250_p2 = ap_const_lv1_0) and (tmp_read_fu_156_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln895_3_reg_336 <= icmp_ln895_3_fu_256_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_state_0_phi_fu_201_p4 = ap_const_lv4_0) and (tmp_read_fu_156_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln895_reg_340 <= icmp_ln895_fu_262_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                tmp_reg_320 <= (0=>i_rst, others=>'-');
            end if;
        end if;
    end process;
    state_0_reg_197(2 downto 1) <= "00";
    state_0_be_reg_209(2 downto 1) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    and_ln69_1_fu_303_p2 <= (icmp_ln887_fu_286_p2 and icmp_ln879_fu_292_p2);
    and_ln69_2_fu_309_p2 <= (and_ln69_fu_298_p2 and and_ln69_1_fu_303_p2);
    and_ln69_fu_298_p0 <= (0=>i_human_control, others=>'-');
    and_ln69_fu_298_p2 <= (icmp_ln895_reg_340 and and_ln69_fu_298_p0);
    ap_CS_fsm <= ap_ST_fsm_state1;
    ap_CS_fsm_state1 <= ap_ST_fsm_state1(0);
    ap_CS_fsm_state2 <= ap_ST_fsm_state1(1);
    ap_CS_fsm_state3 <= ap_ST_fsm_state1(2);

    ap_phi_mux_state_0_be_phi_fu_215_p14_assign_proc : process(tmp_reg_320, icmp_ln879_1_reg_332, state_0_reg_197, ap_CS_fsm_state3, state_0_be_reg_209, zext_ln76_fu_315_p1)
    begin
        if (((tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
            if (((state_0_reg_197 = ap_const_lv4_1) and (icmp_ln879_1_reg_332 = ap_const_lv1_0))) then 
                ap_phi_mux_state_0_be_phi_fu_215_p14 <= ap_const_lv4_1;
            elsif ((state_0_reg_197 = ap_const_lv4_8)) then 
                ap_phi_mux_state_0_be_phi_fu_215_p14 <= ap_const_lv4_8;
            elsif ((state_0_reg_197 = ap_const_lv4_9)) then 
                ap_phi_mux_state_0_be_phi_fu_215_p14 <= ap_const_lv4_9;
            elsif ((state_0_reg_197 = ap_const_lv4_0)) then 
                ap_phi_mux_state_0_be_phi_fu_215_p14 <= zext_ln76_fu_315_p1;
            else 
                ap_phi_mux_state_0_be_phi_fu_215_p14 <= state_0_be_reg_209;
            end if;
        else 
            ap_phi_mux_state_0_be_phi_fu_215_p14 <= state_0_be_reg_209;
        end if; 
    end process;

    ap_phi_mux_state_0_phi_fu_201_p4 <= state_0_reg_197;
    icmp_ln879_1_fu_250_p2 <= "1" when (i_ir_sensor = ap_const_lv5_8) else "0";
    icmp_ln879_fu_292_p2 <= "1" when (i_ir_sensor = ap_const_lv5_1) else "0";
    icmp_ln887_1_fu_274_p2 <= "1" when (unsigned(i_speed) < unsigned(ap_const_lv9_14)) else "0";
    icmp_ln887_2_fu_268_p2 <= "1" when (unsigned(i_speed) < unsigned(ap_const_lv9_5)) else "0";
    icmp_ln887_3_fu_280_p2 <= "1" when (unsigned(i_speed) < unsigned(ap_const_lv9_A)) else "0";
    icmp_ln887_fu_286_p2 <= "1" when (unsigned(i_weight) < unsigned(ap_const_lv12_7D0)) else "0";
    icmp_ln895_1_fu_244_p2 <= "1" when (unsigned(i_speed) > unsigned(ap_const_lv9_1E)) else "0";
    icmp_ln895_2_fu_238_p2 <= "1" when (unsigned(i_speed) > unsigned(ap_const_lv9_A)) else "0";
    icmp_ln895_3_fu_256_p2 <= "1" when (unsigned(i_speed) > unsigned(ap_const_lv9_14)) else "0";
    icmp_ln895_fu_262_p2 <= "1" when (unsigned(i_weight) > unsigned(ap_const_lv12_1F4)) else "0";
    o_destination <= ap_const_logic_0;

    o_destination_ap_vld_assign_proc : process(tmp_reg_320, state_0_reg_197, ap_CS_fsm_state3)
    begin
        if (((state_0_reg_197 = ap_const_lv4_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            o_destination_ap_vld <= ap_const_logic_1;
        else 
            o_destination_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    o_f_day_assign_proc : process(tmp_reg_320, ap_CS_fsm_state2, icmp_ln895_2_reg_324, icmp_ln895_1_reg_328, icmp_ln879_1_reg_332, icmp_ln895_3_reg_336, state_0_reg_197, ap_CS_fsm_state3, icmp_ln887_2_fu_268_p2, icmp_ln887_1_fu_274_p2, icmp_ln887_3_fu_280_p2)
    begin
        if ((((icmp_ln887_2_fu_268_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_9) and (icmp_ln895_2_reg_324 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_3_fu_280_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_1) and (icmp_ln895_3_reg_336 = ap_const_lv1_0) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_1_fu_274_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            o_f_day <= ap_const_lv9_12C;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or ((state_0_reg_197 = ap_const_lv4_9) and (icmp_ln895_2_reg_324 = ap_const_lv1_1) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_9) and (icmp_ln887_2_fu_268_p2 = ap_const_lv1_0) and (icmp_ln895_2_reg_324 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln895_3_reg_336 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_1) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_1) and (icmp_ln895_3_reg_336 = ap_const_lv1_0) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (icmp_ln887_3_fu_280_p2 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_1) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_0) and (icmp_ln887_1_fu_274_p2 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            o_f_day <= ap_const_lv9_0;
        else 
            o_f_day <= "XXXXXXXXX";
        end if; 
    end process;


    o_f_day_ap_vld_assign_proc : process(tmp_reg_320, ap_CS_fsm_state2, icmp_ln895_2_reg_324, icmp_ln895_1_reg_328, icmp_ln879_1_reg_332, icmp_ln895_3_reg_336, state_0_reg_197, ap_CS_fsm_state3, icmp_ln887_2_fu_268_p2, icmp_ln887_1_fu_274_p2, icmp_ln887_3_fu_280_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((state_0_reg_197 = ap_const_lv4_9) and (icmp_ln895_2_reg_324 = ap_const_lv1_1) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_2_fu_268_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_9) and (icmp_ln895_2_reg_324 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_9) and (icmp_ln887_2_fu_268_p2 = ap_const_lv1_0) and (icmp_ln895_2_reg_324 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln895_3_reg_336 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_1) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_3_fu_280_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_1) and (icmp_ln895_3_reg_336 = ap_const_lv1_0) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_1) and (icmp_ln895_3_reg_336 = ap_const_lv1_0) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (icmp_ln887_3_fu_280_p2 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_1) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_1_fu_274_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_0) and (icmp_ln887_1_fu_274_p2 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            o_f_day_ap_vld <= ap_const_logic_1;
        else 
            o_f_day_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    o_f_ham_assign_proc : process(tmp_reg_320, ap_CS_fsm_state2, icmp_ln895_2_reg_324, icmp_ln895_1_reg_328, icmp_ln879_1_reg_332, icmp_ln895_3_reg_336, state_0_reg_197, ap_CS_fsm_state3, icmp_ln887_2_fu_268_p2, icmp_ln887_1_fu_274_p2, icmp_ln887_3_fu_280_p2)
    begin
        if ((((state_0_reg_197 = ap_const_lv4_9) and (icmp_ln895_2_reg_324 = ap_const_lv1_1) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln895_3_reg_336 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_1) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_1) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            o_f_ham <= ap_const_lv9_12C;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or ((icmp_ln887_2_fu_268_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_9) and (icmp_ln895_2_reg_324 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_9) and (icmp_ln887_2_fu_268_p2 = ap_const_lv1_0) and (icmp_ln895_2_reg_324 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_3_fu_280_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_1) and (icmp_ln895_3_reg_336 = ap_const_lv1_0) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_1) and (icmp_ln895_3_reg_336 = ap_const_lv1_0) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (icmp_ln887_3_fu_280_p2 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_1_fu_274_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_0) and (icmp_ln887_1_fu_274_p2 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            o_f_ham <= ap_const_lv9_0;
        else 
            o_f_ham <= "XXXXXXXXX";
        end if; 
    end process;


    o_f_ham_ap_vld_assign_proc : process(tmp_reg_320, ap_CS_fsm_state2, icmp_ln895_2_reg_324, icmp_ln895_1_reg_328, icmp_ln879_1_reg_332, icmp_ln895_3_reg_336, state_0_reg_197, ap_CS_fsm_state3, icmp_ln887_2_fu_268_p2, icmp_ln887_1_fu_274_p2, icmp_ln887_3_fu_280_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((state_0_reg_197 = ap_const_lv4_9) and (icmp_ln895_2_reg_324 = ap_const_lv1_1) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_2_fu_268_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_9) and (icmp_ln895_2_reg_324 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_9) and (icmp_ln887_2_fu_268_p2 = ap_const_lv1_0) and (icmp_ln895_2_reg_324 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln895_3_reg_336 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_1) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_3_fu_280_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_1) and (icmp_ln895_3_reg_336 = ap_const_lv1_0) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_1) and (icmp_ln895_3_reg_336 = ap_const_lv1_0) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (icmp_ln887_3_fu_280_p2 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_1) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_1_fu_274_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_0) and (icmp_ln887_1_fu_274_p2 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            o_f_ham_ap_vld <= ap_const_logic_1;
        else 
            o_f_ham_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    o_speed_control_assign_proc : process(tmp_reg_320, ap_CS_fsm_state2, icmp_ln895_2_reg_324, icmp_ln895_1_reg_328, icmp_ln879_1_reg_332, icmp_ln895_3_reg_336, state_0_reg_197, ap_CS_fsm_state3, icmp_ln887_2_fu_268_p2, icmp_ln887_1_fu_274_p2, icmp_ln887_3_fu_280_p2)
    begin
        if ((((icmp_ln887_2_fu_268_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_9) and (icmp_ln895_2_reg_324 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_3_fu_280_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_1) and (icmp_ln895_3_reg_336 = ap_const_lv1_0) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_1_fu_274_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            o_speed_control <= ap_const_lv3_4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or ((state_0_reg_197 = ap_const_lv4_9) and (icmp_ln895_2_reg_324 = ap_const_lv1_1) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_9) and (icmp_ln887_2_fu_268_p2 = ap_const_lv1_0) and (icmp_ln895_2_reg_324 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln895_3_reg_336 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_1) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_1) and (icmp_ln895_3_reg_336 = ap_const_lv1_0) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (icmp_ln887_3_fu_280_p2 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_1) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_0) and (icmp_ln887_1_fu_274_p2 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            o_speed_control <= ap_const_lv3_0;
        else 
            o_speed_control <= "XXX";
        end if; 
    end process;


    o_speed_control_ap_vld_assign_proc : process(tmp_reg_320, ap_CS_fsm_state2, icmp_ln895_2_reg_324, icmp_ln895_1_reg_328, icmp_ln879_1_reg_332, icmp_ln895_3_reg_336, state_0_reg_197, ap_CS_fsm_state3, icmp_ln887_2_fu_268_p2, icmp_ln887_1_fu_274_p2, icmp_ln887_3_fu_280_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((state_0_reg_197 = ap_const_lv4_9) and (icmp_ln895_2_reg_324 = ap_const_lv1_1) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_2_fu_268_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_9) and (icmp_ln895_2_reg_324 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_9) and (icmp_ln887_2_fu_268_p2 = ap_const_lv1_0) and (icmp_ln895_2_reg_324 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln895_3_reg_336 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_1) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_3_fu_280_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_1) and (icmp_ln895_3_reg_336 = ap_const_lv1_0) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_1) and (icmp_ln895_3_reg_336 = ap_const_lv1_0) and (icmp_ln879_1_reg_332 = ap_const_lv1_0) and (icmp_ln887_3_fu_280_p2 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_1) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln887_1_fu_274_p2 = ap_const_lv1_1) and (state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((state_0_reg_197 = ap_const_lv4_8) and (icmp_ln895_1_reg_328 = ap_const_lv1_0) and (icmp_ln887_1_fu_274_p2 = ap_const_lv1_0) and (tmp_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            o_speed_control_ap_vld <= ap_const_logic_1;
        else 
            o_speed_control_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    o_state <= ap_const_lv3_0;

    o_state_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            o_state_ap_vld <= ap_const_logic_1;
        else 
            o_state_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_read_fu_156_p2 <= (0=>i_rst, others=>'-');
    zext_ln76_fu_315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln69_2_fu_309_p2),4));
end behav;
