{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697329560408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697329560416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 18:26:00 2023 " "Processing started: Sat Oct 14 18:26:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697329560416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697329560416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica08 -c Practica08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica08 -c Practica08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697329560416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697329561112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697329561112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX-behaivoral " "Found design unit 1: RX-behaivoral" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697329571645 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697329571645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697329571645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RX " "Elaborating entity \"RX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697329571686 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q RX.vhd(234) " "VHDL Process Statement warning at RX.vhd(234): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697329571691 "|RX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qum RX.vhd(256) " "VHDL Process Statement warning at RX.vhd(256): signal \"Qum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697329571692 "|RX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qdm RX.vhd(271) " "VHDL Process Statement warning at RX.vhd(271): signal \"Qdm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697329571692 "|RX"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "value1 RX.vhd(212) " "VHDL Process Statement warning at RX.vhd(212): inferring latch(es) for signal or variable \"value1\", which holds its previous value in one or more paths through the process" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1697329571693 "|RX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n RX.vhd(337) " "VHDL Process Statement warning at RX.vhd(337): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697329571694 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[0\] RX.vhd(212) " "Inferred latch for \"value1\[0\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697329571697 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[1\] RX.vhd(212) " "Inferred latch for \"value1\[1\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697329571697 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[2\] RX.vhd(212) " "Inferred latch for \"value1\[2\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697329571697 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[3\] RX.vhd(212) " "Inferred latch for \"value1\[3\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697329571697 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[4\] RX.vhd(212) " "Inferred latch for \"value1\[4\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697329571697 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[5\] RX.vhd(212) " "Inferred latch for \"value1\[5\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697329571697 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[6\] RX.vhd(212) " "Inferred latch for \"value1\[6\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697329571698 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[7\] RX.vhd(212) " "Inferred latch for \"value1\[7\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697329571698 "|RX"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1697329572195 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1697329572196 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D2\[0\]~reg0 D2\[0\]~reg0_emulated D2\[0\]~1 " "Register \"D2\[0\]~reg0\" is converted into an equivalent circuit using register \"D2\[0\]~reg0_emulated\" and latch \"D2\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D2[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D2\[1\]~reg0 D2\[1\]~reg0_emulated D2\[1\]~6 " "Register \"D2\[1\]~reg0\" is converted into an equivalent circuit using register \"D2\[1\]~reg0_emulated\" and latch \"D2\[1\]~6\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D2[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D2\[2\]~reg0 D2\[2\]~reg0_emulated D2\[2\]~11 " "Register \"D2\[2\]~reg0\" is converted into an equivalent circuit using register \"D2\[2\]~reg0_emulated\" and latch \"D2\[2\]~11\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D2[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D2\[3\]~reg0 D2\[3\]~reg0_emulated D2\[3\]~16 " "Register \"D2\[3\]~reg0\" is converted into an equivalent circuit using register \"D2\[3\]~reg0_emulated\" and latch \"D2\[3\]~16\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D2[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D2\[4\]~reg0 D2\[4\]~reg0_emulated D2\[4\]~21 " "Register \"D2\[4\]~reg0\" is converted into an equivalent circuit using register \"D2\[4\]~reg0_emulated\" and latch \"D2\[4\]~21\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D2[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D2\[5\]~reg0 D2\[5\]~reg0_emulated D2\[5\]~26 " "Register \"D2\[5\]~reg0\" is converted into an equivalent circuit using register \"D2\[5\]~reg0_emulated\" and latch \"D2\[5\]~26\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D2[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D2\[6\]~reg0 D2\[6\]~reg0_emulated D2\[6\]~31 " "Register \"D2\[6\]~reg0\" is converted into an equivalent circuit using register \"D2\[6\]~reg0_emulated\" and latch \"D2\[6\]~31\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D2[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D3\[0\]~reg0 D3\[0\]~reg0_emulated D3\[0\]~1 " "Register \"D3\[0\]~reg0\" is converted into an equivalent circuit using register \"D3\[0\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D3[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D3\[1\]~reg0 D3\[1\]~reg0_emulated D3\[0\]~1 " "Register \"D3\[1\]~reg0\" is converted into an equivalent circuit using register \"D3\[1\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D3[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D3\[2\]~reg0 D3\[2\]~reg0_emulated D3\[0\]~1 " "Register \"D3\[2\]~reg0\" is converted into an equivalent circuit using register \"D3\[2\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D3[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D3\[4\]~reg0 D3\[4\]~reg0_emulated D3\[0\]~1 " "Register \"D3\[4\]~reg0\" is converted into an equivalent circuit using register \"D3\[4\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D3[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D3\[5\]~reg0 D3\[5\]~reg0_emulated D3\[0\]~1 " "Register \"D3\[5\]~reg0\" is converted into an equivalent circuit using register \"D3\[5\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D3[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D3\[6\]~reg0 D3\[6\]~reg0_emulated D3\[0\]~1 " "Register \"D3\[6\]~reg0\" is converted into an equivalent circuit using register \"D3\[6\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D3[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D4\[2\]~reg0 D4\[2\]~reg0_emulated D3\[0\]~1 " "Register \"D4\[2\]~reg0\" is converted into an equivalent circuit using register \"D4\[2\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D4[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D4\[4\]~reg0 D4\[4\]~reg0_emulated D3\[0\]~1 " "Register \"D4\[4\]~reg0\" is converted into an equivalent circuit using register \"D4\[4\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D4[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D4\[6\]~reg0 D4\[6\]~reg0_emulated D3\[0\]~1 " "Register \"D4\[6\]~reg0\" is converted into an equivalent circuit using register \"D4\[6\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697329572196 "|RX|D4[6]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1697329572196 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697329572328 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697329572711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697329572835 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697329572835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697329572887 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697329572887 ""} { "Info" "ICUT_CUT_TM_LCELLS" "331 " "Implemented 331 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697329572887 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697329572887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697329572901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 18:26:12 2023 " "Processing ended: Sat Oct 14 18:26:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697329572901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697329572901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697329572901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697329572901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1697329574422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697329574431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 18:26:14 2023 " "Processing started: Sat Oct 14 18:26:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697329574431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1697329574431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practica08 -c Practica08 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practica08 -c Practica08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1697329574431 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1697329574612 ""}
{ "Info" "0" "" "Project  = Practica08" {  } {  } 0 0 "Project  = Practica08" 0 0 "Fitter" 0 0 1697329574613 ""}
{ "Info" "0" "" "Revision = Practica08" {  } {  } 0 0 "Revision = Practica08" 0 0 "Fitter" 0 0 1697329574613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1697329574700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1697329574701 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Practica08 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Practica08\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1697329574711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697329574755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697329574755 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1697329574968 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1697329574979 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697329575399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697329575399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697329575399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697329575399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697329575399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697329575399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697329575399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697329575399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697329575399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697329575399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697329575399 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1697329575399 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697329575402 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697329575402 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697329575402 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697329575402 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697329575402 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697329575402 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697329575402 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697329575402 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1697329575402 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1697329575404 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1697329575404 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1697329575404 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1697329575404 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1697329575405 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1697329576242 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica08.sdc " "Synopsys Design Constraints File file not found: 'Practica08.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1697329576242 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1697329576243 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1697329576247 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1697329576248 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1697329576248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reloj~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node reloj~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_presente.Otros " "Destination node e_presente.Otros" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697329576274 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697329576274 ""}  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697329576274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "\\divisor:cuenta\[22\]  " "Automatically promoted node \\divisor:cuenta\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add0~44 " "Destination node Add0~44" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal0~6 " "Destination node Equal0~6" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697329576274 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697329576274 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697329576274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "\\DiviServo:cuenta_divi\[11\]  " "Automatically promoted node \\DiviServo:cuenta_divi\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\DiviServo:cuenta_divi\[11\]~1 " "Destination node \\DiviServo:cuenta_divi\[11\]~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697329576274 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697329576274 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697329576274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "D2\[6\]~44  " "Automatically promoted node D2\[6\]~44 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D2\[0\]~0 " "Destination node D2\[0\]~0" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D2\[0\]~2 " "Destination node D2\[0\]~2" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D2\[1\]~7 " "Destination node D2\[1\]~7" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D2\[2\]~12 " "Destination node D2\[2\]~12" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D2\[3\]~17 " "Destination node D2\[3\]~17" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D2\[4\]~22 " "Destination node D2\[4\]~22" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D2\[5\]~27 " "Destination node D2\[5\]~27" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D2\[6\]~32 " "Destination node D2\[6\]~32" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D3\[0\]~2 " "Destination node D3\[0\]~2" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D3\[1\]~5 " "Destination node D3\[1\]~5" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697329576274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1697329576274 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697329576274 ""}  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697329576274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "n  " "Automatically promoted node n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697329576275 ""}  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697329576275 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1697329576723 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1697329576724 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1697329576724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697329576725 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697329576726 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1697329576727 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1697329576727 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1697329576727 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1697329576753 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1697329576754 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1697329576754 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697329576853 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1697329576859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1697329578358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697329578481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1697329578504 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1697329580182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697329580182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1697329580801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1697329582373 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1697329582373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1697329583539 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1697329583539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697329583543 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1697329583739 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697329583748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697329584177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697329584178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697329585003 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697329585815 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/output_files/Practica08.fit.smsg " "Generated suppressed messages file C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/output_files/Practica08.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1697329586157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5636 " "Peak virtual memory: 5636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697329586652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 18:26:26 2023 " "Processing ended: Sat Oct 14 18:26:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697329586652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697329586652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697329586652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697329586652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1697329588132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697329588141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 18:26:27 2023 " "Processing started: Sat Oct 14 18:26:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697329588141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1697329588141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Practica08 -c Practica08 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Practica08 -c Practica08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1697329588141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1697329588482 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1697329590245 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1697329590371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697329591276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 18:26:31 2023 " "Processing ended: Sat Oct 14 18:26:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697329591276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697329591276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697329591276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1697329591276 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1697329591966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1697329592996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697329593005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 18:26:32 2023 " "Processing started: Sat Oct 14 18:26:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697329593005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697329593005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practica08 -c Practica08 " "Command: quartus_sta Practica08 -c Practica08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697329593005 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697329593181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697329593682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697329593682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329593723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329593723 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1697329593969 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica08.sdc " "Synopsys Design Constraints File file not found: 'Practica08.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1697329593991 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329593991 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj reloj " "create_clock -period 1.000 -name reloj reloj" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697329593992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name \\DiviServo:cuenta_divi\[11\] \\DiviServo:cuenta_divi\[11\] " "create_clock -period 1.000 -name \\DiviServo:cuenta_divi\[11\] \\DiviServo:cuenta_divi\[11\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697329593992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name \\divisor:cuenta\[22\] \\divisor:cuenta\[22\] " "create_clock -period 1.000 -name \\divisor:cuenta\[22\] \\divisor:cuenta\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697329593992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name n n " "create_clock -period 1.000 -name n n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697329593992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name e_presente.Contador e_presente.Contador " "create_clock -period 1.000 -name e_presente.Contador e_presente.Contador" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697329593992 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697329593992 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1697329593995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697329593996 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697329593997 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697329594007 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1697329594013 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697329594016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.219 " "Worst-case setup slack is -6.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.219            -129.969 \\divisor:cuenta\[22\]  " "   -6.219            -129.969 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.072            -192.542 reloj  " "   -4.072            -192.542 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.020             -28.288 e_presente.Contador  " "   -4.020             -28.288 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.364             -31.498 \\DiviServo:cuenta_divi\[11\]  " "   -2.364             -31.498 \\DiviServo:cuenta_divi\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -1.445 n  " "   -0.419              -1.445 n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329594019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 reloj  " "    0.344               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 \\divisor:cuenta\[22\]  " "    0.347               0.000 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 n  " "    0.348               0.000 n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 \\DiviServo:cuenta_divi\[11\]  " "    0.418               0.000 \\DiviServo:cuenta_divi\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 e_presente.Contador  " "    0.479               0.000 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329594026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.912 " "Worst-case recovery slack is -5.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.912            -138.554 \\divisor:cuenta\[22\]  " "   -5.912            -138.554 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.703             -19.496 e_presente.Contador  " "   -2.703             -19.496 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329594029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.218 " "Worst-case removal slack is 1.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218               0.000 e_presente.Contador  " "    1.218               0.000 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.905               0.000 \\divisor:cuenta\[22\]  " "    1.905               0.000 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329594032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -134.882 reloj  " "   -3.000            -134.882 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -63.135 \\divisor:cuenta\[22\]  " "   -1.403             -63.135 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -30.866 \\DiviServo:cuenta_divi\[11\]  " "   -1.403             -30.866 \\DiviServo:cuenta_divi\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 n  " "   -1.403              -5.612 n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 e_presente.Contador  " "    0.465               0.000 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329594036 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697329594049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697329594072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697329594807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697329594902 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697329594911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.735 " "Worst-case setup slack is -5.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.735            -118.057 \\divisor:cuenta\[22\]  " "   -5.735            -118.057 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.739             -26.463 e_presente.Contador  " "   -3.739             -26.463 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.684            -170.287 reloj  " "   -3.684            -170.287 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.056             -27.036 \\DiviServo:cuenta_divi\[11\]  " "   -2.056             -27.036 \\DiviServo:cuenta_divi\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304              -0.954 n  " "   -0.304              -0.954 n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329594913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 reloj  " "    0.310               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 \\divisor:cuenta\[22\]  " "    0.312               0.000 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 n  " "    0.312               0.000 n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 \\DiviServo:cuenta_divi\[11\]  " "    0.383               0.000 \\DiviServo:cuenta_divi\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 e_presente.Contador  " "    0.413               0.000 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329594918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.434 " "Worst-case recovery slack is -5.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.434            -126.263 \\divisor:cuenta\[22\]  " "   -5.434            -126.263 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.495             -17.978 e_presente.Contador  " "   -2.495             -17.978 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329594921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.221 " "Worst-case removal slack is 1.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.221               0.000 e_presente.Contador  " "    1.221               0.000 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.871               0.000 \\divisor:cuenta\[22\]  " "    1.871               0.000 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329594925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -134.882 reloj  " "   -3.000            -134.882 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -63.135 \\divisor:cuenta\[22\]  " "   -1.403             -63.135 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -30.866 \\DiviServo:cuenta_divi\[11\]  " "   -1.403             -30.866 \\DiviServo:cuenta_divi\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 n  " "   -1.403              -5.612 n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 e_presente.Contador  " "    0.405               0.000 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329594928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329594928 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697329594940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697329595110 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697329595113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.377 " "Worst-case setup slack is -2.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.377             -42.624 \\divisor:cuenta\[22\]  " "   -2.377             -42.624 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.483              -9.651 e_presente.Contador  " "   -1.483              -9.651 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375             -35.458 reloj  " "   -1.375             -35.458 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -2.122 \\DiviServo:cuenta_divi\[11\]  " "   -0.343              -2.122 \\DiviServo:cuenta_divi\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 n  " "    0.384               0.000 n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329595116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 reloj  " "    0.148               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 \\divisor:cuenta\[22\]  " "    0.151               0.000 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 n  " "    0.152               0.000 n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 \\DiviServo:cuenta_divi\[11\]  " "    0.167               0.000 \\DiviServo:cuenta_divi\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 e_presente.Contador  " "    0.224               0.000 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329595121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.237 " "Worst-case recovery slack is -2.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.237             -43.650 \\divisor:cuenta\[22\]  " "   -2.237             -43.650 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.865              -5.889 e_presente.Contador  " "   -0.865              -5.889 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329595124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.527 " "Worst-case removal slack is 0.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 \\divisor:cuenta\[22\]  " "    0.527               0.000 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.766               0.000 e_presente.Contador  " "    0.766               0.000 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329595128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -100.312 reloj  " "   -3.000            -100.312 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 \\divisor:cuenta\[22\]  " "   -1.000             -45.000 \\divisor:cuenta\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 \\DiviServo:cuenta_divi\[11\]  " "   -1.000             -22.000 \\DiviServo:cuenta_divi\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 n  " "   -1.000              -4.000 n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 e_presente.Contador  " "    0.385               0.000 e_presente.Contador " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697329595131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697329595131 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697329596071 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697329596072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697329596121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 18:26:36 2023 " "Processing ended: Sat Oct 14 18:26:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697329596121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697329596121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697329596121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697329596121 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697329596822 ""}
