
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_0__8_.mem_right_track_0.sky130_fd_sc_hd__dfrtp_1_1_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.36   -0.14 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net205 (net)
                  0.05    0.00   -0.14 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.26    0.12 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net203 (net)
                  0.05    0.00    0.12 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.12    0.32    0.44 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net206 (net)
                  0.12    0.00    0.44 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.13    0.17    0.61 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.13    0.00    0.61 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.29    0.90 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net207 (net)
                  0.05    0.00    0.90 ^ hold2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.17    0.18    1.08 ^ hold2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net204 (net)
                  0.17    0.00    1.08 ^ hold6/A (sky130_fd_sc_hd__clkbuf_16)
                  0.81    0.66    1.74 ^ hold6/X (sky130_fd_sc_hd__clkbuf_16)
   244    0.81                           net208 (net)
                  0.86    0.16    1.90 ^ sb_0__8_.mem_right_track_0.sky130_fd_sc_hd__dfrtp_1_1_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.90   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_11_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.04    0.15  100.47 ^ clkbuf_4_11_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     4    0.01                           clknet_4_11_0_prog_clk (net)
                  0.04    0.00  100.47 ^ sb_0__8_.mem_right_track_0.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.37   clock uncertainty
                          0.00  100.37   clock reconvergence pessimism
                         -0.04  100.33   library recovery time
                                100.33   data required time
-----------------------------------------------------------------------------
                                100.33   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                 98.43   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.36   -0.14 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net205 (net)
                  0.05    0.00   -0.14 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.26    0.12 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net203 (net)
                  0.05    0.00    0.12 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.12    0.32    0.44 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net206 (net)
                  0.12    0.00    0.44 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.13    0.17    0.61 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.13    0.00    0.61 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.29    0.90 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net207 (net)
                  0.05    0.00    0.90 ^ hold2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.17    0.18    1.08 ^ hold2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net204 (net)
                  0.17    0.00    1.08 ^ hold6/A (sky130_fd_sc_hd__clkbuf_16)
                  0.81    0.66    1.74 ^ hold6/X (sky130_fd_sc_hd__clkbuf_16)
   244    0.81                           net208 (net)
                  0.84    0.13    1.87 ^ cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.87   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_2_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.50 ^ clkbuf_4_2_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_2_0_prog_clk (net)
                  0.08    0.00  100.50 ^ cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.06  100.34   library recovery time
                                100.34   data required time
-----------------------------------------------------------------------------
                                100.34   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 98.46   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.36   -0.14 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net205 (net)
                  0.05    0.00   -0.14 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.26    0.12 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net203 (net)
                  0.05    0.00    0.12 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.12    0.32    0.44 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net206 (net)
                  0.12    0.00    0.44 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.13    0.17    0.61 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.13    0.00    0.61 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.29    0.90 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net207 (net)
                  0.05    0.00    0.90 ^ hold2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.17    0.18    1.08 ^ hold2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net204 (net)
                  0.17    0.00    1.08 ^ hold6/A (sky130_fd_sc_hd__clkbuf_16)
                  0.81    0.66    1.74 ^ hold6/X (sky130_fd_sc_hd__clkbuf_16)
   244    0.81                           net208 (net)
                  0.84    0.13    1.87 ^ cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.87   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_2_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.50 ^ clkbuf_4_2_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_2_0_prog_clk (net)
                  0.08    0.00  100.50 ^ cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.06  100.34   library recovery time
                                100.34   data required time
-----------------------------------------------------------------------------
                                100.34   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 98.47   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_0__8_.mem_bottom_track_29.sky130_fd_sc_hd__dfrtp_1_1_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.36   -0.14 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net205 (net)
                  0.05    0.00   -0.14 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.26    0.12 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net203 (net)
                  0.05    0.00    0.12 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.12    0.32    0.44 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net206 (net)
                  0.12    0.00    0.44 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.13    0.17    0.61 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.13    0.00    0.61 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.29    0.90 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net207 (net)
                  0.05    0.00    0.90 ^ hold2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.17    0.18    1.08 ^ hold2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net204 (net)
                  0.17    0.00    1.08 ^ hold6/A (sky130_fd_sc_hd__clkbuf_16)
                  0.81    0.66    1.74 ^ hold6/X (sky130_fd_sc_hd__clkbuf_16)
   244    0.81                           net208 (net)
                  0.86    0.16    1.90 ^ sb_0__8_.mem_bottom_track_29.sky130_fd_sc_hd__dfrtp_1_1_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.90   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_11_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.04    0.15  100.47 ^ clkbuf_4_11_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     4    0.01                           clknet_4_11_0_prog_clk (net)
                  0.04    0.00  100.47 ^ sb_0__8_.mem_bottom_track_29.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.37   clock uncertainty
                          0.00  100.37   clock reconvergence pessimism
                          0.02  100.39   library recovery time
                                100.39   data required time
-----------------------------------------------------------------------------
                                100.39   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                 98.48   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_0__8_.mem_bottom_track_31.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.36   -0.14 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net205 (net)
                  0.05    0.00   -0.14 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.26    0.12 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net203 (net)
                  0.05    0.00    0.12 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.12    0.32    0.44 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net206 (net)
                  0.12    0.00    0.44 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.13    0.17    0.61 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net68 (net)
                  0.13    0.00    0.61 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.29    0.90 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net207 (net)
                  0.05    0.00    0.90 ^ hold2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.17    0.18    1.08 ^ hold2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net204 (net)
                  0.17    0.00    1.08 ^ hold6/A (sky130_fd_sc_hd__clkbuf_16)
                  0.81    0.66    1.74 ^ hold6/X (sky130_fd_sc_hd__clkbuf_16)
   244    0.81                           net208 (net)
                  0.86    0.16    1.90 ^ sb_0__8_.mem_bottom_track_31.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.90   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_11_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.04    0.15  100.47 ^ clkbuf_4_11_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     4    0.01                           clknet_4_11_0_prog_clk (net)
                  0.04    0.00  100.47 ^ sb_0__8_.mem_bottom_track_31.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.37   clock uncertainty
                          0.00  100.37   clock reconvergence pessimism
                          0.02  100.39   library recovery time
                                100.39   data required time
-----------------------------------------------------------------------------
                                100.39   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                 98.48   slack (MET)


Startpoint: cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[0] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.19    0.54 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.07    0.00    0.55 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.11    0.45    1.00 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.02                           net82 (net)
                  0.11    0.00    1.00 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.10    0.31    1.31 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_dir (net)
                  0.10    0.00    1.31 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.10    0.13    1.44 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.10    0.00    1.44 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_4)
                  0.08    0.04    1.48 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_4)
     2    0.03                           net221 (net)
                  0.08    0.00    1.49 v hold19/A (sky130_fd_sc_hd__buf_12)
                  0.10    0.21    1.69 v hold19/X (sky130_fd_sc_hd__buf_12)
    11    0.13                           right_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.10    0.01    1.70 v sb_0__8_.mux_bottom_track_19.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    2.04 v sb_0__8_.mux_bottom_track_19.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    2.04 v sb_0__8_.mux_bottom_track_19.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    2.40 v sb_0__8_.mux_bottom_track_19.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.09    0.00    2.40 v sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.16    0.27    2.67 v sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.03                           sb_0__8_.mux_bottom_track_19.out (net)
                  0.16    0.00    2.67 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.36    3.03 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.07    0.00    3.03 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    3.37 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.07    0.00    3.37 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.33    3.70 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.08    0.00    3.70 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    4.05 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.08    0.00    4.05 v cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.13    4.18 v cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__8_.cby_0__1_.left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_ (net)
                  0.05    0.00    4.18 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.15    4.33 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_out (net)
                  0.06    0.00    4.33 v _168_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.14    4.47 v _168_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net147 (net)
                  0.07    0.00    4.47 v output147/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.19    4.66 v output147/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[0] (net)
                  0.07    0.00    4.66 v gfpga_pad_io_soc_out[0] (out)
                                  4.66   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -4.66   data arrival time
-----------------------------------------------------------------------------
                                 92.24   slack (MET)


Startpoint: cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[3] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.19    0.54 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.07    0.00    0.54 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.07    0.42    0.97 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.ccff_tail (net)
                  0.07    0.00    0.97 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.11    0.31    1.28 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_dir (net)
                  0.11    0.00    1.28 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.09    0.12    1.40 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.09    0.00    1.40 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_4)
                  0.09    0.04    1.44 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_4)
     2    0.03                           net223 (net)
                  0.09    0.00    1.45 v hold21/A (sky130_fd_sc_hd__buf_12)
                  0.10    0.21    1.66 v hold21/X (sky130_fd_sc_hd__buf_12)
    11    0.13                           right_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.10    0.01    1.66 v sb_0__8_.mux_bottom_track_13.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    1.99 v sb_0__8_.mux_bottom_track_13.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_13.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    1.99 v sb_0__8_.mux_bottom_track_13.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    2.36 v sb_0__8_.mux_bottom_track_13.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_13.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.09    0.00    2.36 v sb_0__8_.mux_bottom_track_13.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.14    0.26    2.61 v sb_0__8_.mux_bottom_track_13.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.03                           sb_0__8_.mux_bottom_track_13.out (net)
                  0.14    0.00    2.62 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.36    2.97 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.07    0.00    2.97 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    3.30 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.06    0.00    3.30 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    3.61 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    3.61 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    3.97 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.09    0.00    3.97 v cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.14    4.11 v cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__8_.cby_0__1_.left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_ (net)
                  0.05    0.00    4.11 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.08    0.16    4.28 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_out (net)
                  0.08    0.00    4.28 v _171_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15    4.42 v _171_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net150 (net)
                  0.05    0.00    4.42 v output150/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    4.60 v output150/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[3] (net)
                  0.07    0.00    4.61 v gfpga_pad_io_soc_out[3] (out)
                                  4.61   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -4.61   data arrival time
-----------------------------------------------------------------------------
                                 92.29   slack (MET)


Startpoint: cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[2] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.19    0.54 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.07    0.00    0.55 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.07    0.41    0.96 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.ccff_tail (net)
                  0.07    0.00    0.96 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.11    0.31    1.27 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.11    0.00    1.27 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.09    0.12    1.39 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.09    0.00    1.39 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_4)
                  0.08    0.04    1.44 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_4)
     2    0.03                           net217 (net)
                  0.08    0.00    1.44 v hold15/A (sky130_fd_sc_hd__buf_12)
                  0.10    0.21    1.65 v hold15/X (sky130_fd_sc_hd__buf_12)
    11    0.13                           right_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.10    0.00    1.65 v sb_0__8_.mux_bottom_track_9.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    1.98 v sb_0__8_.mux_bottom_track_9.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_9.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    1.98 v sb_0__8_.mux_bottom_track_9.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    2.34 v sb_0__8_.mux_bottom_track_9.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_9.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.08    0.00    2.34 v sb_0__8_.mux_bottom_track_9.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.15    0.21    2.55 v sb_0__8_.mux_bottom_track_9.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     4    0.03                           sb_0__8_.mux_bottom_track_9.out (net)
                  0.15    0.00    2.55 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l1_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.35    2.90 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l1_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.07    0.00    2.90 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l2_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    3.22 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.07    0.00    3.22 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    3.57 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.08    0.00    3.57 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.37    3.94 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.10    0.00    3.94 v cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.16    4.10 v cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__8_.cby_0__1_.left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_ (net)
                  0.07    0.00    4.10 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.16    4.26 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_out (net)
                  0.06    0.00    4.26 v _170_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    4.40 v _170_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net149 (net)
                  0.05    0.00    4.40 v output149/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    4.58 v output149/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[2] (net)
                  0.07    0.00    4.58 v gfpga_pad_io_soc_out[2] (out)
                                  4.58   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                 92.32   slack (MET)


Startpoint: cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[1] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.19    0.54 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.07    0.00    0.55 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.07    0.42    0.96 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.ccff_tail (net)
                  0.07    0.00    0.96 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.11    0.31    1.27 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.11    0.00    1.27 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.09    0.12    1.39 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.09    0.00    1.39 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_4)
                  0.08    0.04    1.43 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_4)
     2    0.03                           net219 (net)
                  0.08    0.00    1.44 v hold17/A (sky130_fd_sc_hd__buf_12)
                  0.10    0.21    1.65 v hold17/X (sky130_fd_sc_hd__buf_12)
    11    0.13                           right_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.10    0.01    1.65 v sb_0__8_.mux_bottom_track_11.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    1.99 v sb_0__8_.mux_bottom_track_11.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_11.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    1.99 v sb_0__8_.mux_bottom_track_11.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    2.35 v sb_0__8_.mux_bottom_track_11.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_11.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.09    0.00    2.35 v sb_0__8_.mux_bottom_track_11.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.15    0.21    2.56 v sb_0__8_.mux_bottom_track_11.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     4    0.02                           sb_0__8_.mux_bottom_track_11.out (net)
                  0.15    0.00    2.56 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l1_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.35    2.91 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l1_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.07    0.00    2.91 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l2_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.33    3.24 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    3.24 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    3.58 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    3.58 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    3.94 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.09    0.00    3.94 v cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.13    4.08 v cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__8_.cby_0__1_.left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_ (net)
                  0.05    0.00    4.08 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.15    4.23 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_out (net)
                  0.06    0.00    4.23 v _169_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    4.37 v _169_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net148 (net)
                  0.05    0.00    4.37 v output148/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    4.55 v output148/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[1] (net)
                  0.07    0.00    4.55 v gfpga_pad_io_soc_out[1] (out)
                                  4.55   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -4.55   data arrival time
-----------------------------------------------------------------------------
                                 92.35   slack (MET)


Startpoint: cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: chany_bottom_out_0[20] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.19    0.54 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.07    0.00    0.55 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.11    0.45    1.00 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.02                           net82 (net)
                  0.11    0.00    1.00 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.10    0.31    1.31 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_dir (net)
                  0.10    0.00    1.31 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.10    0.13    1.44 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.10    0.00    1.44 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_4)
                  0.08    0.04    1.48 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_4)
     2    0.03                           net221 (net)
                  0.08    0.00    1.49 v hold19/A (sky130_fd_sc_hd__buf_12)
                  0.10    0.21    1.69 v hold19/X (sky130_fd_sc_hd__buf_12)
    11    0.13                           right_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.10    0.01    1.70 v sb_0__8_.mux_bottom_track_19.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    2.04 v sb_0__8_.mux_bottom_track_19.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    2.04 v sb_0__8_.mux_bottom_track_19.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    2.40 v sb_0__8_.mux_bottom_track_19.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.09    0.00    2.40 v sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.16    0.27    2.67 v sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.03                           sb_0__8_.mux_bottom_track_19.out (net)
                  0.16    0.00    2.67 v _154_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.18    2.85 v _154_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net125 (net)
                  0.06    0.00    2.85 v output125/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.18    3.03 v output125/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           chany_bottom_out_0[20] (net)
                  0.08    0.01    3.04 v chany_bottom_out_0[20] (out)
                                  3.04   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                 93.86   slack (MET)


Startpoint: cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.21    0.56 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.09    0.00    0.56 ^ cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.10    0.57    1.13 v cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_4)
    10    0.04                           cby_0__8_.cby_0__1_.mem_right_ipin_2.mem_out[1] (net)
                  0.10    0.00    1.13 v cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.13   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_2_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.50 ^ clkbuf_4_2_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_2_0_prog_clk (net)
                  0.08    0.00  100.50 ^ cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.40   clock uncertainty
                          0.03  100.43   clock reconvergence pessimism
                         -0.13  100.30   library setup time
                                100.30   data required time
-----------------------------------------------------------------------------
                                100.30   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                 99.17   slack (MET)


Startpoint: cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.21    0.56 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.09    0.00    0.56 ^ cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.12    0.59    1.15 v cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
    12    0.05                           cby_0__8_.cby_0__1_.mem_right_ipin_0.mem_out[0] (net)
                  0.12    0.00    1.15 v cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.15   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.19  100.51 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.09    0.00  100.51 ^ cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.41   clock uncertainty
                          0.05  100.46   clock reconvergence pessimism
                         -0.14  100.32   library setup time
                                100.32   data required time
-----------------------------------------------------------------------------
                                100.32   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                 99.17   slack (MET)


Startpoint: cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.21    0.56 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.09    0.00    0.56 ^ cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.10    0.57    1.13 v cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     6    0.04                           cby_0__8_.cby_0__1_.mem_right_ipin_1.mem_out[0] (net)
                  0.10    0.00    1.13 v cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.13   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.19  100.51 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.09    0.00  100.51 ^ cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.41   clock uncertainty
                          0.05  100.46   clock reconvergence pessimism
                         -0.13  100.33   library setup time
                                100.33   data required time
-----------------------------------------------------------------------------
                                100.33   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                 99.20   slack (MET)


Startpoint: cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_2_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.20    0.55 ^ clkbuf_4_2_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_2_0_prog_clk (net)
                  0.08    0.00    0.55 ^ cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.10    0.57    1.12 v cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_4)
    10    0.04                           cby_0__8_.cby_0__1_.mem_right_ipin_3.mem_out[1] (net)
                  0.10    0.00    1.12 v cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.12   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_2_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.50 ^ clkbuf_4_2_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_2_0_prog_clk (net)
                  0.08    0.00  100.50 ^ cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.40   clock uncertainty
                          0.05  100.45   clock reconvergence pessimism
                         -0.13  100.32   library setup time
                                100.32   data required time
-----------------------------------------------------------------------------
                                100.32   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                 99.20   slack (MET)


Startpoint: cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.21    0.56 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.09    0.00    0.56 ^ cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.10    0.56    1.12 v cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     6    0.03                           cby_0__8_.cby_0__1_.mem_right_ipin_2.mem_out[0] (net)
                  0.10    0.00    1.12 v cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_4)
                                  1.12   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.19  100.51 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.09    0.00  100.51 ^ cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.41   clock uncertainty
                          0.05  100.46   clock reconvergence pessimism
                         -0.13  100.33   library setup time
                                100.33   data required time
-----------------------------------------------------------------------------
                                100.33   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                 99.21   slack (MET)


