0.6
2019.1
May 24 2019
15:06:07
C:/Users/csw43/HW3-1/HW3-1.srcs/sources_1/new/adder_subtractor_4bits.v,1638042575,verilog,,C:/Users/csw43/HW3-1/HW3-1.srcs/sources_1/new/four_bit_adder.v,,adder_subtractor_4bits,,,,,,,,
C:/Users/csw43/HW3-1/HW3-1.srcs/sources_1/new/four_bit_adder.v,1638032613,verilog,,C:/Users/csw43/HW3-1/HW3-1.srcs/sources_1/new/full_adder.v,,four_bit_adder,,,,,,,,
C:/Users/csw43/HW3-1/HW3-1.srcs/sources_1/new/full_adder.v,1638032613,verilog,,C:/Users/csw43/HW3-1/HW3-1.srcs/sources_1/new/half_adder.v,,fulladder,,,,,,,,
C:/Users/csw43/HW3-1/HW3-1.srcs/sources_1/new/half_adder.v,1638032613,verilog,,,,halfadder,,,,,,,,
