<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1045" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1045{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1045{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1045{left:796px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1045{left:92px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t5_1045{left:178px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t6_1045{left:77px;bottom:1066px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t7_1045{left:174px;bottom:1066px;letter-spacing:-0.14px;}
#t8_1045{left:77px;bottom:1043px;letter-spacing:-0.1px;}
#t9_1045{left:174px;bottom:1043px;letter-spacing:-0.11px;}
#ta_1045{left:186px;bottom:1022px;letter-spacing:-0.1px;}
#tb_1045{left:186px;bottom:1005px;letter-spacing:-0.11px;}
#tc_1045{left:186px;bottom:988px;letter-spacing:-0.11px;}
#td_1045{left:186px;bottom:972px;letter-spacing:-0.11px;}
#te_1045{left:174px;bottom:950px;letter-spacing:-0.11px;}
#tf_1045{left:77px;bottom:927px;letter-spacing:-0.11px;}
#tg_1045{left:174px;bottom:927px;letter-spacing:-0.12px;}
#th_1045{left:77px;bottom:904px;letter-spacing:-0.11px;}
#ti_1045{left:174px;bottom:904px;letter-spacing:-0.11px;}
#tj_1045{left:186px;bottom:883px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tk_1045{left:186px;bottom:866px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tl_1045{left:186px;bottom:849px;letter-spacing:-0.11px;}
#tm_1045{left:174px;bottom:828px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_1045{left:77px;bottom:805px;letter-spacing:-0.14px;}
#to_1045{left:174px;bottom:805px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tp_1045{left:77px;bottom:782px;letter-spacing:-0.14px;}
#tq_1045{left:174px;bottom:782px;letter-spacing:-0.12px;}
#tr_1045{left:77px;bottom:759px;letter-spacing:-0.15px;}
#ts_1045{left:174px;bottom:759px;letter-spacing:-0.12px;}
#tt_1045{left:186px;bottom:738px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tu_1045{left:186px;bottom:721px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tv_1045{left:186px;bottom:704px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tw_1045{left:186px;bottom:687px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_1045{left:186px;bottom:671px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#ty_1045{left:186px;bottom:654px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tz_1045{left:174px;bottom:632px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_1045{left:77px;bottom:609px;letter-spacing:-0.15px;}
#t11_1045{left:174px;bottom:609px;letter-spacing:-0.11px;}
#t12_1045{left:186px;bottom:588px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t13_1045{left:186px;bottom:571px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t14_1045{left:186px;bottom:554px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t15_1045{left:186px;bottom:538px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t16_1045{left:186px;bottom:521px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t17_1045{left:186px;bottom:504px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t18_1045{left:186px;bottom:487px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t19_1045{left:186px;bottom:470px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1a_1045{left:186px;bottom:454px;letter-spacing:-0.12px;}
#t1b_1045{left:174px;bottom:432px;letter-spacing:-0.11px;}
#t1c_1045{left:77px;bottom:409px;letter-spacing:-0.14px;}
#t1d_1045{left:174px;bottom:409px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1e_1045{left:77px;bottom:386px;letter-spacing:-0.14px;}
#t1f_1045{left:174px;bottom:386px;letter-spacing:-0.12px;}
#t1g_1045{left:174px;bottom:365px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1h_1045{left:77px;bottom:342px;letter-spacing:-0.17px;}
#t1i_1045{left:174px;bottom:342px;letter-spacing:-0.1px;}
#t1j_1045{left:77px;bottom:319px;letter-spacing:-0.15px;}
#t1k_1045{left:174px;bottom:319px;letter-spacing:-0.12px;}
#t1l_1045{left:105px;bottom:249px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1m_1045{left:200px;bottom:249px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1n_1045{left:77px;bottom:229px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1o_1045{left:174px;bottom:229px;letter-spacing:-0.14px;}
#t1p_1045{left:77px;bottom:206px;letter-spacing:-0.1px;}
#t1q_1045{left:174px;bottom:206px;letter-spacing:-0.11px;}
#t1r_1045{left:186px;bottom:185px;letter-spacing:-0.1px;}
#t1s_1045{left:186px;bottom:168px;letter-spacing:-0.11px;}
#t1t_1045{left:186px;bottom:151px;letter-spacing:-0.11px;}
#t1u_1045{left:186px;bottom:134px;letter-spacing:-0.11px;}
#t1v_1045{left:174px;bottom:113px;letter-spacing:-0.11px;}

.s1_1045{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1045{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1045{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1045{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s5_1045{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1045" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1045Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1045" style="-webkit-user-select: none;"><object width="935" height="1210" data="1045/1045.svg" type="image/svg+xml" id="pdf1045" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1045" class="t s1_1045">Vol. 3C </span><span id="t2_1045" class="t s1_1045">28-17 </span>
<span id="t3_1045" class="t s2_1045">VM EXITS </span>
<span id="t4_1045" class="t s3_1045">Table 28-9. </span><span id="t5_1045" class="t s3_1045">Format of the VM-Exit Instruction-Information Field as Used for INVEPT, INVPCID, and INVVPID </span>
<span id="t6_1045" class="t s4_1045">Bit Position(s) </span><span id="t7_1045" class="t s4_1045">Content </span>
<span id="t8_1045" class="t s5_1045">1:0 </span><span id="t9_1045" class="t s5_1045">Scaling: </span>
<span id="ta_1045" class="t s5_1045">0: no scaling </span>
<span id="tb_1045" class="t s5_1045">1: scale by 2 </span>
<span id="tc_1045" class="t s5_1045">2: scale by 4 </span>
<span id="td_1045" class="t s5_1045">3: scale by 8 (used only on processors that support Intel 64 architecture) </span>
<span id="te_1045" class="t s5_1045">Undefined for instructions with no index register (bit 22 is set). </span>
<span id="tf_1045" class="t s5_1045">6:2 </span><span id="tg_1045" class="t s5_1045">Undefined. </span>
<span id="th_1045" class="t s5_1045">9:7 </span><span id="ti_1045" class="t s5_1045">Address size: </span>
<span id="tj_1045" class="t s5_1045">0: 16-bit </span>
<span id="tk_1045" class="t s5_1045">1: 32-bit </span>
<span id="tl_1045" class="t s5_1045">2: 64-bit (used only on processors that support Intel 64 architecture) </span>
<span id="tm_1045" class="t s5_1045">Other values not used. </span>
<span id="tn_1045" class="t s5_1045">10 </span><span id="to_1045" class="t s5_1045">Cleared to 0. </span>
<span id="tp_1045" class="t s5_1045">14:11 </span><span id="tq_1045" class="t s5_1045">Undefined. </span>
<span id="tr_1045" class="t s5_1045">17:15 </span><span id="ts_1045" class="t s5_1045">Segment register: </span>
<span id="tt_1045" class="t s5_1045">0: ES </span>
<span id="tu_1045" class="t s5_1045">1: CS </span>
<span id="tv_1045" class="t s5_1045">2: SS </span>
<span id="tw_1045" class="t s5_1045">3: DS </span>
<span id="tx_1045" class="t s5_1045">4: FS </span>
<span id="ty_1045" class="t s5_1045">5: GS </span>
<span id="tz_1045" class="t s5_1045">Other values not used. </span>
<span id="t10_1045" class="t s5_1045">21:18 </span><span id="t11_1045" class="t s5_1045">IndexReg: </span>
<span id="t12_1045" class="t s5_1045">0 = RAX </span>
<span id="t13_1045" class="t s5_1045">1 = RCX </span>
<span id="t14_1045" class="t s5_1045">2 = RDX </span>
<span id="t15_1045" class="t s5_1045">3 = RBX </span>
<span id="t16_1045" class="t s5_1045">4 = RSP </span>
<span id="t17_1045" class="t s5_1045">5 = RBP </span>
<span id="t18_1045" class="t s5_1045">6 = RSI </span>
<span id="t19_1045" class="t s5_1045">7 = RDI </span>
<span id="t1a_1045" class="t s5_1045">8–15 represent R8–R15, respectively (used only on processors that support Intel 64 architecture) </span>
<span id="t1b_1045" class="t s5_1045">Undefined for instructions with no index register (bit 22 is set). </span>
<span id="t1c_1045" class="t s5_1045">22 </span><span id="t1d_1045" class="t s5_1045">IndexReg invalid (0 = valid; 1 = invalid) </span>
<span id="t1e_1045" class="t s5_1045">26:23 </span><span id="t1f_1045" class="t s5_1045">BaseReg (encoded as IndexReg above) </span>
<span id="t1g_1045" class="t s5_1045">Undefined for memory instructions with no base register (bit 27 is set). </span>
<span id="t1h_1045" class="t s5_1045">27 </span><span id="t1i_1045" class="t s5_1045">BaseReg invalid (0 = valid; 1 = invalid) </span>
<span id="t1j_1045" class="t s5_1045">31:28 </span><span id="t1k_1045" class="t s5_1045">Reg2 (same encoding as IndexReg above) </span>
<span id="t1l_1045" class="t s3_1045">Table 28-10. </span><span id="t1m_1045" class="t s3_1045">Format of the VM-Exit Instruction-Information Field as Used for LIDT, LGDT, SIDT, or SGDT </span>
<span id="t1n_1045" class="t s4_1045">Bit Position(s) </span><span id="t1o_1045" class="t s4_1045">Content </span>
<span id="t1p_1045" class="t s5_1045">1:0 </span><span id="t1q_1045" class="t s5_1045">Scaling: </span>
<span id="t1r_1045" class="t s5_1045">0: no scaling </span>
<span id="t1s_1045" class="t s5_1045">1: scale by 2 </span>
<span id="t1t_1045" class="t s5_1045">2: scale by 4 </span>
<span id="t1u_1045" class="t s5_1045">3: scale by 8 (used only on processors that support Intel 64 architecture) </span>
<span id="t1v_1045" class="t s5_1045">Undefined for instructions with no index register (bit 22 is set). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
