{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# MNIST handwritten digits recognition\n",
    "Written by Yujun Lin\n",
    "\n",
    "## Preparation\n",
    "Follow the instructions on notebook for training a binary single-layer perception and saving weights and images to local file.\n",
    "\n",
    "change `image_id` for other pictures. There are 10 pictures in total, numbered from 0 to 9.\n",
    "\n",
    "change `filename` to the name of file containing weights and images."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "image_id = 9\n",
    "filename = 'nn_train/BNN.pkl'"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Preview the image of digit\n",
    "\n",
    "To have a look at the image to be recognized on icestick"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAP8AAAD8CAYAAAC4nHJkAAAABHNCSVQICAgIfAhkiAAAAAlwSFlz\nAAALEgAACxIB0t1+/AAADRlJREFUeJzt3X2MZfVdx/H3RxaKUIRFImwBCxhCoo0WsiG0wUqCIqWk\ni0ljaKzS0mRDlAjGhmxLoo2JMbU+G1OzIooNoVUKLWnAgtiofwgCK89QWJDy4AJtaaDaP9q1X/+4\nZ3VmmLk73HvO2Zn5vV/JZM6993fv+c6585nzMPecb6oKSe35vgNdgKQDw/BLjTL8UqMMv9Qowy81\nyvBLjTL8UqMMv9Qowy81atOYM0vixwmlgVVVVjPONb/UKMMvNWqu8Cc5P8lXkuxOsqOvoiQNL7Oe\n1ZfkIOAJ4GeA54F7gPdX1aNTnuM+vzSwMfb5zwR2V9XTVfUd4DPAtjleT9KI5gn/8cBzC24/390n\naR0Y/F99SbYD24eej6Q3Zp7wvwCcuOD2Cd19i1TVTmAnuM8vrSXzbPbfA5ya5OQkhwAXA7f0U5ak\noc285q+qvUkuB74EHARcW1WP9FaZpEHN/K++mWbmZr80OD/eK2kqwy81yvBLjTL8UqMMv9Qowy81\nyvBLjTL8UqMMv9Qowy81yvBLjTL8UqMMv9Qowy81yvBLjTL8UqMMv9Qowy81yvBLjZo5/ElOTPLl\nJI8meSTJFX0WJmlY8/Tq2wJsqapdSY4A7gMuslefdGANfgHPqtpTVbu66W8Bj2G7Lmnd6KVdV5KT\ngNOBu5d5zHZd0ho093X7k7wZ+Cfgt6vqpv2MdbNfGtgo1+1PcjDwOeD6/QVf0toyzwG/ANcBr1TV\nlat8jmt+aWCrXfPPE/6zgX8BHgK+1939saq6dcpzDL80sMHDPwvDLw3PXn2SpjL8UqMMv9Qowy81\nyvBLjTL8UqMMv9Qowy81yvBLjTL8UqMMv9Qowy81yvBLjTL8UqN6uYafxjXmadhjmlwfRmNxzS81\nyvBLjTL8UqPmDn+Sg5L8e5Iv9lGQpHH0sea/gkm3HknryLzX7T8BeA9wTT/lSBrLvGv+PwKu4v8v\n3S1pnZinRfeFwMtVdd9+xm1Pcm+Se2edl6T+zdO043eAXwT2AocCPwDcVFUfmPKcjfnplJH5IR9N\nM2rTjiTnAB+pqgv3M25j/taOzPBrGpt2SJrKdl3rkGt+TeOaX9JUntV3AG3UNfis5jj43HMlbXDN\nLzXK8EuNMvxSowy/1CjDLzXK8EuNMvxSowy/1CjDLzXK8EuNMvxSowy/1CjDLzXKs/oaMfaZb56x\nuPa55pcaZfilRs3btOOoJDcmeTzJY0ne0VdhkoY17z7/HwN/X1XvS3IIcFgPNUkawTzX7T8SuB84\npVb5Il7Ac7GRL5462rxgY/9sa90YF/A8Gfga8Fddl95rkhw+x+tJGtE84d8EnAF8qqpOB/4b2LF0\nkO26pLVpns3+44C7quqk7vZPAjuq6j1TnuNm/wIbedN4I/9sa93gm/1V9SLwXJLTurvOBR6d9fUk\njWuujj1J3g5cAxwCPA18qKq+OWW8a/4FNvLacSP/bGvdqI06V8vwL7aRA7KRf7a1znZdkqYy/FKj\nDL/UKMMvNcrwS40y/FKjDL/UKMMvNcrwS40y/FKjDL/UKMMvNcrwS40y/FKjDL/UKNt1NcL2WVrK\nNb/UKMMvNWredl2/luSRJA8nuSHJoX0VJmlYM4c/yfHArwJbq+ptwEHAxX0VJmlY8272bwK+P8km\nJn36/nP+kiSNYZ7r9r8A/B7wLLAHeLWqbu+rMEnDmmezfzOwjUnPvrcAhyf5wDLjbNclrUHzbPb/\nNPAfVfW1qvoucBPwzqWDqmpnVW2tqq1zzEtSz+YJ/7PAWUkOy6RrwrnAY/2UJWlo8+zz3w3cCOwC\nHupea2dPdUkamO26DiA/ctsP23UtZrsuSVMZfqlRntV3AM26ubpRdxfcfB+Xa36pUYZfapThlxpl\n+KVGGX6pUYZfapThlxpl+KVGGX6pUYZfapThlxpl+KVGeWLPOjTmCTBjnkQ067w8IWg2rvmlRhl+\nqVH7DX+Sa5O8nOThBfcdneSOJE923zcPW6akvq1mzf/XwPlL7tsB3FlVpwJ3drclrSP7DX9V/TPw\nypK7twHXddPXARf1XJekgc26z39sVe3ppl8Eju2pHkkjmftffVVV0y7JnWQ7sH3e+Ujq16xr/peS\nbAHovr+80kDbdUlr06zhvwW4pJu+BPhCP+VIGst+O/YkuQE4BzgGeAn4TeDzwN8CPwx8Ffj5qlp6\nUHC519qY15zewNbDZcL9hN9iq+3YY7suTWX41x/bdUmayvBLjTL8UqMMv9Qowy81yvBLjTL8UqMM\nv9Qowy81yvBLjTL8UqMMv9Qowy81yvBLjTL8UqMMv9Qowy81yvBLjTL8UqNm7dX3ySSPJ3kwyc1J\njhq2TEl9m7VX3x3A26rqx4EngI/2XJekgc3Uq6+qbq+qvd3Nu4ATBqhN0oD62Oe/FLhtpQeTbE9y\nb5J7e5iXpJ7M1asvydXAXuD6lcZU1U5gZzd+7V8EXmrEzOFP8kHgQuDcWg+dHSQtMlP4k5wPXAX8\nVFV9u9+SJI1h1l59HwXeBHyjG3ZXVV2235m52b/urIeNOtt1LWavPvXC8K8/9uqTNJXhlxpl+KVG\nGX6pUYZfapThlxpl+KVGGX6pUYZfapThlxpl+KVGGX6pUYZfapThlxpl+KVGzXUNP218s54rP8t1\nADwvf1yu+aVGGX6pUTO161rw2K8nqSTHDFOepKHM2q6LJCcC5wHP9lyTpBHM1K6r84dMLt+99q/w\nKOl1Zr1u/zbghap6YH9HaJNsB7bPMh9Jw3nD4U9yGPAxJpv8+2W7LmltmuVo/48AJwMPJHmGSYfe\nXUmO67MwScN6w2v+qnoI+KF9t7s/AFur6us91iVpYKv5V98NwL8CpyV5PsmHhy9L0tBs16VB+PHe\nA8d2XZKm8sQeDcK1+Nrnml9qlOGXGmX4pUYZfqlRhl9qlOGXGmX4pUYZfqlRhl9qlOGXGmX4pUYZ\nfqlRhl9q1Nhn9X0d+OoKjx3TPX6gWcdi1rHYWq/jrat9gVEv5jFNknuraqt1WId1jFOHm/1Sowy/\n1Ki1FP6dB7qAjnUsZh2LbZg61sw+v6RxraU1v6QRjRr+JOcn+UqS3Ul2LPP4m5J8tnv87iQnDVDD\niUm+nOTRJI8kuWKZMeckeTXJ/d3Xb/Rdx4J5PZPkoW4+9y7zeJL8SbdMHkxyRs/zP23Bz3l/kteS\nXLlkzGDLY7kW8EmOTnJHkie775tXeO4l3Zgnk1wyQB2fTPJ4t9xvTnLUCs+d+h72UMfHk7ywYPlf\nsMJzp+brdapqlC/gIOAp4BTgEOAB4EeXjPll4M+76YuBzw5QxxbgjG76COCJZeo4B/jiSMvlGeCY\nKY9fANwGBDgLuHvg9+hF4K1jLQ/gXcAZwMML7vtdYEc3vQP4xDLPOxp4uvu+uZve3HMd5wGbuulP\nLFfHat7DHur4OPCRVbx3U/O19GvMNf+ZwO6qerqqvgN8Bti2ZMw24Lpu+kbg3PR8Deiq2lNVu7rp\nbwGPAcf3OY+ebQP+pibuAo5KsmWgeZ0LPFVVK30Qq3e1fAv4hb8H1wEXLfPUnwXuqKpXquqbwB3A\n+X3WUVW3V9Xe7uZdTPpSDmqF5bEaq8nXImOG/3jguQW3n+f1ofu/Md1CfxX4waEK6nYrTgfuXubh\ndyR5IMltSX5sqBqAAm5Pcl/Xznyp1Sy3vlwM3LDCY2MtD4Bjq2pPN/0icOwyY8ZcLgCXMtkCW87+\n3sM+XN7tfly7wm7QG14ezR7wS/Jm4HPAlVX12pKHdzHZ9P0J4E+Bzw9YytlVdQbwbuBXkrxrwHmt\nKMkhwHuBv1vm4TGXxyI12aY9oP+SSnI1sBe4foUhQ7+Hn2LSHfvtwB7g9/t40THD/wJw4oLbJ3T3\nLTsmySbgSOAbfReS5GAmwb++qm5a+nhVvVZV/9VN3wocnOSYvuvoXv+F7vvLwM1MNt8WWs1y68O7\ngV1V9dIyNY62PDov7du16b6/vMyYUZZLkg8CFwK/0P0hep1VvIdzqaqXqup/qup7wF+s8PpveHmM\nGf57gFOTnNytZS4Gblky5hZg31Hb9wH/uNICn1V3DOEvgceq6g9WGHPcvmMNSc5kspyG+CN0eJIj\n9k0zOcD08JJhtwC/1B31Pwt4dcEmcZ/ezwqb/GMtjwUW/h5cAnxhmTFfAs5LsrnbDD6vu683Sc4H\nrgLeW1XfXmHMat7DeetYeIzn51Z4/dXka7E+jlC+gSOZFzA5uv4UcHV3328xWbgAhzLZ7NwN/Btw\nygA1nM1kM/JB4P7u6wLgMuCybszlwCNMjpjeBbxzoOVxSjePB7r57VsmC2sJ8GfdMnsI2DpAHYcz\nCfORC+4bZXkw+YOzB/guk/3UDzM5znMn8CTwD8DR3ditwDULnntp97uyG/jQAHXsZrIfve/3ZN9/\not4C3DrtPey5jk937/2DTAK9ZWkdK+Vr2pef8JMa1ewBP6l1hl9qlOGXGmX4pUYZfqlRhl9qlOGX\nGmX4pUb9LxnCIylp9dqMAAAAAElFTkSuQmCC\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0x110233ac8>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "import pickle\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "%matplotlib inline\n",
    "\n",
    "with open(filename, 'rb') as input_file:\n",
    "    checkpoint = pickle.load(input_file)\n",
    "imgs = checkpoint['imgs']\n",
    "\n",
    "def display_img(index):\n",
    "    img = imgs[index, :]\n",
    "    img = np.reshape(img, [16, 16])\n",
    "    plt.imshow(img, cmap='gray')\n",
    "    plt.show()\n",
    "\n",
    "display_img(image_id)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Rewrite script for new `image_id` and `filename`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "with open('modules.py', 'r') as m, open('pipeline.py', 'w') as p:\n",
    "    for line in m:\n",
    "        if line.startswith('image_id = '):\n",
    "            p.write('image_id = {}\\n'.format(image_id))\n",
    "        elif line.startswith('filename = '):\n",
    "            p.write('filename = \\'{}\\'\\n'.format(filename))\n",
    "        else:\n",
    "            p.write(line)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Compile\n",
    "\n",
    "we can use the magma binary to compile `nn.py` for the icestick"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n",
      "compiling FullAdder\n",
      "compiling Add4Cout\n",
      "compiling Register4\n",
      "compiling Counter4\n",
      "compiling Add4\n",
      "compiling Register4R\n",
      "compiling Register4CE\n",
      "compiling Cascade4x2_2\n",
      "compiling Controller\n",
      "compiling ReadROM\n",
      "compiling Register24\n",
      "compiling NXOr2x16\n",
      "compiling BitCounter4\n",
      "compiling HalfAdder\n",
      "compiling BitCounter8\n",
      "compiling BitCounter16\n",
      "compiling Add9\n",
      "compiling Mux2\n",
      "compiling Mux2x9\n",
      "compiling Register9\n",
      "compiling Register8\n",
      "compiling Invert9\n",
      "compiling Add9CinCout\n",
      "compiling Sub9Cout\n",
      "compiling Register9CE\n",
      "compiling Classifier\n",
      "compiling Pipeline\n",
      "compiling main\n"
     ]
    }
   ],
   "source": [
    "!../../bin/magma -b icestick main.py"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To inspect the generated verilog"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module FullAdder (input  I0, input  I1, input  CIN, output  O, output  COUT);\n",
      "wire  inst0_O;\n",
      "wire  inst1_CO;\n",
      "SB_LUT4 #(.LUT_INIT(16'h9696)) inst0 (.I0(I0), .I1(I1), .I2(CIN), .I3(1'b0), .O(inst0_O));\n",
      "SB_CARRY inst1 (.I0(I0), .I1(I1), .CI(CIN), .CO(inst1_CO));\n",
      "assign O = inst0_O;\n",
      "assign COUT = inst1_CO;\n",
      "endmodule\n",
      "\n",
      "module Add4Cout (input [3:0] I0, input [3:0] I1, output [3:0] O, output  COUT);\n",
      "wire  inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire  inst1_O;\n",
      "wire  inst1_COUT;\n",
      "wire  inst2_O;\n",
      "wire  inst2_COUT;\n",
      "wire  inst3_O;\n",
      "wire  inst3_COUT;\n",
      "FullAdder inst0 (.I0(I0[0]), .I1(I1[0]), .CIN(1'b0), .O(inst0_O), .COUT(inst0_COUT));\n",
      "FullAdder inst1 (.I0(I0[1]), .I1(I1[1]), .CIN(inst0_COUT), .O(inst1_O), .COUT(inst1_COUT));\n",
      "FullAdder inst2 (.I0(I0[2]), .I1(I1[2]), .CIN(inst1_COUT), .O(inst2_O), .COUT(inst2_COUT));\n",
      "FullAdder inst3 (.I0(I0[3]), .I1(I1[3]), .CIN(inst2_COUT), .O(inst3_O), .COUT(inst3_COUT));\n",
      "assign O = {inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "assign COUT = inst3_COUT;\n",
      "endmodule\n",
      "\n",
      "module Register4 (input [3:0] I, output [3:0] O, input  CLK);\n",
      "wire  inst0_Q;\n",
      "wire  inst1_Q;\n",
      "wire  inst2_Q;\n",
      "wire  inst3_Q;\n",
      "SB_DFF inst0 (.C(CLK), .D(I[0]), .Q(inst0_Q));\n",
      "SB_DFF inst1 (.C(CLK), .D(I[1]), .Q(inst1_Q));\n",
      "SB_DFF inst2 (.C(CLK), .D(I[2]), .Q(inst2_Q));\n",
      "SB_DFF inst3 (.C(CLK), .D(I[3]), .Q(inst3_Q));\n",
      "assign O = {inst3_Q,inst2_Q,inst1_Q,inst0_Q};\n",
      "endmodule\n",
      "\n",
      "module Counter4 (output [3:0] O, output  COUT, input  CLK);\n",
      "wire [3:0] inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire [3:0] inst1_O;\n",
      "Add4Cout inst0 (.I0(inst1_O), .I1({1'b0,1'b0,1'b0,1'b1}), .O(inst0_O), .COUT(inst0_COUT));\n",
      "Register4 inst1 (.I(inst0_O), .O(inst1_O), .CLK(CLK));\n",
      "assign O = inst1_O;\n",
      "assign COUT = inst0_COUT;\n",
      "endmodule\n",
      "\n",
      "module Add4 (input [3:0] I0, input [3:0] I1, output [3:0] O);\n",
      "wire  inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire  inst1_O;\n",
      "wire  inst1_COUT;\n",
      "wire  inst2_O;\n",
      "wire  inst2_COUT;\n",
      "wire  inst3_O;\n",
      "wire  inst3_COUT;\n",
      "FullAdder inst0 (.I0(I0[0]), .I1(I1[0]), .CIN(1'b0), .O(inst0_O), .COUT(inst0_COUT));\n",
      "FullAdder inst1 (.I0(I0[1]), .I1(I1[1]), .CIN(inst0_COUT), .O(inst1_O), .COUT(inst1_COUT));\n",
      "FullAdder inst2 (.I0(I0[2]), .I1(I1[2]), .CIN(inst1_COUT), .O(inst2_O), .COUT(inst2_COUT));\n",
      "FullAdder inst3 (.I0(I0[3]), .I1(I1[3]), .CIN(inst2_COUT), .O(inst3_O), .COUT(inst3_COUT));\n",
      "assign O = {inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "endmodule\n",
      "\n",
      "module Register4R (input [3:0] I, output [3:0] O, input  CLK, input  RESET);\n",
      "wire  inst0_Q;\n",
      "wire  inst1_Q;\n",
      "wire  inst2_Q;\n",
      "wire  inst3_Q;\n",
      "SB_DFFSR inst0 (.C(CLK), .R(RESET), .D(I[0]), .Q(inst0_Q));\n",
      "SB_DFFSR inst1 (.C(CLK), .R(RESET), .D(I[1]), .Q(inst1_Q));\n",
      "SB_DFFSR inst2 (.C(CLK), .R(RESET), .D(I[2]), .Q(inst2_Q));\n",
      "SB_DFFSR inst3 (.C(CLK), .R(RESET), .D(I[3]), .Q(inst3_Q));\n",
      "assign O = {inst3_Q,inst2_Q,inst1_Q,inst0_Q};\n",
      "endmodule\n",
      "\n",
      "module Register4CE (input [3:0] I, output [3:0] O, input  CLK, input  CE);\n",
      "wire  inst0_Q;\n",
      "wire  inst1_Q;\n",
      "wire  inst2_Q;\n",
      "wire  inst3_Q;\n",
      "SB_DFFE inst0 (.C(CLK), .E(CE), .D(I[0]), .Q(inst0_Q));\n",
      "SB_DFFE inst1 (.C(CLK), .E(CE), .D(I[1]), .Q(inst1_Q));\n",
      "SB_DFFE inst2 (.C(CLK), .E(CE), .D(I[2]), .Q(inst2_Q));\n",
      "SB_DFFE inst3 (.C(CLK), .E(CE), .D(I[3]), .Q(inst3_Q));\n",
      "assign O = {inst3_Q,inst2_Q,inst1_Q,inst0_Q};\n",
      "endmodule\n",
      "\n",
      "module Cascade4x2_2 (input [3:0] I0, input [3:0] I1, output  O);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst0 (.I0(1'b1), .I1(I0[0]), .I2(I1[0]), .I3(1'b0), .O(inst0_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst1 (.I0(inst0_O), .I1(I0[1]), .I2(I1[1]), .I3(1'b0), .O(inst1_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst2 (.I0(inst1_O), .I1(I0[2]), .I2(I1[2]), .I3(1'b0), .O(inst2_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h8282)) inst3 (.I0(inst2_O), .I1(I0[3]), .I2(I1[3]), .I3(1'b0), .O(inst3_O));\n",
      "assign O = inst3_O;\n",
      "endmodule\n",
      "\n",
      "module Controller (input  CLK, output [3:0] IDX, output [3:0] CYCLE);\n",
      "wire [3:0] inst0_O;\n",
      "wire [3:0] inst1_O;\n",
      "wire [3:0] inst2_O;\n",
      "wire [3:0] inst3_O;\n",
      "wire  inst4_O;\n",
      "wire  inst5_O;\n",
      "wire  inst6_O;\n",
      "Add4 inst0 (.I0(inst1_O), .I1({1'b0,1'b0,1'b0,1'b1}), .O(inst0_O));\n",
      "Register4R inst1 (.I(inst0_O), .O(inst1_O), .CLK(CLK), .RESET(inst4_O));\n",
      "Add4 inst2 (.I0(inst3_O), .I1({1'b0,1'b0,1'b0,inst6_O}), .O(inst2_O));\n",
      "Register4CE inst3 (.I(inst2_O), .O(inst3_O), .CLK(CLK), .CE(inst4_O));\n",
      "Cascade4x2_2 inst4 (.I0(inst1_O), .I1({1'b1,1'b1,1'b1,1'b1}), .O(inst4_O));\n",
      "Cascade4x2_2 inst5 (.I0(inst3_O), .I1({1'b1,1'b0,1'b0,1'b1}), .O(inst5_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h7777)) inst6 (.I0(inst4_O), .I1(inst5_O), .I2(1'b0), .I3(1'b0), .O(inst6_O));\n",
      "assign IDX = inst3_O;\n",
      "assign CYCLE = inst0_O;\n",
      "endmodule\n",
      "\n",
      "module ReadROM (input [3:0] IDX, input [3:0] CYCLE, input  CLK, output [15:0] WEIGHT, output [15:0] IMAGE);\n",
      "wire [15:0] inst0_RDATA;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "wire  inst4_O;\n",
      "wire  inst5_O;\n",
      "wire  inst6_O;\n",
      "wire  inst7_O;\n",
      "wire  inst8_O;\n",
      "wire  inst9_O;\n",
      "wire  inst10_O;\n",
      "wire  inst11_O;\n",
      "wire  inst12_O;\n",
      "wire  inst13_O;\n",
      "wire  inst14_O;\n",
      "wire  inst15_O;\n",
      "wire  inst16_O;\n",
      "SB_RAM40_4K #(.INIT_0(256'h770FEA140D861B00EE5A1436641B341CDE0A1E1941DD26F2D0F019CD2C8162CB),\n",
      ".INIT_1(256'h7F6E3828E003D002C304E101C1800103410340C04081C0004033714FD394F3A1),\n",
      ".INIT_2(256'hA1A4EA02782F2E375F2EB7FF3D0041A060020020C030DD5A9B405FE65882981C),\n",
      ".INIT_3(256'h23221E648C89FD715050F05A0015C162A3D7A0D3C0F6D1284FE28C06BFA43405),\n",
      ".INIT_4(256'h8BBFD00A5037C016C001694624621E642E7ACE614415302D5009E815E31101CE),\n",
      ".INIT_5(256'h082B0C7E49815B6D5113A03D8001A61389838E00030F023A4C0FBC5CD2A3B423),\n",
      ".INIT_6(256'h5DFAA00E8007418247F80F7E4438C0A7CD7DAA0081018001900601DAECFE0BF1),\n",
      ".INIT_7(256'h83B27EB7B81B6003010340C1A06280013073ED6947FA0C4220035001CB7321BE),\n",
      ".INIT_8(256'h78187831E7B511D60E0065414280C3C603D895734D1D871DA371428936D951CD),\n",
      ".INIT_9(256'h781DA8F9A0348009800380C12441AEE39EF3DE704503814390430806318B2A66),\n",
      ".INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),\n",
      ".INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),\n",
      ".INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),\n",
      ".INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),\n",
      ".INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),\n",
      ".INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000),\n",
      ".READ_MODE(0),\n",
      ".WRITE_MODE(0)) inst0 (.RDATA(inst0_RDATA), .RADDR({1'b0,1'b0,1'b0,IDX[3],IDX[2],IDX[1],IDX[0],CYCLE[3],CYCLE[2],CYCLE[1],CYCLE[0]}), .RCLK(CLK), .RCLKE(1'b1), .RE(1'b1), .WCLK(CLK), .WCLKE(1'b0), .WE(1'b0), .WADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), .MASK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), .WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));\n",
      "SB_LUT4 #(.LUT_INIT(0)) inst1 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst1_O));\n",
      "SB_LUT4 #(.LUT_INIT(0)) inst2 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst2_O));\n",
      "SB_LUT4 #(.LUT_INIT(0)) inst3 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst3_O));\n",
      "SB_LUT4 #(.LUT_INIT(0)) inst4 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst4_O));\n",
      "SB_LUT4 #(.LUT_INIT(0)) inst5 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst5_O));\n",
      "SB_LUT4 #(.LUT_INIT(15840)) inst6 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst6_O));\n",
      "SB_LUT4 #(.LUT_INIT(32752)) inst7 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst7_O));\n",
      "SB_LUT4 #(.LUT_INIT(16176)) inst8 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst8_O));\n",
      "SB_LUT4 #(.LUT_INIT(816)) inst9 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst9_O));\n",
      "SB_LUT4 #(.LUT_INIT(1008)) inst10 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst10_O));\n",
      "SB_LUT4 #(.LUT_INIT(480)) inst11 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst11_O));\n",
      "SB_LUT4 #(.LUT_INIT(0)) inst12 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst12_O));\n",
      "SB_LUT4 #(.LUT_INIT(0)) inst13 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst13_O));\n",
      "SB_LUT4 #(.LUT_INIT(0)) inst14 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst14_O));\n",
      "SB_LUT4 #(.LUT_INIT(0)) inst15 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst15_O));\n",
      "SB_LUT4 #(.LUT_INIT(0)) inst16 (.I0(CYCLE[0]), .I1(CYCLE[1]), .I2(CYCLE[2]), .I3(CYCLE[3]), .O(inst16_O));\n",
      "assign WEIGHT = inst0_RDATA;\n",
      "assign IMAGE = {inst16_O,inst15_O,inst14_O,inst13_O,inst12_O,inst11_O,inst10_O,inst9_O,inst8_O,inst7_O,inst6_O,inst5_O,inst4_O,inst3_O,inst2_O,inst1_O};\n",
      "endmodule\n",
      "\n",
      "module Register24 (input [23:0] I, output [23:0] O, input  CLK);\n",
      "wire  inst0_Q;\n",
      "wire  inst1_Q;\n",
      "wire  inst2_Q;\n",
      "wire  inst3_Q;\n",
      "wire  inst4_Q;\n",
      "wire  inst5_Q;\n",
      "wire  inst6_Q;\n",
      "wire  inst7_Q;\n",
      "wire  inst8_Q;\n",
      "wire  inst9_Q;\n",
      "wire  inst10_Q;\n",
      "wire  inst11_Q;\n",
      "wire  inst12_Q;\n",
      "wire  inst13_Q;\n",
      "wire  inst14_Q;\n",
      "wire  inst15_Q;\n",
      "wire  inst16_Q;\n",
      "wire  inst17_Q;\n",
      "wire  inst18_Q;\n",
      "wire  inst19_Q;\n",
      "wire  inst20_Q;\n",
      "wire  inst21_Q;\n",
      "wire  inst22_Q;\n",
      "wire  inst23_Q;\n",
      "SB_DFF inst0 (.C(CLK), .D(I[0]), .Q(inst0_Q));\n",
      "SB_DFF inst1 (.C(CLK), .D(I[1]), .Q(inst1_Q));\n",
      "SB_DFF inst2 (.C(CLK), .D(I[2]), .Q(inst2_Q));\n",
      "SB_DFF inst3 (.C(CLK), .D(I[3]), .Q(inst3_Q));\n",
      "SB_DFF inst4 (.C(CLK), .D(I[4]), .Q(inst4_Q));\n",
      "SB_DFF inst5 (.C(CLK), .D(I[5]), .Q(inst5_Q));\n",
      "SB_DFF inst6 (.C(CLK), .D(I[6]), .Q(inst6_Q));\n",
      "SB_DFF inst7 (.C(CLK), .D(I[7]), .Q(inst7_Q));\n",
      "SB_DFF inst8 (.C(CLK), .D(I[8]), .Q(inst8_Q));\n",
      "SB_DFF inst9 (.C(CLK), .D(I[9]), .Q(inst9_Q));\n",
      "SB_DFF inst10 (.C(CLK), .D(I[10]), .Q(inst10_Q));\n",
      "SB_DFF inst11 (.C(CLK), .D(I[11]), .Q(inst11_Q));\n",
      "SB_DFF inst12 (.C(CLK), .D(I[12]), .Q(inst12_Q));\n",
      "SB_DFF inst13 (.C(CLK), .D(I[13]), .Q(inst13_Q));\n",
      "SB_DFF inst14 (.C(CLK), .D(I[14]), .Q(inst14_Q));\n",
      "SB_DFF inst15 (.C(CLK), .D(I[15]), .Q(inst15_Q));\n",
      "SB_DFF inst16 (.C(CLK), .D(I[16]), .Q(inst16_Q));\n",
      "SB_DFF inst17 (.C(CLK), .D(I[17]), .Q(inst17_Q));\n",
      "SB_DFF inst18 (.C(CLK), .D(I[18]), .Q(inst18_Q));\n",
      "SB_DFF inst19 (.C(CLK), .D(I[19]), .Q(inst19_Q));\n",
      "SB_DFF inst20 (.C(CLK), .D(I[20]), .Q(inst20_Q));\n",
      "SB_DFF inst21 (.C(CLK), .D(I[21]), .Q(inst21_Q));\n",
      "SB_DFF inst22 (.C(CLK), .D(I[22]), .Q(inst22_Q));\n",
      "SB_DFF inst23 (.C(CLK), .D(I[23]), .Q(inst23_Q));\n",
      "assign O = {inst23_Q,inst22_Q,inst21_Q,inst20_Q,inst19_Q,inst18_Q,inst17_Q,inst16_Q,inst15_Q,inst14_Q,inst13_Q,inst12_Q,inst11_Q,inst10_Q,inst9_Q,inst8_Q,inst7_Q,inst6_Q,inst5_Q,inst4_Q,inst3_Q,inst2_Q,inst1_Q,inst0_Q};\n",
      "endmodule\n",
      "\n",
      "module NXOr2x16 (input [15:0] I0, input [15:0] I1, output [15:0] O);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "wire  inst4_O;\n",
      "wire  inst5_O;\n",
      "wire  inst6_O;\n",
      "wire  inst7_O;\n",
      "wire  inst8_O;\n",
      "wire  inst9_O;\n",
      "wire  inst10_O;\n",
      "wire  inst11_O;\n",
      "wire  inst12_O;\n",
      "wire  inst13_O;\n",
      "wire  inst14_O;\n",
      "wire  inst15_O;\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst0 (.I0(I0[0]), .I1(I1[0]), .I2(1'b0), .I3(1'b0), .O(inst0_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst1 (.I0(I0[1]), .I1(I1[1]), .I2(1'b0), .I3(1'b0), .O(inst1_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst2 (.I0(I0[2]), .I1(I1[2]), .I2(1'b0), .I3(1'b0), .O(inst2_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst3 (.I0(I0[3]), .I1(I1[3]), .I2(1'b0), .I3(1'b0), .O(inst3_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst4 (.I0(I0[4]), .I1(I1[4]), .I2(1'b0), .I3(1'b0), .O(inst4_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst5 (.I0(I0[5]), .I1(I1[5]), .I2(1'b0), .I3(1'b0), .O(inst5_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst6 (.I0(I0[6]), .I1(I1[6]), .I2(1'b0), .I3(1'b0), .O(inst6_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst7 (.I0(I0[7]), .I1(I1[7]), .I2(1'b0), .I3(1'b0), .O(inst7_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst8 (.I0(I0[8]), .I1(I1[8]), .I2(1'b0), .I3(1'b0), .O(inst8_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst9 (.I0(I0[9]), .I1(I1[9]), .I2(1'b0), .I3(1'b0), .O(inst9_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst10 (.I0(I0[10]), .I1(I1[10]), .I2(1'b0), .I3(1'b0), .O(inst10_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst11 (.I0(I0[11]), .I1(I1[11]), .I2(1'b0), .I3(1'b0), .O(inst11_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst12 (.I0(I0[12]), .I1(I1[12]), .I2(1'b0), .I3(1'b0), .O(inst12_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst13 (.I0(I0[13]), .I1(I1[13]), .I2(1'b0), .I3(1'b0), .O(inst13_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst14 (.I0(I0[14]), .I1(I1[14]), .I2(1'b0), .I3(1'b0), .O(inst14_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h9999)) inst15 (.I0(I0[15]), .I1(I1[15]), .I2(1'b0), .I3(1'b0), .O(inst15_O));\n",
      "assign O = {inst15_O,inst14_O,inst13_O,inst12_O,inst11_O,inst10_O,inst9_O,inst8_O,inst7_O,inst6_O,inst5_O,inst4_O,inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "endmodule\n",
      "\n",
      "module BitCounter4 (input [3:0] I, output [2:0] O);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "SB_LUT4 #(.LUT_INIT(27030)) inst0 (.I0(I[0]), .I1(I[1]), .I2(I[2]), .I3(I[3]), .O(inst0_O));\n",
      "SB_LUT4 #(.LUT_INIT(32488)) inst1 (.I0(I[0]), .I1(I[1]), .I2(I[2]), .I3(I[3]), .O(inst1_O));\n",
      "SB_LUT4 #(.LUT_INIT(32768)) inst2 (.I0(I[0]), .I1(I[1]), .I2(I[2]), .I3(I[3]), .O(inst2_O));\n",
      "assign O = {inst2_O,inst1_O,inst0_O};\n",
      "endmodule\n",
      "\n",
      "module HalfAdder (input  I0, input  I1, output  O, output  COUT);\n",
      "wire  inst0_O;\n",
      "wire  inst1_CO;\n",
      "SB_LUT4 #(.LUT_INIT(16'h6666)) inst0 (.I0(I0), .I1(I1), .I2(1'b0), .I3(1'b0), .O(inst0_O));\n",
      "SB_CARRY inst1 (.I0(I0), .I1(I1), .CI(1'b0), .CO(inst1_CO));\n",
      "assign O = inst0_O;\n",
      "assign COUT = inst1_CO;\n",
      "endmodule\n",
      "\n",
      "module BitCounter8 (input [7:0] I, output [3:0] O);\n",
      "wire [2:0] inst0_O;\n",
      "wire [2:0] inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst2_COUT;\n",
      "wire  inst3_O;\n",
      "wire  inst3_COUT;\n",
      "wire  inst4_O;\n",
      "wire  inst4_COUT;\n",
      "BitCounter4 inst0 (.I({I[3],I[2],I[1],I[0]}), .O(inst0_O));\n",
      "BitCounter4 inst1 (.I({I[7],I[6],I[5],I[4]}), .O(inst1_O));\n",
      "HalfAdder inst2 (.I0(inst0_O[0]), .I1(inst1_O[0]), .O(inst2_O), .COUT(inst2_COUT));\n",
      "FullAdder inst3 (.I0(inst0_O[1]), .I1(inst1_O[1]), .CIN(inst2_COUT), .O(inst3_O), .COUT(inst3_COUT));\n",
      "FullAdder inst4 (.I0(inst0_O[2]), .I1(inst1_O[2]), .CIN(inst3_COUT), .O(inst4_O), .COUT(inst4_COUT));\n",
      "assign O = {inst4_COUT,inst4_O,inst3_O,inst2_O};\n",
      "endmodule\n",
      "\n",
      "module BitCounter16 (input [15:0] I, output [4:0] O);\n",
      "wire [3:0] inst0_O;\n",
      "wire [3:0] inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst2_COUT;\n",
      "wire  inst3_O;\n",
      "wire  inst3_COUT;\n",
      "wire  inst4_O;\n",
      "wire  inst4_COUT;\n",
      "wire  inst5_O;\n",
      "wire  inst5_COUT;\n",
      "BitCounter8 inst0 (.I({I[7],I[6],I[5],I[4],I[3],I[2],I[1],I[0]}), .O(inst0_O));\n",
      "BitCounter8 inst1 (.I({I[15],I[14],I[13],I[12],I[11],I[10],I[9],I[8]}), .O(inst1_O));\n",
      "HalfAdder inst2 (.I0(inst0_O[0]), .I1(inst1_O[0]), .O(inst2_O), .COUT(inst2_COUT));\n",
      "FullAdder inst3 (.I0(inst0_O[1]), .I1(inst1_O[1]), .CIN(inst2_COUT), .O(inst3_O), .COUT(inst3_COUT));\n",
      "FullAdder inst4 (.I0(inst0_O[2]), .I1(inst1_O[2]), .CIN(inst3_COUT), .O(inst4_O), .COUT(inst4_COUT));\n",
      "FullAdder inst5 (.I0(inst0_O[3]), .I1(inst1_O[3]), .CIN(inst4_COUT), .O(inst5_O), .COUT(inst5_COUT));\n",
      "assign O = {inst5_COUT,inst5_O,inst4_O,inst3_O,inst2_O};\n",
      "endmodule\n",
      "\n",
      "module Add9 (input [8:0] I0, input [8:0] I1, output [8:0] O);\n",
      "wire  inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire  inst1_O;\n",
      "wire  inst1_COUT;\n",
      "wire  inst2_O;\n",
      "wire  inst2_COUT;\n",
      "wire  inst3_O;\n",
      "wire  inst3_COUT;\n",
      "wire  inst4_O;\n",
      "wire  inst4_COUT;\n",
      "wire  inst5_O;\n",
      "wire  inst5_COUT;\n",
      "wire  inst6_O;\n",
      "wire  inst6_COUT;\n",
      "wire  inst7_O;\n",
      "wire  inst7_COUT;\n",
      "wire  inst8_O;\n",
      "wire  inst8_COUT;\n",
      "FullAdder inst0 (.I0(I0[0]), .I1(I1[0]), .CIN(1'b0), .O(inst0_O), .COUT(inst0_COUT));\n",
      "FullAdder inst1 (.I0(I0[1]), .I1(I1[1]), .CIN(inst0_COUT), .O(inst1_O), .COUT(inst1_COUT));\n",
      "FullAdder inst2 (.I0(I0[2]), .I1(I1[2]), .CIN(inst1_COUT), .O(inst2_O), .COUT(inst2_COUT));\n",
      "FullAdder inst3 (.I0(I0[3]), .I1(I1[3]), .CIN(inst2_COUT), .O(inst3_O), .COUT(inst3_COUT));\n",
      "FullAdder inst4 (.I0(I0[4]), .I1(I1[4]), .CIN(inst3_COUT), .O(inst4_O), .COUT(inst4_COUT));\n",
      "FullAdder inst5 (.I0(I0[5]), .I1(I1[5]), .CIN(inst4_COUT), .O(inst5_O), .COUT(inst5_COUT));\n",
      "FullAdder inst6 (.I0(I0[6]), .I1(I1[6]), .CIN(inst5_COUT), .O(inst6_O), .COUT(inst6_COUT));\n",
      "FullAdder inst7 (.I0(I0[7]), .I1(I1[7]), .CIN(inst6_COUT), .O(inst7_O), .COUT(inst7_COUT));\n",
      "FullAdder inst8 (.I0(I0[8]), .I1(I1[8]), .CIN(inst7_COUT), .O(inst8_O), .COUT(inst8_COUT));\n",
      "assign O = {inst8_O,inst7_O,inst6_O,inst5_O,inst4_O,inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "endmodule\n",
      "\n",
      "module Mux2 (input [1:0] I, input  S, output  O);\n",
      "wire  inst0_O;\n",
      "SB_LUT4 #(.LUT_INIT(16'hCACA)) inst0 (.I0(I[0]), .I1(I[1]), .I2(S), .I3(1'b0), .O(inst0_O));\n",
      "assign O = inst0_O;\n",
      "endmodule\n",
      "\n",
      "module Mux2x9 (input [8:0] I0, input [8:0] I1, input  S, output [8:0] O);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "wire  inst4_O;\n",
      "wire  inst5_O;\n",
      "wire  inst6_O;\n",
      "wire  inst7_O;\n",
      "wire  inst8_O;\n",
      "Mux2 inst0 (.I({I1[0],I0[0]}), .S(S), .O(inst0_O));\n",
      "Mux2 inst1 (.I({I1[1],I0[1]}), .S(S), .O(inst1_O));\n",
      "Mux2 inst2 (.I({I1[2],I0[2]}), .S(S), .O(inst2_O));\n",
      "Mux2 inst3 (.I({I1[3],I0[3]}), .S(S), .O(inst3_O));\n",
      "Mux2 inst4 (.I({I1[4],I0[4]}), .S(S), .O(inst4_O));\n",
      "Mux2 inst5 (.I({I1[5],I0[5]}), .S(S), .O(inst5_O));\n",
      "Mux2 inst6 (.I({I1[6],I0[6]}), .S(S), .O(inst6_O));\n",
      "Mux2 inst7 (.I({I1[7],I0[7]}), .S(S), .O(inst7_O));\n",
      "Mux2 inst8 (.I({I1[8],I0[8]}), .S(S), .O(inst8_O));\n",
      "assign O = {inst8_O,inst7_O,inst6_O,inst5_O,inst4_O,inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "endmodule\n",
      "\n",
      "module Register9 (input [8:0] I, output [8:0] O, input  CLK);\n",
      "wire  inst0_Q;\n",
      "wire  inst1_Q;\n",
      "wire  inst2_Q;\n",
      "wire  inst3_Q;\n",
      "wire  inst4_Q;\n",
      "wire  inst5_Q;\n",
      "wire  inst6_Q;\n",
      "wire  inst7_Q;\n",
      "wire  inst8_Q;\n",
      "SB_DFF inst0 (.C(CLK), .D(I[0]), .Q(inst0_Q));\n",
      "SB_DFF inst1 (.C(CLK), .D(I[1]), .Q(inst1_Q));\n",
      "SB_DFF inst2 (.C(CLK), .D(I[2]), .Q(inst2_Q));\n",
      "SB_DFF inst3 (.C(CLK), .D(I[3]), .Q(inst3_Q));\n",
      "SB_DFF inst4 (.C(CLK), .D(I[4]), .Q(inst4_Q));\n",
      "SB_DFF inst5 (.C(CLK), .D(I[5]), .Q(inst5_Q));\n",
      "SB_DFF inst6 (.C(CLK), .D(I[6]), .Q(inst6_Q));\n",
      "SB_DFF inst7 (.C(CLK), .D(I[7]), .Q(inst7_Q));\n",
      "SB_DFF inst8 (.C(CLK), .D(I[8]), .Q(inst8_Q));\n",
      "assign O = {inst8_Q,inst7_Q,inst6_Q,inst5_Q,inst4_Q,inst3_Q,inst2_Q,inst1_Q,inst0_Q};\n",
      "endmodule\n",
      "\n",
      "module Register8 (input [7:0] I, output [7:0] O, input  CLK);\n",
      "wire  inst0_Q;\n",
      "wire  inst1_Q;\n",
      "wire  inst2_Q;\n",
      "wire  inst3_Q;\n",
      "wire  inst4_Q;\n",
      "wire  inst5_Q;\n",
      "wire  inst6_Q;\n",
      "wire  inst7_Q;\n",
      "SB_DFF inst0 (.C(CLK), .D(I[0]), .Q(inst0_Q));\n",
      "SB_DFF inst1 (.C(CLK), .D(I[1]), .Q(inst1_Q));\n",
      "SB_DFF inst2 (.C(CLK), .D(I[2]), .Q(inst2_Q));\n",
      "SB_DFF inst3 (.C(CLK), .D(I[3]), .Q(inst3_Q));\n",
      "SB_DFF inst4 (.C(CLK), .D(I[4]), .Q(inst4_Q));\n",
      "SB_DFF inst5 (.C(CLK), .D(I[5]), .Q(inst5_Q));\n",
      "SB_DFF inst6 (.C(CLK), .D(I[6]), .Q(inst6_Q));\n",
      "SB_DFF inst7 (.C(CLK), .D(I[7]), .Q(inst7_Q));\n",
      "assign O = {inst7_Q,inst6_Q,inst5_Q,inst4_Q,inst3_Q,inst2_Q,inst1_Q,inst0_Q};\n",
      "endmodule\n",
      "\n",
      "module Invert9 (input [8:0] I, output [8:0] O);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "wire  inst4_O;\n",
      "wire  inst5_O;\n",
      "wire  inst6_O;\n",
      "wire  inst7_O;\n",
      "wire  inst8_O;\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst0 (.I0(I[0]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst0_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst1 (.I0(I[1]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst1_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst2 (.I0(I[2]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst2_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst3 (.I0(I[3]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst3_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst4 (.I0(I[4]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst4_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst5 (.I0(I[5]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst5_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst6 (.I0(I[6]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst6_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst7 (.I0(I[7]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst7_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst8 (.I0(I[8]), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst8_O));\n",
      "assign O = {inst8_O,inst7_O,inst6_O,inst5_O,inst4_O,inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "endmodule\n",
      "\n",
      "module Add9CinCout (input [8:0] I0, input [8:0] I1, input  CIN, output [8:0] O, output  COUT);\n",
      "wire  inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire  inst1_O;\n",
      "wire  inst1_COUT;\n",
      "wire  inst2_O;\n",
      "wire  inst2_COUT;\n",
      "wire  inst3_O;\n",
      "wire  inst3_COUT;\n",
      "wire  inst4_O;\n",
      "wire  inst4_COUT;\n",
      "wire  inst5_O;\n",
      "wire  inst5_COUT;\n",
      "wire  inst6_O;\n",
      "wire  inst6_COUT;\n",
      "wire  inst7_O;\n",
      "wire  inst7_COUT;\n",
      "wire  inst8_O;\n",
      "wire  inst8_COUT;\n",
      "FullAdder inst0 (.I0(I0[0]), .I1(I1[0]), .CIN(CIN), .O(inst0_O), .COUT(inst0_COUT));\n",
      "FullAdder inst1 (.I0(I0[1]), .I1(I1[1]), .CIN(inst0_COUT), .O(inst1_O), .COUT(inst1_COUT));\n",
      "FullAdder inst2 (.I0(I0[2]), .I1(I1[2]), .CIN(inst1_COUT), .O(inst2_O), .COUT(inst2_COUT));\n",
      "FullAdder inst3 (.I0(I0[3]), .I1(I1[3]), .CIN(inst2_COUT), .O(inst3_O), .COUT(inst3_COUT));\n",
      "FullAdder inst4 (.I0(I0[4]), .I1(I1[4]), .CIN(inst3_COUT), .O(inst4_O), .COUT(inst4_COUT));\n",
      "FullAdder inst5 (.I0(I0[5]), .I1(I1[5]), .CIN(inst4_COUT), .O(inst5_O), .COUT(inst5_COUT));\n",
      "FullAdder inst6 (.I0(I0[6]), .I1(I1[6]), .CIN(inst5_COUT), .O(inst6_O), .COUT(inst6_COUT));\n",
      "FullAdder inst7 (.I0(I0[7]), .I1(I1[7]), .CIN(inst6_COUT), .O(inst7_O), .COUT(inst7_COUT));\n",
      "FullAdder inst8 (.I0(I0[8]), .I1(I1[8]), .CIN(inst7_COUT), .O(inst8_O), .COUT(inst8_COUT));\n",
      "assign O = {inst8_O,inst7_O,inst6_O,inst5_O,inst4_O,inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "assign COUT = inst8_COUT;\n",
      "endmodule\n",
      "\n",
      "module Sub9Cout (input [8:0] I0, input [8:0] I1, output [8:0] O, output  COUT);\n",
      "wire [8:0] inst0_O;\n",
      "wire [8:0] inst1_O;\n",
      "wire  inst1_COUT;\n",
      "Invert9 inst0 (.I(I1), .O(inst0_O));\n",
      "Add9CinCout inst1 (.I0(I0), .I1(inst0_O), .CIN(1'b1), .O(inst1_O), .COUT(inst1_COUT));\n",
      "assign O = inst1_O;\n",
      "assign COUT = inst1_COUT;\n",
      "endmodule\n",
      "\n",
      "module Register9CE (input [8:0] I, output [8:0] O, input  CLK, input  CE);\n",
      "wire  inst0_Q;\n",
      "wire  inst1_Q;\n",
      "wire  inst2_Q;\n",
      "wire  inst3_Q;\n",
      "wire  inst4_Q;\n",
      "wire  inst5_Q;\n",
      "wire  inst6_Q;\n",
      "wire  inst7_Q;\n",
      "wire  inst8_Q;\n",
      "SB_DFFE inst0 (.C(CLK), .E(CE), .D(I[0]), .Q(inst0_Q));\n",
      "SB_DFFE inst1 (.C(CLK), .E(CE), .D(I[1]), .Q(inst1_Q));\n",
      "SB_DFFE inst2 (.C(CLK), .E(CE), .D(I[2]), .Q(inst2_Q));\n",
      "SB_DFFE inst3 (.C(CLK), .E(CE), .D(I[3]), .Q(inst3_Q));\n",
      "SB_DFFE inst4 (.C(CLK), .E(CE), .D(I[4]), .Q(inst4_Q));\n",
      "SB_DFFE inst5 (.C(CLK), .E(CE), .D(I[5]), .Q(inst5_Q));\n",
      "SB_DFFE inst6 (.C(CLK), .E(CE), .D(I[6]), .Q(inst6_Q));\n",
      "SB_DFFE inst7 (.C(CLK), .E(CE), .D(I[7]), .Q(inst7_Q));\n",
      "SB_DFFE inst8 (.C(CLK), .E(CE), .D(I[8]), .Q(inst8_Q));\n",
      "assign O = {inst8_Q,inst7_Q,inst6_Q,inst5_Q,inst4_Q,inst3_Q,inst2_Q,inst1_Q,inst0_Q};\n",
      "endmodule\n",
      "\n",
      "module Classifier (input [8:0] I, input [3:0] IDX, input  CLK, output [3:0] O);\n",
      "wire  inst0_O;\n",
      "wire [8:0] inst1_O;\n",
      "wire  inst1_COUT;\n",
      "wire [8:0] inst2_O;\n",
      "wire [3:0] inst3_O;\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst0 (.I0(inst1_COUT), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst0_O));\n",
      "Sub9Cout inst1 (.I0(inst2_O), .I1(I), .O(inst1_O), .COUT(inst1_COUT));\n",
      "Register9CE inst2 (.I(I), .O(inst2_O), .CLK(CLK), .CE(inst0_O));\n",
      "Register4CE inst3 (.I(IDX), .O(inst3_O), .CLK(CLK), .CE(inst0_O));\n",
      "assign O = inst3_O;\n",
      "endmodule\n",
      "\n",
      "module Pipeline (input  CLK, output [3:0] O, output  D);\n",
      "wire [3:0] inst0_IDX;\n",
      "wire [3:0] inst0_CYCLE;\n",
      "wire [3:0] inst1_O;\n",
      "wire  inst2_Q;\n",
      "wire  inst3_O;\n",
      "wire  inst4_O;\n",
      "wire [15:0] inst5_WEIGHT;\n",
      "wire [15:0] inst5_IMAGE;\n",
      "wire [23:0] inst6_O;\n",
      "wire  inst7_Q;\n",
      "wire [15:0] inst8_O;\n",
      "wire [4:0] inst9_O;\n",
      "wire [8:0] inst10_O;\n",
      "wire [8:0] inst11_O;\n",
      "wire [8:0] inst12_O;\n",
      "wire [8:0] inst13_O;\n",
      "wire [7:0] inst14_O;\n",
      "wire  inst15_O;\n",
      "wire [3:0] inst16_O;\n",
      "wire [7:0] inst17_O;\n",
      "wire [3:0] inst18_O;\n",
      "wire  inst19_O;\n",
      "wire  inst20_O;\n",
      "wire  inst21_O;\n",
      "wire  inst22_Q;\n",
      "wire  inst23_O;\n",
      "Controller inst0 (.CLK(CLK), .IDX(inst0_IDX), .CYCLE(inst0_CYCLE));\n",
      "Register4 inst1 (.I(inst0_CYCLE), .O(inst1_O), .CLK(CLK));\n",
      "SB_DFF inst2 (.C(CLK), .D(inst3_O), .Q(inst2_Q));\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst3 (.I0(1'b1), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst3_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h5555)) inst4 (.I0(inst2_Q), .I1(1'b0), .I2(1'b0), .I3(1'b0), .O(inst4_O));\n",
      "ReadROM inst5 (.IDX(inst0_IDX), .CYCLE(inst1_O), .CLK(CLK), .WEIGHT(inst5_WEIGHT), .IMAGE(inst5_IMAGE));\n",
      "Register24 inst6 (.I({inst1_O[3],inst1_O[2],inst1_O[1],inst1_O[0],inst0_IDX[3],inst0_IDX[2],inst0_IDX[1],inst0_IDX[0],inst5_IMAGE[15],inst5_IMAGE[14],inst5_IMAGE[13],inst5_IMAGE[12],inst5_IMAGE[11],inst5_IMAGE[10],inst5_IMAGE[9],inst5_IMAGE[8],inst5_IMAGE[7],inst5_IMAGE[6],inst5_IMAGE[5],inst5_IMAGE[4],inst5_IMAGE[3],inst5_IMAGE[2],inst5_IMAGE[1],inst5_IMAGE[0]}), .O(inst6_O), .CLK(CLK));\n",
      "SB_DFF inst7 (.C(CLK), .D(inst4_O), .Q(inst7_Q));\n",
      "NXOr2x16 inst8 (.I0(inst5_WEIGHT), .I1({inst6_O[15],inst6_O[14],inst6_O[13],inst6_O[12],inst6_O[11],inst6_O[10],inst6_O[9],inst6_O[8],inst6_O[7],inst6_O[6],inst6_O[5],inst6_O[4],inst6_O[3],inst6_O[2],inst6_O[1],inst6_O[0]}), .O(inst8_O));\n",
      "BitCounter16 inst9 (.I(inst8_O), .O(inst9_O));\n",
      "Add9 inst10 (.I0(inst11_O), .I1(inst12_O), .O(inst10_O));\n",
      "Mux2x9 inst11 (.I0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), .I1({1'b0,1'b0,1'b0,1'b0,inst9_O[4],inst9_O[3],inst9_O[2],inst9_O[1],inst9_O[0]}), .S(inst7_Q), .O(inst11_O));\n",
      "Mux2x9 inst12 (.I0(inst13_O), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}), .S(inst15_O), .O(inst12_O));\n",
      "Register9 inst13 (.I(inst10_O), .O(inst13_O), .CLK(CLK));\n",
      "Register8 inst14 (.I({inst6_O[23],inst6_O[22],inst6_O[21],inst6_O[20],inst6_O[19],inst6_O[18],inst6_O[17],inst6_O[16]}), .O(inst14_O), .CLK(CLK));\n",
      "SB_LUT4 #(.LUT_INIT(1)) inst15 (.I0(inst6_O[20]), .I1(inst6_O[21]), .I2(inst6_O[22]), .I3(inst6_O[23]), .O(inst15_O));\n",
      "Classifier inst16 (.I(inst13_O), .IDX({inst14_O[3],inst14_O[2],inst14_O[1],inst14_O[0]}), .CLK(CLK), .O(inst16_O));\n",
      "Register8 inst17 (.I(inst14_O), .O(inst17_O), .CLK(CLK));\n",
      "Register4CE inst18 (.I(inst16_O), .O(inst18_O), .CLK(CLK), .CE(inst21_O));\n",
      "Cascade4x2_2 inst19 (.I0({inst17_O[3],inst17_O[2],inst17_O[1],inst17_O[0]}), .I1({1'b1,1'b0,1'b0,1'b1}), .O(inst19_O));\n",
      "Cascade4x2_2 inst20 (.I0({inst17_O[7],inst17_O[6],inst17_O[5],inst17_O[4]}), .I1({1'b1,1'b1,1'b1,1'b1}), .O(inst20_O));\n",
      "SB_LUT4 #(.LUT_INIT(16'h8888)) inst21 (.I0(inst19_O), .I1(inst20_O), .I2(1'b0), .I3(1'b0), .O(inst21_O));\n",
      "SB_DFF inst22 (.C(CLK), .D(inst23_O), .Q(inst22_Q));\n",
      "SB_LUT4 #(.LUT_INIT(16'hEEEE)) inst23 (.I0(inst21_O), .I1(inst22_Q), .I2(1'b0), .I3(1'b0), .O(inst23_O));\n",
      "assign O = inst18_O;\n",
      "assign D = inst22_Q;\n",
      "endmodule\n",
      "\n",
      "module main (output  D5, output  D4, output  D3, output  D2, output  D1, input  CLKIN);\n",
      "wire [3:0] inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire [3:0] inst1_O;\n",
      "wire  inst1_D;\n",
      "Counter4 inst0 (.O(inst0_O), .COUT(inst0_COUT), .CLK(CLKIN));\n",
      "Pipeline inst1 (.CLK(inst0_O[3]), .O(inst1_O), .D(inst1_D));\n",
      "assign D5 = inst1_D;\n",
      "assign D4 = inst1_O[3];\n",
      "assign D3 = inst1_O[2];\n",
      "assign D2 = inst1_O[1];\n",
      "assign D1 = inst1_O[0];\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "with open(\"build/main.v\", \"r\") as main_verilog:\n",
    "    print(main_verilog.read())"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To inspect the genterated pcf"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "set_io D5 95\n",
      "set_io D4 96\n",
      "set_io D3 97\n",
      "set_io D2 98\n",
      "set_io D1 99\n",
      "set_io CLKIN 21\n",
      "\n"
     ]
    }
   ],
   "source": [
    "with open(\"build/main.pcf\", \"r\") as main_pcf:\n",
    "    print(main_pcf.read())"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To flash the `nn` circuit onto the icestick using `yosys`, `arachne-pnr` and the `icestorm` tools.\n",
    "\n",
    "To see the results of synthesis, delete choice `-q` in `arachne-pnr` command."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/main.blif...\n",
      "prune...\n",
      "read_pcf build/main.pcf...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          6 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          218 / 1280\n",
      "  DFF        85\n",
      "  CARRY      36\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   50\n",
      "  CARRY PASS 28\n",
      "BRAMs        1 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted inst0.inst0.inst3.I0, 84 / 84\n",
      "  promoted inst1.inst16.inst0_O, 13 / 13\n",
      "  promoted 2 nets\n",
      "    1 cen/wclke\n",
      "    1 clk\n",
      "  2 globals\n",
      "    1 cen/wclke\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 0, 1\n",
      "place...\n",
      "  initial wire length = 2563\n",
      "  at iteration #50: temp = 6.36153, wire length = 1903\n",
      "  at iteration #100: temp = 3.43752, wire length = 1197\n",
      "  at iteration #150: temp = 1.51294, wire length = 680\n",
      "  at iteration #200: temp = 0.281989, wire length = 398\n",
      "  final wire length = 335\n",
      "\n",
      "After placement:\n",
      "PIOs       6 / 96\n",
      "PLBs       53 / 160\n",
      "BRAMs      1 / 16\n",
      "\n",
      "  place time 0.48s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     129 / 6944\n",
      "span_12    28 / 1440\n",
      "\n",
      "  route time 0.12s\n",
      "write_txt build/main.txt...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "yosys -q -p 'synth_ice40 -top main -blif build/main.blif' build/main.v\n",
    "arachne-pnr -d 1k -o build/main.txt -p build/main.pcf build/main.blif \n",
    "icepack build/main.txt build/main.bin\n",
    "#iceprog build/main.bin"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To view the timing analysis"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// Reading input .asc file..\n",
      "// Reading 1k chipdb file..\n",
      "// Creating timing netlist..\n",
      "\n",
      "icetime topological timing analysis report\n",
      "==========================================\n",
      "\n",
      "Info: max_span_hack is enabled: estimate is conservative.\n",
      "\n",
      "Report for critical path:\n",
      "-------------------------\n",
      "\n",
      "        ram_3_7 (SB_RAM40_4K) [clk] -> RDATA[14]: 2.246 ns\n",
      "     2.246 ns net_5145 (inst1.inst5.inst0_RDATA[14])\n",
      "        odrv_3_8_5145_5275 (Odrv4) I -> O: 0.372 ns\n",
      "        t208 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_5_8_11197_11220 (InMux) I -> O: 0.260 ns\n",
      "        lc40_5_8_3 (LogicCell40) in0 -> lcout: 0.449 ns\n",
      "     3.656 ns net_9023 (inst1.inst8.inst14_O)\n",
      "        odrv_5_8_9023_10248 (Odrv12) I -> O: 0.540 ns\n",
      "        t329 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_5_7_11063_11099 (InMux) I -> O: 0.260 ns\n",
      "        t47 (CascadeMux) I -> O: 0.000 ns\n",
      "        lc40_5_7_3 (LogicCell40) in2 -> lcout: 0.379 ns\n",
      "     5.164 ns net_8900 (inst1.inst9.inst1.inst1.inst1_O)\n",
      "        odrv_5_7_8900_10789 (Odrv4) I -> O: 0.372 ns\n",
      "        t318 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_6_7_13162_13196 (InMux) I -> O: 0.260 ns\n",
      "        t67 (CascadeMux) I -> O: 0.000 ns\n",
      "        lc40_6_7_1 (LogicCell40) in2 -> carryout: 0.231 ns\n",
      "     6.356 ns net_13193 (inst1.inst9.inst1.inst3.inst1_CO$2)\n",
      "        inmux_6_7_13193_13203 (InMux) I -> O: 0.260 ns\n",
      "        lc40_6_7_2 (LogicCell40) in3 -> lcout: 0.316 ns\n",
      "     6.931 ns net_11007 (inst1.inst9.inst1.inst3.inst1_CO)\n",
      "        t367 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_6_7_13173_13214 (InMux) I -> O: 0.260 ns\n",
      "        t69 (CascadeMux) I -> O: 0.000 ns\n",
      "        lc40_6_7_4 (LogicCell40) in2 -> lcout: 0.379 ns\n",
      "     7.899 ns net_11009 (inst1.inst9.inst1.inst4.inst0_O)\n",
      "        odrv_6_7_11009_11156 (Odrv4) I -> O: 0.372 ns\n",
      "        t390 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_6_10_13537_13571 (InMux) I -> O: 0.260 ns\n",
      "        t74 (CascadeMux) I -> O: 0.000 ns\n",
      "        lc40_6_10_2 (LogicCell40) in2 -> carryout: 0.231 ns\n",
      "     9.091 ns net_13568 (inst1.inst9.inst4.inst1_CO$2)\n",
      "        inmux_6_10_13568_13578 (InMux) I -> O: 0.260 ns\n",
      "        lc40_6_10_3 (LogicCell40) in3 -> lcout: 0.316 ns\n",
      "     9.666 ns net_11377 (inst1.inst9.inst4.inst1_CO)\n",
      "        t419 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_6_10_13543_13589 (InMux) I -> O: 0.260 ns\n",
      "        t76 (CascadeMux) I -> O: 0.000 ns\n",
      "        lc40_6_10_5 (LogicCell40) in2 -> lcout: 0.379 ns\n",
      "    10.634 ns net_11379 (inst1.inst9.inst5.inst0_O)\n",
      "        odrv_6_10_11379_11401 (Odrv4) I -> O: 0.372 ns\n",
      "        t421 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_6_12_13772_13822 (InMux) I -> O: 0.260 ns\n",
      "        lc40_6_12_3 (LogicCell40) in1 -> lcout: 0.400 ns\n",
      "    11.995 ns net_11623 (inst1.inst10.inst3.I0)\n",
      "        t428 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_7_13_16029_16054 (InMux) I -> O: 0.260 ns\n",
      "        lc40_7_13_3 (LogicCell40) in1 -> carryout: 0.260 ns\n",
      "    12.843 ns net_16052 (inst1.inst10.inst3.inst1_CO$2)\n",
      "        lc40_7_13_4 (LogicCell40) carryin -> carryout: 0.126 ns\n",
      "    12.970 ns net_16058 (inst1.inst10.inst4.inst1_CO$2)\n",
      "        lc40_7_13_5 (LogicCell40) carryin -> carryout: 0.126 ns\n",
      "    13.096 ns net_16064 (inst1.inst10.inst5.inst1_CO$2)\n",
      "        lc40_7_13_6 (LogicCell40) carryin -> carryout: 0.126 ns\n",
      "    13.222 ns net_16070 (inst1.inst10.inst6.inst1_CO$2)\n",
      "        inmux_7_13_16070_16080 (InMux) I -> O: 0.260 ns\n",
      "        lc40_7_13_7 (LogicCell40) in3 -> lcout: 0.316 ns\n",
      "    13.797 ns net_13859 (inst1.inst10.inst6.inst1_CO)\n",
      "        t541 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_7_12_15894_15950 (InMux) I -> O: 0.260 ns\n",
      "        t107 (CascadeMux) I -> O: 0.000 ns\n",
      "    14.386 ns net_15950_cascademuxed\n",
      "        lc40_7_12_6 (LogicCell40) in2 [setup]: 0.323 ns\n",
      "    14.709 ns net_13735 (inst1.inst13.inst7_Q)\n",
      "\n",
      "Resolvable net names on path:\n",
      "     2.246 ns ..  3.207 ns inst1.inst5.inst0_RDATA[14]\n",
      "     3.656 ns ..  4.785 ns inst1.inst8.inst14_O\n",
      "     5.164 ns ..  6.125 ns inst1.inst9.inst1.inst1.inst1_O\n",
      "     6.356 ns ..  6.615 ns inst1.inst9.inst1.inst3.inst1_CO$2\n",
      "     6.931 ns ..  7.520 ns inst1.inst9.inst1.inst3.inst1_CO\n",
      "     7.899 ns ..  8.860 ns inst1.inst9.inst1.inst4.inst0_O\n",
      "     9.091 ns ..  9.351 ns inst1.inst9.inst4.inst1_CO$2\n",
      "     9.666 ns .. 10.255 ns inst1.inst9.inst4.inst1_CO\n",
      "    10.634 ns .. 11.595 ns inst1.inst9.inst5.inst0_O\n",
      "    11.995 ns .. 12.584 ns inst1.inst10.inst3.I0\n",
      "    12.843 ns .. 12.843 ns inst1.inst10.inst3.inst1_CO$2\n",
      "    12.970 ns .. 12.970 ns inst1.inst10.inst4.inst1_CO$2\n",
      "    13.096 ns .. 13.096 ns inst1.inst10.inst5.inst1_CO$2\n",
      "    13.222 ns .. 13.482 ns inst1.inst10.inst6.inst1_CO$2\n",
      "    13.797 ns .. 14.386 ns inst1.inst10.inst6.inst1_CO\n",
      "                  lcout -> inst1.inst13.inst7_Q\n",
      "\n",
      "Total number of logic levels: 15\n",
      "Total path delay: 14.71 ns (67.99 MHz)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!icetime -tmd hx1k build/main.txt"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
