Release 14.5 - xst P.58f (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: sevenSegment.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sevenSegment.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sevenSegment"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : sevenSegment
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/hendri/Documents/workspaceXilinxBasys2/sevenSegmentCounterV5/clk7seg.vhd" in Library work.
Architecture behavioral of Entity psc7seg is up to date.
Compiling vhdl file "/home/hendri/Documents/workspaceXilinxBasys2/sevenSegmentCounterV5/sevenSegment.vhd" in Library work.
Entity <sevensegment> compiled.
Entity <sevensegment> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sevenSegment> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <psc7seg> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sevenSegment> in library <work> (Architecture <behavioral>).
Entity <sevenSegment> analyzed. Unit <sevenSegment> generated.

Analyzing Entity <psc7seg> in library <work> (Architecture <behavioral>).
Entity <psc7seg> analyzed. Unit <psc7seg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <psc7seg>.
    Related source file is "/home/hendri/Documents/workspaceXilinxBasys2/sevenSegmentCounterV5/clk7seg.vhd".
WARNING:Xst:653 - Signal <clk2.timeout> is used but never assigned. This sourceless signal will be automatically connected to value 00000001011111010111100001000000.
WARNING:Xst:653 - Signal <clk1.timeout> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000011110100001001000.
    Found 26-bit up counter for signal <clk1.counter>.
    Found 1-bit register for signal <clk1.sTick>.
    Found 32-bit comparator less for signal <clk1.sTick$cmp_lt0000> created at line 48.
    Found 26-bit up counter for signal <clk2.counter>.
    Found 1-bit register for signal <clk2.sTick>.
    Found 32-bit comparator less for signal <clk2.sTick$cmp_lt0000> created at line 60.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <psc7seg> synthesized.


Synthesizing Unit <sevenSegment>.
    Related source file is "/home/hendri/Documents/workspaceXilinxBasys2/sevenSegmentCounterV5/sevenSegment.vhd".
WARNING:Xst:1781 - Signal <SegmenBuf<1:3>> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <SegmenBuf<4:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 10x8-bit ROM for signal <SegmenBuf_0$mux0000> created at line 83.
    Found 8-bit register for signal <datasegA>.
    Found 4-bit register for signal <en>.
    Found 4-bit up counter for signal <counter>.
    Found 4-bit comparator lessequal for signal <counter$cmp_le0000> created at line 70.
    Found 4-bit up counter for signal <counter0>.
    Found 4-bit comparator less for signal <counter0$cmp_lt0000> created at line 84.
    Found 8-bit register for signal <SegmenBuf<0>>.
    Found 1-bit register for signal <testTick>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <sevenSegment> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 10x8-bit ROM                                          : 1
# Counters                                             : 4
 26-bit up counter                                     : 2
 4-bit up counter                                      : 2
# Registers                                            : 6
 1-bit register                                        : 3
 4-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 4
 32-bit comparator less                                : 2
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <sevenSegment>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_SegmenBuf_0_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sevenSegment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 10x8-bit ROM                                          : 1
# Counters                                             : 4
 26-bit up counter                                     : 2
 4-bit up counter                                      : 2
# Registers                                            : 23
 Flip-Flops                                            : 23
# Comparators                                          : 4
 32-bit comparator less                                : 2
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sevenSegment> ...

Optimizing unit <psc7seg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sevenSegment, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sevenSegment.ngr
Top Level Output File Name         : sevenSegment
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 238
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 57
#      LUT2                        : 4
#      LUT3                        : 10
#      LUT3_L                      : 6
#      LUT4                        : 23
#      MUXCY                       : 71
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 83
#      FD                          : 11
#      FDE                         : 3
#      FDR                         : 66
#      FDS                         : 3
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 14
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                       59  out of   2448     2%  
 Number of Slice Flip Flops:             83  out of   4896     1%  
 Number of 4 input LUTs:                113  out of   4896     2%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of     92    16%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Inst_psc7seg/clk1.sTick            | BUFG                   | 17    |
Inst_psc7seg/clk2.sTick            | BUFG                   | 12    |
clk                                | BUFGP                  | 54    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.415ns (Maximum Frequency: 184.685MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.627ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_psc7seg/clk1.sTick'
  Clock period: 4.204ns (frequency: 237.869MHz)
  Total number of paths / destination ports: 87 / 25
-------------------------------------------------------------------------
Delay:               4.204ns (Levels of Logic = 2)
  Source:            counter_3 (FF)
  Destination:       en_1 (FF)
  Source Clock:      Inst_psc7seg/clk1.sTick rising
  Destination Clock: Inst_psc7seg/clk1.sTick rising

  Data Path: counter_3 to en_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   1.136  counter_3 (counter_3)
     LUT2:I0->O            8   0.704   0.761  counter_not00011 (counter_not0001)
     LUT4:I3->O            1   0.704   0.000  en_mux0000<2>1 (en_mux0000<2>)
     FD:D                      0.308          en_1
    ----------------------------------------
    Total                      4.204ns (2.307ns logic, 1.897ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_psc7seg/clk2.sTick'
  Clock period: 3.850ns (frequency: 259.740MHz)
  Total number of paths / destination ports: 57 / 22
-------------------------------------------------------------------------
Delay:               3.850ns (Levels of Logic = 1)
  Source:            counter0_3 (FF)
  Destination:       counter0_0 (FF)
  Source Clock:      Inst_psc7seg/clk2.sTick rising
  Destination Clock: Inst_psc7seg/clk2.sTick rising

  Data Path: counter0_3 to counter0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.591   1.057  counter0_3 (counter0_3)
     LUT4:I0->O            4   0.704   0.587  counter0_not00011 (counter0_not0001)
     FDR:R                     0.911          counter0_0
    ----------------------------------------
    Total                      3.850ns (2.206ns logic, 1.644ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.415ns (frequency: 184.685MHz)
  Total number of paths / destination ports: 1865 / 108
-------------------------------------------------------------------------
Delay:               5.415ns (Levels of Logic = 12)
  Source:            Inst_psc7seg/clk2.counter_6 (FF)
  Destination:       Inst_psc7seg/clk2.counter_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_psc7seg/clk2.counter_6 to Inst_psc7seg/clk2.counter_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Inst_psc7seg/clk2.counter_6 (Inst_psc7seg/clk2.counter_6)
     LUT1:I0->O            1   0.704   0.000  Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<0>_rt (Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<0> (Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<1> (Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<2> (Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<3> (Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<4> (Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<5> (Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<6> (Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<7> (Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<8> (Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<9> (Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<9>)
     MUXCY:CI->O          27   0.331   1.261  Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<10> (Inst_psc7seg/Mcompar_clk2.sTick_cmp_lt0000_cy<10>)
     FDR:R                     0.911          Inst_psc7seg/clk2.counter_0
    ----------------------------------------
    Total                      5.415ns (3.532ns logic, 1.883ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.627ns (Levels of Logic = 3)
  Source:            Inst_psc7seg/clk2.sTick (FF)
  Destination:       tp2_out (PAD)
  Source Clock:      clk rising

  Data Path: Inst_psc7seg/clk2.sTick to tp2_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  Inst_psc7seg/clk2.sTick (Inst_psc7seg/clk2.sTick)
     BUFG:I->O            13   1.457   0.983  Inst_psc7seg/BUFG_inst2 (sclk2)
     BUFG:I->O             1   1.457   0.420  BUFG_inst (tp2_out_OBUF)
     OBUF:I->O                 3.272          tp2_out_OBUF (tp2_out)
    ----------------------------------------
    Total                      8.627ns (6.777ns logic, 1.850ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_psc7seg/clk1.sTick'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            testTick (FF)
  Destination:       tp1_out (PAD)
  Source Clock:      Inst_psc7seg/clk1.sTick rising

  Data Path: testTick to tp1_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  testTick (testTick)
     OBUF:I->O                 3.272          tp1_out_OBUF (tp1_out)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.32 secs
 
--> 


Total memory usage is 175384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

