

================================================================
== Vivado HLS Report for 'sha256d'
================================================================
* Date:           Sat Jul 27 17:30:09 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sha256d
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.796 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1559|     1559| 15.590 us | 15.590 us |  1559|  1559|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      160|      160|         2|          -|          -|    80|    no    |
        |- Loop 2     |       47|       47|         1|          -|          -|    47|    no    |
        |- Loop 3     |        8|        8|         1|          -|          -|     8|    no    |
        |- Loop 4     |      128|      128|         2|          -|          -|    64|    no    |
        |- Loop 5     |      128|      128|         2|          -|          -|    64|    no    |
        |- Loop 6     |      630|      630|       315|          -|          -|     2|    no    |
        | + Loop 6.1  |       32|       32|         2|          -|          -|    16|    no    |
        | + Loop 6.2  |      144|      144|         3|          -|          -|    48|    no    |
        | + Loop 6.3  |      128|      128|         2|          -|          -|    64|    no    |
        |- Loop 7     |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 8     |       64|       64|         2|          -|          -|    32|    no    |
        |- Loop 9     |       30|       30|         1|          -|          -|    30|    no    |
        |- Loop 10    |        8|        8|         1|          -|          -|     8|    no    |
        |- Loop 11    |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 12    |      144|      144|         3|          -|          -|    48|    no    |
        |- Loop 13    |      128|      128|         2|          -|          -|    64|    no    |
        |- Loop 14    |       16|       16|         2|          -|          -|     8|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 5 
7 --> 7 8 
8 --> 8 9 
9 --> 10 11 
10 --> 9 
11 --> 12 13 
12 --> 11 
13 --> 14 28 
14 --> 15 16 
15 --> 14 
16 --> 17 19 
17 --> 18 
18 --> 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 25 
24 --> 23 
25 --> 26 
26 --> 27 
27 --> 13 
28 --> 29 30 
29 --> 28 
30 --> 31 32 
31 --> 30 
32 --> 32 33 
33 --> 33 34 
34 --> 35 36 
35 --> 34 
36 --> 37 39 
37 --> 38 
38 --> 36 
39 --> 40 41 
40 --> 39 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 44 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%state_V = alloca [8 x i32], align 4" [sha256d/sha256d.cpp:36]   --->   Operation 46 'alloca' 'state_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data1_V = alloca [128 x i8], align 1" [sha256d/sha256d.cpp:48]   --->   Operation 47 'alloca' 'data1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_V = alloca [128 x i8], align 1" [sha256d/sha256d.cpp:63]   --->   Operation 48 'alloca' 'data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%m_V = alloca [64 x i32], align 4" [sha256d/sha256d.cpp:73]   --->   Operation 49 'alloca' 'm_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%hash1_V = alloca [8 x i32], align 4" [sha256d/sha256d.cpp:112]   --->   Operation 50 'alloca' 'hash1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data2_V = alloca [64 x i8], align 1" [sha256d/sha256d.cpp:118]   --->   Operation 51 'alloca' 'data2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%m_V_1 = alloca [64 x i32], align 4" [sha256d/sha256d.cpp:144]   --->   Operation 52 'alloca' 'm_V_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%state_V_addr = getelementptr [8 x i32]* %state_V, i64 0, i64 0" [sha256d/sha256d.cpp:38]   --->   Operation 53 'getelementptr' 'state_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "store i32 1779033703, i32* %state_V_addr, align 16" [sha256d/sha256d.cpp:38]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%state_V_addr_1 = getelementptr [8 x i32]* %state_V, i64 0, i64 1" [sha256d/sha256d.cpp:39]   --->   Operation 55 'getelementptr' 'state_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "store i32 -1150833019, i32* %state_V_addr_1, align 4" [sha256d/sha256d.cpp:39]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%state_V_addr_2 = getelementptr [8 x i32]* %state_V, i64 0, i64 2" [sha256d/sha256d.cpp:40]   --->   Operation 57 'getelementptr' 'state_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.79ns)   --->   "store i32 1013904242, i32* %state_V_addr_2, align 8" [sha256d/sha256d.cpp:40]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%state_V_addr_3 = getelementptr [8 x i32]* %state_V, i64 0, i64 3" [sha256d/sha256d.cpp:41]   --->   Operation 59 'getelementptr' 'state_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.79ns)   --->   "store i32 -1521486534, i32* %state_V_addr_3, align 4" [sha256d/sha256d.cpp:41]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%state_V_addr_4 = getelementptr [8 x i32]* %state_V, i64 0, i64 4" [sha256d/sha256d.cpp:42]   --->   Operation 61 'getelementptr' 'state_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.79ns)   --->   "store i32 1359893119, i32* %state_V_addr_4, align 16" [sha256d/sha256d.cpp:42]   --->   Operation 62 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%state_V_addr_5 = getelementptr [8 x i32]* %state_V, i64 0, i64 5" [sha256d/sha256d.cpp:43]   --->   Operation 63 'getelementptr' 'state_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.79ns)   --->   "store i32 -1694144372, i32* %state_V_addr_5, align 4" [sha256d/sha256d.cpp:43]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([80 x i8]* %input_V), !map !109"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %output_V), !map !115"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @sha256d_str) nounwind"   --->   Operation 67 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%state_V_addr_6 = getelementptr [8 x i32]* %state_V, i64 0, i64 6" [sha256d/sha256d.cpp:44]   --->   Operation 68 'getelementptr' 'state_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.79ns)   --->   "store i32 528734635, i32* %state_V_addr_6, align 8" [sha256d/sha256d.cpp:44]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%state_V_addr_7 = getelementptr [8 x i32]* %state_V, i64 0, i64 7" [sha256d/sha256d.cpp:45]   --->   Operation 70 'getelementptr' 'state_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.79ns)   --->   "store i32 1541459225, i32* %state_V_addr_7, align 4" [sha256d/sha256d.cpp:45]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 72 [1/1] (0.75ns)   --->   "br label %.preheader5532" [sha256d/sha256d.cpp:49]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.75>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %0 ], [ 0, %.preheader5532.preheader ]"   --->   Operation 73 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.86ns)   --->   "%icmp_ln49 = icmp eq i7 %i_0, -48" [sha256d/sha256d.cpp:49]   --->   Operation 74 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)"   --->   Operation 75 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.89ns)   --->   "%i = add i7 %i_0, 1" [sha256d/sha256d.cpp:49]   --->   Operation 76 'add' 'i' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %1, label %0" [sha256d/sha256d.cpp:49]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i7 %i_0 to i64" [sha256d/sha256d.cpp:50]   --->   Operation 78 'zext' 'zext_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [80 x i8]* %input_V, i64 0, i64 %zext_ln50" [sha256d/sha256d.cpp:50]   --->   Operation 79 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (0.78ns)   --->   "%input_V_load = load i8* %input_V_addr, align 1" [sha256d/sha256d.cpp:50]   --->   Operation 80 'load' 'input_V_load' <Predicate = (!icmp_ln49)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%data1_V_addr = getelementptr [128 x i8]* %data1_V, i64 0, i64 80" [sha256d/sha256d.cpp:52]   --->   Operation 81 'getelementptr' 'data1_V_addr' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.35ns)   --->   "store i8 -128, i8* %data1_V_addr, align 16" [sha256d/sha256d.cpp:52]   --->   Operation 82 'store' <Predicate = (icmp_ln49)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 83 [1/1] (0.75ns)   --->   "br label %2" [sha256d/sha256d.cpp:54]   --->   Operation 83 'br' <Predicate = (icmp_ln49)> <Delay = 0.75>

State 6 <SV = 5> <Delay = 2.14>
ST_6 : Operation 84 [1/2] (0.78ns)   --->   "%input_V_load = load i8* %input_V_addr, align 1" [sha256d/sha256d.cpp:50]   --->   Operation 84 'load' 'input_V_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%data1_V_addr_1 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln50" [sha256d/sha256d.cpp:50]   --->   Operation 85 'getelementptr' 'data1_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.35ns)   --->   "store i8 %input_V_load, i8* %data1_V_addr_1, align 1" [sha256d/sha256d.cpp:50]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader5532" [sha256d/sha256d.cpp:49]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.35>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%i2_0 = phi i8 [ 81, %1 ], [ %i_1, %3 ]"   --->   Operation 88 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.85ns)   --->   "%icmp_ln54 = icmp eq i8 %i2_0, -128" [sha256d/sha256d.cpp:54]   --->   Operation 89 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 47, i64 47, i64 47)"   --->   Operation 90 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %.preheader5531.preheader, label %3" [sha256d/sha256d.cpp:54]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i8 %i2_0 to i64" [sha256d/sha256d.cpp:55]   --->   Operation 92 'zext' 'zext_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%data1_V_addr_2 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln55" [sha256d/sha256d.cpp:55]   --->   Operation 93 'getelementptr' 'data1_V_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.35ns)   --->   "store i8 0, i8* %data1_V_addr_2, align 1" [sha256d/sha256d.cpp:55]   --->   Operation 94 'store' <Predicate = (!icmp_ln54)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 95 [1/1] (0.90ns)   --->   "%i_1 = add i8 %i2_0, 1" [sha256d/sha256d.cpp:54]   --->   Operation 95 'add' 'i_1' <Predicate = (!icmp_ln54)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "br label %2" [sha256d/sha256d.cpp:54]   --->   Operation 96 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.75ns)   --->   "br label %.preheader5531" [sha256d/sha256d.cpp:59]   --->   Operation 97 'br' <Predicate = (icmp_ln54)> <Delay = 0.75>

State 8 <SV = 6> <Delay = 2.39>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %i_2, %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit430 ], [ 0, %.preheader5531.preheader ]"   --->   Operation 98 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.88ns)   --->   "%icmp_ln59 = icmp eq i4 %i3_0, -8" [sha256d/sha256d.cpp:59]   --->   Operation 99 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 100 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.86ns)   --->   "%i_2 = add i4 %i3_0, 1" [sha256d/sha256d.cpp:59]   --->   Operation 101 'add' 'i_2' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %.preheader5530.preheader, label %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit430" [sha256d/sha256d.cpp:59]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.40ns)   --->   "%xor_ln60 = xor i4 %i3_0, -1" [sha256d/sha256d.cpp:60]   --->   Operation 103 'xor' 'xor_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i4 %xor_ln60 to i7" [sha256d/sha256d.cpp:60]   --->   Operation 104 'sext' 'sext_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i7 %sext_ln60 to i64" [sha256d/sha256d.cpp:60]   --->   Operation 105 'zext' 'zext_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i4 %i3_0 to i3" [sha256d/sha256d.cpp:60]   --->   Operation 106 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%op2_assign = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln60, i3 0)" [sha256d/sha256d.cpp:60]   --->   Operation 107 'bitconcatenate' 'op2_assign' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i6 %op2_assign to i10" [sha256d/sha256d.cpp:60]   --->   Operation 108 'zext' 'zext_ln1503' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.04ns)   --->   "%lshr_ln1503 = lshr i10 -384, %zext_ln1503" [sha256d/sha256d.cpp:60]   --->   Operation 109 'lshr' 'lshr_ln1503' <Predicate = (!icmp_ln59)> <Delay = 1.04> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1503 = trunc i10 %lshr_ln1503 to i8" [sha256d/sha256d.cpp:60]   --->   Operation 110 'trunc' 'trunc_ln1503' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%data1_V_addr_4 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln60" [sha256d/sha256d.cpp:60]   --->   Operation 111 'getelementptr' 'data1_V_addr_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.35ns)   --->   "store i8 %trunc_ln1503, i8* %data1_V_addr_4, align 1" [sha256d/sha256d.cpp:60]   --->   Operation 112 'store' <Predicate = (!icmp_ln59)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader5531" [sha256d/sha256d.cpp:59]   --->   Operation 113 'br' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.75ns)   --->   "br label %.preheader5530" [sha256d/sha256d.cpp:64]   --->   Operation 114 'br' <Predicate = (icmp_ln59)> <Delay = 0.75>

State 9 <SV = 7> <Delay = 1.35>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%i8_0 = phi i7 [ %i_3, %4 ], [ 0, %.preheader5530.preheader ]"   --->   Operation 115 'phi' 'i8_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.86ns)   --->   "%icmp_ln64 = icmp eq i7 %i8_0, -64" [sha256d/sha256d.cpp:64]   --->   Operation 116 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 117 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.89ns)   --->   "%i_3 = add i7 %i8_0, 1" [sha256d/sha256d.cpp:64]   --->   Operation 118 'add' 'i_3' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %.preheader5529.preheader, label %4" [sha256d/sha256d.cpp:64]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i7 %i8_0 to i64" [sha256d/sha256d.cpp:65]   --->   Operation 120 'zext' 'zext_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%data1_V_addr_3 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln65" [sha256d/sha256d.cpp:65]   --->   Operation 121 'getelementptr' 'data1_V_addr_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (1.35ns)   --->   "%data1_V_load = load i8* %data1_V_addr_3, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 122 'load' 'data1_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 123 [1/1] (0.75ns)   --->   "br label %.preheader5529" [sha256d/sha256d.cpp:67]   --->   Operation 123 'br' <Predicate = (icmp_ln64)> <Delay = 0.75>

State 10 <SV = 8> <Delay = 2.70>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [128 x i8]* %data_V, i64 0, i64 %zext_ln65" [sha256d/sha256d.cpp:65]   --->   Operation 124 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/2] (1.35ns)   --->   "%data1_V_load = load i8* %data1_V_addr_3, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 125 'load' 'data1_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 126 [1/1] (1.35ns)   --->   "store i8 %data1_V_load, i8* %data_V_addr, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 126 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader5530" [sha256d/sha256d.cpp:64]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 1.76>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%i9_0 = phi i7 [ %i_4, %5 ], [ 0, %.preheader5529.preheader ]"   --->   Operation 128 'phi' 'i9_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.86ns)   --->   "%icmp_ln67 = icmp eq i7 %i9_0, -64" [sha256d/sha256d.cpp:67]   --->   Operation 129 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 130 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.89ns)   --->   "%i_4 = add i7 %i9_0, 1" [sha256d/sha256d.cpp:67]   --->   Operation 131 'add' 'i_4' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %.preheader5528.preheader, label %5" [sha256d/sha256d.cpp:67]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.40ns)   --->   "%xor_ln68 = xor i7 %i9_0, -64" [sha256d/sha256d.cpp:68]   --->   Operation 133 'xor' 'xor_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i7 %xor_ln68 to i64" [sha256d/sha256d.cpp:68]   --->   Operation 134 'zext' 'zext_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%data1_V_addr_5 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln68" [sha256d/sha256d.cpp:68]   --->   Operation 135 'getelementptr' 'data1_V_addr_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 136 [2/2] (1.35ns)   --->   "%data1_V_load_1 = load i8* %data1_V_addr_5, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 136 'load' 'data1_V_load_1' <Predicate = (!icmp_ln67)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 137 [1/1] (0.75ns)   --->   "br label %.preheader5528" [sha256d/sha256d.cpp:72]   --->   Operation 137 'br' <Predicate = (icmp_ln67)> <Delay = 0.75>

State 12 <SV = 9> <Delay = 2.70>
ST_12 : Operation 138 [1/1] (0.40ns)   --->   "%xor_ln321 = xor i7 %i9_0, -64" [sha256d/sha256d.cpp:68]   --->   Operation 138 'xor' 'xor_ln321' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i7 %xor_ln321 to i64" [sha256d/sha256d.cpp:68]   --->   Operation 139 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr [128 x i8]* %data_V, i64 0, i64 %zext_ln321" [sha256d/sha256d.cpp:68]   --->   Operation 140 'getelementptr' 'data_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/2] (1.35ns)   --->   "%data1_V_load_1 = load i8* %data1_V_addr_5, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 141 'load' 'data1_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 142 [1/1] (1.35ns)   --->   "store i8 %data1_V_load_1, i8* %data_V_addr_1, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 142 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader5529" [sha256d/sha256d.cpp:67]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.75>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%t_0 = phi i2 [ %t, %8 ], [ 0, %.preheader5528.preheader ]"   --->   Operation 144 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.51ns)   --->   "%icmp_ln72 = icmp eq i2 %t_0, -2" [sha256d/sha256d.cpp:72]   --->   Operation 145 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 146 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.62ns)   --->   "%t = add i2 %t_0, 1" [sha256d/sha256d.cpp:72]   --->   Operation 147 'add' 't' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %.preheader5525.preheader, label %.preheader5527.preheader" [sha256d/sha256d.cpp:72]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.75ns)   --->   "br label %.preheader5527" [sha256d/sha256d.cpp:75]   --->   Operation 149 'br' <Predicate = (!icmp_ln72)> <Delay = 0.75>
ST_13 : Operation 150 [1/1] (0.75ns)   --->   "br label %.preheader5525" [sha256d/sha256d.cpp:113]   --->   Operation 150 'br' <Predicate = (icmp_ln72)> <Delay = 0.75>

State 14 <SV = 10> <Delay = 1.35>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%p_0689_0 = phi i7 [ %j_V, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit425 ], [ 0, %.preheader5527.preheader ]"   --->   Operation 151 'phi' 'p_0689_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%p_01375_0 = phi i5 [ %add_ln700, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit425 ], [ 0, %.preheader5527.preheader ]" [sha256d/sha256d.cpp:75]   --->   Operation 152 'phi' 'p_01375_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.87ns)   --->   "%icmp_ln887 = icmp eq i5 %p_01375_0, -16" [sha256d/sha256d.cpp:75]   --->   Operation 153 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 154 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.87ns)   --->   "%add_ln700 = add i5 %p_01375_0, 1" [sha256d/sha256d.cpp:75]   --->   Operation 155 'add' 'add_ln700' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader5526.preheader, label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit425" [sha256d/sha256d.cpp:75]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %p_0689_0 to i6" [sha256d/sha256d.cpp:76]   --->   Operation 157 'trunc' 'trunc_ln215' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%ret_V = or i6 %trunc_ln215, 3" [sha256d/sha256d.cpp:76]   --->   Operation 158 'or' 'ret_V' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %t_0, i6 %ret_V)" [sha256d/sha256d.cpp:76]   --->   Operation 159 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1356 = zext i8 %tmp_1 to i64" [sha256d/sha256d.cpp:76]   --->   Operation 160 'zext' 'zext_ln1356' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%data_V_addr_2 = getelementptr [128 x i8]* %data_V, i64 0, i64 %zext_ln1356" [sha256d/sha256d.cpp:76]   --->   Operation 161 'getelementptr' 'data_V_addr_2' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_14 : Operation 162 [2/2] (1.35ns)   --->   "%rhs_V_29 = load i8* %data_V_addr_2, align 1" [sha256d/sha256d.cpp:76]   --->   Operation 162 'load' 'rhs_V_29' <Predicate = (!icmp_ln887)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 163 [1/1] (0.89ns)   --->   "%j_V = add i7 4, %p_0689_0" [sha256d/sha256d.cpp:75]   --->   Operation 163 'add' 'j_V' <Predicate = (!icmp_ln887)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.75ns)   --->   "br label %.preheader5526" [sha256d/sha256d.cpp:77]   --->   Operation 164 'br' <Predicate = (icmp_ln887)> <Delay = 0.75>

State 15 <SV = 11> <Delay = 2.70>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %p_01375_0 to i64" [sha256d/sha256d.cpp:76]   --->   Operation 165 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/2] (1.35ns)   --->   "%rhs_V_29 = load i8* %data_V_addr_2, align 1" [sha256d/sha256d.cpp:76]   --->   Operation 166 'load' 'rhs_V_29' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i8 %rhs_V_29 to i32" [sha256d/sha256d.cpp:76]   --->   Operation 167 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544" [sha256d/sha256d.cpp:76]   --->   Operation 168 'getelementptr' 'm_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (1.35ns)   --->   "store i32 %zext_ln209, i32* %m_V_addr, align 4" [sha256d/sha256d.cpp:76]   --->   Operation 169 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "br label %.preheader5527" [sha256d/sha256d.cpp:75]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 11> <Delay = 2.23>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%p_01375_1 = phi i7 [ %i_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit398 ], [ 16, %.preheader5526.preheader ]"   --->   Operation 171 'phi' 'p_01375_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.86ns)   --->   "%icmp_ln77 = icmp eq i7 %p_01375_1, -64" [sha256d/sha256d.cpp:77]   --->   Operation 172 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 173 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %6, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit398" [sha256d/sha256d.cpp:77]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln215_1 = trunc i7 %p_01375_1 to i6" [sha256d/sha256d.cpp:78]   --->   Operation 175 'trunc' 'trunc_ln215_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.88ns)   --->   "%ret_V_2 = add i6 -2, %trunc_ln215_1" [sha256d/sha256d.cpp:78]   --->   Operation 176 'add' 'ret_V_2' <Predicate = (!icmp_ln77)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i6 %ret_V_2 to i64" [sha256d/sha256d.cpp:78]   --->   Operation 177 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_2" [sha256d/sha256d.cpp:78]   --->   Operation 178 'getelementptr' 'm_V_addr_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_16 : Operation 179 [2/2] (1.35ns)   --->   "%m_V_load = load i32* %m_V_addr_1, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 179 'load' 'm_V_load' <Predicate = (!icmp_ln77)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 180 [1/1] (0.88ns)   --->   "%ret_V_6 = add i6 -7, %trunc_ln215_1" [sha256d/sha256d.cpp:78]   --->   Operation 180 'add' 'ret_V_6' <Predicate = (!icmp_ln77)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i6 %ret_V_6 to i64" [sha256d/sha256d.cpp:78]   --->   Operation 181 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%m_V_addr_2 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_3" [sha256d/sha256d.cpp:78]   --->   Operation 182 'getelementptr' 'm_V_addr_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_16 : Operation 183 [2/2] (1.35ns)   --->   "%m_V_load_1 = load i32* %m_V_addr_2, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 183 'load' 'm_V_load_1' <Predicate = (!icmp_ln77)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 184 [2/2] (0.79ns)   --->   "%a_V = load i32* %state_V_addr, align 16" [sha256d/sha256d.cpp:80]   --->   Operation 184 'load' 'a_V' <Predicate = (icmp_ln77)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 185 [2/2] (0.79ns)   --->   "%b_V = load i32* %state_V_addr_1, align 4" [sha256d/sha256d.cpp:81]   --->   Operation 185 'load' 'b_V' <Predicate = (icmp_ln77)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 17 <SV = 12> <Delay = 2.23>
ST_17 : Operation 186 [1/2] (1.35ns)   --->   "%m_V_load = load i32* %m_V_addr_1, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 186 'load' 'm_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 187 [1/2] (1.35ns)   --->   "%m_V_load_1 = load i32* %m_V_addr_2, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 187 'load' 'm_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 188 [1/1] (0.88ns)   --->   "%ret_V_7 = add i6 -15, %trunc_ln215_1" [sha256d/sha256d.cpp:78]   --->   Operation 188 'add' 'ret_V_7' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i6 %ret_V_7 to i64" [sha256d/sha256d.cpp:78]   --->   Operation 189 'zext' 'zext_ln544_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%m_V_addr_3 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_4" [sha256d/sha256d.cpp:78]   --->   Operation 190 'getelementptr' 'm_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [2/2] (1.35ns)   --->   "%m_V_load_2 = load i32* %m_V_addr_3, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 191 'load' 'm_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 192 [1/1] (0.88ns)   --->   "%ret_V_11 = add i6 -16, %trunc_ln215_1" [sha256d/sha256d.cpp:78]   --->   Operation 192 'add' 'ret_V_11' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i6 %ret_V_11 to i64" [sha256d/sha256d.cpp:78]   --->   Operation 193 'zext' 'zext_ln544_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%m_V_addr_4 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_5" [sha256d/sha256d.cpp:78]   --->   Operation 194 'getelementptr' 'm_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [2/2] (1.35ns)   --->   "%m_V_load_3 = load i32* %m_V_addr_4, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 195 'load' 'm_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 18 <SV = 13> <Delay = 4.79>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i7 %p_01375_1 to i64" [sha256d/sha256d.cpp:78]   --->   Operation 196 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_V_load, i32 17, i32 31)" [sha256d/sha256d.cpp:78]   --->   Operation 197 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%trunc_ln1503_2 = trunc i32 %m_V_load to i17" [sha256d/sha256d.cpp:78]   --->   Operation 198 'trunc' 'trunc_ln1503_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_52 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln1503_2, i15 %r_V)" [sha256d/sha256d.cpp:78]   --->   Operation 199 'bitconcatenate' 'ret_V_52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_s = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_V_load, i32 19, i32 31)" [sha256d/sha256d.cpp:78]   --->   Operation 200 'partselect' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%trunc_ln1503_3 = trunc i32 %m_V_load to i19" [sha256d/sha256d.cpp:78]   --->   Operation 201 'trunc' 'trunc_ln1503_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_53 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln1503_3, i13 %r_V_s)" [sha256d/sha256d.cpp:78]   --->   Operation 202 'bitconcatenate' 'ret_V_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_1 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_V_load, i32 10, i32 31)" [sha256d/sha256d.cpp:78]   --->   Operation 203 'partselect' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_29 = zext i22 %r_V_1 to i32" [sha256d/sha256d.cpp:78]   --->   Operation 204 'zext' 'r_V_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%xor_ln1357 = xor i32 %r_V_29, %ret_V_53" [sha256d/sha256d.cpp:78]   --->   Operation 205 'xor' 'xor_ln1357' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_5 = xor i32 %xor_ln1357, %ret_V_52" [sha256d/sha256d.cpp:78]   --->   Operation 206 'xor' 'ret_V_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/2] (1.35ns)   --->   "%m_V_load_2 = load i32* %m_V_addr_3, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 207 'load' 'm_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_18 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_2 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_V_load_2, i32 7, i32 31)" [sha256d/sha256d.cpp:78]   --->   Operation 208 'partselect' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%trunc_ln1503_4 = trunc i32 %m_V_load_2 to i7" [sha256d/sha256d.cpp:78]   --->   Operation 209 'trunc' 'trunc_ln1503_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_54 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln1503_4, i25 %r_V_2)" [sha256d/sha256d.cpp:78]   --->   Operation 210 'bitconcatenate' 'ret_V_54' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_3 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_V_load_2, i32 18, i32 31)" [sha256d/sha256d.cpp:78]   --->   Operation 211 'partselect' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%trunc_ln1503_5 = trunc i32 %m_V_load_2 to i18" [sha256d/sha256d.cpp:78]   --->   Operation 212 'trunc' 'trunc_ln1503_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_55 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln1503_5, i14 %r_V_3)" [sha256d/sha256d.cpp:78]   --->   Operation 213 'bitconcatenate' 'ret_V_55' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_4 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_V_load_2, i32 3, i32 31)" [sha256d/sha256d.cpp:78]   --->   Operation 214 'partselect' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_30 = zext i29 %r_V_4 to i32" [sha256d/sha256d.cpp:78]   --->   Operation 215 'zext' 'r_V_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%xor_ln1357_2 = xor i32 %r_V_30, %ret_V_55" [sha256d/sha256d.cpp:78]   --->   Operation 216 'xor' 'xor_ln1357_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_10 = xor i32 %xor_ln1357_2, %ret_V_54" [sha256d/sha256d.cpp:78]   --->   Operation 217 'xor' 'ret_V_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/2] (1.35ns)   --->   "%m_V_load_3 = load i32* %m_V_addr_4, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 218 'load' 'm_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_18 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i32 %m_V_load_1, %m_V_load_3" [sha256d/sha256d.cpp:78]   --->   Operation 219 'add' 'add_ln209' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 220 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln209_1 = add i32 %ret_V_5, %ret_V_10" [sha256d/sha256d.cpp:78]   --->   Operation 220 'add' 'add_ln209_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i32 %add_ln209_1, %add_ln209" [sha256d/sha256d.cpp:78]   --->   Operation 221 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%m_V_addr_5 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_1" [sha256d/sha256d.cpp:78]   --->   Operation 222 'getelementptr' 'm_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (1.35ns)   --->   "store i32 %add_ln209_2, i32* %m_V_addr_5, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 223 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_18 : Operation 224 [1/1] (0.89ns)   --->   "%i_V = add i7 1, %p_01375_1" [sha256d/sha256d.cpp:77]   --->   Operation 224 'add' 'i_V' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader5526" [sha256d/sha256d.cpp:77]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 12> <Delay = 0.79>
ST_19 : Operation 226 [1/2] (0.79ns)   --->   "%a_V = load i32* %state_V_addr, align 16" [sha256d/sha256d.cpp:80]   --->   Operation 226 'load' 'a_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 227 [1/2] (0.79ns)   --->   "%b_V = load i32* %state_V_addr_1, align 4" [sha256d/sha256d.cpp:81]   --->   Operation 227 'load' 'b_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 228 [2/2] (0.79ns)   --->   "%c_V = load i32* %state_V_addr_2, align 8" [sha256d/sha256d.cpp:82]   --->   Operation 228 'load' 'c_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 229 [2/2] (0.79ns)   --->   "%d_V = load i32* %state_V_addr_3, align 4" [sha256d/sha256d.cpp:83]   --->   Operation 229 'load' 'd_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 20 <SV = 13> <Delay = 0.79>
ST_20 : Operation 230 [1/2] (0.79ns)   --->   "%c_V = load i32* %state_V_addr_2, align 8" [sha256d/sha256d.cpp:82]   --->   Operation 230 'load' 'c_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_20 : Operation 231 [1/2] (0.79ns)   --->   "%d_V = load i32* %state_V_addr_3, align 4" [sha256d/sha256d.cpp:83]   --->   Operation 231 'load' 'd_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_20 : Operation 232 [2/2] (0.79ns)   --->   "%e_V = load i32* %state_V_addr_4, align 16" [sha256d/sha256d.cpp:84]   --->   Operation 232 'load' 'e_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_20 : Operation 233 [2/2] (0.79ns)   --->   "%f_V = load i32* %state_V_addr_5, align 4" [sha256d/sha256d.cpp:85]   --->   Operation 233 'load' 'f_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 21 <SV = 14> <Delay = 0.79>
ST_21 : Operation 234 [1/2] (0.79ns)   --->   "%e_V = load i32* %state_V_addr_4, align 16" [sha256d/sha256d.cpp:84]   --->   Operation 234 'load' 'e_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_21 : Operation 235 [1/2] (0.79ns)   --->   "%f_V = load i32* %state_V_addr_5, align 4" [sha256d/sha256d.cpp:85]   --->   Operation 235 'load' 'f_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_21 : Operation 236 [2/2] (0.79ns)   --->   "%g_V = load i32* %state_V_addr_6, align 8" [sha256d/sha256d.cpp:86]   --->   Operation 236 'load' 'g_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_21 : Operation 237 [2/2] (0.79ns)   --->   "%h_V = load i32* %state_V_addr_7, align 4" [sha256d/sha256d.cpp:87]   --->   Operation 237 'load' 'h_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 22 <SV = 15> <Delay = 0.79>
ST_22 : Operation 238 [1/2] (0.79ns)   --->   "%g_V = load i32* %state_V_addr_6, align 8" [sha256d/sha256d.cpp:86]   --->   Operation 238 'load' 'g_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_22 : Operation 239 [1/2] (0.79ns)   --->   "%h_V = load i32* %state_V_addr_7, align 4" [sha256d/sha256d.cpp:87]   --->   Operation 239 'load' 'h_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_22 : Operation 240 [1/1] (0.75ns)   --->   "br label %7" [sha256d/sha256d.cpp:89]   --->   Operation 240 'br' <Predicate = true> <Delay = 0.75>

State 23 <SV = 16> <Delay = 1.99>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%p_01375_2 = phi i7 [ 0, %6 ], [ %i_V_1, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ]"   --->   Operation 241 'phi' 'p_01375_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%lhs_V_20 = phi i32 [ %a_V, %6 ], [ %a_V_1, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ]"   --->   Operation 242 'phi' 'lhs_V_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%rhs_V_31 = phi i32 [ %b_V, %6 ], [ %lhs_V_20, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ]"   --->   Operation 243 'phi' 'rhs_V_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%rhs_V_32 = phi i32 [ %c_V, %6 ], [ %rhs_V_31, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ]"   --->   Operation 244 'phi' 'rhs_V_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%p_01859_0 = phi i32 [ %d_V, %6 ], [ %rhs_V_32, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ]"   --->   Operation 245 'phi' 'p_01859_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%lhs_V = phi i32 [ %e_V, %6 ], [ %e_V_1, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ]"   --->   Operation 246 'phi' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%rhs_V = phi i32 [ %f_V, %6 ], [ %lhs_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ]"   --->   Operation 247 'phi' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%rhs_V_30 = phi i32 [ %g_V, %6 ], [ %rhs_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ]"   --->   Operation 248 'phi' 'rhs_V_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%p_01894_0 = phi i32 [ %h_V, %6 ], [ %rhs_V_30, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ]"   --->   Operation 249 'phi' 'p_01894_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (0.86ns)   --->   "%icmp_ln887_1 = icmp eq i7 %p_01375_2, -64" [sha256d/sha256d.cpp:89]   --->   Operation 250 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 251 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.89ns)   --->   "%i_V_1 = add i7 %p_01375_2, 1" [sha256d/sha256d.cpp:89]   --->   Operation 252 'add' 'i_V_1' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %8, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312" [sha256d/sha256d.cpp:89]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%r_V_5 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %lhs_V, i32 6, i32 31)" [sha256d/sha256d.cpp:90]   --->   Operation 254 'partselect' 'r_V_5' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_23 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%trunc_ln1503_6 = trunc i32 %lhs_V to i6" [sha256d/sha256d.cpp:90]   --->   Operation 255 'trunc' 'trunc_ln1503_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%ret_V_56 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln1503_6, i26 %r_V_5)" [sha256d/sha256d.cpp:90]   --->   Operation 256 'bitconcatenate' 'ret_V_56' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%r_V_6 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %lhs_V, i32 11, i32 31)" [sha256d/sha256d.cpp:90]   --->   Operation 257 'partselect' 'r_V_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%trunc_ln1503_7 = trunc i32 %lhs_V to i11" [sha256d/sha256d.cpp:90]   --->   Operation 258 'trunc' 'trunc_ln1503_7' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_23 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%ret_V_57 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %trunc_ln1503_7, i21 %r_V_6)" [sha256d/sha256d.cpp:90]   --->   Operation 259 'bitconcatenate' 'ret_V_57' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_23 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%r_V_7 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %lhs_V, i32 25, i32 31)" [sha256d/sha256d.cpp:90]   --->   Operation 260 'partselect' 'r_V_7' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%trunc_ln1503_8 = trunc i32 %lhs_V to i25" [sha256d/sha256d.cpp:90]   --->   Operation 261 'trunc' 'trunc_ln1503_8' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%ret_V_58 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln1503_8, i7 %r_V_7)" [sha256d/sha256d.cpp:90]   --->   Operation 262 'bitconcatenate' 'ret_V_58' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%xor_ln1357_4 = xor i32 %ret_V_56, %ret_V_57" [sha256d/sha256d.cpp:90]   --->   Operation 263 'xor' 'xor_ln1357_4' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 264 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_15 = xor i32 %xor_ln1357_4, %ret_V_58" [sha256d/sha256d.cpp:90]   --->   Operation 264 'xor' 'ret_V_15' <Predicate = (!icmp_ln887_1)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node ret_V_18)   --->   "%ret_V_59 = and i32 %rhs_V, %lhs_V" [sha256d/sha256d.cpp:90]   --->   Operation 265 'and' 'ret_V_59' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node ret_V_18)   --->   "%r_V_31 = xor i32 %lhs_V, -1" [sha256d/sha256d.cpp:90]   --->   Operation 266 'xor' 'r_V_31' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node ret_V_18)   --->   "%ret_V_60 = and i32 %rhs_V_30, %r_V_31" [sha256d/sha256d.cpp:90]   --->   Operation 267 'and' 'ret_V_60' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_18 = xor i32 %ret_V_60, %ret_V_59" [sha256d/sha256d.cpp:90]   --->   Operation 268 'xor' 'ret_V_18' <Predicate = (!icmp_ln887_1)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i7 %p_01375_2 to i64" [sha256d/sha256d.cpp:90]   --->   Operation 269 'zext' 'zext_ln544_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%K_V_addr = getelementptr [64 x i32]* @K_V, i64 0, i64 %zext_ln544_6" [sha256d/sha256d.cpp:90]   --->   Operation 270 'getelementptr' 'K_V_addr' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_23 : Operation 271 [2/2] (1.35ns)   --->   "%K_V_load = load i32* %K_V_addr, align 4" [sha256d/sha256d.cpp:90]   --->   Operation 271 'load' 'K_V_load' <Predicate = (!icmp_ln887_1)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "%m_V_addr_6 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_6" [sha256d/sha256d.cpp:90]   --->   Operation 272 'getelementptr' 'm_V_addr_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_23 : Operation 273 [2/2] (1.35ns)   --->   "%m_V_load_4 = load i32* %m_V_addr_6, align 4" [sha256d/sha256d.cpp:90]   --->   Operation 273 'load' 'm_V_load_4' <Predicate = (!icmp_ln887_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_4 = add i32 %ret_V_18, %ret_V_15" [sha256d/sha256d.cpp:90]   --->   Operation 274 'add' 'add_ln209_4' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 275 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i32 %add_ln209_4, %p_01894_0" [sha256d/sha256d.cpp:90]   --->   Operation 275 'add' 'add_ln209_5' <Predicate = (!icmp_ln887_1)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node ret_V_25)   --->   "%xor_ln1357_9 = xor i32 %rhs_V_32, %rhs_V_31" [sha256d/sha256d.cpp:91]   --->   Operation 276 'xor' 'xor_ln1357_9' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node ret_V_25)   --->   "%ret_V_64 = and i32 %xor_ln1357_9, %lhs_V_20" [sha256d/sha256d.cpp:91]   --->   Operation 277 'and' 'ret_V_64' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node ret_V_25)   --->   "%ret_V_65 = and i32 %rhs_V_32, %rhs_V_31" [sha256d/sha256d.cpp:91]   --->   Operation 278 'and' 'ret_V_65' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 279 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_25 = xor i32 %ret_V_64, %ret_V_65" [sha256d/sha256d.cpp:91]   --->   Operation 279 'xor' 'ret_V_25' <Predicate = (!icmp_ln887_1)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 280 [1/1] (1.20ns)   --->   "%add_ln700_3 = add i32 %a_V, %lhs_V_20" [sha256d/sha256d.cpp:102]   --->   Operation 280 'add' 'add_ln700_3' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 281 [1/1] (0.79ns)   --->   "store i32 %add_ln700_3, i32* %state_V_addr, align 16" [sha256d/sha256d.cpp:102]   --->   Operation 281 'store' <Predicate = (icmp_ln887_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 282 [1/1] (1.20ns)   --->   "%add_ln700_4 = add i32 %b_V, %rhs_V_31" [sha256d/sha256d.cpp:103]   --->   Operation 282 'add' 'add_ln700_4' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 283 [1/1] (0.79ns)   --->   "store i32 %add_ln700_4, i32* %state_V_addr_1, align 4" [sha256d/sha256d.cpp:103]   --->   Operation 283 'store' <Predicate = (icmp_ln887_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 284 [1/1] (1.20ns)   --->   "%add_ln700_5 = add i32 %c_V, %rhs_V_32" [sha256d/sha256d.cpp:104]   --->   Operation 284 'add' 'add_ln700_5' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 285 [1/1] (1.20ns)   --->   "%add_ln700_7 = add i32 %e_V, %lhs_V" [sha256d/sha256d.cpp:106]   --->   Operation 285 'add' 'add_ln700_7' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 286 [1/1] (1.20ns)   --->   "%add_ln700_8 = add i32 %f_V, %rhs_V" [sha256d/sha256d.cpp:107]   --->   Operation 286 'add' 'add_ln700_8' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 287 [1/1] (1.20ns)   --->   "%add_ln700_9 = add i32 %g_V, %rhs_V_30" [sha256d/sha256d.cpp:108]   --->   Operation 287 'add' 'add_ln700_9' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 288 [1/1] (1.20ns)   --->   "%add_ln700_10 = add i32 %h_V, %p_01894_0" [sha256d/sha256d.cpp:109]   --->   Operation 288 'add' 'add_ln700_10' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 17> <Delay = 3.44>
ST_24 : Operation 289 [1/2] (1.35ns)   --->   "%K_V_load = load i32* %K_V_addr, align 4" [sha256d/sha256d.cpp:90]   --->   Operation 289 'load' 'K_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_24 : Operation 290 [1/2] (1.35ns)   --->   "%m_V_load_4 = load i32* %m_V_addr_6, align 4" [sha256d/sha256d.cpp:90]   --->   Operation 290 'load' 'm_V_load_4' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_3 = add i32 %K_V_load, %m_V_load_4" [sha256d/sha256d.cpp:90]   --->   Operation 291 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 292 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%t1_V = add i32 %add_ln209_5, %add_ln209_3" [sha256d/sha256d.cpp:90]   --->   Operation 292 'add' 't1_V' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%r_V_8 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %lhs_V_20, i32 2, i32 31)" [sha256d/sha256d.cpp:91]   --->   Operation 293 'partselect' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%trunc_ln1503_9 = trunc i32 %lhs_V_20 to i2" [sha256d/sha256d.cpp:91]   --->   Operation 294 'trunc' 'trunc_ln1503_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%ret_V_61 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln1503_9, i30 %r_V_8)" [sha256d/sha256d.cpp:91]   --->   Operation 295 'bitconcatenate' 'ret_V_61' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%r_V_9 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %lhs_V_20, i32 13, i32 31)" [sha256d/sha256d.cpp:91]   --->   Operation 296 'partselect' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%trunc_ln1503_10 = trunc i32 %lhs_V_20 to i13" [sha256d/sha256d.cpp:91]   --->   Operation 297 'trunc' 'trunc_ln1503_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%ret_V_62 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln1503_10, i19 %r_V_9)" [sha256d/sha256d.cpp:91]   --->   Operation 298 'bitconcatenate' 'ret_V_62' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%r_V_10 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %lhs_V_20, i32 22, i32 31)" [sha256d/sha256d.cpp:91]   --->   Operation 299 'partselect' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%trunc_ln1503_11 = trunc i32 %lhs_V_20 to i22" [sha256d/sha256d.cpp:91]   --->   Operation 300 'trunc' 'trunc_ln1503_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%ret_V_63 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln1503_11, i10 %r_V_10)" [sha256d/sha256d.cpp:91]   --->   Operation 301 'bitconcatenate' 'ret_V_63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%xor_ln1357_7 = xor i32 %ret_V_61, %ret_V_62" [sha256d/sha256d.cpp:91]   --->   Operation 302 'xor' 'xor_ln1357_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_22 = xor i32 %xor_ln1357_7, %ret_V_63" [sha256d/sha256d.cpp:91]   --->   Operation 303 'xor' 'ret_V_22' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 304 [1/1] (1.20ns)   --->   "%e_V_1 = add i32 %t1_V, %p_01859_0" [sha256d/sha256d.cpp:95]   --->   Operation 304 'add' 'e_V_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_8 = add i32 %ret_V_22, %t1_V" [sha256d/sha256d.cpp:99]   --->   Operation 305 'add' 'add_ln209_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 306 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%a_V_1 = add i32 %add_ln209_8, %ret_V_25" [sha256d/sha256d.cpp:99]   --->   Operation 306 'add' 'a_V_1' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 307 [1/1] (0.00ns)   --->   "br label %7" [sha256d/sha256d.cpp:89]   --->   Operation 307 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 17> <Delay = 1.99>
ST_25 : Operation 308 [1/1] (0.79ns)   --->   "store i32 %add_ln700_5, i32* %state_V_addr_2, align 8" [sha256d/sha256d.cpp:104]   --->   Operation 308 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 309 [1/1] (1.20ns)   --->   "%add_ln700_6 = add i32 %d_V, %p_01859_0" [sha256d/sha256d.cpp:105]   --->   Operation 309 'add' 'add_ln700_6' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 310 [1/1] (0.79ns)   --->   "store i32 %add_ln700_6, i32* %state_V_addr_3, align 4" [sha256d/sha256d.cpp:105]   --->   Operation 310 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 26 <SV = 18> <Delay = 0.79>
ST_26 : Operation 311 [1/1] (0.79ns)   --->   "store i32 %add_ln700_7, i32* %state_V_addr_4, align 16" [sha256d/sha256d.cpp:106]   --->   Operation 311 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_26 : Operation 312 [1/1] (0.79ns)   --->   "store i32 %add_ln700_8, i32* %state_V_addr_5, align 4" [sha256d/sha256d.cpp:107]   --->   Operation 312 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 27 <SV = 19> <Delay = 0.79>
ST_27 : Operation 313 [1/1] (0.79ns)   --->   "store i32 %add_ln700_9, i32* %state_V_addr_6, align 8" [sha256d/sha256d.cpp:108]   --->   Operation 313 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 314 [1/1] (0.79ns)   --->   "store i32 %add_ln700_10, i32* %state_V_addr_7, align 4" [sha256d/sha256d.cpp:109]   --->   Operation 314 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 315 [1/1] (0.00ns)   --->   "br label %.preheader5528" [sha256d/sha256d.cpp:72]   --->   Operation 315 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 10> <Delay = 0.88>
ST_28 : Operation 316 [1/1] (0.00ns)   --->   "%i13_0 = phi i4 [ %i_5, %9 ], [ 0, %.preheader5525.preheader ]"   --->   Operation 316 'phi' 'i13_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 317 [1/1] (0.88ns)   --->   "%icmp_ln113 = icmp eq i4 %i13_0, -8" [sha256d/sha256d.cpp:113]   --->   Operation 317 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 318 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 318 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 319 [1/1] (0.86ns)   --->   "%i_5 = add i4 %i13_0, 1" [sha256d/sha256d.cpp:113]   --->   Operation 319 'add' 'i_5' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %.preheader5524.preheader, label %9" [sha256d/sha256d.cpp:113]   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i4 %i13_0 to i64" [sha256d/sha256d.cpp:114]   --->   Operation 321 'zext' 'zext_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_28 : Operation 322 [1/1] (0.00ns)   --->   "%state_V_addr_8 = getelementptr [8 x i32]* %state_V, i64 0, i64 %zext_ln114" [sha256d/sha256d.cpp:114]   --->   Operation 322 'getelementptr' 'state_V_addr_8' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_28 : Operation 323 [2/2] (0.79ns)   --->   "%state_V_load = load i32* %state_V_addr_8, align 4" [sha256d/sha256d.cpp:114]   --->   Operation 323 'load' 'state_V_load' <Predicate = (!icmp_ln113)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_28 : Operation 324 [1/1] (0.75ns)   --->   "br label %.preheader5524" [sha256d/sha256d.cpp:119]   --->   Operation 324 'br' <Predicate = (icmp_ln113)> <Delay = 0.75>

State 29 <SV = 11> <Delay = 1.58>
ST_29 : Operation 325 [1/2] (0.79ns)   --->   "%state_V_load = load i32* %state_V_addr_8, align 4" [sha256d/sha256d.cpp:114]   --->   Operation 325 'load' 'state_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_29 : Operation 326 [1/1] (0.00ns)   --->   "%hash1_V_addr = getelementptr [8 x i32]* %hash1_V, i64 0, i64 %zext_ln114" [sha256d/sha256d.cpp:114]   --->   Operation 326 'getelementptr' 'hash1_V_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 327 [1/1] (0.79ns)   --->   "store i32 %state_V_load, i32* %hash1_V_addr, align 4" [sha256d/sha256d.cpp:114]   --->   Operation 327 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_29 : Operation 328 [1/1] (0.00ns)   --->   "br label %.preheader5525" [sha256d/sha256d.cpp:113]   --->   Operation 328 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 11> <Delay = 0.88>
ST_30 : Operation 329 [1/1] (0.00ns)   --->   "%i15_0 = phi i6 [ %i_6, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit212 ], [ 0, %.preheader5524.preheader ]"   --->   Operation 329 'phi' 'i15_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 330 [1/1] (0.87ns)   --->   "%icmp_ln119 = icmp eq i6 %i15_0, -32" [sha256d/sha256d.cpp:119]   --->   Operation 330 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 331 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 331 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 332 [1/1] (0.88ns)   --->   "%i_6 = add i6 %i15_0, 1" [sha256d/sha256d.cpp:119]   --->   Operation 332 'add' 'i_6' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 333 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %10, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit212" [sha256d/sha256d.cpp:119]   --->   Operation 333 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %i15_0, i32 2, i32 4)" [sha256d/sha256d.cpp:120]   --->   Operation 334 'partselect' 'trunc_ln120_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_30 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i3 %trunc_ln120_1 to i64" [sha256d/sha256d.cpp:120]   --->   Operation 335 'zext' 'zext_ln120_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_30 : Operation 336 [1/1] (0.00ns)   --->   "%hash1_V_addr_1 = getelementptr [8 x i32]* %hash1_V, i64 0, i64 %zext_ln120_1" [sha256d/sha256d.cpp:120]   --->   Operation 336 'getelementptr' 'hash1_V_addr_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_30 : Operation 337 [2/2] (0.79ns)   --->   "%hash1_V_load = load i32* %hash1_V_addr_1, align 4" [sha256d/sha256d.cpp:120]   --->   Operation 337 'load' 'hash1_V_load' <Predicate = (!icmp_ln119)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_30 : Operation 338 [1/1] (0.00ns)   --->   "%data2_V_addr = getelementptr [64 x i8]* %data2_V, i64 0, i64 32" [sha256d/sha256d.cpp:122]   --->   Operation 338 'getelementptr' 'data2_V_addr' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_30 : Operation 339 [1/1] (0.79ns)   --->   "store i8 -128, i8* %data2_V_addr, align 16" [sha256d/sha256d.cpp:122]   --->   Operation 339 'store' <Predicate = (icmp_ln119)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_30 : Operation 340 [1/1] (0.75ns)   --->   "br label %11" [sha256d/sha256d.cpp:124]   --->   Operation 340 'br' <Predicate = (icmp_ln119)> <Delay = 0.75>

State 31 <SV = 12> <Delay = 3.12>
ST_31 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i6 %i15_0 to i64" [sha256d/sha256d.cpp:120]   --->   Operation 341 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i6 %i15_0 to i2" [sha256d/sha256d.cpp:120]   --->   Operation 342 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln120, i3 0)" [sha256d/sha256d.cpp:120]   --->   Operation 343 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 344 [1/1] (0.87ns)   --->   "%sub_ln120 = sub i5 -8, %shl_ln" [sha256d/sha256d.cpp:120]   --->   Operation 344 'sub' 'sub_ln120' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i5 %sub_ln120 to i32" [sha256d/sha256d.cpp:120]   --->   Operation 345 'zext' 'zext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 346 [1/2] (0.79ns)   --->   "%hash1_V_load = load i32* %hash1_V_addr_1, align 4" [sha256d/sha256d.cpp:120]   --->   Operation 346 'load' 'hash1_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_31 : Operation 347 [1/1] (1.45ns)   --->   "%lshr_ln1503_1 = lshr i32 %hash1_V_load, %zext_ln120_2" [sha256d/sha256d.cpp:120]   --->   Operation 347 'lshr' 'lshr_ln1503_1' <Predicate = true> <Delay = 1.45> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln1503_1 = trunc i32 %lshr_ln1503_1 to i8" [sha256d/sha256d.cpp:120]   --->   Operation 348 'trunc' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 349 [1/1] (0.00ns)   --->   "%data2_V_addr_2 = getelementptr [64 x i8]* %data2_V, i64 0, i64 %zext_ln120" [sha256d/sha256d.cpp:120]   --->   Operation 349 'getelementptr' 'data2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 350 [1/1] (0.79ns)   --->   "store i8 %trunc_ln1503_1, i8* %data2_V_addr_2, align 1" [sha256d/sha256d.cpp:120]   --->   Operation 350 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_31 : Operation 351 [1/1] (0.00ns)   --->   "br label %.preheader5524" [sha256d/sha256d.cpp:119]   --->   Operation 351 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 12> <Delay = 0.88>
ST_32 : Operation 352 [1/1] (0.00ns)   --->   "%i16_0 = phi i6 [ -31, %10 ], [ %i_7, %12 ]"   --->   Operation 352 'phi' 'i16_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 353 [1/1] (0.87ns)   --->   "%icmp_ln124 = icmp eq i6 %i16_0, -1" [sha256d/sha256d.cpp:124]   --->   Operation 353 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 354 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 354 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 355 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader5523.preheader, label %12" [sha256d/sha256d.cpp:124]   --->   Operation 355 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i6 %i16_0 to i64" [sha256d/sha256d.cpp:125]   --->   Operation 356 'zext' 'zext_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_32 : Operation 357 [1/1] (0.00ns)   --->   "%data2_V_addr_1 = getelementptr [64 x i8]* %data2_V, i64 0, i64 %zext_ln125" [sha256d/sha256d.cpp:125]   --->   Operation 357 'getelementptr' 'data2_V_addr_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_32 : Operation 358 [1/1] (0.79ns)   --->   "store i8 0, i8* %data2_V_addr_1, align 1" [sha256d/sha256d.cpp:125]   --->   Operation 358 'store' <Predicate = (!icmp_ln124)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_32 : Operation 359 [1/1] (0.88ns)   --->   "%i_7 = add i6 %i16_0, 1" [sha256d/sha256d.cpp:124]   --->   Operation 359 'add' 'i_7' <Predicate = (!icmp_ln124)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 360 [1/1] (0.00ns)   --->   "br label %11" [sha256d/sha256d.cpp:124]   --->   Operation 360 'br' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_32 : Operation 361 [1/1] (0.75ns)   --->   "br label %.preheader5523" [sha256d/sha256d.cpp:129]   --->   Operation 361 'br' <Predicate = (icmp_ln124)> <Delay = 0.75>

State 33 <SV = 13> <Delay = 1.78>
ST_33 : Operation 362 [1/1] (0.00ns)   --->   "%i17_0 = phi i4 [ %i_8, %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader5523.preheader ]"   --->   Operation 362 'phi' 'i17_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 363 [1/1] (0.88ns)   --->   "%icmp_ln129 = icmp eq i4 %i17_0, -8" [sha256d/sha256d.cpp:129]   --->   Operation 363 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 364 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 364 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 365 [1/1] (0.86ns)   --->   "%i_8 = add i4 %i17_0, 1" [sha256d/sha256d.cpp:129]   --->   Operation 365 'add' 'i_8' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 366 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %.preheader5522.preheader, label %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [sha256d/sha256d.cpp:129]   --->   Operation 366 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 367 [1/1] (0.40ns)   --->   "%xor_ln130 = xor i4 %i17_0, -1" [sha256d/sha256d.cpp:130]   --->   Operation 367 'xor' 'xor_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i4 %xor_ln130 to i6" [sha256d/sha256d.cpp:130]   --->   Operation 368 'sext' 'sext_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i6 %sext_ln130 to i64" [sha256d/sha256d.cpp:130]   --->   Operation 369 'zext' 'zext_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i4 %i17_0 to i3" [sha256d/sha256d.cpp:130]   --->   Operation 370 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 371 [1/1] (0.00ns)   --->   "%op2_assign_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln130, i3 0)" [sha256d/sha256d.cpp:130]   --->   Operation 371 'bitconcatenate' 'op2_assign_2' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln1503_1 = zext i6 %op2_assign_2 to i9" [sha256d/sha256d.cpp:130]   --->   Operation 372 'zext' 'zext_ln1503_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 373 [1/1] (0.99ns)   --->   "%lshr_ln1503_2 = lshr i9 -256, %zext_ln1503_1" [sha256d/sha256d.cpp:130]   --->   Operation 373 'lshr' 'lshr_ln1503_2' <Predicate = (!icmp_ln129)> <Delay = 0.99> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln1503_12 = trunc i9 %lshr_ln1503_2 to i8" [sha256d/sha256d.cpp:130]   --->   Operation 374 'trunc' 'trunc_ln1503_12' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 375 [1/1] (0.00ns)   --->   "%data2_V_addr_3 = getelementptr [64 x i8]* %data2_V, i64 0, i64 %zext_ln130" [sha256d/sha256d.cpp:130]   --->   Operation 375 'getelementptr' 'data2_V_addr_3' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 376 [1/1] (0.79ns)   --->   "store i8 %trunc_ln1503_12, i8* %data2_V_addr_3, align 1" [sha256d/sha256d.cpp:130]   --->   Operation 376 'store' <Predicate = (!icmp_ln129)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_33 : Operation 377 [1/1] (0.00ns)   --->   "br label %.preheader5523" [sha256d/sha256d.cpp:129]   --->   Operation 377 'br' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 378 [1/1] (0.75ns)   --->   "br label %.preheader5522" [sha256d/sha256d.cpp:146]   --->   Operation 378 'br' <Predicate = (icmp_ln129)> <Delay = 0.75>

State 34 <SV = 14> <Delay = 0.89>
ST_34 : Operation 379 [1/1] (0.00ns)   --->   "%p_02147_0 = phi i7 [ %j_V_1, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203 ], [ 0, %.preheader5522.preheader ]"   --->   Operation 379 'phi' 'p_02147_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 380 [1/1] (0.00ns)   --->   "%p_02996_0 = phi i5 [ %add_ln700_12, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203 ], [ 0, %.preheader5522.preheader ]" [sha256d/sha256d.cpp:146]   --->   Operation 380 'phi' 'p_02996_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 381 [1/1] (0.87ns)   --->   "%icmp_ln887_2 = icmp eq i5 %p_02996_0, -16" [sha256d/sha256d.cpp:146]   --->   Operation 381 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 382 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 382 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 383 [1/1] (0.87ns)   --->   "%add_ln700_12 = add i5 %p_02996_0, 1" [sha256d/sha256d.cpp:146]   --->   Operation 383 'add' 'add_ln700_12' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 384 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %.preheader.preheader, label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203" [sha256d/sha256d.cpp:146]   --->   Operation 384 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln215_2 = trunc i7 %p_02147_0 to i6" [sha256d/sha256d.cpp:147]   --->   Operation 385 'trunc' 'trunc_ln215_2' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_34 : Operation 386 [1/1] (0.00ns)   --->   "%ret_V_26 = or i6 %trunc_ln215_2, 3" [sha256d/sha256d.cpp:147]   --->   Operation 386 'or' 'ret_V_26' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_34 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln544_8 = zext i6 %ret_V_26 to i64" [sha256d/sha256d.cpp:147]   --->   Operation 387 'zext' 'zext_ln544_8' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_34 : Operation 388 [1/1] (0.00ns)   --->   "%data2_V_addr_4 = getelementptr [64 x i8]* %data2_V, i64 0, i64 %zext_ln544_8" [sha256d/sha256d.cpp:147]   --->   Operation 388 'getelementptr' 'data2_V_addr_4' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_34 : Operation 389 [2/2] (0.79ns)   --->   "%rhs_V_33 = load i8* %data2_V_addr_4, align 1" [sha256d/sha256d.cpp:147]   --->   Operation 389 'load' 'rhs_V_33' <Predicate = (!icmp_ln887_2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_34 : Operation 390 [1/1] (0.89ns)   --->   "%j_V_1 = add i7 4, %p_02147_0" [sha256d/sha256d.cpp:146]   --->   Operation 390 'add' 'j_V_1' <Predicate = (!icmp_ln887_2)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 391 [1/1] (0.75ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:148]   --->   Operation 391 'br' <Predicate = (icmp_ln887_2)> <Delay = 0.75>

State 35 <SV = 15> <Delay = 2.14>
ST_35 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln544_7 = zext i5 %p_02996_0 to i64" [sha256d/sha256d.cpp:147]   --->   Operation 392 'zext' 'zext_ln544_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 393 [1/2] (0.79ns)   --->   "%rhs_V_33 = load i8* %data2_V_addr_4, align 1" [sha256d/sha256d.cpp:147]   --->   Operation 393 'load' 'rhs_V_33' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_35 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i8 %rhs_V_33 to i32" [sha256d/sha256d.cpp:147]   --->   Operation 394 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 395 [1/1] (0.00ns)   --->   "%m_V_1_addr = getelementptr [64 x i32]* %m_V_1, i64 0, i64 %zext_ln544_7" [sha256d/sha256d.cpp:147]   --->   Operation 395 'getelementptr' 'm_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 396 [1/1] (1.35ns)   --->   "store i32 %zext_ln209_1, i32* %m_V_1_addr, align 4" [sha256d/sha256d.cpp:147]   --->   Operation 396 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_35 : Operation 397 [1/1] (0.00ns)   --->   "br label %.preheader5522" [sha256d/sha256d.cpp:146]   --->   Operation 397 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 15> <Delay = 2.23>
ST_36 : Operation 398 [1/1] (0.00ns)   --->   "%p_02996_1 = phi i7 [ %i_V_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177 ], [ 16, %.preheader.preheader ]"   --->   Operation 398 'phi' 'p_02996_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 399 [1/1] (0.86ns)   --->   "%icmp_ln148 = icmp eq i7 %p_02996_1, -64" [sha256d/sha256d.cpp:148]   --->   Operation 399 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 400 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 400 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 401 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %.preheader9.preheader, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177" [sha256d/sha256d.cpp:148]   --->   Operation 401 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln215_3 = trunc i7 %p_02996_1 to i6" [sha256d/sha256d.cpp:149]   --->   Operation 402 'trunc' 'trunc_ln215_3' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_36 : Operation 403 [1/1] (0.88ns)   --->   "%ret_V_28 = add i6 -2, %trunc_ln215_3" [sha256d/sha256d.cpp:149]   --->   Operation 403 'add' 'ret_V_28' <Predicate = (!icmp_ln148)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln544_10 = zext i6 %ret_V_28 to i64" [sha256d/sha256d.cpp:149]   --->   Operation 404 'zext' 'zext_ln544_10' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_36 : Operation 405 [1/1] (0.00ns)   --->   "%m_V_1_addr_1 = getelementptr [64 x i32]* %m_V_1, i64 0, i64 %zext_ln544_10" [sha256d/sha256d.cpp:149]   --->   Operation 405 'getelementptr' 'm_V_1_addr_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_36 : Operation 406 [2/2] (1.35ns)   --->   "%m_V_1_load = load i32* %m_V_1_addr_1, align 4" [sha256d/sha256d.cpp:149]   --->   Operation 406 'load' 'm_V_1_load' <Predicate = (!icmp_ln148)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_36 : Operation 407 [1/1] (0.88ns)   --->   "%ret_V_32 = add i6 -7, %trunc_ln215_3" [sha256d/sha256d.cpp:149]   --->   Operation 407 'add' 'ret_V_32' <Predicate = (!icmp_ln148)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln544_11 = zext i6 %ret_V_32 to i64" [sha256d/sha256d.cpp:149]   --->   Operation 408 'zext' 'zext_ln544_11' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_36 : Operation 409 [1/1] (0.00ns)   --->   "%m_V_1_addr_2 = getelementptr [64 x i32]* %m_V_1, i64 0, i64 %zext_ln544_11" [sha256d/sha256d.cpp:149]   --->   Operation 409 'getelementptr' 'm_V_1_addr_2' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_36 : Operation 410 [2/2] (1.35ns)   --->   "%m_V_1_load_1 = load i32* %m_V_1_addr_2, align 4" [sha256d/sha256d.cpp:149]   --->   Operation 410 'load' 'm_V_1_load_1' <Predicate = (!icmp_ln148)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_36 : Operation 411 [1/1] (0.75ns)   --->   "br label %.preheader9" [sha256d/sha256d.cpp:160]   --->   Operation 411 'br' <Predicate = (icmp_ln148)> <Delay = 0.75>

State 37 <SV = 16> <Delay = 2.23>
ST_37 : Operation 412 [1/2] (1.35ns)   --->   "%m_V_1_load = load i32* %m_V_1_addr_1, align 4" [sha256d/sha256d.cpp:149]   --->   Operation 412 'load' 'm_V_1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_37 : Operation 413 [1/2] (1.35ns)   --->   "%m_V_1_load_1 = load i32* %m_V_1_addr_2, align 4" [sha256d/sha256d.cpp:149]   --->   Operation 413 'load' 'm_V_1_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_37 : Operation 414 [1/1] (0.88ns)   --->   "%ret_V_33 = add i6 -15, %trunc_ln215_3" [sha256d/sha256d.cpp:149]   --->   Operation 414 'add' 'ret_V_33' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln544_12 = zext i6 %ret_V_33 to i64" [sha256d/sha256d.cpp:149]   --->   Operation 415 'zext' 'zext_ln544_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 416 [1/1] (0.00ns)   --->   "%m_V_1_addr_3 = getelementptr [64 x i32]* %m_V_1, i64 0, i64 %zext_ln544_12" [sha256d/sha256d.cpp:149]   --->   Operation 416 'getelementptr' 'm_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 417 [2/2] (1.35ns)   --->   "%m_V_1_load_2 = load i32* %m_V_1_addr_3, align 4" [sha256d/sha256d.cpp:149]   --->   Operation 417 'load' 'm_V_1_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_37 : Operation 418 [1/1] (0.88ns)   --->   "%ret_V_37 = add i6 -16, %trunc_ln215_3" [sha256d/sha256d.cpp:149]   --->   Operation 418 'add' 'ret_V_37' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln544_14 = zext i6 %ret_V_37 to i64" [sha256d/sha256d.cpp:149]   --->   Operation 419 'zext' 'zext_ln544_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 420 [1/1] (0.00ns)   --->   "%m_V_1_addr_4 = getelementptr [64 x i32]* %m_V_1, i64 0, i64 %zext_ln544_14" [sha256d/sha256d.cpp:149]   --->   Operation 420 'getelementptr' 'm_V_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 421 [2/2] (1.35ns)   --->   "%m_V_1_load_3 = load i32* %m_V_1_addr_4, align 4" [sha256d/sha256d.cpp:149]   --->   Operation 421 'load' 'm_V_1_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 38 <SV = 17> <Delay = 4.79>
ST_38 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln544_9 = zext i7 %p_02996_1 to i64" [sha256d/sha256d.cpp:149]   --->   Operation 422 'zext' 'zext_ln544_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%r_V_11 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_V_1_load, i32 17, i32 31)" [sha256d/sha256d.cpp:149]   --->   Operation 423 'partselect' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%trunc_ln1503_13 = trunc i32 %m_V_1_load to i17" [sha256d/sha256d.cpp:149]   --->   Operation 424 'trunc' 'trunc_ln1503_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%ret_V_66 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln1503_13, i15 %r_V_11)" [sha256d/sha256d.cpp:149]   --->   Operation 425 'bitconcatenate' 'ret_V_66' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%r_V_12 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_V_1_load, i32 19, i32 31)" [sha256d/sha256d.cpp:149]   --->   Operation 426 'partselect' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%trunc_ln1503_14 = trunc i32 %m_V_1_load to i19" [sha256d/sha256d.cpp:149]   --->   Operation 427 'trunc' 'trunc_ln1503_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%ret_V_67 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln1503_14, i13 %r_V_12)" [sha256d/sha256d.cpp:149]   --->   Operation 428 'bitconcatenate' 'ret_V_67' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%r_V_13 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_V_1_load, i32 10, i32 31)" [sha256d/sha256d.cpp:149]   --->   Operation 429 'partselect' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%r_V_32 = zext i22 %r_V_13 to i32" [sha256d/sha256d.cpp:149]   --->   Operation 430 'zext' 'r_V_32' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%xor_ln1357_11 = xor i32 %r_V_32, %ret_V_67" [sha256d/sha256d.cpp:149]   --->   Operation 431 'xor' 'xor_ln1357_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%ret_V_31 = xor i32 %xor_ln1357_11, %ret_V_66" [sha256d/sha256d.cpp:149]   --->   Operation 432 'xor' 'ret_V_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 433 [1/2] (1.35ns)   --->   "%m_V_1_load_2 = load i32* %m_V_1_addr_3, align 4" [sha256d/sha256d.cpp:149]   --->   Operation 433 'load' 'm_V_1_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_38 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%r_V_14 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_V_1_load_2, i32 7, i32 31)" [sha256d/sha256d.cpp:149]   --->   Operation 434 'partselect' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%trunc_ln1503_15 = trunc i32 %m_V_1_load_2 to i7" [sha256d/sha256d.cpp:149]   --->   Operation 435 'trunc' 'trunc_ln1503_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%ret_V_68 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln1503_15, i25 %r_V_14)" [sha256d/sha256d.cpp:149]   --->   Operation 436 'bitconcatenate' 'ret_V_68' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%r_V_15 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_V_1_load_2, i32 18, i32 31)" [sha256d/sha256d.cpp:149]   --->   Operation 437 'partselect' 'r_V_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%trunc_ln1503_16 = trunc i32 %m_V_1_load_2 to i18" [sha256d/sha256d.cpp:149]   --->   Operation 438 'trunc' 'trunc_ln1503_16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%ret_V_69 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln1503_16, i14 %r_V_15)" [sha256d/sha256d.cpp:149]   --->   Operation 439 'bitconcatenate' 'ret_V_69' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%r_V_16 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_V_1_load_2, i32 3, i32 31)" [sha256d/sha256d.cpp:149]   --->   Operation 440 'partselect' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%r_V_33 = zext i29 %r_V_16 to i32" [sha256d/sha256d.cpp:149]   --->   Operation 441 'zext' 'r_V_33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%xor_ln1357_13 = xor i32 %r_V_33, %ret_V_69" [sha256d/sha256d.cpp:149]   --->   Operation 442 'xor' 'xor_ln1357_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_11)   --->   "%ret_V_36 = xor i32 %xor_ln1357_13, %ret_V_68" [sha256d/sha256d.cpp:149]   --->   Operation 443 'xor' 'ret_V_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 444 [1/2] (1.35ns)   --->   "%m_V_1_load_3 = load i32* %m_V_1_addr_4, align 4" [sha256d/sha256d.cpp:149]   --->   Operation 444 'load' 'm_V_1_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_38 : Operation 445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_10 = add i32 %m_V_1_load_1, %m_V_1_load_3" [sha256d/sha256d.cpp:149]   --->   Operation 445 'add' 'add_ln209_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 446 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln209_11 = add i32 %ret_V_31, %ret_V_36" [sha256d/sha256d.cpp:149]   --->   Operation 446 'add' 'add_ln209_11' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 447 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln209_12 = add i32 %add_ln209_11, %add_ln209_10" [sha256d/sha256d.cpp:149]   --->   Operation 447 'add' 'add_ln209_12' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 448 [1/1] (0.00ns)   --->   "%m_V_1_addr_5 = getelementptr [64 x i32]* %m_V_1, i64 0, i64 %zext_ln544_9" [sha256d/sha256d.cpp:149]   --->   Operation 448 'getelementptr' 'm_V_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 449 [1/1] (1.35ns)   --->   "store i32 %add_ln209_12, i32* %m_V_1_addr_5, align 4" [sha256d/sha256d.cpp:149]   --->   Operation 449 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_38 : Operation 450 [1/1] (0.89ns)   --->   "%i_V_2 = add i7 1, %p_02996_1" [sha256d/sha256d.cpp:148]   --->   Operation 450 'add' 'i_V_2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 451 [1/1] (0.00ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:148]   --->   Operation 451 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 16> <Delay = 1.99>
ST_39 : Operation 452 [1/1] (0.00ns)   --->   "%p_02996_2 = phi i7 [ %i_V_3, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ 0, %.preheader9.preheader ]"   --->   Operation 452 'phi' 'p_02996_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 453 [1/1] (0.00ns)   --->   "%lhs_V_22 = phi i32 [ %a_V_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ 1779033703, %.preheader9.preheader ]"   --->   Operation 453 'phi' 'lhs_V_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 454 [1/1] (0.00ns)   --->   "%rhs_V_36 = phi i32 [ %lhs_V_22, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ -1150833019, %.preheader9.preheader ]"   --->   Operation 454 'phi' 'rhs_V_36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 455 [1/1] (0.00ns)   --->   "%rhs_V_37 = phi i32 [ %rhs_V_36, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ 1013904242, %.preheader9.preheader ]"   --->   Operation 455 'phi' 'rhs_V_37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 456 [1/1] (0.00ns)   --->   "%p_03482_0 = phi i32 [ %rhs_V_37, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ -1521486534, %.preheader9.preheader ]"   --->   Operation 456 'phi' 'p_03482_0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 457 [1/1] (0.00ns)   --->   "%lhs_V_21 = phi i32 [ %e_V_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ 1359893119, %.preheader9.preheader ]"   --->   Operation 457 'phi' 'lhs_V_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 458 [1/1] (0.00ns)   --->   "%rhs_V_34 = phi i32 [ %lhs_V_21, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ -1694144372, %.preheader9.preheader ]"   --->   Operation 458 'phi' 'rhs_V_34' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 459 [1/1] (0.00ns)   --->   "%rhs_V_35 = phi i32 [ %rhs_V_34, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ 528734635, %.preheader9.preheader ]"   --->   Operation 459 'phi' 'rhs_V_35' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 460 [1/1] (0.00ns)   --->   "%p_03517_0 = phi i32 [ %rhs_V_35, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ 1541459225, %.preheader9.preheader ]"   --->   Operation 460 'phi' 'p_03517_0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 461 [1/1] (0.86ns)   --->   "%icmp_ln887_3 = icmp eq i7 %p_02996_2, -64" [sha256d/sha256d.cpp:160]   --->   Operation 461 'icmp' 'icmp_ln887_3' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 462 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 462 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 463 [1/1] (0.89ns)   --->   "%i_V_3 = add i7 %p_02996_2, 1" [sha256d/sha256d.cpp:160]   --->   Operation 463 'add' 'i_V_3' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 464 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_3, label %13, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94" [sha256d/sha256d.cpp:160]   --->   Operation 464 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln544_13 = zext i7 %p_02996_2 to i64" [sha256d/sha256d.cpp:161]   --->   Operation 465 'zext' 'zext_ln544_13' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_39 : Operation 466 [1/1] (0.00ns)   --->   "%K_V_addr_1 = getelementptr [64 x i32]* @K_V, i64 0, i64 %zext_ln544_13" [sha256d/sha256d.cpp:161]   --->   Operation 466 'getelementptr' 'K_V_addr_1' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_39 : Operation 467 [2/2] (1.35ns)   --->   "%K_V_load_1 = load i32* %K_V_addr_1, align 4" [sha256d/sha256d.cpp:161]   --->   Operation 467 'load' 'K_V_load_1' <Predicate = (!icmp_ln887_3)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_39 : Operation 468 [1/1] (0.00ns)   --->   "%m_V_1_addr_6 = getelementptr [64 x i32]* %m_V_1, i64 0, i64 %zext_ln544_13" [sha256d/sha256d.cpp:161]   --->   Operation 468 'getelementptr' 'm_V_1_addr_6' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_39 : Operation 469 [2/2] (1.35ns)   --->   "%m_V_1_load_4 = load i32* %m_V_1_addr_6, align 4" [sha256d/sha256d.cpp:161]   --->   Operation 469 'load' 'm_V_1_load_4' <Predicate = (!icmp_ln887_3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_39 : Operation 470 [1/1] (1.20ns)   --->   "%add_ln700_15 = add i32 %lhs_V_22, 1779033703" [sha256d/sha256d.cpp:173]   --->   Operation 470 'add' 'add_ln700_15' <Predicate = (icmp_ln887_3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 471 [1/1] (0.79ns)   --->   "store i32 %add_ln700_15, i32* %state_V_addr, align 16" [sha256d/sha256d.cpp:173]   --->   Operation 471 'store' <Predicate = (icmp_ln887_3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_39 : Operation 472 [1/1] (1.20ns)   --->   "%add_ln700_16 = add i32 %rhs_V_36, -1150833019" [sha256d/sha256d.cpp:174]   --->   Operation 472 'add' 'add_ln700_16' <Predicate = (icmp_ln887_3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 473 [1/1] (0.79ns)   --->   "store i32 %add_ln700_16, i32* %state_V_addr_1, align 4" [sha256d/sha256d.cpp:174]   --->   Operation 473 'store' <Predicate = (icmp_ln887_3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 40 <SV = 17> <Delay = 3.44>
ST_40 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node ret_V_41)   --->   "%r_V_17 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %lhs_V_21, i32 6, i32 31)" [sha256d/sha256d.cpp:161]   --->   Operation 474 'partselect' 'r_V_17' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node ret_V_41)   --->   "%trunc_ln1503_17 = trunc i32 %lhs_V_21 to i6" [sha256d/sha256d.cpp:161]   --->   Operation 475 'trunc' 'trunc_ln1503_17' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node ret_V_41)   --->   "%ret_V_70 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln1503_17, i26 %r_V_17)" [sha256d/sha256d.cpp:161]   --->   Operation 476 'bitconcatenate' 'ret_V_70' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node ret_V_41)   --->   "%r_V_18 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %lhs_V_21, i32 11, i32 31)" [sha256d/sha256d.cpp:161]   --->   Operation 477 'partselect' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node ret_V_41)   --->   "%trunc_ln1503_18 = trunc i32 %lhs_V_21 to i11" [sha256d/sha256d.cpp:161]   --->   Operation 478 'trunc' 'trunc_ln1503_18' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node ret_V_41)   --->   "%ret_V_71 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %trunc_ln1503_18, i21 %r_V_18)" [sha256d/sha256d.cpp:161]   --->   Operation 479 'bitconcatenate' 'ret_V_71' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node ret_V_41)   --->   "%r_V_19 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %lhs_V_21, i32 25, i32 31)" [sha256d/sha256d.cpp:161]   --->   Operation 480 'partselect' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node ret_V_41)   --->   "%trunc_ln1503_19 = trunc i32 %lhs_V_21 to i25" [sha256d/sha256d.cpp:161]   --->   Operation 481 'trunc' 'trunc_ln1503_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node ret_V_41)   --->   "%ret_V_72 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln1503_19, i7 %r_V_19)" [sha256d/sha256d.cpp:161]   --->   Operation 482 'bitconcatenate' 'ret_V_72' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node ret_V_41)   --->   "%xor_ln1357_15 = xor i32 %ret_V_70, %ret_V_71" [sha256d/sha256d.cpp:161]   --->   Operation 483 'xor' 'xor_ln1357_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 484 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_41 = xor i32 %xor_ln1357_15, %ret_V_72" [sha256d/sha256d.cpp:161]   --->   Operation 484 'xor' 'ret_V_41' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node ret_V_44)   --->   "%ret_V_73 = and i32 %rhs_V_34, %lhs_V_21" [sha256d/sha256d.cpp:161]   --->   Operation 485 'and' 'ret_V_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node ret_V_44)   --->   "%r_V_34 = xor i32 %lhs_V_21, -1" [sha256d/sha256d.cpp:161]   --->   Operation 486 'xor' 'r_V_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node ret_V_44)   --->   "%ret_V_74 = and i32 %rhs_V_35, %r_V_34" [sha256d/sha256d.cpp:161]   --->   Operation 487 'and' 'ret_V_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 488 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_44 = xor i32 %ret_V_74, %ret_V_73" [sha256d/sha256d.cpp:161]   --->   Operation 488 'xor' 'ret_V_44' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 489 [1/2] (1.35ns)   --->   "%K_V_load_1 = load i32* %K_V_addr_1, align 4" [sha256d/sha256d.cpp:161]   --->   Operation 489 'load' 'K_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_40 : Operation 490 [1/2] (1.35ns)   --->   "%m_V_1_load_4 = load i32* %m_V_1_addr_6, align 4" [sha256d/sha256d.cpp:161]   --->   Operation 490 'load' 'm_V_1_load_4' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_40 : Operation 491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_13 = add i32 %K_V_load_1, %m_V_1_load_4" [sha256d/sha256d.cpp:161]   --->   Operation 491 'add' 'add_ln209_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_14 = add i32 %ret_V_44, %ret_V_41" [sha256d/sha256d.cpp:161]   --->   Operation 492 'add' 'add_ln209_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 493 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln209_15 = add i32 %add_ln209_14, %p_03517_0" [sha256d/sha256d.cpp:161]   --->   Operation 493 'add' 'add_ln209_15' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 494 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%t1_V_1 = add i32 %add_ln209_15, %add_ln209_13" [sha256d/sha256d.cpp:161]   --->   Operation 494 'add' 't1_V_1' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node ret_V_48)   --->   "%r_V_20 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %lhs_V_22, i32 2, i32 31)" [sha256d/sha256d.cpp:162]   --->   Operation 495 'partselect' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node ret_V_48)   --->   "%trunc_ln1503_20 = trunc i32 %lhs_V_22 to i2" [sha256d/sha256d.cpp:162]   --->   Operation 496 'trunc' 'trunc_ln1503_20' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node ret_V_48)   --->   "%ret_V_75 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln1503_20, i30 %r_V_20)" [sha256d/sha256d.cpp:162]   --->   Operation 497 'bitconcatenate' 'ret_V_75' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node ret_V_48)   --->   "%r_V_21 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %lhs_V_22, i32 13, i32 31)" [sha256d/sha256d.cpp:162]   --->   Operation 498 'partselect' 'r_V_21' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node ret_V_48)   --->   "%trunc_ln1503_21 = trunc i32 %lhs_V_22 to i13" [sha256d/sha256d.cpp:162]   --->   Operation 499 'trunc' 'trunc_ln1503_21' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node ret_V_48)   --->   "%ret_V_76 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln1503_21, i19 %r_V_21)" [sha256d/sha256d.cpp:162]   --->   Operation 500 'bitconcatenate' 'ret_V_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node ret_V_48)   --->   "%r_V_22 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %lhs_V_22, i32 22, i32 31)" [sha256d/sha256d.cpp:162]   --->   Operation 501 'partselect' 'r_V_22' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node ret_V_48)   --->   "%trunc_ln1503_22 = trunc i32 %lhs_V_22 to i22" [sha256d/sha256d.cpp:162]   --->   Operation 502 'trunc' 'trunc_ln1503_22' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node ret_V_48)   --->   "%ret_V_77 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln1503_22, i10 %r_V_22)" [sha256d/sha256d.cpp:162]   --->   Operation 503 'bitconcatenate' 'ret_V_77' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node ret_V_48)   --->   "%xor_ln1357_18 = xor i32 %ret_V_75, %ret_V_76" [sha256d/sha256d.cpp:162]   --->   Operation 504 'xor' 'xor_ln1357_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 505 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_48 = xor i32 %xor_ln1357_18, %ret_V_77" [sha256d/sha256d.cpp:162]   --->   Operation 505 'xor' 'ret_V_48' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node ret_V_51)   --->   "%xor_ln1357_20 = xor i32 %rhs_V_37, %rhs_V_36" [sha256d/sha256d.cpp:162]   --->   Operation 506 'xor' 'xor_ln1357_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node ret_V_51)   --->   "%ret_V_78 = and i32 %xor_ln1357_20, %lhs_V_22" [sha256d/sha256d.cpp:162]   --->   Operation 507 'and' 'ret_V_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node ret_V_51)   --->   "%ret_V_79 = and i32 %rhs_V_37, %rhs_V_36" [sha256d/sha256d.cpp:162]   --->   Operation 508 'and' 'ret_V_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 509 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_51 = xor i32 %ret_V_78, %ret_V_79" [sha256d/sha256d.cpp:162]   --->   Operation 509 'xor' 'ret_V_51' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 510 [1/1] (1.20ns)   --->   "%e_V_2 = add i32 %t1_V_1, %p_03482_0" [sha256d/sha256d.cpp:166]   --->   Operation 510 'add' 'e_V_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_18 = add i32 %ret_V_48, %t1_V_1" [sha256d/sha256d.cpp:170]   --->   Operation 511 'add' 'add_ln209_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 512 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%a_V_2 = add i32 %add_ln209_18, %ret_V_51" [sha256d/sha256d.cpp:170]   --->   Operation 512 'add' 'a_V_2' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 513 [1/1] (0.00ns)   --->   "br label %.preheader9" [sha256d/sha256d.cpp:160]   --->   Operation 513 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 17> <Delay = 1.99>
ST_41 : Operation 514 [1/1] (1.20ns)   --->   "%add_ln700_17 = add i32 %rhs_V_37, 1013904242" [sha256d/sha256d.cpp:175]   --->   Operation 514 'add' 'add_ln700_17' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 515 [1/1] (0.79ns)   --->   "store i32 %add_ln700_17, i32* %state_V_addr_2, align 8" [sha256d/sha256d.cpp:175]   --->   Operation 515 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_41 : Operation 516 [1/1] (1.20ns)   --->   "%add_ln700_18 = add i32 %p_03482_0, -1521486534" [sha256d/sha256d.cpp:176]   --->   Operation 516 'add' 'add_ln700_18' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 517 [1/1] (0.79ns)   --->   "store i32 %add_ln700_18, i32* %state_V_addr_3, align 4" [sha256d/sha256d.cpp:176]   --->   Operation 517 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 42 <SV = 18> <Delay = 1.99>
ST_42 : Operation 518 [1/1] (1.20ns)   --->   "%add_ln700_19 = add i32 %lhs_V_21, 1359893119" [sha256d/sha256d.cpp:177]   --->   Operation 518 'add' 'add_ln700_19' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 519 [1/1] (0.79ns)   --->   "store i32 %add_ln700_19, i32* %state_V_addr_4, align 16" [sha256d/sha256d.cpp:177]   --->   Operation 519 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_42 : Operation 520 [1/1] (1.20ns)   --->   "%add_ln700_20 = add i32 %rhs_V_34, -1694144372" [sha256d/sha256d.cpp:178]   --->   Operation 520 'add' 'add_ln700_20' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 521 [1/1] (0.79ns)   --->   "store i32 %add_ln700_20, i32* %state_V_addr_5, align 4" [sha256d/sha256d.cpp:178]   --->   Operation 521 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 43 <SV = 19> <Delay = 1.99>
ST_43 : Operation 522 [1/1] (1.20ns)   --->   "%add_ln700_21 = add i32 %rhs_V_35, 528734635" [sha256d/sha256d.cpp:179]   --->   Operation 522 'add' 'add_ln700_21' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 523 [1/1] (0.79ns)   --->   "store i32 %add_ln700_21, i32* %state_V_addr_6, align 8" [sha256d/sha256d.cpp:179]   --->   Operation 523 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_43 : Operation 524 [1/1] (1.20ns)   --->   "%add_ln700_22 = add i32 %p_03517_0, 1541459225" [sha256d/sha256d.cpp:180]   --->   Operation 524 'add' 'add_ln700_22' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 525 [1/1] (0.79ns)   --->   "store i32 %add_ln700_22, i32* %state_V_addr_7, align 4" [sha256d/sha256d.cpp:180]   --->   Operation 525 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_43 : Operation 526 [1/1] (0.75ns)   --->   "br label %14" [sha256d/sha256d.cpp:182]   --->   Operation 526 'br' <Predicate = true> <Delay = 0.75>

State 44 <SV = 20> <Delay = 0.88>
ST_44 : Operation 527 [1/1] (0.00ns)   --->   "%i32_0 = phi i4 [ 0, %13 ], [ %i_9, %15 ]"   --->   Operation 527 'phi' 'i32_0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 528 [1/1] (0.88ns)   --->   "%icmp_ln182 = icmp eq i4 %i32_0, -8" [sha256d/sha256d.cpp:182]   --->   Operation 528 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 529 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 529 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 530 [1/1] (0.86ns)   --->   "%i_9 = add i4 %i32_0, 1" [sha256d/sha256d.cpp:182]   --->   Operation 530 'add' 'i_9' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 531 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %16, label %15" [sha256d/sha256d.cpp:182]   --->   Operation 531 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i4 %i32_0 to i64" [sha256d/sha256d.cpp:183]   --->   Operation 532 'zext' 'zext_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_44 : Operation 533 [1/1] (0.00ns)   --->   "%state_V_addr_9 = getelementptr [8 x i32]* %state_V, i64 0, i64 %zext_ln183" [sha256d/sha256d.cpp:183]   --->   Operation 533 'getelementptr' 'state_V_addr_9' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_44 : Operation 534 [2/2] (0.79ns)   --->   "%state_V_load_9 = load i32* %state_V_addr_9, align 4" [sha256d/sha256d.cpp:183]   --->   Operation 534 'load' 'state_V_load_9' <Predicate = (!icmp_ln182)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_44 : Operation 535 [1/1] (0.00ns)   --->   "ret void" [sha256d/sha256d.cpp:185]   --->   Operation 535 'ret' <Predicate = (icmp_ln182)> <Delay = 0.00>

State 45 <SV = 21> <Delay = 1.58>
ST_45 : Operation 536 [1/2] (0.79ns)   --->   "%state_V_load_9 = load i32* %state_V_addr_9, align 4" [sha256d/sha256d.cpp:183]   --->   Operation 536 'load' 'state_V_load_9' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_45 : Operation 537 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [8 x i32]* %output_V, i64 0, i64 %zext_ln183" [sha256d/sha256d.cpp:183]   --->   Operation 537 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 538 [1/1] (0.79ns)   --->   "store i32 %state_V_load_9, i32* %output_V_addr, align 4" [sha256d/sha256d.cpp:183]   --->   Operation 538 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_45 : Operation 539 [1/1] (0.00ns)   --->   "br label %14" [sha256d/sha256d.cpp:182]   --->   Operation 539 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.79ns
The critical path consists of the following:
	'alloca' operation ('state.V', sha256d/sha256d.cpp:36) [8]  (0 ns)
	'getelementptr' operation ('state_V_addr', sha256d/sha256d.cpp:38) [15]  (0 ns)
	'store' operation ('store_ln38', sha256d/sha256d.cpp:38) of constant 1779033703 on array 'state.V', sha256d/sha256d.cpp:36 [16]  (0.79 ns)

 <State 2>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('state_V_addr_2', sha256d/sha256d.cpp:40) [19]  (0 ns)
	'store' operation ('store_ln40', sha256d/sha256d.cpp:40) of constant 1013904242 on array 'state.V', sha256d/sha256d.cpp:36 [20]  (0.79 ns)

 <State 3>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('state_V_addr_4', sha256d/sha256d.cpp:42) [23]  (0 ns)
	'store' operation ('store_ln42', sha256d/sha256d.cpp:42) of constant 1359893119 on array 'state.V', sha256d/sha256d.cpp:36 [24]  (0.79 ns)

 <State 4>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('state_V_addr_6', sha256d/sha256d.cpp:44) [27]  (0 ns)
	'store' operation ('store_ln44', sha256d/sha256d.cpp:44) of constant 528734635 on array 'state.V', sha256d/sha256d.cpp:36 [28]  (0.79 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('data1_V_addr', sha256d/sha256d.cpp:52) [46]  (0 ns)
	'store' operation ('store_ln52', sha256d/sha256d.cpp:52) of constant 128 on array 'data1.V', sha256d/sha256d.cpp:48 [47]  (1.35 ns)

 <State 6>: 2.14ns
The critical path consists of the following:
	'load' operation ('input_V_load', sha256d/sha256d.cpp:50) on array 'input_V' [41]  (0.789 ns)
	'store' operation ('store_ln50', sha256d/sha256d.cpp:50) of variable 'input_V_load', sha256d/sha256d.cpp:50 on array 'data1.V', sha256d/sha256d.cpp:48 [43]  (1.35 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256d/sha256d.cpp:54) [50]  (0 ns)
	'getelementptr' operation ('data1_V_addr_2', sha256d/sha256d.cpp:55) [56]  (0 ns)
	'store' operation ('store_ln55', sha256d/sha256d.cpp:55) of constant 0 on array 'data1.V', sha256d/sha256d.cpp:48 [57]  (1.35 ns)

 <State 8>: 2.4ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256d/sha256d.cpp:59) [63]  (0 ns)
	'lshr' operation ('lshr_ln1503', sha256d/sha256d.cpp:60) [75]  (1.05 ns)
	'store' operation ('store_ln60', sha256d/sha256d.cpp:60) of variable 'trunc_ln1503', sha256d/sha256d.cpp:60 on array 'data1.V', sha256d/sha256d.cpp:48 [78]  (1.35 ns)

 <State 9>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256d/sha256d.cpp:64) [83]  (0 ns)
	'getelementptr' operation ('data1_V_addr_3', sha256d/sha256d.cpp:65) [91]  (0 ns)
	'load' operation ('data1_V_load', sha256d/sha256d.cpp:65) on array 'data1.V', sha256d/sha256d.cpp:48 [92]  (1.35 ns)

 <State 10>: 2.7ns
The critical path consists of the following:
	'load' operation ('data1_V_load', sha256d/sha256d.cpp:65) on array 'data1.V', sha256d/sha256d.cpp:48 [92]  (1.35 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'data1_V_load', sha256d/sha256d.cpp:65 on array 'data.V', sha256d/sha256d.cpp:63 [93]  (1.35 ns)

 <State 11>: 1.76ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256d/sha256d.cpp:67) [98]  (0 ns)
	'xor' operation ('xor_ln68', sha256d/sha256d.cpp:68) [107]  (0.409 ns)
	'getelementptr' operation ('data1_V_addr_5', sha256d/sha256d.cpp:68) [109]  (0 ns)
	'load' operation ('data1_V_load_1', sha256d/sha256d.cpp:68) on array 'data1.V', sha256d/sha256d.cpp:48 [110]  (1.35 ns)

 <State 12>: 2.7ns
The critical path consists of the following:
	'load' operation ('data1_V_load_1', sha256d/sha256d.cpp:68) on array 'data1.V', sha256d/sha256d.cpp:48 [110]  (1.35 ns)
	'store' operation ('store_ln68', sha256d/sha256d.cpp:68) of variable 'data1_V_load_1', sha256d/sha256d.cpp:68 on array 'data.V', sha256d/sha256d.cpp:63 [111]  (1.35 ns)

 <State 13>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j.V') with incoming values : ('j.V', sha256d/sha256d.cpp:75) [124]  (0.755 ns)

 <State 14>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', sha256d/sha256d.cpp:75) [124]  (0 ns)
	'or' operation ('ret.V', sha256d/sha256d.cpp:76) [133]  (0 ns)
	'getelementptr' operation ('data_V_addr_2', sha256d/sha256d.cpp:76) [136]  (0 ns)
	'load' operation ('rhs.V', sha256d/sha256d.cpp:76) on array 'data.V', sha256d/sha256d.cpp:63 [137]  (1.35 ns)

 <State 15>: 2.7ns
The critical path consists of the following:
	'load' operation ('rhs.V', sha256d/sha256d.cpp:76) on array 'data.V', sha256d/sha256d.cpp:63 [137]  (1.35 ns)
	'store' operation ('store_ln76', sha256d/sha256d.cpp:76) of variable 'zext_ln209', sha256d/sha256d.cpp:76 on array 'm.V', sha256d/sha256d.cpp:73 [140]  (1.35 ns)

 <State 16>: 2.24ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', sha256d/sha256d.cpp:77) [146]  (0 ns)
	'add' operation ('ret.V', sha256d/sha256d.cpp:78) [153]  (0.887 ns)
	'getelementptr' operation ('m_V_addr_1', sha256d/sha256d.cpp:78) [155]  (0 ns)
	'load' operation ('m_V_load', sha256d/sha256d.cpp:78) on array 'm.V', sha256d/sha256d.cpp:73 [156]  (1.35 ns)

 <State 17>: 2.24ns
The critical path consists of the following:
	'add' operation ('ret.V', sha256d/sha256d.cpp:78) [171]  (0.887 ns)
	'getelementptr' operation ('m_V_addr_3', sha256d/sha256d.cpp:78) [173]  (0 ns)
	'load' operation ('m_V_load_2', sha256d/sha256d.cpp:78) on array 'm.V', sha256d/sha256d.cpp:73 [174]  (1.35 ns)

 <State 18>: 4.8ns
The critical path consists of the following:
	'load' operation ('m_V_load_2', sha256d/sha256d.cpp:78) on array 'm.V', sha256d/sha256d.cpp:73 [174]  (1.35 ns)
	'xor' operation ('ret.V', sha256d/sha256d.cpp:78) [184]  (0 ns)
	'add' operation ('add_ln209_1', sha256d/sha256d.cpp:78) [190]  (1.2 ns)
	'add' operation ('add_ln209_2', sha256d/sha256d.cpp:78) [191]  (0.889 ns)
	'store' operation ('store_ln78', sha256d/sha256d.cpp:78) of variable 'add_ln209_2', sha256d/sha256d.cpp:78 on array 'm.V', sha256d/sha256d.cpp:73 [193]  (1.35 ns)

 <State 19>: 0.79ns
The critical path consists of the following:
	'load' operation ('a.V', sha256d/sha256d.cpp:80) on array 'state.V', sha256d/sha256d.cpp:36 [197]  (0.79 ns)

 <State 20>: 0.79ns
The critical path consists of the following:
	'load' operation ('c.V', sha256d/sha256d.cpp:82) on array 'state.V', sha256d/sha256d.cpp:36 [199]  (0.79 ns)

 <State 21>: 0.79ns
The critical path consists of the following:
	'load' operation ('e.V', sha256d/sha256d.cpp:84) on array 'state.V', sha256d/sha256d.cpp:36 [201]  (0.79 ns)

 <State 22>: 0.79ns
The critical path consists of the following:
	'load' operation ('g.V', sha256d/sha256d.cpp:86) on array 'state.V', sha256d/sha256d.cpp:36 [203]  (0.79 ns)

 <State 23>: 1.99ns
The critical path consists of the following:
	'phi' operation ('a.V') with incoming values : ('a.V', sha256d/sha256d.cpp:80) ('a.V', sha256d/sha256d.cpp:99) [208]  (0 ns)
	'add' operation ('add_ln700_3', sha256d/sha256d.cpp:102) [265]  (1.2 ns)
	'store' operation ('store_ln102', sha256d/sha256d.cpp:102) of variable 'add_ln700_3', sha256d/sha256d.cpp:102 on array 'state.V', sha256d/sha256d.cpp:36 [266]  (0.79 ns)

 <State 24>: 3.44ns
The critical path consists of the following:
	'load' operation ('K_V_load', sha256d/sha256d.cpp:90) on array 'K_V' [238]  (1.35 ns)
	'add' operation ('add_ln209_3', sha256d/sha256d.cpp:90) [241]  (0 ns)
	'add' operation ('t1.V', sha256d/sha256d.cpp:90) [244]  (0.889 ns)
	'add' operation ('e.V', sha256d/sha256d.cpp:95) [260]  (1.2 ns)

 <State 25>: 1.99ns
The critical path consists of the following:
	'add' operation ('add_ln700_6', sha256d/sha256d.cpp:105) [271]  (1.2 ns)
	'store' operation ('store_ln105', sha256d/sha256d.cpp:105) of variable 'add_ln700_6', sha256d/sha256d.cpp:105 on array 'state.V', sha256d/sha256d.cpp:36 [272]  (0.79 ns)

 <State 26>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln106', sha256d/sha256d.cpp:106) of variable 'add_ln700_7', sha256d/sha256d.cpp:106 on array 'state.V', sha256d/sha256d.cpp:36 [274]  (0.79 ns)

 <State 27>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln108', sha256d/sha256d.cpp:108) of variable 'add_ln700_9', sha256d/sha256d.cpp:108 on array 'state.V', sha256d/sha256d.cpp:36 [278]  (0.79 ns)

 <State 28>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256d/sha256d.cpp:113) [285]  (0 ns)
	'icmp' operation ('icmp_ln113', sha256d/sha256d.cpp:113) [286]  (0.884 ns)

 <State 29>: 1.58ns
The critical path consists of the following:
	'load' operation ('state_V_load', sha256d/sha256d.cpp:114) on array 'state.V', sha256d/sha256d.cpp:36 [293]  (0.79 ns)
	'store' operation ('store_ln114', sha256d/sha256d.cpp:114) of variable 'state_V_load', sha256d/sha256d.cpp:114 on array 'hash1.V', sha256d/sha256d.cpp:112 [295]  (0.79 ns)

 <State 30>: 0.887ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256d/sha256d.cpp:119) [300]  (0 ns)
	'add' operation ('i', sha256d/sha256d.cpp:119) [303]  (0.887 ns)

 <State 31>: 3.12ns
The critical path consists of the following:
	'sub' operation ('op2', sha256d/sha256d.cpp:120) [312]  (0.878 ns)
	'lshr' operation ('lshr_ln1503_1', sha256d/sha256d.cpp:120) [315]  (1.45 ns)
	'store' operation ('store_ln120', sha256d/sha256d.cpp:120) of variable 'trunc_ln1503_1', sha256d/sha256d.cpp:120 on array 'data2.V', sha256d/sha256d.cpp:118 [318]  (0.79 ns)

 <State 32>: 0.887ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256d/sha256d.cpp:124) [325]  (0 ns)
	'add' operation ('i', sha256d/sha256d.cpp:124) [333]  (0.887 ns)

 <State 33>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256d/sha256d.cpp:129) [338]  (0 ns)
	'lshr' operation ('lshr_ln1503_2', sha256d/sha256d.cpp:130) [350]  (0.995 ns)
	'store' operation ('store_ln130', sha256d/sha256d.cpp:130) of variable 'trunc_ln1503_12', sha256d/sha256d.cpp:130 on array 'data2.V', sha256d/sha256d.cpp:118 [353]  (0.79 ns)

 <State 34>: 0.897ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', sha256d/sha256d.cpp:146) [358]  (0 ns)
	'add' operation ('j.V', sha256d/sha256d.cpp:146) [374]  (0.897 ns)

 <State 35>: 2.14ns
The critical path consists of the following:
	'load' operation ('rhs.V', sha256d/sha256d.cpp:147) on array 'data2.V', sha256d/sha256d.cpp:118 [370]  (0.79 ns)
	'store' operation ('store_ln147', sha256d/sha256d.cpp:147) of variable 'zext_ln209_1', sha256d/sha256d.cpp:147 on array 'm.V', sha256d/sha256d.cpp:144 [373]  (1.35 ns)

 <State 36>: 2.24ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', sha256d/sha256d.cpp:148) [379]  (0 ns)
	'add' operation ('ret.V', sha256d/sha256d.cpp:149) [386]  (0.887 ns)
	'getelementptr' operation ('m_V_1_addr_1', sha256d/sha256d.cpp:149) [388]  (0 ns)
	'load' operation ('m_V_1_load', sha256d/sha256d.cpp:149) on array 'm.V', sha256d/sha256d.cpp:144 [389]  (1.35 ns)

 <State 37>: 2.24ns
The critical path consists of the following:
	'add' operation ('ret.V', sha256d/sha256d.cpp:149) [404]  (0.887 ns)
	'getelementptr' operation ('m_V_1_addr_3', sha256d/sha256d.cpp:149) [406]  (0 ns)
	'load' operation ('m_V_1_load_2', sha256d/sha256d.cpp:149) on array 'm.V', sha256d/sha256d.cpp:144 [407]  (1.35 ns)

 <State 38>: 4.8ns
The critical path consists of the following:
	'load' operation ('m_V_1_load_2', sha256d/sha256d.cpp:149) on array 'm.V', sha256d/sha256d.cpp:144 [407]  (1.35 ns)
	'xor' operation ('ret.V', sha256d/sha256d.cpp:149) [417]  (0 ns)
	'add' operation ('add_ln209_11', sha256d/sha256d.cpp:149) [423]  (1.2 ns)
	'add' operation ('add_ln209_12', sha256d/sha256d.cpp:149) [424]  (0.889 ns)
	'store' operation ('store_ln149', sha256d/sha256d.cpp:149) of variable 'add_ln209_12', sha256d/sha256d.cpp:149 on array 'm.V', sha256d/sha256d.cpp:144 [426]  (1.35 ns)

 <State 39>: 1.99ns
The critical path consists of the following:
	'phi' operation ('a.V') with incoming values : ('a.V', sha256d/sha256d.cpp:170) [433]  (0 ns)
	'add' operation ('add_ln700_15', sha256d/sha256d.cpp:173) [490]  (1.2 ns)
	'store' operation ('store_ln173', sha256d/sha256d.cpp:173) of variable 'add_ln700_15', sha256d/sha256d.cpp:173 on array 'state.V', sha256d/sha256d.cpp:36 [491]  (0.79 ns)

 <State 40>: 3.44ns
The critical path consists of the following:
	'load' operation ('K_V_load_1', sha256d/sha256d.cpp:161) on array 'K_V' [463]  (1.35 ns)
	'add' operation ('add_ln209_13', sha256d/sha256d.cpp:161) [466]  (0 ns)
	'add' operation ('t1.V', sha256d/sha256d.cpp:161) [469]  (0.889 ns)
	'add' operation ('e.V', sha256d/sha256d.cpp:166) [485]  (1.2 ns)

 <State 41>: 1.99ns
The critical path consists of the following:
	'add' operation ('add_ln700_17', sha256d/sha256d.cpp:175) [494]  (1.2 ns)
	'store' operation ('store_ln175', sha256d/sha256d.cpp:175) of variable 'add_ln700_17', sha256d/sha256d.cpp:175 on array 'state.V', sha256d/sha256d.cpp:36 [495]  (0.79 ns)

 <State 42>: 1.99ns
The critical path consists of the following:
	'add' operation ('add_ln700_19', sha256d/sha256d.cpp:177) [498]  (1.2 ns)
	'store' operation ('store_ln177', sha256d/sha256d.cpp:177) of variable 'add_ln700_19', sha256d/sha256d.cpp:177 on array 'state.V', sha256d/sha256d.cpp:36 [499]  (0.79 ns)

 <State 43>: 1.99ns
The critical path consists of the following:
	'add' operation ('add_ln700_21', sha256d/sha256d.cpp:179) [502]  (1.2 ns)
	'store' operation ('store_ln179', sha256d/sha256d.cpp:179) of variable 'add_ln700_21', sha256d/sha256d.cpp:179 on array 'state.V', sha256d/sha256d.cpp:36 [503]  (0.79 ns)

 <State 44>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256d/sha256d.cpp:182) [508]  (0 ns)
	'icmp' operation ('icmp_ln182', sha256d/sha256d.cpp:182) [509]  (0.884 ns)

 <State 45>: 1.58ns
The critical path consists of the following:
	'load' operation ('state_V_load_9', sha256d/sha256d.cpp:183) on array 'state.V', sha256d/sha256d.cpp:36 [516]  (0.79 ns)
	'store' operation ('store_ln183', sha256d/sha256d.cpp:183) of variable 'state_V_load_9', sha256d/sha256d.cpp:183 on array 'output_V' [518]  (0.79 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
