$version
   Generated by VerilatedVcd
$end
$date
   Tue 30 Jan 2024 09:49:48 CET
$end
$timescale
   1ps
$end
$scope module TOP $end
$var wire 1 # clock  $end
$var wire 1 % io_in  $end
$var wire 1 ' io_inDebug  $end
$var wire 1 & io_out  $end
$var wire 1 $ reset  $end

$scope module DetectTwoOnes $end
$var wire 1 # clock  $end
$var wire 1 $ reset  $end
$var wire 2 ( state [1:0] $end

$scope module io $end
$var wire 1 % in  $end
$var wire 1 & out  $end
$var wire 1 ' inDebug  $end

$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0#
1$
0%
0&
0'
b00 (
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
1%
1'
#17
1#
b01 (
#18
0#
0%
0'
#19
1#
b00 (
#20
0#
1%
1'
#21
1#
b01 (
#22
0#
#23
1#
1&
b10 (
#24
0#
0%
0'
#25
1#
0&
b00 (
#26
0#
1%
1'
#27
1#
b01 (
#28
0#
#29
1#
1&
b10 (
#30
0#
#31
1#
