#ifndef _HW_MCASP_H_
#define _HW_MCASP_H_

#ifdef __cplusplus
extern "C" {
#endif


MCASP_IOCTL_TX_RESET
MCASP_IOCTL_RX_RESET
MCASP_IOCTL_WRITE_FIFO_ENABLE
MCASP_IOCTL_READ_FIFO_ENABLE
MCASP_IOCTL_TX_FMT_MASK_SET
MCASP_IOCTL_RX_FMT_MASK_SET
MCASP_IOCTL_TX_FMT_SET
MCASP_IOCTL_RX_FMT_SET
MCASP_IOCTL_TX_FMT_I2S_SET
MCASP_IOCTL_RX_FMT_I2S_SET
MCASP_IOCTL_TX_FRAME_SYNC_CFG
MCASP_IOCTL_RX_FRAME_SYNC_CFG
MCASP_IOCTL_TX_CLK_CFG
MCASP_IOCTL_RX_CLK_CFG
MCASP_IOCTL_TX_CLK_POLARITY_SET
MCASP_IOCTL_RX_CLK_POLARITY_SET
MCASP_IOCTL_TX_HF_CLK_POLARITY_SET
MCASP_IOCTL_RX_HF_CLK_POLARITY_SET
MCASP_IOCTL_TX_RX_CLK_SYNC_ENABLE
MCASP_IOCTL_TX_RX_CLK_SYNC_DISABLE
MCASP_IOCTL_SERIALIZER_TX_SET
MCASP_IOCTL_SERIALIZER_RX_SET
MCASP_IOCTL_SERIALIZER_INACTIVATE
MCASP_IOCTL_PIN_DIR_OUTPUT_SET
MCASP_IOCTL_PIN_DIR_INPUT_SET
MCASP_IOCTL_PIN_MCASP_IOCTL_SET
MCASP_IOCTL_PIN_GPIO_SET
MCASP_IOCTL_TX_TIME_SLOT_SET
MCASP_IOCTL_RX_TIME_SLOT_SET
MCASP_IOCTL_TX_INT_DISABLE
MCASP_IOCTL_RX_INT_DISABLE
MCASP_IOCTL_TX_INT_ENABLE
MCASP_IOCTL_RX_INT_ENABLE
MCASP_IOCTL_TX_CLK_START
MCASP_IOCTL_RX_CLK_START
MCASP_IOCTL_TX_SER_ACTIVATE
MCASP_IOCTL_RX_SER_ACTIVATE
MCASP_IOCTL_TX_ENABLE
MCASP_IOCTL_RX_ENABLE
MCASP_IOCTL_A_MUTE_ENABLE
MCASP_IOCTL_A_MUTE_DISABLE
MCASP_IOCTL_A_MUTE_IN_ACTIVATE
MCASP_IOCTL_TX_CLK_CHECK_CONFIG
MCASP_IOCTL_RX_CLK_CHECK_CONFIG
MCASP_IOCTL_TX_BUF_WRITE
MCASP_IOCTL_DIT_ENABLE
MCASP_IOCTL_DIT_DISABLE
MCASP_IOCTL_DIT_CHAN_STAT_WRITE
MCASP_IOCTL_DIT_CHAN_USR_DATA_WRITE
MCASP_IOCTL_DIT_CHAN_STAT_READ
MCASP_IOCTL_DIT_CHAN_USR_DATA_READ
MCASP_IOCTL_RX_BUF_READ
MCASP_IOCTL_TX_STATUS_GET
MCASP_IOCTL_RX_STATUS_GET
MCASP_IOCTL_CONTEXT_SAVECTRL
MCASP_IOCTL_CONTEXT_RESTORECTRL

#ifdef __cplusplus
}
#endif

#endif // _HW_MCASP_H_
