timestamp 1584774070
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use nfet nfet_0 1 0 322 0 1 9
use cap_mim$2 cap_mim$2_0 1 0 1193 0 1 -513
use cap_mim$1 cap_mim$1_0 1 0 -2376 0 1 -513
port "VIN" 2 397 289 397 289 m1
port "VSS" 1 376 -385 376 -385 m1
node "VIN" 0 0 397 289 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_99_69#" 3 1237.31 99 69 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17600 600 192820 4378 17600 600 17600 600 137720 1692
node "m1_497_71#" 3 1303.66 497 71 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17600 600 188402 4806 17600 600 17600 600 137720 1692
substrate "VSS" 0 0 376 -385 m1 0 0 0 0 0 0 40000 1000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234252 1936 48400 880 48400 880 541730 5620 1310760 12356
cap "m1_497_71#" "m1_99_69#" 176.33
cap "cap_mim$1_0/S" "cap_mim$1_0/VSS" 242.116
cap "nfet_0/a_138_0#" "cap_mim$1_0/S" 16.2098
cap "cap_mim$2_0/VSS" "cap_mim$1_0/VSS" 5.79475
cap "VIN" "cap_mim$1_0/VSS" 0.70737
cap "cap_mim$2_0/VSS" "cap_mim$1_0/S" 0.949328
cap "nfet_0/a_138_0#" "cap_mim$1_0/VSS" 0.374238
cap "cap_mim$1_0/S" "cap_mim$1_0/VSS" 186.899
cap "VIN" "cap_mim$1_0/S" 0.594794
cap "cap_mim$2_0/D" "cap_mim$1_0/S" 16.2103
cap "cap_mim$2_0/D" "cap_mim$2_0/VSS" 153.864
cap "VIN" "cap_mim$1_0/S" 0.617603
cap "cap_mim$2_0/VSS" "VIN" 32.6706
cap "cap_mim$1_0/VSS" "cap_mim$2_0/VSS" 5.79475
cap "cap_mim$2_0/D" "VIN" 1.21631
cap "cap_mim$2_0/D" "cap_mim$1_0/VSS" 0.949328
cap "cap_mim$1_0/VSS" "VIN" 0.125736
cap "cap_mim$2_0/VSS" "cap_mim$1_0/S" 6.00936
cap "cap_mim$2_0/VSS" "cap_mim$2_0/D" 272.449
cap "nfet_0/a_138_0#" "cap_mim$1_0/VSS" 3.1803
cap "cap_mim$2_0/VSS" "cap_mim$1_0/VSS" 14.4468
cap "cap_mim$1_0/S" "cap_mim$1_0/VSS" 148.261
cap "cap_mim$1_0/S" "cap_mim$2_0/VSS" 0.920892
cap "cap_mim$1_0/S" "nfet_0/a_138_0#" 18.1877
cap "VIN" "cap_mim$1_0/VSS" 1.75653
cap "cap_mim$1_0/S" "VIN" 6.1654
cap "cap_mim$2_0/VSS" "VIN" 5.99932
cap "VIN" "cap_mim$1_0/S" 6.93255
cap "cap_mim$2_0/D" "cap_mim$1_0/VSS" 1.28596
cap "cap_mim$2_0/D" "cap_mim$2_0/VSS" 72.5498
cap "cap_mim$2_0/D" "cap_mim$1_0/S" 7.0411
cap "cap_mim$2_0/VSS" "cap_mim$1_0/VSS" 14.4468
cap "cap_mim$2_0/VSS" "cap_mim$1_0/S" 4.17621
cap "cap_mim$2_0/D" "VIN" 48.9351
cap "cap_mim$1_0/VSS" "VIN" 0.55026
cap "cap_mim$2_0/D" "cap_mim$2_0/VSS" 77.5557
merge "cap_mim$2_0/VSS" "cap_mim$2_0/VSUBS" -1074.78 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -876 0 0
merge "cap_mim$2_0/VSUBS" "cap_mim$1_0/VSUBS"
merge "cap_mim$1_0/VSUBS" "cap_mim$1_0/VSS"
merge "cap_mim$1_0/VSS" "nfet_0/VSUBS"
merge "nfet_0/VSUBS" "VSS"
merge "nfet_0/a_38_n60#" "VIN" -10.8333 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cap_mim$1_0/S" "nfet_0/a_n84_0#" -498.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5776 -304 0 0 0 0 0 0 0 -440
merge "nfet_0/a_n84_0#" "m1_99_69#"
merge "cap_mim$2_0/D" "nfet_0/a_138_0#" -506.275 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5700 -302 0 0 0 0 0 0 0 -440
merge "nfet_0/a_138_0#" "m1_497_71#"
