<profile>

<section name = "Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_92_1'" level="0">
<item name = "Date">Fri Jun 13 14:38:44 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">bnn_hls</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.907 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">786, 786, 7.860 us, 7.860 us, 785, 785, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_92_1">784, 784, 2, 1, 1, 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 78, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 45, -</column>
<column name="Register">-, -, 24, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln92_fu_1667_p2">+, 0, 0, 13, 10, 1</column>
<column name="ap_block_pp0_stage0_01001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln40_fu_1688_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln92_fu_1661_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="select_ln96_fu_1694_p3">select, 0, 0, 9, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 10, 20</column>
<column name="i_fu_1620">9, 2, 10, 20</column>
<column name="input_stream_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_fu_1624">1, 0, 32, 31</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_1_reg_1724">10, 0, 10, 0</column>
<column name="i_fu_1620">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, feedforward_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, feedforward_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, feedforward_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, feedforward_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, feedforward_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, feedforward_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="input_stream_TVALID">in, 1, axis, input_stream_V_data_V, pointer</column>
<column name="input_stream_TDATA">in, 32, axis, input_stream_V_data_V, pointer</column>
<column name="input_stream_TREADY">out, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TDEST">in, 8, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TKEEP">in, 4, axis, input_stream_V_keep_V, pointer</column>
<column name="input_stream_TSTRB">in, 4, axis, input_stream_V_strb_V, pointer</column>
<column name="input_stream_TUSER">in, 2, axis, input_stream_V_user_V, pointer</column>
<column name="input_stream_TLAST">in, 1, axis, input_stream_V_last_V, pointer</column>
<column name="input_stream_TID">in, 5, axis, input_stream_V_id_V, pointer</column>
<column name="a_out">out, 32, ap_vld, a_out, pointer</column>
<column name="a_out_ap_vld">out, 1, ap_vld, a_out, pointer</column>
</table>
</item>
</section>
</profile>
