Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad_3_1_3/MC12026A/TB_Head_isim_beh.exe -prj /home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad_3_1_3/MC12026A/TB_Head_beh.prj work.TB_Head 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad_3_1_3/MC12026A/Sources/Head.vhd" into library work
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad_3_1_3/MC12026A/Sources/TB_Head.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95032 KB
Fuse CPU Usage: 1210 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture arq_head of entity En_Head [en_head_default]
Compiling architecture behavior of entity tb_head
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad_3_1_3/MC12026A/TB_Head_isim_beh.exe
Fuse Memory Usage: 660748 KB
Fuse CPU Usage: 1230 ms
GCC CPU Usage: 170 ms
