DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
]
libraryRefs [
"ieee"
"NSK600_lib"
]
)
version "25.1"
appVersion "2010.2a (Build 7)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 2506,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 403,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "control_enet"
t "t_control_v24_x"
o 90
suid 2450,0
)
)
uid 13303,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "control_switch"
t "t_control_switch"
o 98
suid 2451,0
)
)
uid 13305,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_agr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 121
suid 2452,0
)
)
uid 13307,0
)
*17 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 122
suid 2453,0
)
)
uid 13309,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch10"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 123
suid 2454,0
)
)
uid 13311,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 124
suid 2455,0
)
)
uid 13313,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 125
suid 2456,0
)
)
uid 13315,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 126
suid 2457,0
)
)
uid 13317,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 127
suid 2458,0
)
)
uid 13319,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 128
suid 2459,0
)
)
uid 13321,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch7"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 129
suid 2460,0
)
)
uid 13323,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch8"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 130
suid 2461,0
)
)
uid 13325,0
)
*26 (LogPort
port (LogicalPort
decl (Decl
n "rx_ch9"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 131
suid 2462,0
)
)
uid 13327,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_enet"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 133
suid 2463,0
)
)
uid 13329,0
)
*28 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_g703"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 134
suid 2464,0
)
)
uid 13331,0
)
*29 (LogPort
port (LogicalPort
decl (Decl
n "rx_nsk_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 136
suid 2465,0
)
)
uid 13333,0
)
*30 (LogPort
port (LogicalPort
decl (Decl
n "rx_nsk_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 137
suid 2466,0
)
)
uid 13335,0
)
*31 (LogPort
port (LogicalPort
decl (Decl
n "rx_nsk_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 138
suid 2467,0
)
)
uid 13337,0
)
*32 (LogPort
port (LogicalPort
decl (Decl
n "rx_nsk_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 139
suid 2468,0
)
)
uid 13339,0
)
*33 (LogPort
port (LogicalPort
decl (Decl
n "rx_ofdm"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 140
suid 2469,0
)
)
uid 13341,0
)
*34 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v11_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 147
suid 2470,0
)
)
uid 13343,0
)
*35 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v11_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 148
suid 2471,0
)
)
uid 13345,0
)
*36 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v24_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 149
suid 2472,0
)
)
uid 13347,0
)
*37 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v24_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 150
suid 2473,0
)
)
uid 13349,0
)
*38 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v24_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 151
suid 2474,0
)
)
uid 13351,0
)
*39 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v24_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 152
suid 2475,0
)
)
uid 13353,0
)
*40 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v24_5"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 153
suid 2476,0
)
)
uid 13355,0
)
*41 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_v24_6"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 154
suid 2477,0
)
)
uid 13357,0
)
*42 (LogPort
port (LogicalPort
m 1
decl (Decl
n "status_switch"
t "t_status_switch"
o 169
suid 2478,0
)
)
uid 13359,0
)
*43 (LogPort
port (LogicalPort
decl (Decl
n "tx_agr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 178
suid 2479,0
)
)
uid 13361,0
)
*44 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 179
suid 2480,0
)
)
uid 13363,0
)
*45 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch10"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 180
suid 2481,0
)
)
uid 13365,0
)
*46 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 181
suid 2482,0
)
)
uid 13367,0
)
*47 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 182
suid 2483,0
)
)
uid 13369,0
)
*48 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 183
suid 2484,0
)
)
uid 13371,0
)
*49 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 184
suid 2485,0
)
)
uid 13373,0
)
*50 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 185
suid 2486,0
)
)
uid 13375,0
)
*51 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch7"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 186
suid 2487,0
)
)
uid 13377,0
)
*52 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch8"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 187
suid 2488,0
)
)
uid 13379,0
)
*53 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ch9"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 188
suid 2489,0
)
)
uid 13381,0
)
*54 (LogPort
port (LogicalPort
decl (Decl
n "tx_enet"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 190
suid 2490,0
)
)
uid 13383,0
)
*55 (LogPort
port (LogicalPort
decl (Decl
n "tx_g703"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 191
suid 2491,0
)
)
uid 13385,0
)
*56 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_nsk_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 193
suid 2492,0
)
)
uid 13387,0
)
*57 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_nsk_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 194
suid 2493,0
)
)
uid 13389,0
)
*58 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_nsk_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 195
suid 2494,0
)
)
uid 13391,0
)
*59 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_nsk_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 196
suid 2495,0
)
)
uid 13393,0
)
*60 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ofdm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 197
suid 2496,0
)
)
uid 13395,0
)
*61 (LogPort
port (LogicalPort
decl (Decl
n "tx_v11_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 204
suid 2497,0
)
)
uid 13397,0
)
*62 (LogPort
port (LogicalPort
decl (Decl
n "tx_v11_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 205
suid 2498,0
)
)
uid 13399,0
)
*63 (LogPort
port (LogicalPort
decl (Decl
n "tx_v24_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 206
suid 2499,0
)
)
uid 13401,0
)
*64 (LogPort
port (LogicalPort
decl (Decl
n "tx_v24_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 207
suid 2500,0
)
)
uid 13403,0
)
*65 (LogPort
port (LogicalPort
decl (Decl
n "tx_v24_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 208
suid 2501,0
)
)
uid 13405,0
)
*66 (LogPort
port (LogicalPort
decl (Decl
n "tx_v24_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 209
suid 2502,0
)
)
uid 13407,0
)
*67 (LogPort
port (LogicalPort
decl (Decl
n "tx_v24_5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 210
suid 2503,0
)
)
uid 13409,0
)
*68 (LogPort
port (LogicalPort
decl (Decl
n "tx_v24_6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 211
suid 2504,0
)
)
uid 13411,0
)
*69 (LogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 87
suid 2505,0
)
)
uid 13413,0
)
*70 (LogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 117
suid 2506,0
)
)
uid 13415,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 416,0
optionalChildren [
*71 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *72 (MRCItem
litem &1
pos 3
dimension 20
)
uid 418,0
optionalChildren [
*73 (MRCItem
litem &2
pos 0
dimension 20
uid 419,0
)
*74 (MRCItem
litem &3
pos 1
dimension 23
uid 420,0
)
*75 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 421,0
)
*76 (MRCItem
litem &14
pos 0
dimension 20
uid 13304,0
)
*77 (MRCItem
litem &15
pos 1
dimension 20
uid 13306,0
)
*78 (MRCItem
litem &16
pos 2
dimension 20
uid 13308,0
)
*79 (MRCItem
litem &17
pos 3
dimension 20
uid 13310,0
)
*80 (MRCItem
litem &18
pos 4
dimension 20
uid 13312,0
)
*81 (MRCItem
litem &19
pos 5
dimension 20
uid 13314,0
)
*82 (MRCItem
litem &20
pos 6
dimension 20
uid 13316,0
)
*83 (MRCItem
litem &21
pos 7
dimension 20
uid 13318,0
)
*84 (MRCItem
litem &22
pos 8
dimension 20
uid 13320,0
)
*85 (MRCItem
litem &23
pos 9
dimension 20
uid 13322,0
)
*86 (MRCItem
litem &24
pos 10
dimension 20
uid 13324,0
)
*87 (MRCItem
litem &25
pos 11
dimension 20
uid 13326,0
)
*88 (MRCItem
litem &26
pos 12
dimension 20
uid 13328,0
)
*89 (MRCItem
litem &27
pos 13
dimension 20
uid 13330,0
)
*90 (MRCItem
litem &28
pos 14
dimension 20
uid 13332,0
)
*91 (MRCItem
litem &29
pos 15
dimension 20
uid 13334,0
)
*92 (MRCItem
litem &30
pos 16
dimension 20
uid 13336,0
)
*93 (MRCItem
litem &31
pos 17
dimension 20
uid 13338,0
)
*94 (MRCItem
litem &32
pos 18
dimension 20
uid 13340,0
)
*95 (MRCItem
litem &33
pos 19
dimension 20
uid 13342,0
)
*96 (MRCItem
litem &34
pos 20
dimension 20
uid 13344,0
)
*97 (MRCItem
litem &35
pos 21
dimension 20
uid 13346,0
)
*98 (MRCItem
litem &36
pos 22
dimension 20
uid 13348,0
)
*99 (MRCItem
litem &37
pos 23
dimension 20
uid 13350,0
)
*100 (MRCItem
litem &38
pos 24
dimension 20
uid 13352,0
)
*101 (MRCItem
litem &39
pos 25
dimension 20
uid 13354,0
)
*102 (MRCItem
litem &40
pos 26
dimension 20
uid 13356,0
)
*103 (MRCItem
litem &41
pos 27
dimension 20
uid 13358,0
)
*104 (MRCItem
litem &42
pos 28
dimension 20
uid 13360,0
)
*105 (MRCItem
litem &43
pos 29
dimension 20
uid 13362,0
)
*106 (MRCItem
litem &44
pos 30
dimension 20
uid 13364,0
)
*107 (MRCItem
litem &45
pos 31
dimension 20
uid 13366,0
)
*108 (MRCItem
litem &46
pos 32
dimension 20
uid 13368,0
)
*109 (MRCItem
litem &47
pos 33
dimension 20
uid 13370,0
)
*110 (MRCItem
litem &48
pos 34
dimension 20
uid 13372,0
)
*111 (MRCItem
litem &49
pos 35
dimension 20
uid 13374,0
)
*112 (MRCItem
litem &50
pos 36
dimension 20
uid 13376,0
)
*113 (MRCItem
litem &51
pos 37
dimension 20
uid 13378,0
)
*114 (MRCItem
litem &52
pos 38
dimension 20
uid 13380,0
)
*115 (MRCItem
litem &53
pos 39
dimension 20
uid 13382,0
)
*116 (MRCItem
litem &54
pos 40
dimension 20
uid 13384,0
)
*117 (MRCItem
litem &55
pos 41
dimension 20
uid 13386,0
)
*118 (MRCItem
litem &56
pos 42
dimension 20
uid 13388,0
)
*119 (MRCItem
litem &57
pos 43
dimension 20
uid 13390,0
)
*120 (MRCItem
litem &58
pos 44
dimension 20
uid 13392,0
)
*121 (MRCItem
litem &59
pos 45
dimension 20
uid 13394,0
)
*122 (MRCItem
litem &60
pos 46
dimension 20
uid 13396,0
)
*123 (MRCItem
litem &61
pos 47
dimension 20
uid 13398,0
)
*124 (MRCItem
litem &62
pos 48
dimension 20
uid 13400,0
)
*125 (MRCItem
litem &63
pos 49
dimension 20
uid 13402,0
)
*126 (MRCItem
litem &64
pos 50
dimension 20
uid 13404,0
)
*127 (MRCItem
litem &65
pos 51
dimension 20
uid 13406,0
)
*128 (MRCItem
litem &66
pos 52
dimension 20
uid 13408,0
)
*129 (MRCItem
litem &67
pos 53
dimension 20
uid 13410,0
)
*130 (MRCItem
litem &68
pos 54
dimension 20
uid 13412,0
)
*131 (MRCItem
litem &69
pos 55
dimension 20
uid 13414,0
)
*132 (MRCItem
litem &70
pos 56
dimension 20
uid 13416,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 422,0
optionalChildren [
*133 (MRCItem
litem &5
pos 0
dimension 20
uid 423,0
)
*134 (MRCItem
litem &7
pos 1
dimension 50
uid 424,0
)
*135 (MRCItem
litem &8
pos 2
dimension 100
uid 425,0
)
*136 (MRCItem
litem &9
pos 3
dimension 50
uid 426,0
)
*137 (MRCItem
litem &10
pos 4
dimension 100
uid 427,0
)
*138 (MRCItem
litem &11
pos 5
dimension 100
uid 428,0
)
*139 (MRCItem
litem &12
pos 6
dimension 50
uid 429,0
)
*140 (MRCItem
litem &13
pos 7
dimension 80
uid 430,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 417,0
vaOverrides [
]
)
]
)
uid 402,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *141 (LEmptyRow
)
uid 12087,0
optionalChildren [
*142 (RefLabelRowHdr
)
*143 (TitleRowHdr
)
*144 (FilterRowHdr
)
*145 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*146 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*147 (GroupColHdr
tm "GroupColHdrMgr"
)
*148 (NameColHdr
tm "GenericNameColHdrMgr"
)
*149 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*150 (InitColHdr
tm "GenericValueColHdrMgr"
)
*151 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*152 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 12088,0
optionalChildren [
*153 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *154 (MRCItem
litem &141
pos 3
dimension 20
)
uid 12050,0
optionalChildren [
*155 (MRCItem
litem &142
pos 0
dimension 20
uid 12053,0
)
*156 (MRCItem
litem &143
pos 1
dimension 23
uid 12055,0
)
*157 (MRCItem
litem &144
pos 2
hidden 1
dimension 20
uid 12057,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 12051,0
optionalChildren [
*158 (MRCItem
litem &145
pos 0
dimension 20
uid 12059,0
)
*159 (MRCItem
litem &147
pos 1
dimension 50
uid 12063,0
)
*160 (MRCItem
litem &148
pos 2
dimension 100
uid 12065,0
)
*161 (MRCItem
litem &149
pos 3
dimension 100
uid 12067,0
)
*162 (MRCItem
litem &150
pos 4
dimension 50
uid 12069,0
)
*163 (MRCItem
litem &151
pos 5
dimension 50
uid 12071,0
)
*164 (MRCItem
litem &152
pos 6
dimension 80
uid 12073,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 12049,0
vaOverrides [
]
)
]
)
uid 12086,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hdl_vm"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\switch_ports\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\switch_ports\\interface.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\switch_ports"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\switch_ports"
)
(vvPair
variable "date"
value "2011-05-25"
)
(vvPair
variable "day"
value "Mi"
)
(vvPair
variable "day_long"
value "Mittwoch"
)
(vvPair
variable "dd"
value "25"
)
(vvPair
variable "entity_name"
value "switch_ports"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_LIB"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/NSK600_lib/concat"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_lib/work/"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/implementation"
)
(vvPair
variable "library_downstream_Synplify"
value "$HDS_PROJECT_DIR/NSK600_lib/synplify"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "switch_ports"
)
(vvPair
variable "month"
value "Mai"
)
(vvPair
variable "month_long"
value "Mai"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\switch_ports\\interface"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\switch_ports\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_pe_6.5a\\win32pe"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2010a_Update2.254\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "16:09:15"
)
(vvPair
variable "unit"
value "switch_ports"
)
(vvPair
variable "user"
value "chstrue"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 401,0
optionalChildren [
*165 (SymbolBody
uid 8,0
optionalChildren [
*166 (CptPort
uid 13018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13019,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,53625,15000,54375"
)
tg (CPTG
uid 13020,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13021,0
va (VaSet
)
xt "16000,53500,20900,54500"
st "control_enet"
blo "16000,54300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13022,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2800,67000,3600"
st "control_enet   : IN     t_control_v24_x  ;
"
)
thePort (LogicalPort
decl (Decl
n "control_enet"
t "t_control_v24_x"
o 90
suid 2450,0
)
)
)
*167 (CptPort
uid 13023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13024,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,6625,42750,7375"
)
tg (CPTG
uid 13025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13026,0
va (VaSet
)
xt "35400,6500,41000,7500"
st "control_switch"
ju 2
blo "41000,7300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13027,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3600,67500,4400"
st "control_switch : IN     t_control_switch  ;
"
)
thePort (LogicalPort
decl (Decl
n "control_switch"
t "t_control_switch"
o 98
suid 2451,0
)
)
)
*168 (CptPort
uid 13028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13029,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39625,60000,40375,60750"
)
tg (CPTG
uid 13030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13031,0
ro 270
va (VaSet
)
xt "39500,56400,40500,59000"
st "rx_agr"
blo "40300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13032,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,26000,73500,26800"
st "rx_agr         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_agr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 121
suid 2452,0
)
)
)
*169 (CptPort
uid 13033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13034,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16625,60000,17375,60750"
)
tg (CPTG
uid 13035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13036,0
ro 270
va (VaSet
)
xt "16500,56400,17500,59000"
st "rx_ch1"
blo "17300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13037,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5200,73500,6000"
st "rx_ch1         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 122
suid 2453,0
)
)
)
*170 (CptPort
uid 13038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13039,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,60000,35375,60750"
)
tg (CPTG
uid 13040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13041,0
ro 270
va (VaSet
)
xt "34500,56000,35500,59000"
st "rx_ch10"
blo "35300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13042,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6000,73500,6800"
st "rx_ch10        : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch10"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 123
suid 2454,0
)
)
)
*171 (CptPort
uid 13043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13044,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18625,60000,19375,60750"
)
tg (CPTG
uid 13045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13046,0
ro 270
va (VaSet
)
xt "18500,56400,19500,59000"
st "rx_ch2"
blo "19300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13047,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6800,73500,7600"
st "rx_ch2         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 124
suid 2455,0
)
)
)
*172 (CptPort
uid 13048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13049,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20625,60000,21375,60750"
)
tg (CPTG
uid 13050,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13051,0
ro 270
va (VaSet
)
xt "20500,56400,21500,59000"
st "rx_ch3"
blo "21300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13052,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7600,73500,8400"
st "rx_ch3         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 125
suid 2456,0
)
)
)
*173 (CptPort
uid 13053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13054,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,60000,23375,60750"
)
tg (CPTG
uid 13055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13056,0
ro 270
va (VaSet
)
xt "22500,56400,23500,59000"
st "rx_ch4"
blo "23300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13057,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8400,73500,9200"
st "rx_ch4         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 126
suid 2457,0
)
)
)
*174 (CptPort
uid 13058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13059,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,60000,25375,60750"
)
tg (CPTG
uid 13060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13061,0
ro 270
va (VaSet
)
xt "24500,56400,25500,59000"
st "rx_ch5"
blo "25300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13062,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,9200,73500,10000"
st "rx_ch5         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 127
suid 2458,0
)
)
)
*175 (CptPort
uid 13063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13064,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,60000,27375,60750"
)
tg (CPTG
uid 13065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13066,0
ro 270
va (VaSet
)
xt "26500,56400,27500,59000"
st "rx_ch6"
blo "27300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13067,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10000,73500,10800"
st "rx_ch6         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 128
suid 2459,0
)
)
)
*176 (CptPort
uid 13068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13069,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,60000,29375,60750"
)
tg (CPTG
uid 13070,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13071,0
ro 270
va (VaSet
)
xt "28500,56400,29500,59000"
st "rx_ch7"
blo "29300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13072,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10800,73500,11600"
st "rx_ch7         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch7"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 129
suid 2460,0
)
)
)
*177 (CptPort
uid 13073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13074,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,60000,31375,60750"
)
tg (CPTG
uid 13075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13076,0
ro 270
va (VaSet
)
xt "30500,56400,31500,59000"
st "rx_ch8"
blo "31300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13077,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,11600,73500,12400"
st "rx_ch8         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch8"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 130
suid 2461,0
)
)
)
*178 (CptPort
uid 13078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13079,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,60000,33375,60750"
)
tg (CPTG
uid 13080,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13081,0
ro 270
va (VaSet
)
xt "32500,56400,33500,59000"
st "rx_ch9"
blo "33300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13082,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,12400,73500,13200"
st "rx_ch9         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ch9"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 131
suid 2462,0
)
)
)
*179 (CptPort
uid 13083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,53625,42750,54375"
)
tg (CPTG
uid 13085,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13086,0
va (VaSet
)
xt "38200,53500,41000,54500"
st "rx_enet"
ju 2
blo "41000,54300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13087,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,26800,73500,27600"
st "rx_enet        : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_enet"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 133
suid 2463,0
)
)
)
*180 (CptPort
uid 13088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13089,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,44625,42750,45375"
)
tg (CPTG
uid 13090,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13091,0
va (VaSet
)
xt "37900,44500,41000,45500"
st "rx_g703"
ju 2
blo "41000,45300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13092,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,27600,73500,28400"
st "rx_g703        : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_g703"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 134
suid 2464,0
)
)
)
*181 (CptPort
uid 13093,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13094,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,12625,42750,13375"
)
tg (CPTG
uid 13095,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13096,0
va (VaSet
)
xt "37700,12500,41000,13500"
st "rx_nsk_1"
ju 2
blo "41000,13300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13097,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,13200,73500,14000"
st "rx_nsk_1       : IN     std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_nsk_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 136
suid 2465,0
)
)
)
*182 (CptPort
uid 13098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13099,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,14625,42750,15375"
)
tg (CPTG
uid 13100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13101,0
va (VaSet
)
xt "37700,14500,41000,15500"
st "rx_nsk_2"
ju 2
blo "41000,15300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13102,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,14000,73500,14800"
st "rx_nsk_2       : IN     std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_nsk_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 137
suid 2466,0
)
)
)
*183 (CptPort
uid 13103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13104,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,16625,42750,17375"
)
tg (CPTG
uid 13105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13106,0
va (VaSet
)
xt "37700,16500,41000,17500"
st "rx_nsk_3"
ju 2
blo "41000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13107,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,14800,73500,15600"
st "rx_nsk_3       : IN     std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_nsk_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 138
suid 2467,0
)
)
)
*184 (CptPort
uid 13108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13109,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,18625,42750,19375"
)
tg (CPTG
uid 13110,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13111,0
va (VaSet
)
xt "37700,18500,41000,19500"
st "rx_nsk_4"
ju 2
blo "41000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13112,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,15600,73500,16400"
st "rx_nsk_4       : IN     std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_nsk_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 139
suid 2468,0
)
)
)
*185 (CptPort
uid 13113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13114,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,32625,42750,33375"
)
tg (CPTG
uid 13115,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13116,0
va (VaSet
)
xt "38000,32500,41000,33500"
st "rx_ofdm"
ju 2
blo "41000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13117,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,16400,73500,17200"
st "rx_ofdm        : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_ofdm"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 140
suid 2469,0
)
)
)
*186 (CptPort
uid 13118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13119,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,49625,15000,50375"
)
tg (CPTG
uid 13120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13121,0
va (VaSet
)
xt "16000,49500,19300,50500"
st "rx_v11_1"
blo "16000,50300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13122,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,28400,73500,29200"
st "rx_v11_1       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v11_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 147
suid 2470,0
)
)
)
*187 (CptPort
uid 13123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13124,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,55625,15000,56375"
)
tg (CPTG
uid 13125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13126,0
va (VaSet
)
xt "16000,55500,19300,56500"
st "rx_v11_2"
blo "16000,56300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13127,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,29200,73500,30000"
st "rx_v11_2       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v11_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 148
suid 2471,0
)
)
)
*188 (CptPort
uid 13128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13129,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 13130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13131,0
va (VaSet
)
xt "16000,8500,19300,9500"
st "rx_v24_1"
blo "16000,9300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13132,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,30000,73500,30800"
st "rx_v24_1       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v24_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 149
suid 2472,0
)
)
)
*189 (CptPort
uid 13133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13134,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,15625,15000,16375"
)
tg (CPTG
uid 13135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13136,0
va (VaSet
)
xt "16000,15500,19300,16500"
st "rx_v24_2"
blo "16000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13137,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,30800,73500,31600"
st "rx_v24_2       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v24_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 150
suid 2473,0
)
)
)
*190 (CptPort
uid 13138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13139,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,22625,15000,23375"
)
tg (CPTG
uid 13140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13141,0
va (VaSet
)
xt "16000,22500,19300,23500"
st "rx_v24_3"
blo "16000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13142,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,31600,73500,32400"
st "rx_v24_3       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v24_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 151
suid 2474,0
)
)
)
*191 (CptPort
uid 13143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13144,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,29625,15000,30375"
)
tg (CPTG
uid 13145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13146,0
va (VaSet
)
xt "16000,29500,19300,30500"
st "rx_v24_4"
blo "16000,30300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13147,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,32400,73500,33200"
st "rx_v24_4       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v24_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 152
suid 2475,0
)
)
)
*192 (CptPort
uid 13148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13149,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,36625,15000,37375"
)
tg (CPTG
uid 13150,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13151,0
va (VaSet
)
xt "16000,36500,19300,37500"
st "rx_v24_5"
blo "16000,37300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13152,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,33200,73500,34000"
st "rx_v24_5       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v24_5"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 153
suid 2476,0
)
)
)
*193 (CptPort
uid 13153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13154,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,43625,15000,44375"
)
tg (CPTG
uid 13155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13156,0
va (VaSet
)
xt "16000,43500,19300,44500"
st "rx_v24_6"
blo "16000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13157,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,34000,73500,34800"
st "rx_v24_6       : OUT    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_v24_6"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 154
suid 2477,0
)
)
)
*194 (CptPort
uid 13158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,7625,42750,8375"
)
tg (CPTG
uid 13160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13161,0
va (VaSet
)
xt "35700,7500,41000,8500"
st "status_switch"
ju 2
blo "41000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13162,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,34800,67000,35600"
st "status_switch  : OUT    t_status_switch  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "status_switch"
t "t_status_switch"
o 169
suid 2478,0
)
)
)
*195 (CptPort
uid 13163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13164,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,60000,39375,60750"
)
tg (CPTG
uid 13165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13166,0
ro 270
va (VaSet
)
xt "38500,56500,39500,59000"
st "tx_agr"
blo "39300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13167,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,17200,73500,18000"
st "tx_agr         : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_agr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 178
suid 2479,0
)
)
)
*196 (CptPort
uid 13168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13169,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15625,60000,16375,60750"
)
tg (CPTG
uid 13170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13171,0
ro 270
va (VaSet
)
xt "15500,56500,16500,59000"
st "tx_ch1"
blo "16300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13172,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,35600,73500,36400"
st "tx_ch1         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 179
suid 2480,0
)
)
)
*197 (CptPort
uid 13173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13174,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33625,60000,34375,60750"
)
tg (CPTG
uid 13175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13176,0
ro 270
va (VaSet
)
xt "33500,56100,34500,59000"
st "tx_ch10"
blo "34300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13177,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,36400,73500,37200"
st "tx_ch10        : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch10"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 180
suid 2481,0
)
)
)
*198 (CptPort
uid 13178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13179,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17625,60000,18375,60750"
)
tg (CPTG
uid 13180,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13181,0
ro 270
va (VaSet
)
xt "17500,56500,18500,59000"
st "tx_ch2"
blo "18300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13182,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,37200,73500,38000"
st "tx_ch2         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 181
suid 2482,0
)
)
)
*199 (CptPort
uid 13183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13184,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19625,60000,20375,60750"
)
tg (CPTG
uid 13185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13186,0
ro 270
va (VaSet
)
xt "19500,56500,20500,59000"
st "tx_ch3"
blo "20300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13187,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,38000,73500,38800"
st "tx_ch3         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 182
suid 2483,0
)
)
)
*200 (CptPort
uid 13188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13189,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21625,60000,22375,60750"
)
tg (CPTG
uid 13190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13191,0
ro 270
va (VaSet
)
xt "21500,56500,22500,59000"
st "tx_ch4"
blo "22300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13192,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,38800,73500,39600"
st "tx_ch4         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 183
suid 2484,0
)
)
)
*201 (CptPort
uid 13193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13194,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23625,60000,24375,60750"
)
tg (CPTG
uid 13195,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13196,0
ro 270
va (VaSet
)
xt "23500,56500,24500,59000"
st "tx_ch5"
blo "24300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13197,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,39600,73500,40400"
st "tx_ch5         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 184
suid 2485,0
)
)
)
*202 (CptPort
uid 13198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13199,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25625,60000,26375,60750"
)
tg (CPTG
uid 13200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13201,0
ro 270
va (VaSet
)
xt "25500,56500,26500,59000"
st "tx_ch6"
blo "26300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13202,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,40400,73500,41200"
st "tx_ch6         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 185
suid 2486,0
)
)
)
*203 (CptPort
uid 13203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13204,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27625,60000,28375,60750"
)
tg (CPTG
uid 13205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13206,0
ro 270
va (VaSet
)
xt "27500,56500,28500,59000"
st "tx_ch7"
blo "28300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13207,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,41200,73500,42000"
st "tx_ch7         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch7"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 186
suid 2487,0
)
)
)
*204 (CptPort
uid 13208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13209,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29625,60000,30375,60750"
)
tg (CPTG
uid 13210,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13211,0
ro 270
va (VaSet
)
xt "29500,56500,30500,59000"
st "tx_ch8"
blo "30300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13212,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,42000,73500,42800"
st "tx_ch8         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch8"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 187
suid 2488,0
)
)
)
*205 (CptPort
uid 13213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13214,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31625,60000,32375,60750"
)
tg (CPTG
uid 13215,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13216,0
ro 270
va (VaSet
)
xt "31500,56500,32500,59000"
st "tx_ch9"
blo "32300,59000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13217,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,42800,73500,43600"
st "tx_ch9         : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ch9"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 188
suid 2489,0
)
)
)
*206 (CptPort
uid 13218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13219,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,54625,42750,55375"
)
tg (CPTG
uid 13220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13221,0
va (VaSet
)
xt "38300,54500,41000,55500"
st "tx_enet"
ju 2
blo "41000,55300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13222,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,18000,73500,18800"
st "tx_enet        : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_enet"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 190
suid 2490,0
)
)
)
*207 (CptPort
uid 13223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13224,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,45625,42750,46375"
)
tg (CPTG
uid 13225,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13226,0
va (VaSet
)
xt "38000,45500,41000,46500"
st "tx_g703"
ju 2
blo "41000,46300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13227,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,18800,73500,19600"
st "tx_g703        : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_g703"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 191
suid 2491,0
)
)
)
*208 (CptPort
uid 13228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,13625,42750,14375"
)
tg (CPTG
uid 13230,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13231,0
va (VaSet
)
xt "37800,13500,41000,14500"
st "tx_nsk_1"
ju 2
blo "41000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13232,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,43600,73500,44400"
st "tx_nsk_1       : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_nsk_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 193
suid 2492,0
)
)
)
*209 (CptPort
uid 13233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,15625,42750,16375"
)
tg (CPTG
uid 13235,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13236,0
va (VaSet
)
xt "37800,15500,41000,16500"
st "tx_nsk_2"
ju 2
blo "41000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13237,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,44400,73500,45200"
st "tx_nsk_2       : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_nsk_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 194
suid 2493,0
)
)
)
*210 (CptPort
uid 13238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,17625,42750,18375"
)
tg (CPTG
uid 13240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13241,0
va (VaSet
)
xt "37800,17500,41000,18500"
st "tx_nsk_3"
ju 2
blo "41000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13242,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,45200,73500,46000"
st "tx_nsk_3       : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_nsk_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 195
suid 2494,0
)
)
)
*211 (CptPort
uid 13243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,19625,42750,20375"
)
tg (CPTG
uid 13245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13246,0
va (VaSet
)
xt "37800,19500,41000,20500"
st "tx_nsk_4"
ju 2
blo "41000,20300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13247,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,46000,73500,46800"
st "tx_nsk_4       : OUT    std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_nsk_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 196
suid 2495,0
)
)
)
*212 (CptPort
uid 13248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,31625,42750,32375"
)
tg (CPTG
uid 13250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13251,0
va (VaSet
)
xt "38100,31500,41000,32500"
st "tx_ofdm"
ju 2
blo "41000,32300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13252,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,46800,72500,47600"
st "tx_ofdm        : OUT    std_logic_vector (3 DOWNTO 0)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ofdm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 197
suid 2496,0
)
)
)
*213 (CptPort
uid 13253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,50625,15000,51375"
)
tg (CPTG
uid 13255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13256,0
va (VaSet
)
xt "16000,50500,19200,51500"
st "tx_v11_1"
blo "16000,51300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13257,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,19600,73500,20400"
st "tx_v11_1       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v11_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 204
suid 2497,0
)
)
)
*214 (CptPort
uid 13258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,56625,15000,57375"
)
tg (CPTG
uid 13260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13261,0
va (VaSet
)
xt "16000,56500,19200,57500"
st "tx_v11_2"
blo "16000,57300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13262,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,20400,73500,21200"
st "tx_v11_2       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v11_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 205
suid 2498,0
)
)
)
*215 (CptPort
uid 13263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,9625,15000,10375"
)
tg (CPTG
uid 13265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13266,0
va (VaSet
)
xt "16000,9500,19200,10500"
st "tx_v24_1"
blo "16000,10300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13267,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,21200,73500,22000"
st "tx_v24_1       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v24_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 206
suid 2499,0
)
)
)
*216 (CptPort
uid 13268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,16625,15000,17375"
)
tg (CPTG
uid 13270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13271,0
va (VaSet
)
xt "16000,16500,19200,17500"
st "tx_v24_2"
blo "16000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13272,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,22000,73500,22800"
st "tx_v24_2       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v24_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 207
suid 2500,0
)
)
)
*217 (CptPort
uid 13273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,23625,15000,24375"
)
tg (CPTG
uid 13275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13276,0
va (VaSet
)
xt "16000,23500,19200,24500"
st "tx_v24_3"
blo "16000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13277,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,22800,73500,23600"
st "tx_v24_3       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v24_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 208
suid 2501,0
)
)
)
*218 (CptPort
uid 13278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,30625,15000,31375"
)
tg (CPTG
uid 13280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13281,0
va (VaSet
)
xt "16000,30500,19200,31500"
st "tx_v24_4"
blo "16000,31300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13282,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,23600,73500,24400"
st "tx_v24_4       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v24_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 209
suid 2502,0
)
)
)
*219 (CptPort
uid 13283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,37625,15000,38375"
)
tg (CPTG
uid 13285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13286,0
va (VaSet
)
xt "16000,37500,19200,38500"
st "tx_v24_5"
blo "16000,38300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13287,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,24400,73500,25200"
st "tx_v24_5       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v24_5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 210
suid 2503,0
)
)
)
*220 (CptPort
uid 13288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,44625,15000,45375"
)
tg (CPTG
uid 13290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13291,0
va (VaSet
)
xt "16000,44500,19200,45500"
st "tx_v24_6"
blo "16000,45300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13292,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,25200,73500,26000"
st "tx_v24_6       : IN     std_logic_vector (2 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_v24_6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 211
suid 2504,0
)
)
)
*221 (CptPort
uid 13293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,57625,15000,58375"
)
tg (CPTG
uid 13295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13296,0
va (VaSet
)
xt "16000,57500,17300,58500"
st "clk"
blo "16000,58300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13297,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2000,63500,2800"
st "clk            : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 87
suid 2505,0
)
)
)
*222 (CptPort
uid 13298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,58625,15000,59375"
)
tg (CPTG
uid 13300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13301,0
va (VaSet
)
xt "16000,58500,18900,59500"
st "reset_n"
blo "16000,59300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13302,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4400,63500,5200"
st "reset_n        : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 117
suid 2506,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,42000,60000"
)
oxt "15000,6000,42000,62000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Arial,8,1"
)
xt "25750,32000,31150,33000"
st "NSK600_LIB"
blo "25750,32800"
)
second (Text
uid 12,0
va (VaSet
font "Arial,8,1"
)
xt "25750,33000,31250,34000"
st "switch_ports"
blo "25750,33800"
)
)
gi *223 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "4500,-4000,16000,-3200"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*224 (Grouping
uid 16,0
optionalChildren [
*225 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,46000,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*226 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*227 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*228 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*229 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,62400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*230 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,60400,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*231 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "39150,44500,45850,45500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*232 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*233 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*234 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,49200,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *235 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*236 (Text
uid 49,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*237 (MLText
uid 50,0
va (VaSet
)
xt "0,1000,11500,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;"
tm "PackageList"
)
]
)
windowSize "0,0,895,750"
viewArea "0,0,0,0"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "NSK600_lib"
entityName "nsk600_top"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,15000,25800,16000"
st "<library>"
blo "22200,15800"
)
second (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,16000,24800,17000"
st "<cell>"
blo "22200,16800"
)
)
gi *238 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *239 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "42000,47600,44400,48600"
st "User:"
blo "42000,48400"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,48600,44000,48600"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 13416,0
activeModelName "Symbol"
)
