Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:EvalBoardSandbox
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 9 Info(s)||EvalBoardSandbox_layout_log.log;liberoaction://open_report/file/EvalBoardSandbox_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:EvalBoardSandbox
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||EvalBoardSandbox_generateBitstream.log;liberoaction://open_report/file/EvalBoardSandbox_generateBitstream.log||(null);(null)
HelpInfo,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmTypes.vhd'.||EvalBoardSandbox.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||EvalBoardSandbox.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||EvalBoardSandbox.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||EvalBoardSandbox.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||EvalBoardSandbox.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||EvalBoardSandbox.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/58||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||EvalBoardSandbox.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/59||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||EvalBoardSandbox.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'.||EvalBoardSandbox.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'.||EvalBoardSandbox.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||EvalBoardSandbox.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||EvalBoardSandbox.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'.||EvalBoardSandbox.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/65||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpoints||EvalBoardSandbox.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/66||CGraphDmDacRamFlat.vhd(49);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/49
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||EvalBoardSandbox.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||EvalBoardSandbox.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||EvalBoardSandbox.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||EvalBoardSandbox.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd'.||EvalBoardSandbox.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||EvalBoardSandbox.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd'.||EvalBoardSandbox.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/73||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/75||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/114||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/116||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/118||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/120||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/122||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/124||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/128||EvalSandbox_MSS_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/160||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/162||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/164||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/166||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/168||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/170||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/174||EvalSandbox_MSS_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||EvalBoardSandbox.srr(188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/188||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/284||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/327||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/328||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/329||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/330||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/331||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/332||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/333||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/334||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/335||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/336||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/337||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/338||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/339||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/340||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/341||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/342||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/343||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/344||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/345||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/346||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/347||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/348||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/349||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/350||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/351||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/352||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/353||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/354||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/355||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/356||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/357||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/373||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/374||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/375||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/376||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/377||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module DMMainPorts from library work||EvalBoardSandbox.srr(395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/395||EvalBoardSandbox.v(293);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalBoardSandbox/EvalBoardSandbox.v'/linenumber/293
Implementation;Synthesis||CL159||@N: Input XTL is unused.||EvalBoardSandbox.srr(411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/411||EvalSandbox_MSS_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/422||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/423||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/424||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/425||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||EvalBoardSandbox.srr(426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/426||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||EvalBoardSandbox.srr(433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/433||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||EvalBoardSandbox.srr(440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/440||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||EvalBoardSandbox.srr(447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/447||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||EvalBoardSandbox.srr(454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/454||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||EvalBoardSandbox.srr(464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/464||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||EvalBoardSandbox.srr(465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/465||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||EvalBoardSandbox.srr(466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/466||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||EvalBoardSandbox.srr(467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/467||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||EvalBoardSandbox.srr(468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/468||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||EvalBoardSandbox.srr(469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/469||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||EvalBoardSandbox.srr(470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/470||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||EvalBoardSandbox.srr(471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/471||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||EvalBoardSandbox.srr(472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/472||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||EvalBoardSandbox.srr(473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/473||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||EvalBoardSandbox.srr(474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/474||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||EvalBoardSandbox.srr(475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/475||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||EvalBoardSandbox.srr(476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/476||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||EvalBoardSandbox.srr(477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/477||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||EvalBoardSandbox.srr(478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/478||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||EvalBoardSandbox.srr(479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/479||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||EvalBoardSandbox.srr(480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/480||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||EvalBoardSandbox.srr(481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/481||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||EvalBoardSandbox.srr(482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/482||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||EvalBoardSandbox.srr(483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/483||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||EvalBoardSandbox.srr(484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/484||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||EvalBoardSandbox.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/485||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||EvalBoardSandbox.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/486||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||EvalBoardSandbox.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/487||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||EvalBoardSandbox.srr(488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/488||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||EvalBoardSandbox.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/489||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||EvalBoardSandbox.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/490||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||EvalBoardSandbox.srr(491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/491||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||EvalBoardSandbox.srr(492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/492||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||EvalBoardSandbox.srr(493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/493||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||EvalBoardSandbox.srr(494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/494||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||EvalBoardSandbox.srr(495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/495||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||EvalBoardSandbox.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/496||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||EvalBoardSandbox.srr(499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/499||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||EvalBoardSandbox.srr(500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/500||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||EvalBoardSandbox.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/501||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||EvalBoardSandbox.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/502||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||EvalBoardSandbox.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/503||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||EvalBoardSandbox.srr(504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/504||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||EvalBoardSandbox.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/505||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||EvalBoardSandbox.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/506||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||EvalBoardSandbox.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/507||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||EvalBoardSandbox.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/508||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||EvalBoardSandbox.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/509||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||EvalBoardSandbox.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/510||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||EvalBoardSandbox.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/511||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||EvalBoardSandbox.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/512||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||EvalBoardSandbox.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/513||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||EvalBoardSandbox.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/514||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||EvalBoardSandbox.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/515||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||EvalBoardSandbox.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/516||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||EvalBoardSandbox.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/517||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||EvalBoardSandbox.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/518||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||EvalBoardSandbox.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/519||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||EvalBoardSandbox.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/520||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||EvalBoardSandbox.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/521||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||EvalBoardSandbox.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/522||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||EvalBoardSandbox.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/523||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||EvalBoardSandbox.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/524||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||EvalBoardSandbox.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/525||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||EvalBoardSandbox.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/526||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||EvalBoardSandbox.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/527||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||EvalBoardSandbox.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/528||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||EvalBoardSandbox.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/529||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||EvalBoardSandbox.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/530||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||EvalBoardSandbox.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/531||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||EvalBoardSandbox.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/532||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||EvalBoardSandbox.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/533||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||EvalBoardSandbox.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/534||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||EvalBoardSandbox.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/535||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||EvalBoardSandbox.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/536||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||EvalBoardSandbox.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/537||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||EvalBoardSandbox.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/538||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||EvalBoardSandbox.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/539||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||EvalBoardSandbox.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/540||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||EvalBoardSandbox.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/541||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||EvalBoardSandbox.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/542||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||EvalBoardSandbox.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/543||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/153
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmTypes.vhd'.||EvalBoardSandbox.srr(574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/574||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||EvalBoardSandbox.srr(575);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/575||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||EvalBoardSandbox.srr(576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/576||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||EvalBoardSandbox.srr(577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/577||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||EvalBoardSandbox.srr(578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/578||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||EvalBoardSandbox.srr(579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/579||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||EvalBoardSandbox.srr(580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/580||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||EvalBoardSandbox.srr(581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/581||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'.||EvalBoardSandbox.srr(582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/582||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'.||EvalBoardSandbox.srr(583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/583||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||EvalBoardSandbox.srr(584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/584||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||EvalBoardSandbox.srr(585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/585||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'.||EvalBoardSandbox.srr(586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/586||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpoints||EvalBoardSandbox.srr(587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/587||CGraphDmDacRamFlat.vhd(49);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/49
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||EvalBoardSandbox.srr(588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/588||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||EvalBoardSandbox.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/589||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||EvalBoardSandbox.srr(590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/590||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||EvalBoardSandbox.srr(591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/591||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd'.||EvalBoardSandbox.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/592||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||EvalBoardSandbox.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/593||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd'.||EvalBoardSandbox.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/594||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/596||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.dmmainports.dmmain.||EvalBoardSandbox.srr(597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/597||DMMain.vhd(11);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/11
Implementation;Synthesis||CD231||@N: Using onehot encoding for type dacprotowritestates. For example, enumeration idle is mapped to "10000000".||EvalBoardSandbox.srr(598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/598||DMMain.vhd(621);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/621
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/599||DMMain.vhd(1102);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1102
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/600||DMMain.vhd(1174);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1174
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/601||DMMain.vhd(1249);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1249
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/602||DMMain.vhd(1328);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1328
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||EvalBoardSandbox.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/603||DMMain.vhd(1604);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1604
Implementation;Synthesis||CD638||@W:Signal ramdataout1 is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/604||DMMain.vhd(447);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/447
Implementation;Synthesis||CD638||@W:Signal rambusack1_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/605||DMMain.vhd(449);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/449
Implementation;Synthesis||CD638||@W:Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/606||DMMain.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/481
Implementation;Synthesis||CD638||@W:Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/607||DMMain.vhd(494);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/494
Implementation;Synthesis||CD638||@W:Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/608||DMMain.vhd(501);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/501
Implementation;Synthesis||CD638||@W:Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/609||DMMain.vhd(514);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/514
Implementation;Synthesis||CD638||@W:Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/610||DMMain.vhd(521);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/521
Implementation;Synthesis||CD638||@W:Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/611||DMMain.vhd(534);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/534
Implementation;Synthesis||CD638||@W:Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/612||DMMain.vhd(541);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/541
Implementation;Synthesis||CD638||@W:Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/613||DMMain.vhd(554);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/554
Implementation;Synthesis||CD638||@W:Signal dacsetpointreadedaddresscontroller is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/614||DMMain.vhd(562);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/562
Implementation;Synthesis||CD638||@W:Signal dacsetpointreadedaddressdac is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/615||DMMain.vhd(563);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/563
Implementation;Synthesis||CD638||@W:Signal dacsetpointwriteack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/616||DMMain.vhd(567);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/567
Implementation;Synthesis||CD638||@W:Signal nldacs_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/617||DMMain.vhd(580);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/580
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||EvalBoardSandbox.srr(618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/618||UartTxFifoExtClk.vhd(33);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||EvalBoardSandbox.srr(619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/619||UartTxFifoExtClk.vhd(122);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/122
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||EvalBoardSandbox.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/620||UartTxFifoExtClk.vhd(274);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/274
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||EvalBoardSandbox.srr(621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/621||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||EvalBoardSandbox.srr(625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/625||UartTx.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||EvalBoardSandbox.srr(629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/629||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||EvalBoardSandbox.srr(630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/630||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||EvalBoardSandbox.srr(633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/633||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||EvalBoardSandbox.srr(642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/642||UartRxFifoExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||EvalBoardSandbox.srr(643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/643||UartRxExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||EvalBoardSandbox.srr(644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/644||UartRxRaw.vhd(32);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/32
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||EvalBoardSandbox.srr(654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/654||IBufP3.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||EvalBoardSandbox.srr(658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/658||ClockDivider2X.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||EvalBoardSandbox.srr(662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/662||VariableClockDivider2X.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacports.spidac.||EvalBoardSandbox.srr(666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/666||SpiDac.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||EvalBoardSandbox.srr(667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/667||SpiMaster.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||EvalBoardSandbox.srr(674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/674||RegisterSpace.vhd(14);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/14
Implementation;Synthesis||CD638||@W:Signal monitoradcchannelreadindex_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/675||RegisterSpace.vhd(223);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/223
Implementation;Synthesis||CD638||@W:Signal monitoradcspiframeenable_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/676||RegisterSpace.vhd(224);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/224
Implementation;Synthesis||CD638||@W:Signal ux2seljmp_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/677||RegisterSpace.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register PowernEn_i_5. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/680||RegisterSpace.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/300
Implementation;Synthesis||CD630||@N: Synthesizing work.dmdacramflatports.dmdacramflat.||EvalBoardSandbox.srr(712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/712||CGraphDmDacRamFlat.vhd(31);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/31
Implementation;Synthesis||CL134||@N: Found RAM dacsetpoints, depth=960, width=24||EvalBoardSandbox.srr(715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/715||CGraphDmDacRamFlat.vhd(49);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/49
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp1ports.ibufp1.||EvalBoardSandbox.srr(717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/717||IBufP1.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||EvalBoardSandbox.srr(721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/721||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/30
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.31.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/727||DMMain.vhd(707);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/707
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.30.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/728||DMMain.vhd(707);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/707
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.29.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/729||DMMain.vhd(707);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/707
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.28.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(730);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/730||DMMain.vhd(707);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/707
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.27.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(731);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/731||DMMain.vhd(707);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/707
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.26.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/732||DMMain.vhd(707);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/707
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.25.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/733||DMMain.vhd(707);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/707
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.24.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/734||DMMain.vhd(707);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/707
Implementation;Synthesis||CL189||@N: Register bit StateOut(3) is always 0.||EvalBoardSandbox.srr(772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/772||DMMain.vhd(1369);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1369
Implementation;Synthesis||CL189||@N: Register bit StateOut(4) is always 0.||EvalBoardSandbox.srr(773);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/773||DMMain.vhd(1369);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1369
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 3 of StateOut(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/774||DMMain.vhd(1369);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1369
Implementation;Synthesis||CL159||@N: Input Uart0TxFifoCount is unused.||EvalBoardSandbox.srr(783);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/783||RegisterSpace.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input Uart1TxFifoCount is unused.||EvalBoardSandbox.srr(784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/784||RegisterSpace.vhd(95);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/95
Implementation;Synthesis||CL159||@N: Input Uart2TxFifoCount is unused.||EvalBoardSandbox.srr(785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/785||RegisterSpace.vhd(108);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/108
Implementation;Synthesis||CL159||@N: Input Uart3TxFifoCount is unused.||EvalBoardSandbox.srr(786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/786||RegisterSpace.vhd(121);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/121
Implementation;Synthesis||CL135||@N: Found sequential shift O with address depth of 3 words and data bit width of 1.||EvalBoardSandbox.srr(797);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/797||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||CL159||@N: Input clk is unused.||EvalBoardSandbox.srr(802);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/802||UartRxExtClk.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/37
Implementation;Synthesis||CL246||@W:Input port bits 31 to 24 of rambusdatain1(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(817);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/817||DMMain.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/53
Implementation;Synthesis||CL159||@N: Input RamBusLatch is unused.||EvalBoardSandbox.srr(818);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/818||DMMain.vhd(48);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/48
Implementation;Synthesis||CL159||@N: Input RamBusLatch1 is unused.||EvalBoardSandbox.srr(819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/819||DMMain.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input PPS is unused.||EvalBoardSandbox.srr(820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/820||DMMain.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/73
Implementation;Synthesis||CL158||@W:Inout Ux1SelJmp is unused||EvalBoardSandbox.srr(821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/821||DMMain.vhd(77);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/77
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/966||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/967||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.BootupReset.shot_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(968);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/968||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/969||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/970||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/971||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/972||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.nHVEn1_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/973||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Ux1SelJmp_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/974||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart3OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/975||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart2OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(976);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/976||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart1OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/977||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/978||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.PowernEnHV_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/979||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.HVDis2_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/980||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/981||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/982||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[7] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/983||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/984||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/985||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/986||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/987||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/988||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/989||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/990||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[3:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/991||ClockDivider2X.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/55
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/992||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(993);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/993||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/994||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/995||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/996||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/997||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.we_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/998||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.re_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/999||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_wone_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1000||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_rone_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1001||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.Busy_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1002||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.LastGo is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1003||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.CurrentState[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1004||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.NextState[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1005||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1012||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1013||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1014||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1015||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1016||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1017||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1018||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1019||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.IBufRxd3.Temp1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1020||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1021||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1022||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1023||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1024||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1025||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.IBufRxd3.Temp2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1026||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1027);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1027||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1028||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1029||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1030||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1031||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.IBufRxd3.O is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1032||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1033||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1034||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.RS433_Rx3.Uart.ClkSyncRxd.Temp1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1035||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.RS433_Rx3.Uart.ClkSyncRxd.O is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1036||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_3(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1043||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_2(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1044||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_1(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1045);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1045||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance ClkSyncRxd (in view: work.UartRxExtClk_3(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1046||UartRxExtClk.vhd(79);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/79
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_0(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1047);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1047||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufRxd3 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1048);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1048||DMMain.vhd(1305);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1305
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1049);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1049||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1050);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1050||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1051||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1052);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1052||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1053||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1054||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1055||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1056||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1057||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1058||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1059||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1060||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkDacWrite[15:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1061||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_5(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1062||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_4(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1063||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_3(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1064||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_2(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1065||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_1(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1066||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_0(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1067||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1068);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1068||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1069);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1069||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1070);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1070||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1071);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1071||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1072);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1072||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1073);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1073||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1074);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1074||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1075);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1075||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_0(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1076);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1076||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_2(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1077);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1077||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_4(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1078);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1078||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1079);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1079||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance TxD (in view: work.UartTx_3(behaviour)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1080);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1080||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1081);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1081||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1082);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1082||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1083||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1084);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1084||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1085);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1085||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1086||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1087);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1087||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1088||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1089);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1089||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1090);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1090||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1091);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1091||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1092);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1092||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance data_r[7:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1093||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance ram[7:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1094||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||BN362||@N: Removing sequential instance Uart3TxFifoData[7:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1095||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21,dsps=22 on top level netlist EvalBoardSandbox ||EvalBoardSandbox.srr(1096);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1096||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST ||EvalBoardSandbox.srr(1100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1100||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST ||EvalBoardSandbox.srr(1101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1101||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/11
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||EvalBoardSandbox.srr(1148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1148||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/EvalBoardSandbox_cck.rpt" .||EvalBoardSandbox.srr(1166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1166||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1223||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1224||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1225||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1226||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1227||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1228||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1229||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1230||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1231||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_i.waddr_r[9:0] (in view: work.gated_fifo_8_10_1_6(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1232||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_i.raddr_r[9:0] (in view: work.gated_fifo_8_10_1_6(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1233||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN114||@W:Removing instance EvalSandbox_MSS_0.SYSRESET_POR (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1234||EvalSandbox_MSS.v(483);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v'/linenumber/483
Implementation;Synthesis||BN115||@N: Removing instance EvalSandbox_MSS_0.CORERESETP_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1235||EvalSandbox_MSS.v(371);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v'/linenumber/371
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.0.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.0.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1236||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.1.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.1.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1237||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.2.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.2.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1238||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.3.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.3.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1239||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.4.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.4.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1240||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.5.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.5.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1241||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.6.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.6.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1242||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.7.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.7.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1243||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.8.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.8.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1244||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.9.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.9.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1245||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.10.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.10.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1246||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.11.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.11.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1247||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.12.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.12.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1248||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.13.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.13.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1249||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.0.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.0.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1250||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.1.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.1.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1251||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.2.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.2.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1252||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.3.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.3.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1253||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.4.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.4.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1254||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.5.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.5.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1255||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.6.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.6.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1256||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.7.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.7.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1257||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.8.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.8.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1258||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.9.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.9.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1259||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.10.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.10.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1260||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.11.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.11.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1261||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.12.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.12.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1262||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.13.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.13.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1263||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.14.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.14.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1264||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.15.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.15.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1265||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.16.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.16.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1266||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.17.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.17.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1267||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.18.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.18.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1268||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.19.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.19.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1269||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.20.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.20.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1270||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.21.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.21.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1271||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.22.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.22.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1272||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.23.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.23.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1273||IBufP1.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.IBufWrnRd1.Temp1 because it is equivalent to instance DMMainPorts_1.IBufWrnRd.Temp1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1274||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.IBufWrnRd1.O because it is equivalent to instance DMMainPorts_1.IBufWrnRd.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1275||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.DacSetpointReadAddressDac_rep[1:0] because it is equivalent to instance DMMainPorts_1.DacSetpointReadAddressDac[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1280||DMMain.vhd(1369);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1369
Implementation;Synthesis||BN362||@N: Removing sequential instance PPSCountReset (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1281||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||BN362||@N: Removing sequential instance WriteClkDac (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1282||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1283||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1284||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1285||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1286||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1287||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1288||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1289||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1290||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1291||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1292||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1293||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1294||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||FX107||@W:RAM DmDacRam.dacsetpoints[23:0] (in view: work.DMMainPorts(dmmain)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1299||CGraphDmDacRamFlat.vhd(49);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/49
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance DacSetpointReadAddressChannel[5:0] ||EvalBoardSandbox.srr(1300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1300||DMMain.vhd(1369);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1369
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart0BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1301||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart1BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1302||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart2BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1303||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart3BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1304||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance BootupReset.ClkDiv[9:0] ||EvalBoardSandbox.srr(1305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1305||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1307||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1308||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1309||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1310||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1312||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1313||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.waddr_r[9:0] ||EvalBoardSandbox.srr(1314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1314||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.raddr_r[9:0] ||EvalBoardSandbox.srr(1315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1315||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1317||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_1(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1318||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1319||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1320||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1322||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1323||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.waddr_r[9:0] ||EvalBoardSandbox.srr(1324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1324||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.raddr_r[9:0] ||EvalBoardSandbox.srr(1325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1325||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1327||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_3(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1328||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1329||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1330||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1332||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1333||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.waddr_r[9:0] ||EvalBoardSandbox.srr(1334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1334||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.raddr_r[9:0] ||EvalBoardSandbox.srr(1335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1335||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1337||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_5(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1338||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1339||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1340||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1341||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacA.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1345||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacB.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1346||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacC.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1347||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacD.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1348||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacE.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1349||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacF.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1350||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacA.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1351||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacB.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1353||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacC.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1355||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacD.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1357||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacE.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1359||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacF.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1361||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.shot_i_arst on CLKINT  I_298 ||EvalBoardSandbox.srr(1389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1389||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart2FifoReset_i_arst on CLKINT  I_299 ||EvalBoardSandbox.srr(1390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1390||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart1FifoReset_i_arst on CLKINT  I_300 ||EvalBoardSandbox.srr(1391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1391||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart0FifoReset_i_arst on CLKINT  I_301 ||EvalBoardSandbox.srr(1392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1392||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart3FifoReset_i_arst on CLKINT  I_302 ||EvalBoardSandbox.srr(1393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1393||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsF_i.SpiRst_arst on CLKINT  I_303 ||EvalBoardSandbox.srr(1394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1394||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsE_i.SpiRst_arst on CLKINT  I_304 ||EvalBoardSandbox.srr(1395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1395||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsD_i.SpiRst_arst on CLKINT  I_305 ||EvalBoardSandbox.srr(1396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1396||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsC_i.SpiRst_arst on CLKINT  I_306 ||EvalBoardSandbox.srr(1397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1397||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsB_i.SpiRst_arst on CLKINT  I_307 ||EvalBoardSandbox.srr(1398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1398||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsA_i.SpiRst_arst on CLKINT  I_308 ||EvalBoardSandbox.srr(1399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1399||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk2 on CLKINT  I_309 ||EvalBoardSandbox.srr(1400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1400||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk0 on CLKINT  I_310 ||EvalBoardSandbox.srr(1401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1401||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk1 on CLKINT  I_311 ||EvalBoardSandbox.srr(1402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1402||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk3 on CLKINT  I_312 ||EvalBoardSandbox.srr(1403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1403||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk0 on CLKINT  I_313 ||EvalBoardSandbox.srr(1404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1404||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk2 on CLKINT  I_314 ||EvalBoardSandbox.srr(1405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1405||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk1 on CLKINT  I_315 ||EvalBoardSandbox.srr(1406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1406||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk3 on CLKINT  I_316 ||EvalBoardSandbox.srr(1407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1407||null;null
Implementation;Synthesis||MT615||@N: Found clock CLK0_PAD with period 19.61ns ||EvalBoardSandbox.srr(1445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1445||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 9.80ns ||EvalBoardSandbox.srr(1446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1446||null;null
Implementation;Synthesis||MT615||@N: Found clock EvalSandbox_MSS_0/CCC_0/GL0 with period 9.80ns ||EvalBoardSandbox.srr(1447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1447||null;null
Implementation;Synthesis||MT548||@W:Source for clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.||EvalBoardSandbox.srr(1482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1482||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/8
Implementation;Synthesis||MT548||@W:Source for clock uart0clk not found in netlist.||EvalBoardSandbox.srr(1483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1483||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT548||@W:Source for clock uart0txclk not found in netlist.||EvalBoardSandbox.srr(1484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1484||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT548||@W:Source for clock uart1clk not found in netlist.||EvalBoardSandbox.srr(1485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1485||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/14
Implementation;Synthesis||MT548||@W:Source for clock uart1txclk not found in netlist.||EvalBoardSandbox.srr(1486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1486||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/15
Implementation;Synthesis||MT548||@W:Source for clock uart2clk not found in netlist.||EvalBoardSandbox.srr(1487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1487||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/16
Implementation;Synthesis||MT548||@W:Source for clock uart2txclk not found in netlist.||EvalBoardSandbox.srr(1488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1488||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/17
Implementation;Synthesis||MT548||@W:Source for clock uart3clk not found in netlist.||EvalBoardSandbox.srr(1489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1489||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/18
Implementation;Synthesis||MT548||@W:Source for clock uart3txclk not found in netlist.||EvalBoardSandbox.srr(1490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1490||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/19
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1794||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/20
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1795||synthesis.fdc(21);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/21
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1796);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1796||synthesis.fdc(22);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/22
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1797);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1797||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/23
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1798);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1798||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/24
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1799);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1799||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/25
