{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689794690104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689794690114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 14:24:49 2023 " "Processing started: Wed Jul 19 14:24:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689794690114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794690114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_Master -c SPI_Master " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_Master -c SPI_Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794690115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689794690659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689794690659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Master-Behavioral " "Found design unit 1: SPI_Master-Behavioral" {  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689794701821 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master " "Found entity 1: SPI_Master" {  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689794701821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_FSM-Behavioral " "Found design unit 1: SPI_FSM-Behavioral" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689794701825 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_FSM " "Found entity 1: SPI_FSM" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689794701825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muestreador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muestreador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muestreador-Behavioral " "Found design unit 1: muestreador-Behavioral" {  } { { "muestreador.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/muestreador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689794701830 ""} { "Info" "ISGN_ENTITY_NAME" "1 muestreador " "Found entity 1: muestreador" {  } { { "muestreador.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/muestreador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689794701830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_frecuencia-Behavioral " "Found design unit 1: divisor_frecuencia-Behavioral" {  } { { "divisor_frecuencia.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/divisor_frecuencia.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689794701834 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_frecuencia " "Found entity 1: divisor_frecuencia" {  } { { "divisor_frecuencia.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/divisor_frecuencia.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689794701834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_generator-Behavioral " "Found design unit 1: PWM_generator-Behavioral" {  } { { "PWM_generator.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/PWM_generator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689794701838 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_generator " "Found entity 1: PWM_generator" {  } { { "PWM_generator.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/PWM_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689794701838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/lcd_controller.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689794701842 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/lcd_controller.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689794701842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_Master " "Elaborating entity \"SPI_Master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689794701890 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dec SPI_Master.vhd(45) " "Verilog HDL or VHDL warning at SPI_Master.vhd(45): object \"dec\" assigned a value but never read" {  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689794701892 "|SPI_Master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "und SPI_Master.vhd(45) " "Verilog HDL or VHDL warning at SPI_Master.vhd(45): object \"und\" assigned a value but never read" {  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689794701892 "|SPI_Master"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selector SPI_Master.vhd(69) " "VHDL Process Statement warning at SPI_Master.vhd(69): inferring latch(es) for signal or variable \"selector\", which holds its previous value in one or more paths through the process" {  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689794701892 "|SPI_Master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selector\[0\] SPI_Master.vhd(69) " "Inferred latch for \"selector\[0\]\" at SPI_Master.vhd(69)" {  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701892 "|SPI_Master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selector\[1\] SPI_Master.vhd(69) " "Inferred latch for \"selector\[1\]\" at SPI_Master.vhd(69)" {  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701892 "|SPI_Master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_FSM SPI_FSM:FSM " "Elaborating entity \"SPI_FSM\" for hierarchy \"SPI_FSM:FSM\"" {  } { { "SPI_Master.vhd" "FSM" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689794701894 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "instr_leer SPI_FSM.vhd(16) " "VHDL Signal Declaration warning at SPI_FSM.vhd(16): used explicit default value for signal \"instr_leer\" because signal was never assigned a value" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MOSI SPI_FSM.vhd(34) " "VHDL Process Statement warning at SPI_FSM.vhd(34): inferring latch(es) for signal or variable \"MOSI\", which holds its previous value in one or more paths through the process" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_cs SPI_FSM.vhd(34) " "VHDL Process Statement warning at SPI_FSM.vhd(34): inferring latch(es) for signal or variable \"s_cs\", which holds its previous value in one or more paths through the process" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dato SPI_FSM.vhd(34) " "VHDL Process Statement warning at SPI_FSM.vhd(34): inferring latch(es) for signal or variable \"dato\", which holds its previous value in one or more paths through the process" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dato_rx SPI_FSM.vhd(34) " "VHDL Process Statement warning at SPI_FSM.vhd(34): inferring latch(es) for signal or variable \"dato_rx\", which holds its previous value in one or more paths through the process" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[0\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[0\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[1\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[1\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[2\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[2\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[3\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[3\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[4\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[4\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[5\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[5\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[6\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[6\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[7\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[7\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[0\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[0\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[1\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[1\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[2\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[2\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[3\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[3\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[4\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[4\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[5\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[5\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[6\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[6\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[7\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[7\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_cs SPI_FSM.vhd(34) " "Inferred latch for \"s_cs\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOSI SPI_FSM.vhd(34) " "Inferred latch for \"MOSI\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794701895 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frecuencia divisor_frecuencia:DIVF " "Elaborating entity \"divisor_frecuencia\" for hierarchy \"divisor_frecuencia:DIVF\"" {  } { { "SPI_Master.vhd" "DIVF" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689794701896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_generator PWM_generator:PWM " "Elaborating entity \"PWM_generator\" for hierarchy \"PWM_generator:PWM\"" {  } { { "SPI_Master.vhd" "PWM" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689794701899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muestreador muestreador:REQUESTREAD " "Elaborating entity \"muestreador\" for hierarchy \"muestreador:REQUESTREAD\"" {  } { { "SPI_Master.vhd" "REQUESTREAD" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689794701901 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689794702481 "|SPI_Master|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[7\] GND " "Pin \"lcd_data\[7\]\" is stuck at GND" {  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689794702481 "|SPI_Master|lcd_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1689794702481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689794702557 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689794702951 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689794703097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689794703097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "315 " "Implemented 315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689794703152 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689794703152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Implemented 297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689794703152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689794703152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689794703180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 14:25:03 2023 " "Processing ended: Wed Jul 19 14:25:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689794703180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689794703180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689794703180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689794703180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1689794704960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689794704970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 14:25:04 2023 " "Processing started: Wed Jul 19 14:25:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689794704970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1689794704970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SPI_Master -c SPI_Master " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SPI_Master -c SPI_Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1689794704970 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1689794705141 ""}
{ "Info" "0" "" "Project  = SPI_Master" {  } {  } 0 0 "Project  = SPI_Master" 0 0 "Fitter" 0 0 1689794705142 ""}
{ "Info" "0" "" "Revision = SPI_Master" {  } {  } 0 0 "Revision = SPI_Master" 0 0 "Fitter" 0 0 1689794705142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1689794705243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1689794705244 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPI_Master 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SPI_Master\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1689794705254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689794705300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689794705300 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1689794705644 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1689794705653 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689794705830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689794705830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689794705830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689794705830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689794705830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689794705830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689794705830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689794705830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689794705830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689794705830 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689794705830 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1689794705830 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689794705833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689794705833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689794705833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689794705833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689794705833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689794705833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689794705833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689794705833 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1689794705833 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1689794705834 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1689794705834 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1689794705834 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1689794705834 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1689794705835 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1689794706708 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPI_Master.sdc " "Synopsys Design Constraints File file not found: 'SPI_Master.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1689794706708 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1689794706709 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1689794706713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1689794706714 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1689794706714 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689794706737 ""}  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689794706737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_FSM:FSM\|pr_state.fintx  " "Automatically promoted node SPI_FSM:FSM\|pr_state.fintx " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689794706737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_FSM:FSM\|Selector0~0 " "Destination node SPI_FSM:FSM\|Selector0~0" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689794706737 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1689794706737 ""}  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689794706737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor_frecuencia:DIVF\|clk_out  " "Automatically promoted node divisor_frecuencia:DIVF\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689794706737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_FSM:FSM\|SCK~0 " "Destination node SPI_FSM:FSM\|SCK~0" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689794706737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_frecuencia:DIVF\|clk_out~1 " "Destination node divisor_frecuencia:DIVF\|clk_out~1" {  } { { "divisor_frecuencia.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/divisor_frecuencia.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689794706737 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1689794706737 ""}  } { { "divisor_frecuencia.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/divisor_frecuencia.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689794706737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1689794707143 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689794707144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689794707144 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689794707145 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689794707146 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1689794707146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1689794707146 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1689794707147 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1689794707174 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1689794707174 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1689794707174 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689794707222 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1689794707226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1689794708761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689794708872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1689794708897 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1689794710986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689794710986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1689794711666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/18.1/SPI_Master/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1689794713277 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1689794713277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1689794714462 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1689794714462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689794714465 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1689794714675 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689794714683 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689794715043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689794715044 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689794715539 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689794716138 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.1/SPI_Master/output_files/SPI_Master.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.1/SPI_Master/output_files/SPI_Master.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1689794716449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5641 " "Peak virtual memory: 5641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689794717319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 14:25:17 2023 " "Processing ended: Wed Jul 19 14:25:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689794717319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689794717319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689794717319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1689794717319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1689794719320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689794719331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 14:25:19 2023 " "Processing started: Wed Jul 19 14:25:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689794719331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1689794719331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SPI_Master -c SPI_Master " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SPI_Master -c SPI_Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1689794719331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1689794719735 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1689794721564 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1689794721698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689794722719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 14:25:22 2023 " "Processing ended: Wed Jul 19 14:25:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689794722719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689794722719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689794722719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1689794722719 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1689794723356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1689794724516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689794724528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 14:25:24 2023 " "Processing started: Wed Jul 19 14:25:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689794724528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1689794724528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SPI_Master -c SPI_Master " "Command: quartus_sta SPI_Master -c SPI_Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1689794724528 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1689794724712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1689794724946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1689794724947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689794724991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689794724991 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1689794725248 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPI_Master.sdc " "Synopsys Design Constraints File file not found: 'SPI_Master.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1689794725283 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1689794725284 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689794725286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.fintx SPI_FSM:FSM\|pr_state.fintx " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.fintx SPI_FSM:FSM\|pr_state.fintx" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689794725286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frecuencia:DIVF\|clk_out divisor_frecuencia:DIVF\|clk_out " "create_clock -period 1.000 -name divisor_frecuencia:DIVF\|clk_out divisor_frecuencia:DIVF\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689794725286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b1 SPI_FSM:FSM\|pr_state.b1 " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b1 SPI_FSM:FSM\|pr_state.b1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689794725286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b4 SPI_FSM:FSM\|pr_state.b4 " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b4 SPI_FSM:FSM\|pr_state.b4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689794725286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b6 SPI_FSM:FSM\|pr_state.b6 " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b6 SPI_FSM:FSM\|pr_state.b6" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689794725286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name muestreador:REQUESTREAD\|clk_out muestreador:REQUESTREAD\|clk_out " "create_clock -period 1.000 -name muestreador:REQUESTREAD\|clk_out muestreador:REQUESTREAD\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689794725286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b3 SPI_FSM:FSM\|pr_state.b3 " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b3 SPI_FSM:FSM\|pr_state.b3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689794725286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b5 SPI_FSM:FSM\|pr_state.b5 " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b5 SPI_FSM:FSM\|pr_state.b5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689794725286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b0 SPI_FSM:FSM\|pr_state.b0 " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b0 SPI_FSM:FSM\|pr_state.b0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689794725286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b2 SPI_FSM:FSM\|pr_state.b2 " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b2 SPI_FSM:FSM\|pr_state.b2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689794725286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.idle SPI_FSM:FSM\|pr_state.idle " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.idle SPI_FSM:FSM\|pr_state.idle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689794725286 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689794725286 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1689794725288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689794725290 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1689794725291 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1689794725300 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1689794725305 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689794725309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.663 " "Worst-case setup slack is -5.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.663            -436.614 clk  " "   -5.663            -436.614 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.837             -23.954 SPI_FSM:FSM\|pr_state.fintx  " "   -2.837             -23.954 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906             -11.236 divisor_frecuencia:DIVF\|clk_out  " "   -1.906             -11.236 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.184              -1.184 SPI_FSM:FSM\|pr_state.idle  " "   -1.184              -1.184 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689794725317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clk  " "    0.321               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 SPI_FSM:FSM\|pr_state.idle  " "    0.700               0.000 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.999               0.000 divisor_frecuencia:DIVF\|clk_out  " "    0.999               0.000 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.182               0.000 SPI_FSM:FSM\|pr_state.fintx  " "    1.182               0.000 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689794725326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689794725333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689794725339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -175.569 clk  " "   -3.000            -175.569 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 divisor_frecuencia:DIVF\|clk_out  " "   -1.403             -12.627 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 SPI_FSM:FSM\|pr_state.fintx  " "    0.388               0.000 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 muestreador:REQUESTREAD\|clk_out  " "    0.388               0.000 muestreador:REQUESTREAD\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 SPI_FSM:FSM\|pr_state.idle  " "    0.408               0.000 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 SPI_FSM:FSM\|pr_state.b2  " "    0.416               0.000 SPI_FSM:FSM\|pr_state.b2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 SPI_FSM:FSM\|pr_state.b4  " "    0.416               0.000 SPI_FSM:FSM\|pr_state.b4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 SPI_FSM:FSM\|pr_state.b5  " "    0.426               0.000 SPI_FSM:FSM\|pr_state.b5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 SPI_FSM:FSM\|pr_state.b6  " "    0.426               0.000 SPI_FSM:FSM\|pr_state.b6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 SPI_FSM:FSM\|pr_state.b0  " "    0.479               0.000 SPI_FSM:FSM\|pr_state.b0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 SPI_FSM:FSM\|pr_state.b1  " "    0.479               0.000 SPI_FSM:FSM\|pr_state.b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 SPI_FSM:FSM\|pr_state.b3  " "    0.479               0.000 SPI_FSM:FSM\|pr_state.b3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794725358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689794725358 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1689794725374 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1689794725397 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1689794725981 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689794726074 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689794726084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.214 " "Worst-case setup slack is -5.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.214            -393.521 clk  " "   -5.214            -393.521 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.513             -22.022 SPI_FSM:FSM\|pr_state.fintx  " "   -2.513             -22.022 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.885             -11.297 divisor_frecuencia:DIVF\|clk_out  " "   -1.885             -11.297 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.997              -0.997 SPI_FSM:FSM\|pr_state.idle  " "   -0.997              -0.997 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689794726093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.287 " "Worst-case hold slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 clk  " "    0.287               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 SPI_FSM:FSM\|pr_state.idle  " "    0.646               0.000 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.868               0.000 divisor_frecuencia:DIVF\|clk_out  " "    0.868               0.000 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 SPI_FSM:FSM\|pr_state.fintx  " "    1.222               0.000 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689794726099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689794726110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689794726113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -175.569 clk  " "   -3.000            -175.569 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 divisor_frecuencia:DIVF\|clk_out  " "   -1.403             -12.627 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 muestreador:REQUESTREAD\|clk_out  " "    0.411               0.000 muestreador:REQUESTREAD\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 SPI_FSM:FSM\|pr_state.idle  " "    0.412               0.000 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 SPI_FSM:FSM\|pr_state.fintx  " "    0.419               0.000 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 SPI_FSM:FSM\|pr_state.b2  " "    0.425               0.000 SPI_FSM:FSM\|pr_state.b2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 SPI_FSM:FSM\|pr_state.b4  " "    0.425               0.000 SPI_FSM:FSM\|pr_state.b4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 SPI_FSM:FSM\|pr_state.b5  " "    0.435               0.000 SPI_FSM:FSM\|pr_state.b5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 SPI_FSM:FSM\|pr_state.b6  " "    0.435               0.000 SPI_FSM:FSM\|pr_state.b6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 SPI_FSM:FSM\|pr_state.b0  " "    0.475               0.000 SPI_FSM:FSM\|pr_state.b0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 SPI_FSM:FSM\|pr_state.b1  " "    0.475               0.000 SPI_FSM:FSM\|pr_state.b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 SPI_FSM:FSM\|pr_state.b3  " "    0.475               0.000 SPI_FSM:FSM\|pr_state.b3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689794726125 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1689794726139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689794726355 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689794726360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.870 " "Worst-case setup slack is -1.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.870            -116.840 clk  " "   -1.870            -116.840 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.096              -6.438 SPI_FSM:FSM\|pr_state.fintx  " "   -1.096              -6.438 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490              -0.787 divisor_frecuencia:DIVF\|clk_out  " "   -0.490              -0.787 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273              -0.273 SPI_FSM:FSM\|pr_state.idle  " "   -0.273              -0.273 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689794726362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 clk  " "    0.140               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 SPI_FSM:FSM\|pr_state.idle  " "    0.300               0.000 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 SPI_FSM:FSM\|pr_state.fintx  " "    0.378               0.000 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 divisor_frecuencia:DIVF\|clk_out  " "    0.424               0.000 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689794726374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689794726380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689794726389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -130.336 clk  " "   -3.000            -130.336 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 divisor_frecuencia:DIVF\|clk_out  " "   -1.000              -9.000 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 SPI_FSM:FSM\|pr_state.fintx  " "    0.375               0.000 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 SPI_FSM:FSM\|pr_state.idle  " "    0.442               0.000 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 muestreador:REQUESTREAD\|clk_out  " "    0.443               0.000 muestreador:REQUESTREAD\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 SPI_FSM:FSM\|pr_state.b4  " "    0.461               0.000 SPI_FSM:FSM\|pr_state.b4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 SPI_FSM:FSM\|pr_state.b2  " "    0.462               0.000 SPI_FSM:FSM\|pr_state.b2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 SPI_FSM:FSM\|pr_state.b5  " "    0.465               0.000 SPI_FSM:FSM\|pr_state.b5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 SPI_FSM:FSM\|pr_state.b6  " "    0.467               0.000 SPI_FSM:FSM\|pr_state.b6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 SPI_FSM:FSM\|pr_state.b0  " "    0.497               0.000 SPI_FSM:FSM\|pr_state.b0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 SPI_FSM:FSM\|pr_state.b1  " "    0.497               0.000 SPI_FSM:FSM\|pr_state.b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 SPI_FSM:FSM\|pr_state.b3  " "    0.497               0.000 SPI_FSM:FSM\|pr_state.b3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689794726395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689794726395 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1689794727300 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1689794727300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689794727362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 14:25:27 2023 " "Processing ended: Wed Jul 19 14:25:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689794727362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689794727362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689794727362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1689794727362 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1689794728099 ""}
