git clone --depth 1 --no-tags https://github.com/danbaws/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/761051652
git clone --depth 1 --no-tags https://github.com/MihaiSuciu11/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/764498650
git clone --depth 1 --no-tags https://github.com/santiagov01/Lab_Digital_2.git f:/verilog_sva_gh_scraper/data/full_repos/757739106
git clone --depth 1 --no-tags https://github.com/Skiiippp/OtterCache.git f:/verilog_sva_gh_scraper/data/full_repos/766342150
git clone --depth 1 --no-tags https://github.com/FPGASystemsLab/src.rbus.git f:/verilog_sva_gh_scraper/data/full_repos/757060945
git clone --depth 1 --no-tags https://github.com/riscva/pipelined_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/749741895
git clone --depth 1 --no-tags https://github.com/zhaiyunfan/FMRadioFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/766239111
git clone --depth 1 --no-tags https://github.com/Emirhan-Kilic/systemVerilogBasys3TrafficLightDesign.git f:/verilog_sva_gh_scraper/data/full_repos/763507509
git clone --depth 1 --no-tags https://github.com/axyrai/constraintsSystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/763008927
git clone --depth 1 --no-tags https://github.com/PhilipRWalleck/https-github.com-efabless-tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763748711
git clone --depth 1 --no-tags https://github.com/eachan10/asyncfifo.git f:/verilog_sva_gh_scraper/data/full_repos/758179578
git clone --depth 1 --no-tags https://github.com/Divyakutala03/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/759777999
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/SV_int_type.git f:/verilog_sva_gh_scraper/data/full_repos/764733727
git clone --depth 1 --no-tags https://github.com/Gorruy/sort.git f:/verilog_sva_gh_scraper/data/full_repos/754900590
git clone --depth 1 --no-tags https://github.com/PedroLucas00/projeto_IH_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/758132077
git clone --depth 1 --no-tags https://github.com/Ans-Qasim123/lab-5.git f:/verilog_sva_gh_scraper/data/full_repos/767094030
git clone --depth 1 --no-tags https://github.com/umamah2004/lab-4.git f:/verilog_sva_gh_scraper/data/full_repos/767098019
git clone --depth 1 --no-tags https://github.com/TayybaShafiq/Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/767087345
git clone --depth 1 --no-tags https://github.com/Hammad1341/DSD-Lab-4.git f:/verilog_sva_gh_scraper/data/full_repos/767090551
git clone --depth 1 --no-tags https://github.com/QamarRaja/lab-5.git f:/verilog_sva_gh_scraper/data/full_repos/767147639
git clone --depth 1 --no-tags https://github.com/BMMADHUMITHA/fibonacci.git f:/verilog_sva_gh_scraper/data/full_repos/766666496
git clone --depth 1 --no-tags https://github.com/BMMADHUMITHA/Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/766651580
git clone --depth 1 --no-tags https://github.com/Daniil-Horobets/Catch_the_Apple.git f:/verilog_sva_gh_scraper/data/full_repos/765815677
git clone --depth 1 --no-tags https://github.com/HoesenG/fm_radio.git f:/verilog_sva_gh_scraper/data/full_repos/767244652
git clone --depth 1 --no-tags https://github.com/vlaciclazar/3TB4-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/749269048
git clone --depth 1 --no-tags https://github.com/Smruti-2001/I2C-MASTER-AND-SLAVE-DESIGN-USING_SYSTEMVERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/748575123
git clone --depth 1 --no-tags https://github.com/Smruti-2001/DESIGN-AND-VERIFY-APB-RAM-USING-SYSTEMVERILOG-.git f:/verilog_sva_gh_scraper/data/full_repos/748701955
git clone --depth 1 --no-tags https://github.com/panostom/embedded_systems.git f:/verilog_sva_gh_scraper/data/full_repos/749784144
git clone --depth 1 --no-tags https://github.com/Karl-Han/up_down_counter.git f:/verilog_sva_gh_scraper/data/full_repos/749625966
git clone --depth 1 --no-tags https://github.com/harshvardhan189/Router-1x3.git f:/verilog_sva_gh_scraper/data/full_repos/750302580
git clone --depth 1 --no-tags https://github.com/ubaidfayyaz/dsd_lab.git f:/verilog_sva_gh_scraper/data/full_repos/750783165
git clone --depth 1 --no-tags https://github.com/fsaev/TinyMCU.git f:/verilog_sva_gh_scraper/data/full_repos/752468713
git clone --depth 1 --no-tags https://github.com/tjuntiff/efabless-tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/754225049
git clone --depth 1 --no-tags https://github.com/SiddharthRajaraman/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/754232873
git clone --depth 1 --no-tags https://github.com/EmanuelAraya30/TFG_tec.git f:/verilog_sva_gh_scraper/data/full_repos/755778058
git clone --depth 1 --no-tags https://github.com/Hassan-muavia62/lab_2_dsd.git f:/verilog_sva_gh_scraper/data/full_repos/756480806
git clone --depth 1 --no-tags https://github.com/Shreyas-s-r/NoC-Router-Asynchronous-.git f:/verilog_sva_gh_scraper/data/full_repos/756367590
git clone --depth 1 --no-tags https://github.com/chaoqun-liang/idma-eth.git f:/verilog_sva_gh_scraper/data/full_repos/757156880
git clone --depth 1 --no-tags https://github.com/romychs/SprinterJoy.git f:/verilog_sva_gh_scraper/data/full_repos/749978512
git clone --depth 1 --no-tags https://github.com/Sukhithaaithal/DPRAM.git f:/verilog_sva_gh_scraper/data/full_repos/757872281
git clone --depth 1 --no-tags https://github.com/SamiIonesi/Binary_Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/758516759
git clone --depth 1 --no-tags https://github.com/rabbitrace/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/760247913
git clone --depth 1 --no-tags https://github.com/rabbitrace/bfloat_16_adder.git f:/verilog_sva_gh_scraper/data/full_repos/760247343
git clone --depth 1 --no-tags https://github.com/mathehertogh/uart.git f:/verilog_sva_gh_scraper/data/full_repos/760290806
git clone --depth 1 --no-tags https://github.com/Vishwanath155/Sample-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/759288813
git clone --depth 1 --no-tags https://github.com/alphasoyboi/PROJ300.git f:/verilog_sva_gh_scraper/data/full_repos/757410712
git clone --depth 1 --no-tags https://github.com/PSSTools/pss-uvm-util.git f:/verilog_sva_gh_scraper/data/full_repos/753169737
git clone --depth 1 --no-tags https://github.com/mnasirEE/combinational-circuits-design_Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/760362864
git clone --depth 1 --no-tags https://github.com/zhangyj-ops/axi_insert.git f:/verilog_sva_gh_scraper/data/full_repos/750687282
git clone --depth 1 --no-tags https://github.com/SkyM27/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/764503132
git clone --depth 1 --no-tags https://github.com/VairavanArun/hdl_practice.git f:/verilog_sva_gh_scraper/data/full_repos/748732583
git clone --depth 1 --no-tags https://github.com/AnaFallas/Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/767783560
git clone --depth 1 --no-tags https://github.com/gabogh123/Arqui2_Proyecto1.git f:/verilog_sva_gh_scraper/data/full_repos/767801878
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/749404534
git clone --depth 1 --no-tags https://github.com/Chandranikhita-1/Router-1x3-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/750755274
git clone --depth 1 --no-tags https://github.com/salehhesham244/UVM-SPI.git f:/verilog_sva_gh_scraper/data/full_repos/750492420
git clone --depth 1 --no-tags https://github.com/SaintAnger589/ddr_practice.git f:/verilog_sva_gh_scraper/data/full_repos/751967355
git clone --depth 1 --no-tags https://github.com/kashamallikarjun/Team16_ECE593W24.git f:/verilog_sva_gh_scraper/data/full_repos/752489081
git clone --depth 1 --no-tags https://github.com/aazam-gh/systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/753150585
git clone --depth 1 --no-tags https://github.com/dan-the-meme-man/ling_4466_hw1.git f:/verilog_sva_gh_scraper/data/full_repos/749266673
git clone --depth 1 --no-tags https://github.com/kanade-k-1228/LogicIC.git f:/verilog_sva_gh_scraper/data/full_repos/753937518
git clone --depth 1 --no-tags https://github.com/r-butl/HighPerformanceComputing.git f:/verilog_sva_gh_scraper/data/full_repos/753864887
git clone --depth 1 --no-tags https://github.com/devin-macy/tt-fpga-demo.git f:/verilog_sva_gh_scraper/data/full_repos/754224756
git clone --depth 1 --no-tags https://github.com/ahmed-nader-ahmed/coursera_Getting_Strated_with_Git_and_GitHub.git f:/verilog_sva_gh_scraper/data/full_repos/755090749
git clone --depth 1 --no-tags https://github.com/umamah2004/Lab_2.git f:/verilog_sva_gh_scraper/data/full_repos/756436098
git clone --depth 1 --no-tags https://github.com/ahmedatAED/APB_interrupt_cntrl.git f:/verilog_sva_gh_scraper/data/full_repos/757502918
git clone --depth 1 --no-tags https://github.com/yamamahashayer/Digital2-Verilog-HW2.git f:/verilog_sva_gh_scraper/data/full_repos/756860161
git clone --depth 1 --no-tags https://github.com/Aqib-Wazir101/mylab2.git f:/verilog_sva_gh_scraper/data/full_repos/756480460
git clone --depth 1 --no-tags https://github.com/Mahjabeen632/lab_2.git f:/verilog_sva_gh_scraper/data/full_repos/756438093
git clone --depth 1 --no-tags https://github.com/alikhawja/Labn_2.git f:/verilog_sva_gh_scraper/data/full_repos/756451379
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/DRAM_COVERAGE.git f:/verilog_sva_gh_scraper/data/full_repos/757867866
git clone --depth 1 --no-tags https://github.com/QamarRaja/lab-2.git f:/verilog_sva_gh_scraper/data/full_repos/758415359
git clone --depth 1 --no-tags https://github.com/Alexbostroem/A5.git f:/verilog_sva_gh_scraper/data/full_repos/758396747
git clone --depth 1 --no-tags https://github.com/aaayann/lab_no_2.git f:/verilog_sva_gh_scraper/data/full_repos/759498275
git clone --depth 1 --no-tags https://github.com/fazaleqadir/LAB-2.git f:/verilog_sva_gh_scraper/data/full_repos/752197084
git clone --depth 1 --no-tags https://github.com/MKamranManzoor/LAB_3.git f:/verilog_sva_gh_scraper/data/full_repos/760067299
git clone --depth 1 --no-tags https://github.com/Adham-Mohamed-Ahmed-Abd-Elrahim/AES_128.git f:/verilog_sva_gh_scraper/data/full_repos/760331659
git clone --depth 1 --no-tags https://github.com/sajjadAtlas/SPI-Slave-UVC.git f:/verilog_sva_gh_scraper/data/full_repos/761432815
git clone --depth 1 --no-tags https://github.com/parajk1/High-Performance-Image-Binarization-Circuit-with-256-to-8-Priority-Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/761951764
git clone --depth 1 --no-tags https://github.com/TomKeddie/tinytapeout-2024-tt06a.git f:/verilog_sva_gh_scraper/data/full_repos/759651583
git clone --depth 1 --no-tags https://github.com/Mujtabadar537/RISCV_Single_Cycle_Core.git f:/verilog_sva_gh_scraper/data/full_repos/755411783
git clone --depth 1 --no-tags https://github.com/Antonio-Kim/verilog_libraries.git f:/verilog_sva_gh_scraper/data/full_repos/758166212
git clone --depth 1 --no-tags https://github.com/ThaysonScript/simple_mips_processor.git f:/verilog_sva_gh_scraper/data/full_repos/763260139
git clone --depth 1 --no-tags https://github.com/EnginDemirbas/access_control_wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/763179431
git clone --depth 1 --no-tags https://github.com/infini8-13/21DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/762130761
git clone --depth 1 --no-tags https://github.com/mohit-verma-mv/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/763832982
git clone --depth 1 --no-tags https://github.com/isabellavittori/projeto_IH.git f:/verilog_sva_gh_scraper/data/full_repos/762840900
git clone --depth 1 --no-tags https://github.com/ani-penguino/RICS-V_pipelined_5stage_processor.git f:/verilog_sva_gh_scraper/data/full_repos/765762030
git clone --depth 1 --no-tags https://github.com/ani-penguino/Collatz_Conjecture.git f:/verilog_sva_gh_scraper/data/full_repos/754445090
git clone --depth 1 --no-tags https://github.com/mnasirEE/sequential-circuits-design_computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/763522655
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/logic_data_type.git f:/verilog_sva_gh_scraper/data/full_repos/765307153
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/RTL-Design-of-ARM-based-AHB-to-APB-Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/763139396
git clone --depth 1 --no-tags https://github.com/pgenard/PRESENT.git f:/verilog_sva_gh_scraper/data/full_repos/766850833
git clone --depth 1 --no-tags https://github.com/nathangross1/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763746337
git clone --depth 1 --no-tags https://github.com/pemdas8/DLDLAB2.git f:/verilog_sva_gh_scraper/data/full_repos/761444720
git clone --depth 1 --no-tags https://github.com/BNiVeDiTa29/SV_Project11.git f:/verilog_sva_gh_scraper/data/full_repos/767717994
git clone --depth 1 --no-tags https://github.com/charkster/pwm_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/763876562
git clone --depth 1 --no-tags https://github.com/charkster/i2c_slave_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/759605331
git clone --depth 1 --no-tags https://github.com/VajaiacMarius/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/766827562
git clone --depth 1 --no-tags https://github.com/bsc-loca/redma.git f:/verilog_sva_gh_scraper/data/full_repos/755024702
