Starting job on  Fri Dec 23 10:23:57 CET 2022
Running on  Linux lxplus745.cern.ch 3.10.0-1160.76.1.el7.x86_64 #1 SMP Wed Aug 10 16:21:17 UTC 2022 x86_64 x86_64 x86_64 GNU/Linux
System release  CentOS Linux release 7.9.2009 (Core)
name: WWGToLNu2jG_4f_NLO
carddir: cards/production/13p6TeV/WWG
queue: condor
scram_arch: slc7_amd64_gcc10
cmssw_version: CMSSW_12_4_8
# On branch master
# Untracked files:
#   (use "git add <file>..." to include in what will be committed)
#
#	WWGToLNu2jG_4f_NLO.log
#	cards/production/13p6TeV/WWG/.WWGToLNu2jG_4f_NLO_proc_card.dat.swp
#
# It took 3.28 seconds to enumerate untracked files. 'status -uno'
# may speed it up, but you have to be careful not to forget to add
# new files yourself (see 'git help status').
nothing added to commit but untracked files present (use "git add" to track)
Current git revision is:
304f9ac17555d6d5a3bb4307ed1f6437c6dc893d
/afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO
WARNING: In non-interactive mode release checks e.g. deprecated releases, production architectures are disabled.
WARNING: In non-interactive mode release checks e.g. deprecated releases, production architectures are disabled.
Use HTCondor for gridpack generation
Collecting htcondor
  Downloading htcondor-10.1.1-cp39-cp39-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (38.0 MB)
     ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━ 38.0/38.0 MB 4.6 MB/s eta 0:00:00
Installing collected packages: htcondor
Successfully installed htcondor-10.1.1
--2022-12-23 10:25:02--  https://cms-project-generators.web.cern.ch/cms-project-generators/MG5aMC_LTS_2.9.9.tar.gz
Resolving cms-project-generators.web.cern.ch (cms-project-generators.web.cern.ch)... 2001:1458:d00:35::100:23d, 188.184.101.152
Connecting to cms-project-generators.web.cern.ch (cms-project-generators.web.cern.ch)|2001:1458:d00:35::100:23d|:443... connected.
HTTP request sent, awaiting response... 200 OK
Length: 34353888 (33M) [application/gzip]
Saving to: ‘MG5aMC_LTS_2.9.9.tar.gz’

     0K .......... .......... .......... .......... ..........  0% 83.4M 0s
    50K .......... .......... .......... .......... ..........  0% 94.5M 0s
   100K .......... .......... .......... .......... ..........  0% 98.7M 0s
   150K .......... .......... .......... .......... ..........  0% 71.3M 0s
   200K .......... .......... .......... .......... ..........  0% 98.0M 0s
   250K .......... .......... .......... .......... ..........  0%  129M 0s
   300K .......... .......... .......... .......... ..........  1%  107M 0s
   350K .......... .......... .......... .......... ..........  1% 65.1M 0s
   400K .......... .......... .......... .......... ..........  1% 52.0M 0s
   450K .......... .......... .......... .......... ..........  1% 92.2M 0s
   500K .......... .......... .......... .......... ..........  1%  103M 0s
   550K .......... .......... .......... .......... ..........  1% 93.6M 0s
   600K .......... .......... .......... .......... ..........  1%  109M 0s
   650K .......... .......... .......... .......... ..........  2% 89.5M 0s
   700K .......... .......... .......... .......... ..........  2%  118M 0s
   750K .......... .......... .......... .......... ..........  2% 5.20M 1s
   800K .......... .......... .......... .......... ..........  2% 96.0M 1s
   850K .......... .......... .......... .......... ..........  2% 87.1M 1s
   900K .......... .......... .......... .......... ..........  2%  109M 1s
   950K .......... .......... .......... .......... ..........  2% 80.4M 1s
  1000K .......... .......... .......... .......... ..........  3% 87.6M 1s
  1050K .......... .......... .......... .......... ..........  3% 86.4M 1s
  1100K .......... .......... .......... .......... ..........  3% 65.0M 1s
  1150K .......... .......... .......... .......... ..........  3%  116M 1s
  1200K .......... .......... .......... .......... ..........  3%  100M 1s
  1250K .......... .......... .......... .......... ..........  3%  101M 1s
  1300K .......... .......... .......... .......... ..........  4% 71.1M 1s
  1350K .......... .......... .......... .......... ..........  4%  119M 1s
  1400K .......... .......... .......... .......... ..........  4%  102M 1s
  1450K .......... .......... .......... .......... ..........  4%  117M 1s
  1500K .......... .......... .......... .......... ..........  4%  114M 1s
  1550K .......... .......... .......... .......... ..........  4% 83.2M 1s
  1600K .......... .......... .......... .......... ..........  4% 13.1M 1s
  1650K .......... .......... .......... .......... ..........  5% 82.5M 1s
  1700K .......... .......... .......... .......... ..........  5% 76.0M 1s
  1750K .......... .......... .......... .......... ..........  5% 81.9M 1s
  1800K .......... .......... .......... .......... ..........  5%  129M 1s
  1850K .......... .......... .......... .......... ..........  5% 89.9M 1s
  1900K .......... .......... .......... .......... ..........  5% 62.0M 1s
  1950K .......... .......... .......... .......... ..........  5% 94.9M 1s
  2000K .......... .......... .......... .......... ..........  6%  110M 1s
  2050K .......... .......... .......... .......... ..........  6% 37.3M 1s
  2100K .......... .......... .......... .......... ..........  6% 47.7M 1s
  2150K .......... .......... .......... .......... ..........  6% 87.9M 1s
  2200K .......... .......... .......... .......... ..........  6% 69.5M 1s
  2250K .......... .......... .......... .......... ..........  6% 86.4M 1s
  2300K .......... .......... .......... .......... ..........  7% 98.6M 1s
  2350K .......... .......... .......... .......... ..........  7% 95.6M 1s
  2400K .......... .......... .......... .......... ..........  7% 34.1M 1s
  2450K .......... .......... .......... .......... ..........  7% 87.4M 1s
  2500K .......... .......... .......... .......... ..........  7% 99.1M 1s
  2550K .......... .......... .......... .......... ..........  7% 84.9M 1s
  2600K .......... .......... .......... .......... ..........  7%  132M 0s
  2650K .......... .......... .......... .......... ..........  8% 97.9M 0s
  2700K .......... .......... .......... .......... ..........  8% 44.9M 0s
  2750K .......... .......... .......... .......... ..........  8%  103M 0s
  2800K .......... .......... .......... .......... ..........  8% 75.0M 0s
  2850K .......... .......... .......... .......... ..........  8% 85.0M 0s
  2900K .......... .......... .......... .......... ..........  8% 87.7M 0s
  2950K .......... .......... .......... .......... ..........  8% 88.1M 0s
  3000K .......... .......... .......... .......... ..........  9% 83.8M 0s
  3050K .......... .......... .......... .......... ..........  9% 98.1M 0s
  3100K .......... .......... .......... .......... ..........  9% 79.2M 0s
  3150K .......... .......... .......... .......... ..........  9% 99.7M 0s
  3200K .......... .......... .......... .......... ..........  9% 98.0M 0s
  3250K .......... .......... .......... .......... ..........  9% 86.9M 0s
  3300K .......... .......... .......... .......... ..........  9% 86.0M 0s
  3350K .......... .......... .......... .......... .......... 10%  101M 0s
  3400K .......... .......... .......... .......... .......... 10% 90.4M 0s
  3450K .......... .......... .......... .......... .......... 10% 97.4M 0s
  3500K .......... .......... .......... .......... .......... 10% 84.8M 0s
  3550K .......... .......... .......... .......... .......... 10%  104M 0s
  3600K .......... .......... .......... .......... .......... 10%  113M 0s
  3650K .......... .......... .......... .......... .......... 11% 37.6M 0s
  3700K .......... .......... .......... .......... .......... 11%  102M 0s
  3750K .......... .......... .......... .......... .......... 11% 94.1M 0s
  3800K .......... .......... .......... .......... .......... 11%  110M 0s
  3850K .......... .......... .......... .......... .......... 11% 84.6M 0s
  3900K .......... .......... .......... .......... .......... 11% 95.8M 0s
  3950K .......... .......... .......... .......... .......... 11% 73.8M 0s
  4000K .......... .......... .......... .......... .......... 12% 66.7M 0s
  4050K .......... .......... .......... .......... .......... 12% 90.9M 0s
  4100K .......... .......... .......... .......... .......... 12% 95.2M 0s
  4150K .......... .......... .......... .......... .......... 12% 86.3M 0s
  4200K .......... .......... .......... .......... .......... 12%  101M 0s
  4250K .......... .......... .......... .......... .......... 12% 61.6M 0s
  4300K .......... .......... .......... .......... .......... 12% 84.0M 0s
  4350K .......... .......... .......... .......... .......... 13% 67.0M 0s
  4400K .......... .......... .......... .......... .......... 13% 91.2M 0s
  4450K .......... .......... .......... .......... .......... 13% 76.6M 0s
  4500K .......... .......... .......... .......... .......... 13% 88.0M 0s
  4550K .......... .......... .......... .......... .......... 13% 81.7M 0s
  4600K .......... .......... .......... .......... .......... 13% 85.5M 0s
  4650K .......... .......... .......... .......... .......... 14% 92.0M 0s
  4700K .......... .......... .......... .......... .......... 14% 80.2M 0s
  4750K .......... .......... .......... .......... .......... 14%  101M 0s
  4800K .......... .......... .......... .......... .......... 14% 84.6M 0s
  4850K .......... .......... .......... .......... .......... 14% 97.1M 0s
  4900K .......... .......... .......... .......... .......... 14% 64.5M 0s
  4950K .......... .......... .......... .......... .......... 14% 93.2M 0s
  5000K .......... .......... .......... .......... .......... 15% 85.0M 0s
  5050K .......... .......... .......... .......... .......... 15%  100M 0s
  5100K .......... .......... .......... .......... .......... 15%  113M 0s
  5150K .......... .......... .......... .......... .......... 15%  101M 0s
  5200K .......... .......... .......... .......... .......... 15%  118M 0s
  5250K .......... .......... .......... .......... .......... 15%  106M 0s
  5300K .......... .......... .......... .......... .......... 15%  101M 0s
  5350K .......... .......... .......... .......... .......... 16% 89.0M 0s
  5400K .......... .......... .......... .......... .......... 16%  101M 0s
  5450K .......... .......... .......... .......... .......... 16%  104M 0s
  5500K .......... .......... .......... .......... .......... 16%  100M 0s
  5550K .......... .......... .......... .......... .......... 16% 88.0M 0s
  5600K .......... .......... .......... .......... .......... 16% 95.2M 0s
  5650K .......... .......... .......... .......... .......... 16% 99.6M 0s
  5700K .......... .......... .......... .......... .......... 17% 81.4M 0s
  5750K .......... .......... .......... .......... .......... 17% 92.3M 0s
  5800K .......... .......... .......... .......... .......... 17% 84.4M 0s
  5850K .......... .......... .......... .......... .......... 17% 93.3M 0s
  5900K .......... .......... .......... .......... .......... 17% 94.7M 0s
  5950K .......... .......... .......... .......... .......... 17%  111M 0s
  6000K .......... .......... .......... .......... .......... 18% 81.1M 0s
  6050K .......... .......... .......... .......... .......... 18%  105M 0s
  6100K .......... .......... .......... .......... .......... 18%  101M 0s
  6150K .......... .......... .......... .......... .......... 18% 96.5M 0s
  6200K .......... .......... .......... .......... .......... 18%  103M 0s
  6250K .......... .......... .......... .......... .......... 18% 81.6M 0s
  6300K .......... .......... .......... .......... .......... 18%  105M 0s
  6350K .......... .......... .......... .......... .......... 19% 89.5M 0s
  6400K .......... .......... .......... .......... .......... 19%  104M 0s
  6450K .......... .......... .......... .......... .......... 19% 82.5M 0s
  6500K .......... .......... .......... .......... .......... 19% 97.3M 0s
  6550K .......... .......... .......... .......... .......... 19%  103M 0s
  6600K .......... .......... .......... .......... .......... 19%  113M 0s
  6650K .......... .......... .......... .......... .......... 19% 99.1M 0s
  6700K .......... .......... .......... .......... .......... 20% 95.7M 0s
  6750K .......... .......... .......... .......... .......... 20%  108M 0s
  6800K .......... .......... .......... .......... .......... 20%  106M 0s
  6850K .......... .......... .......... .......... .......... 20%  112M 0s
  6900K .......... .......... .......... .......... .......... 20% 96.3M 0s
  6950K .......... .......... .......... .......... .......... 20%  119M 0s
  7000K .......... .......... .......... .......... .......... 21%  104M 0s
  7050K .......... .......... .......... .......... .......... 21%  123M 0s
  7100K .......... .......... .......... .......... .......... 21% 91.6M 0s
  7150K .......... .......... .......... .......... .......... 21%  123M 0s
  7200K .......... .......... .......... .......... .......... 21%  123M 0s
  7250K .......... .......... .......... .......... .......... 21% 93.8M 0s
  7300K .......... .......... .......... .......... .......... 21% 79.2M 0s
  7350K .......... .......... .......... .......... .......... 22% 75.7M 0s
  7400K .......... .......... .......... .......... .......... 22% 97.9M 0s
  7450K .......... .......... .......... .......... .......... 22% 78.5M 0s
  7500K .......... .......... .......... .......... .......... 22% 85.3M 0s
  7550K .......... .......... .......... .......... .......... 22% 73.3M 0s
  7600K .......... .......... .......... .......... .......... 22%  100M 0s
  7650K .......... .......... .......... .......... .......... 22% 89.2M 0s
  7700K .......... .......... .......... .......... .......... 23% 83.7M 0s
  7750K .......... .......... .......... .......... .......... 23% 93.3M 0s
  7800K .......... .......... .......... .......... .......... 23% 81.6M 0s
  7850K .......... .......... .......... .......... .......... 23%  103M 0s
  7900K .......... .......... .......... .......... .......... 23% 95.3M 0s
  7950K .......... .......... .......... .......... .......... 23% 96.2M 0s
  8000K .......... .......... .......... .......... .......... 23% 84.7M 0s
  8050K .......... .......... .......... .......... .......... 24% 88.6M 0s
  8100K .......... .......... .......... .......... .......... 24% 86.4M 0s
  8150K .......... .......... .......... .......... .......... 24%  108M 0s
  8200K .......... .......... .......... .......... .......... 24% 89.2M 0s
  8250K .......... .......... .......... .......... .......... 24% 96.1M 0s
  8300K .......... .......... .......... .......... .......... 24% 85.3M 0s
  8350K .......... .......... .......... .......... .......... 25%  104M 0s
  8400K .......... .......... .......... .......... .......... 25% 92.8M 0s
  8450K .......... .......... .......... .......... .......... 25%  104M 0s
  8500K .......... .......... .......... .......... .......... 25% 80.1M 0s
  8550K .......... .......... .......... .......... .......... 25%  114M 0s
  8600K .......... .......... .......... .......... .......... 25% 87.7M 0s
  8650K .......... .......... .......... .......... .......... 25%  102M 0s
  8700K .......... .......... .......... .......... .......... 26%  103M 0s
  8750K .......... .......... .......... .......... .......... 26% 99.4M 0s
  8800K .......... .......... .......... .......... .......... 26%  118M 0s
  8850K .......... .......... .......... .......... .......... 26% 93.6M 0s
  8900K .......... .......... .......... .......... .......... 26%  103M 0s
  8950K .......... .......... .......... .......... .......... 26% 78.5M 0s
  9000K .......... .......... .......... .......... .......... 26% 91.1M 0s
  9050K .......... .......... .......... .......... .......... 27%  100M 0s
  9100K .......... .......... .......... .......... .......... 27% 91.9M 0s
  9150K .......... .......... .......... .......... .......... 27% 80.3M 0s
  9200K .......... .......... .......... .......... .......... 27% 94.2M 0s
  9250K .......... .......... .......... .......... .......... 27% 94.1M 0s
  9300K .......... .......... .......... .......... .......... 27% 92.2M 0s
  9350K .......... .......... .......... .......... .......... 28%  100M 0s
  9400K .......... .......... .......... .......... .......... 28% 78.8M 0s
  9450K .......... .......... .......... .......... .......... 28% 95.9M 0s
  9500K .......... .......... .......... .......... .......... 28% 91.6M 0s
  9550K .......... .......... .......... .......... .......... 28%  106M 0s
  9600K .......... .......... .......... .......... .......... 28% 87.0M 0s
  9650K .......... .......... .......... .......... .......... 28% 84.5M 0s
  9700K .......... .......... .......... .......... .......... 29% 67.4M 0s
  9750K .......... .......... .......... .......... .......... 29% 94.1M 0s
  9800K .......... .......... .......... .......... .......... 29%  108M 0s
  9850K .......... .......... .......... .......... .......... 29% 86.4M 0s
  9900K .......... .......... .......... .......... .......... 29% 98.0M 0s
  9950K .......... .......... .......... .......... .......... 29% 89.8M 0s
 10000K .......... .......... .......... .......... .......... 29% 88.4M 0s
 10050K .......... .......... .......... .......... .......... 30% 85.9M 0s
 10100K .......... .......... .......... .......... .......... 30%  102M 0s
 10150K .......... .......... .......... .......... .......... 30% 94.7M 0s
 10200K .......... .......... .......... .......... .......... 30% 98.7M 0s
 10250K .......... .......... .......... .......... .......... 30%  117M 0s
 10300K .......... .......... .......... .......... .......... 30% 97.8M 0s
 10350K .......... .......... .......... .......... .......... 30%  116M 0s
 10400K .......... .......... .......... .......... .......... 31%  108M 0s
 10450K .......... .......... .......... .......... .......... 31%  121M 0s
 10500K .......... .......... .......... .......... .......... 31%  100M 0s
 10550K .......... .......... .......... .......... .......... 31%  105M 0s
 10600K .......... .......... .......... .......... .......... 31% 84.3M 0s
 10650K .......... .......... .......... .......... .......... 31% 80.3M 0s
 10700K .......... .......... .......... .......... .......... 32% 81.8M 0s
 10750K .......... .......... .......... .......... .......... 32% 99.9M 0s
 10800K .......... .......... .......... .......... .......... 32%  109M 0s
 10850K .......... .......... .......... .......... .......... 32% 81.3M 0s
 10900K .......... .......... .......... .......... .......... 32%  103M 0s
 10950K .......... .......... .......... .......... .......... 32% 84.6M 0s
 11000K .......... .......... .......... .......... .......... 32%  114M 0s
 11050K .......... .......... .......... .......... .......... 33%  105M 0s
 11100K .......... .......... .......... .......... .......... 33%  114M 0s
 11150K .......... .......... .......... .......... .......... 33%  111M 0s
 11200K .......... .......... .......... .......... .......... 33%  141M 0s
 11250K .......... .......... .......... .......... .......... 33%  128M 0s
 11300K .......... .......... .......... .......... .......... 33%  129M 0s
 11350K .......... .......... .......... .......... .......... 33%  121M 0s
 11400K .......... .......... .......... .......... .......... 34% 99.1M 0s
 11450K .......... .......... .......... .......... .......... 34% 34.9M 0s
 11500K .......... .......... .......... .......... .......... 34% 80.9M 0s
 11550K .......... .......... .......... .......... .......... 34% 25.4M 0s
 11600K .......... .......... .......... .......... .......... 34% 92.2M 0s
 11650K .......... .......... .......... .......... .......... 34%  110M 0s
 11700K .......... .......... .......... .......... .......... 35%  107M 0s
 11750K .......... .......... .......... .......... .......... 35%  116M 0s
 11800K .......... .......... .......... .......... .......... 35%  116M 0s
 11850K .......... .......... .......... .......... .......... 35% 92.4M 0s
 11900K .......... .......... .......... .......... .......... 35%  102M 0s
 11950K .......... .......... .......... .......... .......... 35% 68.9M 0s
 12000K .......... .......... .......... .......... .......... 35% 90.8M 0s
 12050K .......... .......... .......... .......... .......... 36% 97.5M 0s
 12100K .......... .......... .......... .......... .......... 36%  114M 0s
 12150K .......... .......... .......... .......... .......... 36%  108M 0s
 12200K .......... .......... .......... .......... .......... 36%  129M 0s
 12250K .......... .......... .......... .......... .......... 36%  118M 0s
 12300K .......... .......... .......... .......... .......... 36%  116M 0s
 12350K .......... .......... .......... .......... .......... 36% 69.5M 0s
 12400K .......... .......... .......... .......... .......... 37%  104M 0s
 12450K .......... .......... .......... .......... .......... 37%  113M 0s
 12500K .......... .......... .......... .......... .......... 37% 81.8M 0s
 12550K .......... .......... .......... .......... .......... 37% 71.1M 0s
 12600K .......... .......... .......... .......... .......... 37% 88.7M 0s
 12650K .......... .......... .......... .......... .......... 37% 83.8M 0s
 12700K .......... .......... .......... .......... .......... 38% 88.5M 0s
 12750K .......... .......... .......... .......... .......... 38% 77.6M 0s
 12800K .......... .......... .......... .......... .......... 38% 93.1M 0s
 12850K .......... .......... .......... .......... .......... 38% 98.8M 0s
 12900K .......... .......... .......... .......... .......... 38% 92.5M 0s
 12950K .......... .......... .......... .......... .......... 38%  103M 0s
 13000K .......... .......... .......... .......... .......... 38% 82.3M 0s
 13050K .......... .......... .......... .......... .......... 39%  117M 0s
 13100K .......... .......... .......... .......... .......... 39% 95.9M 0s
 13150K .......... .......... .......... .......... .......... 39%  111M 0s
 13200K .......... .......... .......... .......... .......... 39% 72.2M 0s
 13250K .......... .......... .......... .......... .......... 39%  107M 0s
 13300K .......... .......... .......... .......... .......... 39%  110M 0s
 13350K .......... .......... .......... .......... .......... 39%  102M 0s
 13400K .......... .......... .......... .......... .......... 40%  110M 0s
 13450K .......... .......... .......... .......... .......... 40% 92.4M 0s
 13500K .......... .......... .......... .......... .......... 40%  109M 0s
 13550K .......... .......... .......... .......... .......... 40% 89.8M 0s
 13600K .......... .......... .......... .......... .......... 40%  101M 0s
 13650K .......... .......... .......... .......... .......... 40% 87.7M 0s
 13700K .......... .......... .......... .......... .......... 40%  110M 0s
 13750K .......... .......... .......... .......... .......... 41% 47.1M 0s
 13800K .......... .......... .......... .......... .......... 41%  110M 0s
 13850K .......... .......... .......... .......... .......... 41%  112M 0s
 13900K .......... .......... .......... .......... .......... 41% 84.7M 0s
 13950K .......... .......... .......... .......... .......... 41%  108M 0s
 14000K .......... .......... .......... .......... .......... 41%  108M 0s
 14050K .......... .......... .......... .......... .......... 42%  112M 0s
 14100K .......... .......... .......... .......... .......... 42% 90.4M 0s
 14150K .......... .......... .......... .......... .......... 42%  105M 0s
 14200K .......... .......... .......... .......... .......... 42%  104M 0s
 14250K .......... .......... .......... .......... .......... 42%  116M 0s
 14300K .......... .......... .......... .......... .......... 42% 83.6M 0s
 14350K .......... .......... .......... .......... .......... 42% 95.8M 0s
 14400K .......... .......... .......... .......... .......... 43%  106M 0s
 14450K .......... .......... .......... .......... .......... 43% 81.5M 0s
 14500K .......... .......... .......... .......... .......... 43%  122M 0s
 14550K .......... .......... .......... .......... .......... 43% 81.5M 0s
 14600K .......... .......... .......... .......... .......... 43%  111M 0s
 14650K .......... .......... .......... .......... .......... 43% 89.0M 0s
 14700K .......... .......... .......... .......... .......... 43%  110M 0s
 14750K .......... .......... .......... .......... .......... 44%  100M 0s
 14800K .......... .......... .......... .......... .......... 44% 58.3M 0s
 14850K .......... .......... .......... .......... .......... 44%  106M 0s
 14900K .......... .......... .......... .......... .......... 44% 90.4M 0s
 14950K .......... .......... .......... .......... .......... 44% 97.6M 0s
 15000K .......... .......... .......... .......... .......... 44% 96.4M 0s
 15050K .......... .......... .......... .......... .......... 45%  108M 0s
 15100K .......... .......... .......... .......... .......... 45%  113M 0s
 15150K .......... .......... .......... .......... .......... 45%  105M 0s
 15200K .......... .......... .......... .......... .......... 45% 91.1M 0s
 15250K .......... .......... .......... .......... .......... 45% 97.8M 0s
 15300K .......... .......... .......... .......... .......... 45% 98.8M 0s
 15350K .......... .......... .......... .......... .......... 45%  119M 0s
 15400K .......... .......... .......... .......... .......... 46%  104M 0s
 15450K .......... .......... .......... .......... .......... 46% 83.9M 0s
 15500K .......... .......... .......... .......... .......... 46%  132M 0s
 15550K .......... .......... .......... .......... .......... 46% 92.5M 0s
 15600K .......... .......... .......... .......... .......... 46%  107M 0s
 15650K .......... .......... .......... .......... .......... 46% 98.5M 0s
 15700K .......... .......... .......... .......... .......... 46%  133M 0s
 15750K .......... .......... .......... .......... .......... 47%  122M 0s
 15800K .......... .......... .......... .......... .......... 47% 87.0M 0s
 15850K .......... .......... .......... .......... .......... 47% 99.9M 0s
 15900K .......... .......... .......... .......... .......... 47%  109M 0s
 15950K .......... .......... .......... .......... .......... 47% 39.2M 0s
 16000K .......... .......... .......... .......... .......... 47% 97.5M 0s
 16050K .......... .......... .......... .......... .......... 47%  126M 0s
 16100K .......... .......... .......... .......... .......... 48%  109M 0s
 16150K .......... .......... .......... .......... .......... 48%  126M 0s
 16200K .......... .......... .......... .......... .......... 48%  109M 0s
 16250K .......... .......... .......... .......... .......... 48%  129M 0s
 16300K .......... .......... .......... .......... .......... 48%  100M 0s
 16350K .......... .......... .......... .......... .......... 48%  118M 0s
 16400K .......... .......... .......... .......... .......... 49% 14.3M 0s
 16450K .......... .......... .......... .......... .......... 49% 85.0M 0s
 16500K .......... .......... .......... .......... .......... 49% 78.0M 0s
 16550K .......... .......... .......... .......... .......... 49%  112M 0s
 16600K .......... .......... .......... .......... .......... 49% 97.9M 0s
 16650K .......... .......... .......... .......... .......... 49%  123M 0s
 16700K .......... .......... .......... .......... .......... 49% 95.5M 0s
 16750K .......... .......... .......... .......... .......... 50%  120M 0s
 16800K .......... .......... .......... .......... .......... 50% 53.9M 0s
 16850K .......... .......... .......... .......... .......... 50% 96.5M 0s
 16900K .......... .......... .......... .......... .......... 50%  141M 0s
 16950K .......... .......... .......... .......... .......... 50% 96.3M 0s
 17000K .......... .......... .......... .......... .......... 50%  108M 0s
 17050K .......... .......... .......... .......... .......... 50% 82.4M 0s
 17100K .......... .......... .......... .......... .......... 51%  112M 0s
 17150K .......... .......... .......... .......... .......... 51% 76.1M 0s
 17200K .......... .......... .......... .......... .......... 51% 93.6M 0s
 17250K .......... .......... .......... .......... .......... 51% 73.4M 0s
 17300K .......... .......... .......... .......... .......... 51% 92.1M 0s
 17350K .......... .......... .......... .......... .......... 51% 95.8M 0s
 17400K .......... .......... .......... .......... .......... 52%  101M 0s
 17450K .......... .......... .......... .......... .......... 52%  113M 0s
 17500K .......... .......... .......... .......... .......... 52%  105M 0s
 17550K .......... .......... .......... .......... .......... 52%  112M 0s
 17600K .......... .......... .......... .......... .......... 52% 95.5M 0s
 17650K .......... .......... .......... .......... .......... 52% 87.7M 0s
 17700K .......... .......... .......... .......... .......... 52% 75.7M 0s
 17750K .......... .......... .......... .......... .......... 53%  101M 0s
 17800K .......... .......... .......... .......... .......... 53% 91.1M 0s
 17850K .......... .......... .......... .......... .......... 53%  110M 0s
 17900K .......... .......... .......... .......... .......... 53% 88.6M 0s
 17950K .......... .......... .......... .......... .......... 53%  119M 0s
 18000K .......... .......... .......... .......... .......... 53%  105M 0s
 18050K .......... .......... .......... .......... .......... 53%  108M 0s
 18100K .......... .......... .......... .......... .......... 54%  128M 0s
 18150K .......... .......... .......... .......... .......... 54% 90.3M 0s
 18200K .......... .......... .......... .......... .......... 54%  102M 0s
 18250K .......... .......... .......... .......... .......... 54% 89.3M 0s
 18300K .......... .......... .......... .......... .......... 54%  102M 0s
 18350K .......... .......... .......... .......... .......... 54% 86.5M 0s
 18400K .......... .......... .......... .......... .......... 54%  104M 0s
 18450K .......... .......... .......... .......... .......... 55%  102M 0s
 18500K .......... .......... .......... .......... .......... 55% 86.8M 0s
 18550K .......... .......... .......... .......... .......... 55% 98.3M 0s
 18600K .......... .......... .......... .......... .......... 55% 83.7M 0s
 18650K .......... .......... .......... .......... .......... 55% 97.3M 0s
 18700K .......... .......... .......... .......... .......... 55% 82.2M 0s
 18750K .......... .......... .......... .......... .......... 56% 95.7M 0s
 18800K .......... .......... .......... .......... .......... 56% 81.3M 0s
 18850K .......... .......... .......... .......... .......... 56% 98.8M 0s
 18900K .......... .......... .......... .......... .......... 56% 88.2M 0s
 18950K .......... .......... .......... .......... .......... 56%  101M 0s
 19000K .......... .......... .......... .......... .......... 56% 89.1M 0s
 19050K .......... .......... .......... .......... .......... 56% 83.5M 0s
 19100K .......... .......... .......... .......... .......... 57%  116M 0s
 19150K .......... .......... .......... .......... .......... 57% 97.2M 0s
 19200K .......... .......... .......... .......... .......... 57%  105M 0s
 19250K .......... .......... .......... .......... .......... 57% 83.6M 0s
 19300K .......... .......... .......... .......... .......... 57% 96.5M 0s
 19350K .......... .......... .......... .......... .......... 57% 98.5M 0s
 19400K .......... .......... .......... .......... .......... 57% 98.0M 0s
 19450K .......... .......... .......... .......... .......... 58% 82.0M 0s
 19500K .......... .......... .......... .......... .......... 58% 77.8M 0s
 19550K .......... .......... .......... .......... .......... 58%  100M 0s
 19600K .......... .......... .......... .......... .......... 58% 94.4M 0s
 19650K .......... .......... .......... .......... .......... 58%  109M 0s
 19700K .......... .......... .......... .......... .......... 58% 79.1M 0s
 19750K .......... .......... .......... .......... .......... 59% 89.6M 0s
 19800K .......... .......... .......... .......... .......... 59% 90.7M 0s
 19850K .......... .......... .......... .......... .......... 59%  105M 0s
 19900K .......... .......... .......... .......... .......... 59% 78.6M 0s
 19950K .......... .......... .......... .......... .......... 59% 92.7M 0s
 20000K .......... .......... .......... .......... .......... 59%  106M 0s
 20050K .......... .......... .......... .......... .......... 59% 91.0M 0s
 20100K .......... .......... .......... .......... .......... 60%  103M 0s
 20150K .......... .......... .......... .......... .......... 60% 74.9M 0s
 20200K .......... .......... .......... .......... .......... 60%  109M 0s
 20250K .......... .......... .......... .......... .......... 60% 96.7M 0s
 20300K .......... .......... .......... .......... .......... 60%  116M 0s
 20350K .......... .......... .......... .......... .......... 60% 84.0M 0s
 20400K .......... .......... .......... .......... .......... 60%  118M 0s
 20450K .......... .......... .......... .......... .......... 61%  103M 0s
 20500K .......... .......... .......... .......... .......... 61% 36.9M 0s
 20550K .......... .......... .......... .......... .......... 61% 89.4M 0s
 20600K .......... .......... .......... .......... .......... 61%  103M 0s
 20650K .......... .......... .......... .......... .......... 61% 81.4M 0s
 20700K .......... .......... .......... .......... .......... 61%  112M 0s
 20750K .......... .......... .......... .......... .......... 61% 88.7M 0s
 20800K .......... .......... .......... .......... .......... 62% 89.9M 0s
 20850K .......... .......... .......... .......... .......... 62% 87.5M 0s
 20900K .......... .......... .......... .......... .......... 62%  100M 0s
 20950K .......... .......... .......... .......... .......... 62% 94.0M 0s
 21000K .......... .......... .......... .......... .......... 62%  108M 0s
 21050K .......... .......... .......... .......... .......... 62% 96.5M 0s
 21100K .......... .......... .......... .......... .......... 63% 84.7M 0s
 21150K .......... .......... .......... .......... .......... 63%  101M 0s
 21200K .......... .......... .......... .......... .......... 63% 96.0M 0s
 21250K .......... .......... .......... .......... .......... 63% 90.1M 0s
 21300K .......... .......... .......... .......... .......... 63%  103M 0s
 21350K .......... .......... .......... .......... .......... 63%  117M 0s
 21400K .......... .......... .......... .......... .......... 63%  119M 0s
 21450K .......... .......... .......... .......... .......... 64%  123M 0s
 21500K .......... .......... .......... .......... .......... 64% 88.0M 0s
 21550K .......... .......... .......... .......... .......... 64%  114M 0s
 21600K .......... .......... .......... .......... .......... 64%  134M 0s
 21650K .......... .......... .......... .......... .......... 64%  116M 0s
 21700K .......... .......... .......... .......... .......... 64%  121M 0s
 21750K .......... .......... .......... .......... .......... 64% 84.0M 0s
 21800K .......... .......... .......... .......... .......... 65% 88.3M 0s
 21850K .......... .......... .......... .......... .......... 65% 89.8M 0s
 21900K .......... .......... .......... .......... .......... 65% 98.3M 0s
 21950K .......... .......... .......... .......... .......... 65% 87.8M 0s
 22000K .......... .......... .......... .......... .......... 65%  108M 0s
 22050K .......... .......... .......... .......... .......... 65%  111M 0s
 22100K .......... .......... .......... .......... .......... 66%  101M 0s
 22150K .......... .......... .......... .......... .......... 66% 88.2M 0s
 22200K .......... .......... .......... .......... .......... 66% 87.3M 0s
 22250K .......... .......... .......... .......... .......... 66%  110M 0s
 22300K .......... .......... .......... .......... .......... 66% 99.7M 0s
 22350K .......... .......... .......... .......... .......... 66%  109M 0s
 22400K .......... .......... .......... .......... .......... 66% 82.7M 0s
 22450K .......... .......... .......... .......... .......... 67%  119M 0s
 22500K .......... .......... .......... .......... .......... 67%  103M 0s
 22550K .......... .......... .......... .......... .......... 67%  104M 0s
 22600K .......... .......... .......... .......... .......... 67% 97.6M 0s
 22650K .......... .......... .......... .......... .......... 67% 74.2M 0s
 22700K .......... .......... .......... .......... .......... 67%  106M 0s
 22750K .......... .......... .......... .......... .......... 67% 77.9M 0s
 22800K .......... .......... .......... .......... .......... 68% 87.1M 0s
 22850K .......... .......... .......... .......... .......... 68% 90.5M 0s
 22900K .......... .......... .......... .......... .......... 68%  105M 0s
 22950K .......... .......... .......... .......... .......... 68% 93.6M 0s
 23000K .......... .......... .......... .......... .......... 68%  100M 0s
 23050K .......... .......... .......... .......... .......... 68% 88.0M 0s
 23100K .......... .......... .......... .......... .......... 69% 87.6M 0s
 23150K .......... .......... .......... .......... .......... 69%  109M 0s
 23200K .......... .......... .......... .......... .......... 69% 95.9M 0s
 23250K .......... .......... .......... .......... .......... 69% 96.6M 0s
 23300K .......... .......... .......... .......... .......... 69% 84.3M 0s
 23350K .......... .......... .......... .......... .......... 69%  107M 0s
 23400K .......... .......... .......... .......... .......... 69% 94.4M 0s
 23450K .......... .......... .......... .......... .......... 70%  110M 0s
 23500K .......... .......... .......... .......... .......... 70% 75.0M 0s
 23550K .......... .......... .......... .......... .......... 70% 82.7M 0s
 23600K .......... .......... .......... .......... .......... 70%  101M 0s
 23650K .......... .......... .......... .......... .......... 70% 86.4M 0s
 23700K .......... .......... .......... .......... .......... 70%  101M 0s
 23750K .......... .......... .......... .......... .......... 70% 78.4M 0s
 23800K .......... .......... .......... .......... .......... 71% 86.5M 0s
 23850K .......... .......... .......... .......... .......... 71% 84.0M 0s
 23900K .......... .......... .......... .......... .......... 71% 94.3M 0s
 23950K .......... .......... .......... .......... .......... 71% 83.9M 0s
 24000K .......... .......... .......... .......... .......... 71% 93.4M 0s
 24050K .......... .......... .......... .......... .......... 71% 99.8M 0s
 24100K .......... .......... .......... .......... .......... 71% 99.8M 0s
 24150K .......... .......... .......... .......... .......... 72% 94.1M 0s
 24200K .......... .......... .......... .......... .......... 72% 79.5M 0s
 24250K .......... .......... .......... .......... .......... 72% 36.6M 0s
 24300K .......... .......... .......... .......... .......... 72% 97.7M 0s
 24350K .......... .......... .......... .......... .......... 72%  100M 0s
 24400K .......... .......... .......... .......... .......... 72% 80.7M 0s
 24450K .......... .......... .......... .......... .......... 73%  105M 0s
 24500K .......... .......... .......... .......... .......... 73% 86.6M 0s
 24550K .......... .......... .......... .......... .......... 73%  101M 0s
 24600K .......... .......... .......... .......... .......... 73%  102M 0s
 24650K .......... .......... .......... .......... .......... 73%  109M 0s
 24700K .......... .......... .......... .......... .......... 73% 73.5M 0s
 24750K .......... .......... .......... .......... .......... 73%  103M 0s
 24800K .......... .......... .......... .......... .......... 74% 88.1M 0s
 24850K .......... .......... .......... .......... .......... 74%  104M 0s
 24900K .......... .......... .......... .......... .......... 74% 82.6M 0s
 24950K .......... .......... .......... .......... .......... 74%  105M 0s
 25000K .......... .......... .......... .......... .......... 74% 93.6M 0s
 25050K .......... .......... .......... .......... .......... 74%  107M 0s
 25100K .......... .......... .......... .......... .......... 74% 98.2M 0s
 25150K .......... .......... .......... .......... .......... 75%  112M 0s
 25200K .......... .......... .......... .......... .......... 75%  117M 0s
 25250K .......... .......... .......... .......... .......... 75% 99.1M 0s
 25300K .......... .......... .......... .......... .......... 75%  114M 0s
 25350K .......... .......... .......... .......... .......... 75% 77.9M 0s
 25400K .......... .......... .......... .......... .......... 75%  104M 0s
 25450K .......... .......... .......... .......... .......... 76% 80.5M 0s
 25500K .......... .......... .......... .......... .......... 76%  102M 0s
 25550K .......... .......... .......... .......... .......... 76% 85.1M 0s
 25600K .......... .......... .......... .......... .......... 76% 96.8M 0s
 25650K .......... .......... .......... .......... .......... 76% 95.2M 0s
 25700K .......... .......... .......... .......... .......... 76% 88.9M 0s
 25750K .......... .......... .......... .......... .......... 76%  107M 0s
 25800K .......... .......... .......... .......... .......... 77% 81.2M 0s
 25850K .......... .......... .......... .......... .......... 77% 95.0M 0s
 25900K .......... .......... .......... .......... .......... 77% 35.8M 0s
 25950K .......... .......... .......... .......... .......... 77% 99.7M 0s
 26000K .......... .......... .......... .......... .......... 77% 80.1M 0s
 26050K .......... .......... .......... .......... .......... 77% 92.0M 0s
 26100K .......... .......... .......... .......... .......... 77% 90.8M 0s
 26150K .......... .......... .......... .......... .......... 78%  104M 0s
 26200K .......... .......... .......... .......... .......... 78%  112M 0s
 26250K .......... .......... .......... .......... .......... 78% 86.4M 0s
 26300K .......... .......... .......... .......... .......... 78%  103M 0s
 26350K .......... .......... .......... .......... .......... 78% 86.5M 0s
 26400K .......... .......... .......... .......... .......... 78% 94.7M 0s
 26450K .......... .......... .......... .......... .......... 78% 76.4M 0s
 26500K .......... .......... .......... .......... .......... 79%  115M 0s
 26550K .......... .......... .......... .......... .......... 79%  100M 0s
 26600K .......... .......... .......... .......... .......... 79%  112M 0s
 26650K .......... .......... .......... .......... .......... 79% 96.5M 0s
 26700K .......... .......... .......... .......... .......... 79%  115M 0s
 26750K .......... .......... .......... .......... .......... 79%  120M 0s
 26800K .......... .......... .......... .......... .......... 80%  127M 0s
 26850K .......... .......... .......... .......... .......... 80%  130M 0s
 26900K .......... .......... .......... .......... .......... 80%  101M 0s
 26950K .......... .......... .......... .......... .......... 80%  120M 0s
 27000K .......... .......... .......... .......... .......... 80%  100M 0s
 27050K .......... .......... .......... .......... .......... 80% 38.0M 0s
 27100K .......... .......... .......... .......... .......... 80% 54.7M 0s
 27150K .......... .......... .......... .......... .......... 81% 99.1M 0s
 27200K .......... .......... .......... .......... .......... 81% 95.4M 0s
 27250K .......... .......... .......... .......... .......... 81% 79.1M 0s
 27300K .......... .......... .......... .......... .......... 81% 95.7M 0s
 27350K .......... .......... .......... .......... .......... 81% 81.1M 0s
 27400K .......... .......... .......... .......... .......... 81%  109M 0s
 27450K .......... .......... .......... .......... .......... 81% 90.5M 0s
 27500K .......... .......... .......... .......... .......... 82% 99.6M 0s
 27550K .......... .......... .......... .......... .......... 82% 84.3M 0s
 27600K .......... .......... .......... .......... .......... 82%  104M 0s
 27650K .......... .......... .......... .......... .......... 82% 91.7M 0s
 27700K .......... .......... .......... .......... .......... 82%  106M 0s
 27750K .......... .......... .......... .......... .......... 82% 99.3M 0s
 27800K .......... .......... .......... .......... .......... 83% 96.6M 0s
 27850K .......... .......... .......... .......... .......... 83%  108M 0s
 27900K .......... .......... .......... .......... .......... 83%  117M 0s
 27950K .......... .......... .......... .......... .......... 83%  138M 0s
 28000K .......... .......... .......... .......... .......... 83% 96.7M 0s
 28050K .......... .......... .......... .......... .......... 83%  117M 0s
 28100K .......... .......... .......... .......... .......... 83%  105M 0s
 28150K .......... .......... .......... .......... .......... 84%  130M 0s
 28200K .......... .......... .......... .......... .......... 84% 98.7M 0s
 28250K .......... .......... .......... .......... .......... 84% 94.9M 0s
 28300K .......... .......... .......... .......... .......... 84% 91.0M 0s
 28350K .......... .......... .......... .......... .......... 84% 78.2M 0s
 28400K .......... .......... .......... .......... .......... 84% 87.3M 0s
 28450K .......... .......... .......... .......... .......... 84% 33.2M 0s
 28500K .......... .......... .......... .......... .......... 85% 97.2M 0s
 28550K .......... .......... .......... .......... .......... 85% 94.6M 0s
 28600K .......... .......... .......... .......... .......... 85% 90.8M 0s
 28650K .......... .......... .......... .......... .......... 85%  107M 0s
 28700K .......... .......... .......... .......... .......... 85% 98.2M 0s
 28750K .......... .......... .......... .......... .......... 85%  104M 0s
 28800K .......... .......... .......... .......... .......... 85%  121M 0s
 28850K .......... .......... .......... .......... .......... 86% 99.3M 0s
 28900K .......... .......... .......... .......... .......... 86%  110M 0s
 28950K .......... .......... .......... .......... .......... 86% 80.5M 0s
 29000K .......... .......... .......... .......... .......... 86% 87.7M 0s
 29050K .......... .......... .......... .......... .......... 86%  100M 0s
 29100K .......... .......... .......... .......... .......... 86%  104M 0s
 29150K .......... .......... .......... .......... .......... 87% 84.7M 0s
 29200K .......... .......... .......... .......... .......... 87% 97.8M 0s
 29250K .......... .......... .......... .......... .......... 87%  107M 0s
 29300K .......... .......... .......... .......... .......... 87% 88.4M 0s
 29350K .......... .......... .......... .......... .......... 87%  111M 0s
 29400K .......... .......... .......... .......... .......... 87% 66.6M 0s
 29450K .......... .......... .......... .......... .......... 87% 92.7M 0s
 29500K .......... .......... .......... .......... .......... 88%  101M 0s
 29550K .......... .......... .......... .......... .......... 88%  110M 0s
 29600K .......... .......... .......... .......... .......... 88% 84.4M 0s
 29650K .......... .......... .......... .......... .......... 88%  118M 0s
 29700K .......... .......... .......... .......... .......... 88% 83.0M 0s
 29750K .......... .......... .......... .......... .......... 88%  102M 0s
 29800K .......... .......... .......... .......... .......... 88% 97.5M 0s
 29850K .......... .......... .......... .......... .......... 89% 82.2M 0s
 29900K .......... .......... .......... .......... .......... 89% 38.0M 0s
 29950K .......... .......... .......... .......... .......... 89% 94.1M 0s
 30000K .......... .......... .......... .......... .......... 89% 94.4M 0s
 30050K .......... .......... .......... .......... .......... 89% 72.3M 0s
 30100K .......... .......... .......... .......... .......... 89%  116M 0s
 30150K .......... .......... .......... .......... .......... 90% 94.6M 0s
 30200K .......... .......... .......... .......... .......... 90%  101M 0s
 30250K .......... .......... .......... .......... .......... 90% 98.7M 0s
 30300K .......... .......... .......... .......... .......... 90%  115M 0s
 30350K .......... .......... .......... .......... .......... 90%  105M 0s
 30400K .......... .......... .......... .......... .......... 90%  105M 0s
 30450K .......... .......... .......... .......... .......... 90% 40.0M 0s
 30500K .......... .......... .......... .......... .......... 91%  104M 0s
 30550K .......... .......... .......... .......... .......... 91%  119M 0s
 30600K .......... .......... .......... .......... .......... 91%  100M 0s
 30650K .......... .......... .......... .......... .......... 91%  131M 0s
 30700K .......... .......... .......... .......... .......... 91% 98.0M 0s
 30750K .......... .......... .......... .......... .......... 91% 46.1M 0s
 30800K .......... .......... .......... .......... .......... 91%  102M 0s
 30850K .......... .......... .......... .......... .......... 92% 99.7M 0s
 30900K .......... .......... .......... .......... .......... 92%  112M 0s
 30950K .......... .......... .......... .......... .......... 92% 92.3M 0s
 31000K .......... .......... .......... .......... .......... 92%  129M 0s
 31050K .......... .......... .......... .......... .......... 92% 53.7M 0s
 31100K .......... .......... .......... .......... .......... 92%  113M 0s
 31150K .......... .......... .......... .......... .......... 92%  102M 0s
 31200K .......... .......... .......... .......... .......... 93%  113M 0s
 31250K .......... .......... .......... .......... .......... 93% 88.6M 0s
 31300K .......... .......... .......... .......... .......... 93% 92.8M 0s
 31350K .......... .......... .......... .......... .......... 93% 97.4M 0s
 31400K .......... .......... .......... .......... .......... 93% 86.0M 0s
 31450K .......... .......... .......... .......... .......... 93%  100M 0s
 31500K .......... .......... .......... .......... .......... 94% 95.3M 0s
 31550K .......... .......... .......... .......... .......... 94%  102M 0s
 31600K .......... .......... .......... .......... .......... 94% 84.5M 0s
 31650K .......... .......... .......... .......... .......... 94%  103M 0s
 31700K .......... .......... .......... .......... .......... 94% 86.6M 0s
 31750K .......... .......... .......... .......... .......... 94%  103M 0s
 31800K .......... .......... .......... .......... .......... 94% 84.2M 0s
 31850K .......... .......... .......... .......... .......... 95%  107M 0s
 31900K .......... .......... .......... .......... .......... 95% 97.9M 0s
 31950K .......... .......... .......... .......... .......... 95% 81.6M 0s
 32000K .......... .......... .......... .......... .......... 95%  103M 0s
 32050K .......... .......... .......... .......... .......... 95% 75.3M 0s
 32100K .......... .......... .......... .......... .......... 95%  106M 0s
 32150K .......... .......... .......... .......... .......... 95% 90.4M 0s
 32200K .......... .......... .......... .......... .......... 96%  107M 0s
 32250K .......... .......... .......... .......... .......... 96% 91.2M 0s
 32300K .......... .......... .......... .......... .......... 96%  138M 0s
 32350K .......... .......... .......... .......... .......... 96% 83.6M 0s
 32400K .......... .......... .......... .......... .......... 96%  108M 0s
 32450K .......... .......... .......... .......... .......... 96% 66.6M 0s
 32500K .......... .......... .......... .......... .......... 97%  100M 0s
 32550K .......... .......... .......... .......... .......... 97%  113M 0s
 32600K .......... .......... .......... .......... .......... 97%  103M 0s
 32650K .......... .......... .......... .......... .......... 97%  113M 0s
 32700K .......... .......... .......... .......... .......... 97% 95.2M 0s
 32750K .......... .......... .......... .......... .......... 97%  104M 0s
 32800K .......... .......... .......... .......... .......... 97%  112M 0s
 32850K .......... .......... .......... .......... .......... 98%  113M 0s
 32900K .......... .......... .......... .......... .......... 98%  105M 0s
 32950K .......... .......... .......... .......... .......... 98%  111M 0s
 33000K .......... .......... .......... .......... .......... 98% 95.3M 0s
 33050K .......... .......... .......... .......... .......... 98%  114M 0s
 33100K .......... .......... .......... .......... .......... 98%  111M 0s
 33150K .......... .......... .......... .......... .......... 98%  115M 0s
 33200K .......... .......... .......... .......... .......... 99% 94.6M 0s
 33250K .......... .......... .......... .......... .......... 99%  124M 0s
 33300K .......... .......... .......... .......... .......... 99% 99.3M 0s
 33350K .......... .......... .......... .......... .......... 99%  102M 0s
 33400K .......... .......... .......... .......... .......... 99% 96.3M 0s
 33450K .......... .......... .......... .......... .......... 99% 93.1M 0s
 33500K .......... .......... .......... .......... ........  100% 96.4M=0.4s

2022-12-23 10:25:04 (88.1 MB/s) - ‘MG5aMC_LTS_2.9.9.tar.gz’ saved [34353888/34353888]

patching file models/loop_qcd_qed_sm/restrict_lepton_masses_no_lepton_yukawas.dat
patching file models/loop_sm/restrict_ckm_no_b_mass.dat
patching file models/sm/restrict_ckm_lepton_masses.dat
patching file models/sm/restrict_ckm_lepton_masses_no_b_mass.dat
patching file models/sm/restrict_ckm_no_b_mass.dat
patching file models/sm/restrict_lepton_masses_no_b_mass.dat
patching file Template/NLO/SubProcesses/MCmasses_PYTHIA8.inc
patching file madgraph/interface/loop_interface.py
patching file madgraph/various/systematics.py
patching file Template/NLO/Source/make_opts.inc
patching file madgraph/iolibs/export_v4.py
patching file madgraph/iolibs/template_files/pdf_opendata.f
patching file madgraph/iolibs/template_files/pdf_wrap_lhapdf.f
patching file madgraph/iolibs/template_files/pdf_wrap_lhapdf.f
patching file madgraph/interface/reweight_interface.py
patching file madgraph/interface/common_run_interface.py
patching file Template/LO/SubProcesses/refine.sh
patching file Template/LO/SubProcesses/refine_splitted.sh
patching file Template/LO/SubProcesses/survey.sh
patching file Template/NLO/SubProcesses/ajob_template
patching file Template/NLO/SubProcesses/reweight_xsec_events.local
patching file madgraph/various/misc.py
patching file madgraph/various/cluster.py
patching file MadSpin/decay.py
patching file madgraph/interface/madgraph_interface.py
ls: cannot access /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/cards/production/13p6TeV/WWG/WWGToLNu2jG_4f_NLO*.patch: No such file or directory
************************************************************
*                                                          *
*                     W E L C O M E to                     *
*              M A D G R A P H 5 _ a M C @ N L O           *
*                                                          *
*                                                          *
*                 *                       *                *
*                   *        * *        *                  *
*                     * * * * 5 * * * *                    *
*                   *        * *        *                  *
*                 *                       *                *
*                                                          *
*         VERSION 2.9.9                 2022-02-25         *
*                                                          *
*    The MadGraph5_aMC@NLO Development Team - Find us at   *
*    https://server06.fynu.ucl.ac.be/projects/madgraph     *
*                            and                           *
*            http://amcatnlo.web.cern.ch/amcatnlo/         *
*                                                          *
*               Type 'help' for in-line help.              *
*           Type 'tutorial' to learn how MG5 works         *
*    Type 'tutorial aMCatNLO' to learn how aMC@NLO works   *
*    Type 'tutorial MadLoop' to learn how MadLoop works    *
*                                                          *
************************************************************
load MG5 configuration from input/mg5_configuration.txt 
fastjet-config does not seem to correspond to a valid fastjet-config executable (v3+). We will use fjcore instead.
 Please set the 'fastjet'variable to the full (absolute) /PATH/TO/fastjet-config (including fastjet-config).
 MG5_aMC> set fastjet /PATH/TO/fastjet-config

set lhapdf to lhapdf-config
None does not seem to correspond to a valid lhapdf-config executable. 
Please set the 'lhapdf' variable to the (absolute) /PATH/TO/lhapdf-config (including lhapdf-config).
Note that you can still compile and run aMC@NLO with the built-in PDFs
 MG5_aMC> set lhapdf /PATH/TO/lhapdf-config

Using default eps viewer "evince". Set another one in ./input/mg5_configuration.txt
Using default web browser "firefox". Set another one in ./input/mg5_configuration.txt
import /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/mgconfigscript
The import format was not given, so we guess it as command
set auto_update 0
save options auto_update
save configuration file to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/input/mg5_configuration.txt
set automatic_html_opening False
This option will be the default in any output that you are going to create in this session.
In order to keep this changes permanent please run 'save options'
set auto_convert_model True
save options auto_convert_model
save configuration file to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/input/mg5_configuration.txt
set lhapdf_py3 /cvmfs/cms.cern.ch/slc7_amd64_gcc10/external/lhapdf/6.4.0-68defff11ffd434c73727d03802bfb85/share/LHAPDF/../../bin/lhapdf-config
set lhapdf to /cvmfs/cms.cern.ch/slc7_amd64_gcc10/external/lhapdf/6.4.0-68defff11ffd434c73727d03802bfb85/share/LHAPDF/../../bin/lhapdf-config
save options lhapdf_py3
save configuration file to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/input/mg5_configuration.txt
set run_mode  1
This option will be the default in any output that you are going to create in this session.
In order to keep this changes permanent please run 'save options'
set cluster_type cms_condor
save options cluster_type
save configuration file to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/input/mg5_configuration.txt
set cluster_queue None
save options cluster_queue
save configuration file to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/input/mg5_configuration.txt
set cluster_status_update 60 30
save options cluster_status_update
save configuration file to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/input/mg5_configuration.txt
set cluster_nb_retry 3
save options cluster_nb_retry
save configuration file to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/input/mg5_configuration.txt
set cluster_retry_wait 300
save options cluster_retry_wait
save configuration file to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/input/mg5_configuration.txt
save options
save configuration file to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/input/mg5_configuration.txt
quit
/afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work
************************************************************
*                                                          *
*                     W E L C O M E to                     *
*              M A D G R A P H 5 _ a M C @ N L O           *
*                                                          *
*                                                          *
*                 *                       *                *
*                   *        * *        *                  *
*                     * * * * 5 * * * *                    *
*                   *        * *        *                  *
*                 *                       *                *
*                                                          *
*         VERSION 2.9.9                 2022-02-25         *
*                                                          *
*    The MadGraph5_aMC@NLO Development Team - Find us at   *
*    https://server06.fynu.ucl.ac.be/projects/madgraph     *
*                            and                           *
*            http://amcatnlo.web.cern.ch/amcatnlo/         *
*                                                          *
*               Type 'help' for in-line help.              *
*           Type 'tutorial' to learn how MG5 works         *
*    Type 'tutorial aMCatNLO' to learn how aMC@NLO works   *
*    Type 'tutorial MadLoop' to learn how MadLoop works    *
*                                                          *
************************************************************
load MG5 configuration from MG5_aMC_v2_9_9/input/mg5_configuration.txt 
None does not seem to correspond to a valid fastjet-config executable (v3+). We will use fjcore instead.
 Please set the 'fastjet'variable to the full (absolute) /PATH/TO/fastjet-config (including fastjet-config).
 MG5_aMC> set fastjet /PATH/TO/fastjet-config

set lhapdf to /cvmfs/cms.cern.ch/slc7_amd64_gcc10/external/lhapdf/6.4.0-68defff11ffd434c73727d03802bfb85/share/LHAPDF/../../bin/lhapdf-config
set lhapdf to /cvmfs/cms.cern.ch/slc7_amd64_gcc10/external/lhapdf/6.4.0-68defff11ffd434c73727d03802bfb85/share/LHAPDF/../../bin/lhapdf-config
Using default eps viewer "evince". Set another one in ./input/mg5_configuration.txt
Using default web browser "firefox". Set another one in ./input/mg5_configuration.txt
import /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/WWGToLNu2jG_4f_NLO_proc_card.dat
The import format was not given, so we guess it as command
set loop_optimized_output True
set loop optimized output to True
set group_subprocesses Auto
Set group_subprocesses to Auto
Note that you need to regenerate all processes
set ignore_six_quark_processes False
set loop_color_flows False
set loop color flows to False
set gauge unitary
Passing to gauge unitary.
set complex_mass_scheme False
Complex mass already desactivated.
set max_npoint_for_channel 0
import model loop_sm
[1;60mINFO: This model [version 1.2] is provided by V. Hirschi (email: valentin.hirschi@gmail.com). Please cite n/a [0m
INFO: load particles 
INFO: load vertices 
INFO: Restrict model loop_sm with file MG5_aMC_v2_9_9/models/loop_sm/restrict_default.dat . 
INFO: Run "set stdout_level DEBUG" before import for more information. 
INFO: Change particles name to pass to MG5 convention 
Defined multiparticle p = g u c d s u~ c~ d~ s~
Defined multiparticle j = g u c d s u~ c~ d~ s~
Defined multiparticle l+ = e+ mu+
Defined multiparticle l- = e- mu-
Defined multiparticle vl = ve vm vt
Defined multiparticle vl~ = ve~ vm~ vt~
Defined multiparticle all = g gh gh~ d u s c d~ u~ s~ c~ a ve vm vt e- mu- ve~ vm~ vt~ e+ mu+ b t b~ t~ z w+ h w- ta- ta+
define l+ = e+ mu+
Defined multiparticle l+ = e+ mu+
define l- = e- mu-
Defined multiparticle l- = e- mu-
define vl = ve vm vt
Defined multiparticle vl = ve vm vt
define vl~ = ve~ vm~ vt~
Defined multiparticle vl~ = ve~ vm~ vt~
define p = g u c d s u~ c~ d~ s~
Defined multiparticle p = g u c d s u~ c~ d~ s~
define j = g u c d s u~ c~ d~ s~
Defined multiparticle j = g u c d s u~ c~ d~ s~
define lep = e+ mu+ ta+ e- mu- ta-
Defined multiparticle lep = e- mu- e+ mu+ ta- ta+
define nu = ve vm vt ve~ vm~ vt~
Defined multiparticle nu = ve vm vt ve~ vm~ vt~
define w = w+ w-
Defined multiparticle w = w+ w-
generate p p > lep nu w a [QCD] @0
INFO: Generating FKS-subtracted matrix elements for born process: u u~ > e- ve~ w+ a [ all = QCD ] (1 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: u u~ > mu- vm~ w+ a [ all = QCD ] (2 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: u u~ > e+ ve w- a [ all = QCD ] (3 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: u u~ > mu+ vm w- a [ all = QCD ] (4 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: u u~ > ta- vt~ w+ a [ all = QCD ] (5 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: u u~ > ta+ vt w- a [ all = QCD ] (6 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: c c~ > e- ve~ w+ a [ all = QCD ] (7 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: c c~ > mu- vm~ w+ a [ all = QCD ] (8 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: c c~ > e+ ve w- a [ all = QCD ] (9 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: c c~ > mu+ vm w- a [ all = QCD ] (10 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: c c~ > ta- vt~ w+ a [ all = QCD ] (11 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: c c~ > ta+ vt w- a [ all = QCD ] (12 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: d d~ > e- ve~ w+ a [ all = QCD ] (13 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: d d~ > mu- vm~ w+ a [ all = QCD ] (14 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: d d~ > e+ ve w- a [ all = QCD ] (15 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: d d~ > mu+ vm w- a [ all = QCD ] (16 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: d d~ > ta- vt~ w+ a [ all = QCD ] (17 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: d d~ > ta+ vt w- a [ all = QCD ] (18 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: s s~ > e- ve~ w+ a [ all = QCD ] (19 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: s s~ > mu- vm~ w+ a [ all = QCD ] (20 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: s s~ > e+ ve w- a [ all = QCD ] (21 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: s s~ > mu+ vm w- a [ all = QCD ] (22 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: s s~ > ta- vt~ w+ a [ all = QCD ] (23 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: s s~ > ta+ vt w- a [ all = QCD ] (24 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: u~ u > e- ve~ w+ a [ all = QCD ] (25 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: u~ u > mu- vm~ w+ a [ all = QCD ] (26 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: u~ u > e+ ve w- a [ all = QCD ] (27 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: u~ u > mu+ vm w- a [ all = QCD ] (28 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: u~ u > ta- vt~ w+ a [ all = QCD ] (29 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: u~ u > ta+ vt w- a [ all = QCD ] (30 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: c~ c > e- ve~ w+ a [ all = QCD ] (31 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: c~ c > mu- vm~ w+ a [ all = QCD ] (32 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: c~ c > e+ ve w- a [ all = QCD ] (33 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: c~ c > mu+ vm w- a [ all = QCD ] (34 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: c~ c > ta- vt~ w+ a [ all = QCD ] (35 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: c~ c > ta+ vt w- a [ all = QCD ] (36 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: d~ d > e- ve~ w+ a [ all = QCD ] (37 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: d~ d > mu- vm~ w+ a [ all = QCD ] (38 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: d~ d > e+ ve w- a [ all = QCD ] (39 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: d~ d > mu+ vm w- a [ all = QCD ] (40 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: d~ d > ta- vt~ w+ a [ all = QCD ] (41 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: d~ d > ta+ vt w- a [ all = QCD ] (42 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: s~ s > e- ve~ w+ a [ all = QCD ] (43 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: s~ s > mu- vm~ w+ a [ all = QCD ] (44 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: s~ s > e+ ve w- a [ all = QCD ] (45 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: s~ s > mu+ vm w- a [ all = QCD ] (46 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: s~ s > ta- vt~ w+ a [ all = QCD ] (47 / 48) 
INFO: Generating FKS-subtracted matrix elements for born process: s~ s > ta+ vt w- a [ all = QCD ] (48 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: u u~ > e- ve~ w+ a QED<=4 [ all = QCD ] (1 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: u u~ > mu- vm~ w+ a QED<=4 [ all = QCD ] (2 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: u u~ > e+ ve w- a QED<=4 [ all = QCD ] (3 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: u u~ > mu+ vm w- a QED<=4 [ all = QCD ] (4 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: u u~ > ta- vt~ w+ a QED<=4 [ all = QCD ] (5 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: u u~ > ta+ vt w- a QED<=4 [ all = QCD ] (6 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: c c~ > e- ve~ w+ a QED<=4 [ all = QCD ] (7 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: c c~ > mu- vm~ w+ a QED<=4 [ all = QCD ] (8 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: c c~ > e+ ve w- a QED<=4 [ all = QCD ] (9 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: c c~ > mu+ vm w- a QED<=4 [ all = QCD ] (10 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: c c~ > ta- vt~ w+ a QED<=4 [ all = QCD ] (11 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: c c~ > ta+ vt w- a QED<=4 [ all = QCD ] (12 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: d d~ > e- ve~ w+ a QED<=4 [ all = QCD ] (13 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: d d~ > mu- vm~ w+ a QED<=4 [ all = QCD ] (14 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: d d~ > e+ ve w- a QED<=4 [ all = QCD ] (15 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: d d~ > mu+ vm w- a QED<=4 [ all = QCD ] (16 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: d d~ > ta- vt~ w+ a QED<=4 [ all = QCD ] (17 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: d d~ > ta+ vt w- a QED<=4 [ all = QCD ] (18 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: s s~ > e- ve~ w+ a QED<=4 [ all = QCD ] (19 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: s s~ > mu- vm~ w+ a QED<=4 [ all = QCD ] (20 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: s s~ > e+ ve w- a QED<=4 [ all = QCD ] (21 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: s s~ > mu+ vm w- a QED<=4 [ all = QCD ] (22 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: s s~ > ta- vt~ w+ a QED<=4 [ all = QCD ] (23 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: s s~ > ta+ vt w- a QED<=4 [ all = QCD ] (24 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: u~ u > e- ve~ w+ a QED<=4 [ all = QCD ] (25 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: u~ u > mu- vm~ w+ a QED<=4 [ all = QCD ] (26 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: u~ u > e+ ve w- a QED<=4 [ all = QCD ] (27 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: u~ u > mu+ vm w- a QED<=4 [ all = QCD ] (28 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: u~ u > ta- vt~ w+ a QED<=4 [ all = QCD ] (29 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: u~ u > ta+ vt w- a QED<=4 [ all = QCD ] (30 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: c~ c > e- ve~ w+ a QED<=4 [ all = QCD ] (31 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: c~ c > mu- vm~ w+ a QED<=4 [ all = QCD ] (32 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: c~ c > e+ ve w- a QED<=4 [ all = QCD ] (33 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: c~ c > mu+ vm w- a QED<=4 [ all = QCD ] (34 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: c~ c > ta- vt~ w+ a QED<=4 [ all = QCD ] (35 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: c~ c > ta+ vt w- a QED<=4 [ all = QCD ] (36 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: d~ d > e- ve~ w+ a QED<=4 [ all = QCD ] (37 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: d~ d > mu- vm~ w+ a QED<=4 [ all = QCD ] (38 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: d~ d > e+ ve w- a QED<=4 [ all = QCD ] (39 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: d~ d > mu+ vm w- a QED<=4 [ all = QCD ] (40 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: d~ d > ta- vt~ w+ a QED<=4 [ all = QCD ] (41 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: d~ d > ta+ vt w- a QED<=4 [ all = QCD ] (42 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: s~ s > e- ve~ w+ a QED<=4 [ all = QCD ] (43 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: s~ s > mu- vm~ w+ a QED<=4 [ all = QCD ] (44 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: s~ s > e+ ve w- a QED<=4 [ all = QCD ] (45 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: s~ s > mu+ vm w- a QED<=4 [ all = QCD ] (46 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: s~ s > ta- vt~ w+ a QED<=4 [ all = QCD ] (47 / 48) 
INFO: Generating virtual matrix elements using MadLoop: 
INFO: Generating virtual matrix element with MadLoop for process: s~ s > ta+ vt w- a QED<=4 [ all = QCD ] (48 / 48) 
INFO: Generated 48 subprocesses with 11952 real emission diagrams, 1536 born diagrams and 4416 virtual diagrams 
output WWGToLNu2jG_4f_NLO -nojpeg
[1mFirst output using loop matrix-elements has been detected. Now asking for loop reduction:[0m
For loop computations, MadLoop requires dedicated tools to perform the reduction of loop Feynman diagrams using OPP-based and/or TIR approaches.

Which one do you want to install? (this needs to be done only once)
1. [34mcuttools  (OPP) [0711.3596]  [0m : will be installed (required)
2. [34miregi     (TIR) [1405.0301]  [0m : will be installed (required)
3. [34mninja     (OPP) [1403.1229]  [0m : [92mwill be installed [0m(recommended)
4. [34mcollier   (TIR) [1604.06792] [0m : [92mwill be installed [0m(recommended)
5. [34mgolem     (TIR) [0807.0605]  [0m : [91mdo not install[0m
You can:
 -> hit 'enter' to proceed
 -> type a number to cycle its options
 -> enter the following command:
    [34m{tool_name}[0m [[34minstall[0m|[34mnoinstall[0m|[34m{prefixed_installation_path}[0m]

[1m[91mIf you are unsure about what this question means, just type enter to proceed. [0m
[1;34mfound line : display multiparticles[0m
[1;34mThis answer is not valid for current question. Keep it for next question and use here default: 0[0m
install ninja
[1m   You are installing 'ninja', please cite ref(s): [92marXiv:1203.0291, arXiv:1403.1229, arXiv:1604.01363[0m. [0m
Downloading the HEPToolInstaller at:
   http://madgraph.mi.infn.it//Downloads/HEPToolsInstaller/HEPToolsInstaller_V168.tar.gz
Now installing ninja. Be patient...
Detected 'ninja' missing dependency: 'oneloop'. Will install it now.
Fetching data with command:
  wget --no-check-certificate http://helac-phegas.web.cern.ch/helac-phegas/tar-files/OneLOop-3.6.tgz
--2022-12-23 10:33:18--  http://helac-phegas.web.cern.ch/helac-phegas/tar-files/OneLOop-3.6.tgz
Resolving helac-phegas.web.cern.ch (helac-phegas.web.cern.ch)... 188.184.100.128
Connecting to helac-phegas.web.cern.ch (helac-phegas.web.cern.ch)|188.184.100.128|:80... connected.
HTTP request sent, awaiting response... 301 Moved Permanently
Location: https://helac-phegas.web.cern.ch/tar-files/OneLOop-3.6.tgz [following]
--2022-12-23 10:33:18--  https://helac-phegas.web.cern.ch/tar-files/OneLOop-3.6.tgz
Connecting to helac-phegas.web.cern.ch (helac-phegas.web.cern.ch)|188.184.100.128|:443... connected.
HTTP request sent, awaiting response... 200 OK
Length: 111734 (109K) [application/x-compressed]
Saving to: ‘OneLOop-3.6.tgz’

     0K .......... .......... .......... .......... .......... 45%  129M 0s
    50K .......... .......... .......... .......... .......... 91%  212M 0s
   100K .........                                             100%  261M=0.001s

2022-12-23 10:33:18 (166 MB/s) - ‘OneLOop-3.6.tgz’ saved [111734/111734]

Installing tool 'oneloop'...
    > Follow the installation progress by running the command below in a separate terminal)
    > tail -f /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/HEPTools/oneloop/oneloop_install.log
    > Successful installation of dependency 'oneloop' in '/afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/HEPTools'.
    > See installation log at '/afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/HEPTools/oneloop/oneloop_install.log'.
Fetching data with command:
  wget --no-check-certificate https://ninja.hepforge.org/downloads//ninja-1.1.0.tar.gz
--2022-12-23 10:33:39--  https://ninja.hepforge.org/downloads//ninja-1.1.0.tar.gz
Resolving ninja.hepforge.org (ninja.hepforge.org)... 129.234.186.186
Connecting to ninja.hepforge.org (ninja.hepforge.org)|129.234.186.186|:443... connected.
HTTP request sent, awaiting response... 302 Found
Location: /downloads?f=/ninja-1.1.0.tar.gz [following]
--2022-12-23 10:33:40--  https://ninja.hepforge.org/downloads?f=/ninja-1.1.0.tar.gz
Reusing existing connection to ninja.hepforge.org:443.
HTTP request sent, awaiting response... 302 Found
Location: /downloads?f=ninja-1.1.0.tar.gz [following]
--2022-12-23 10:33:40--  https://ninja.hepforge.org/downloads?f=ninja-1.1.0.tar.gz
Reusing existing connection to ninja.hepforge.org:443.
HTTP request sent, awaiting response... 200 OK
Length: unspecified [application/x-gzip]
Saving to: ‘ninja-1.1.0.tar.gz’

     0K .......... .......... .......... .......... ..........  912K
    50K .......... .......... .......... .......... .......... 1.90M
   100K .......... .......... .......... .......... ..........  143M
   150K .......... .......... .......... .......... .......... 1.92M
   200K .......... .......... .......... .......... ..........  140M
   250K .......... .......... .......... .......... ..........  211M
   300K .......... .......... .......... .......... .......... 1.93M
   350K .......... .......... .......... .......... ..........  190M
   400K .......... .......... .......... .......... ..........  145M
   450K .......... .......... .......... .......... ..........  233M
   500K .......... .......... .......... .......... .......... 1.98M
   550K .......... .......                                      207M=0.2s

2022-12-23 10:33:40 (3.51 MB/s) - ‘ninja-1.1.0.tar.gz’ saved [581566]

Installing tool 'ninja'...
    > Follow the installation progress by running the command below in a separate terminal)
    > tail -f /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/HEPTools/ninja/ninja_install.log
Successful installation of 'ninja' in '/afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/HEPTools'.
[1;32mninja successfully installed in /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/HEPTools.[0m
save configuration file to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/input/mg5_configuration.txt
install collier
[1m   You are installing 'collier', please cite ref(s): [92marXiv:1604.06792[0m. [0m
Downloading the HEPToolInstaller at:
   http://madgraph.phys.ucl.ac.be//Downloads/HEPToolsInstaller/HEPToolsInstaller_V168.tar.gz
Now installing collier. Be patient...
Fetching data with command:
  wget --no-check-certificate http://collier.hepforge.org//collier-latest.tar.gz
--2022-12-23 10:36:32--  http://collier.hepforge.org//collier-latest.tar.gz
Resolving collier.hepforge.org (collier.hepforge.org)... 129.234.186.186
Connecting to collier.hepforge.org (collier.hepforge.org)|129.234.186.186|:80... connected.
HTTP request sent, awaiting response... 302 Found
Location: https://collier.hepforge.org/collier-latest.tar.gz [following]
--2022-12-23 10:36:33--  https://collier.hepforge.org/collier-latest.tar.gz
Connecting to collier.hepforge.org (collier.hepforge.org)|129.234.186.186|:443... connected.
HTTP request sent, awaiting response... 200 OK
Length: 925061 (903K) [application/x-gzip]
Saving to: ‘collier-latest.tar.gz’

     0K .......... .......... .......... .......... ..........  5%  968K 1s
    50K .......... .......... .......... .......... .......... 11% 1.89M 1s
   100K .......... .......... .......... .......... .......... 16%  156M 0s
   150K .......... .......... .......... .......... .......... 22% 1.93M 0s
   200K .......... .......... .......... .......... .......... 27% 97.6M 0s
   250K .......... .......... .......... .......... .......... 33%  201M 0s
   300K .......... .......... .......... .......... .......... 38%  141M 0s
   350K .......... .......... .......... .......... .......... 44%  200M 0s
   400K .......... .......... .......... .......... .......... 49% 1.97M 0s
   450K .......... .......... .......... .......... .......... 55% 79.4M 0s
   500K .......... .......... .......... .......... .......... 60%  195M 0s
   550K .......... .......... .......... .......... .......... 66%  202M 0s
   600K .......... .......... .......... .......... .......... 71%  183M 0s
   650K .......... .......... .......... .......... .......... 77%  217M 0s
   700K .......... .......... .......... .......... .......... 83%  211M 0s
   750K .......... .......... .......... .......... .......... 88%  102M 0s
   800K .......... .......... .......... .......... .......... 94% 2.02M 0s
   850K .......... .......... .......... .......... .......... 99%  168M 0s
   900K ...                                                   100% 6447G=0.2s

2022-12-23 10:36:33 (5.65 MB/s) - ‘collier-latest.tar.gz’ saved [925061/925061]

Installing tool 'collier'...
    > Follow the installation progress by running the command below in a separate terminal)
    > tail -f /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/HEPTools/collier/collier_install.log
Successful installation of 'collier' in '/afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/HEPTools'.
[1;32mcollier successfully installed in /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/HEPTools.[0m
save configuration file to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/input/mg5_configuration.txt
set golem ''
save options golem
save configuration file to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/input/mg5_configuration.txt
save options golem
save configuration file to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/input/mg5_configuration.txt
INFO: Writing out the aMC@NLO code, using optimized Loops 
INFO: initialize a new directory: WWGToLNu2jG_4f_NLO 
INFO: remove old information in WWGToLNu2jG_4f_NLO 
[1mINFO: Compiling CutTools. This has to be done only once and can take a couple of minutes. [0m
[1mINFO: Compiling IREGI. This has to be done only once and can take a couple of minutes. [0m
INFO: Generating real emission matrix-elements... 
INFO: Generating Helas calls for FKS process: u u~ > e- ve~ w+ a [ all = QCD ] (1 / 48) 
INFO: Processing color information for process: u u~ > e- ve~ w+ a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: u u~ > mu- vm~ w+ a [ all = QCD ] (2 / 48) 
INFO: Generating Helas calls for FKS process: u u~ > e+ ve w- a [ all = QCD ] (3 / 48) 
INFO: Processing color information for process: u u~ > e+ ve w- a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: u u~ > mu+ vm w- a [ all = QCD ] (4 / 48) 
INFO: Generating Helas calls for FKS process: u u~ > ta- vt~ w+ a [ all = QCD ] (5 / 48) 
INFO: Reusing existing color information for process: u u~ > ta- vt~ w+ a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: u u~ > ta+ vt w- a [ all = QCD ] (6 / 48) 
INFO: Reusing existing color information for process: u u~ > ta+ vt w- a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: c c~ > e- ve~ w+ a [ all = QCD ] (7 / 48) 
INFO: Generating Helas calls for FKS process: c c~ > mu- vm~ w+ a [ all = QCD ] (8 / 48) 
INFO: Generating Helas calls for FKS process: c c~ > e+ ve w- a [ all = QCD ] (9 / 48) 
INFO: Generating Helas calls for FKS process: c c~ > mu+ vm w- a [ all = QCD ] (10 / 48) 
INFO: Generating Helas calls for FKS process: c c~ > ta- vt~ w+ a [ all = QCD ] (11 / 48) 
INFO: Generating Helas calls for FKS process: c c~ > ta+ vt w- a [ all = QCD ] (12 / 48) 
INFO: Generating Helas calls for FKS process: d d~ > e- ve~ w+ a [ all = QCD ] (13 / 48) 
INFO: Processing color information for process: d d~ > e- ve~ w+ a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: d d~ > mu- vm~ w+ a [ all = QCD ] (14 / 48) 
INFO: Generating Helas calls for FKS process: d d~ > e+ ve w- a [ all = QCD ] (15 / 48) 
INFO: Processing color information for process: d d~ > e+ ve w- a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: d d~ > mu+ vm w- a [ all = QCD ] (16 / 48) 
INFO: Generating Helas calls for FKS process: d d~ > ta- vt~ w+ a [ all = QCD ] (17 / 48) 
INFO: Reusing existing color information for process: d d~ > ta- vt~ w+ a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: d d~ > ta+ vt w- a [ all = QCD ] (18 / 48) 
INFO: Reusing existing color information for process: d d~ > ta+ vt w- a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: s s~ > e- ve~ w+ a [ all = QCD ] (19 / 48) 
INFO: Generating Helas calls for FKS process: s s~ > mu- vm~ w+ a [ all = QCD ] (20 / 48) 
INFO: Generating Helas calls for FKS process: s s~ > e+ ve w- a [ all = QCD ] (21 / 48) 
INFO: Generating Helas calls for FKS process: s s~ > mu+ vm w- a [ all = QCD ] (22 / 48) 
INFO: Generating Helas calls for FKS process: s s~ > ta- vt~ w+ a [ all = QCD ] (23 / 48) 
INFO: Generating Helas calls for FKS process: s s~ > ta+ vt w- a [ all = QCD ] (24 / 48) 
INFO: Generating Helas calls for FKS process: u~ u > e- ve~ w+ a [ all = QCD ] (25 / 48) 
INFO: Processing color information for process: u~ u > e- ve~ w+ a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: u~ u > mu- vm~ w+ a [ all = QCD ] (26 / 48) 
INFO: Generating Helas calls for FKS process: u~ u > e+ ve w- a [ all = QCD ] (27 / 48) 
INFO: Processing color information for process: u~ u > e+ ve w- a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: u~ u > mu+ vm w- a [ all = QCD ] (28 / 48) 
INFO: Generating Helas calls for FKS process: u~ u > ta- vt~ w+ a [ all = QCD ] (29 / 48) 
INFO: Reusing existing color information for process: u~ u > ta- vt~ w+ a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: u~ u > ta+ vt w- a [ all = QCD ] (30 / 48) 
INFO: Reusing existing color information for process: u~ u > ta+ vt w- a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: c~ c > e- ve~ w+ a [ all = QCD ] (31 / 48) 
INFO: Generating Helas calls for FKS process: c~ c > mu- vm~ w+ a [ all = QCD ] (32 / 48) 
INFO: Generating Helas calls for FKS process: c~ c > e+ ve w- a [ all = QCD ] (33 / 48) 
INFO: Generating Helas calls for FKS process: c~ c > mu+ vm w- a [ all = QCD ] (34 / 48) 
INFO: Generating Helas calls for FKS process: c~ c > ta- vt~ w+ a [ all = QCD ] (35 / 48) 
INFO: Generating Helas calls for FKS process: c~ c > ta+ vt w- a [ all = QCD ] (36 / 48) 
INFO: Generating Helas calls for FKS process: d~ d > e- ve~ w+ a [ all = QCD ] (37 / 48) 
INFO: Processing color information for process: d~ d > e- ve~ w+ a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: d~ d > mu- vm~ w+ a [ all = QCD ] (38 / 48) 
INFO: Generating Helas calls for FKS process: d~ d > e+ ve w- a [ all = QCD ] (39 / 48) 
INFO: Processing color information for process: d~ d > e+ ve w- a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: d~ d > mu+ vm w- a [ all = QCD ] (40 / 48) 
INFO: Generating Helas calls for FKS process: d~ d > ta- vt~ w+ a [ all = QCD ] (41 / 48) 
INFO: Reusing existing color information for process: d~ d > ta- vt~ w+ a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: d~ d > ta+ vt w- a [ all = QCD ] (42 / 48) 
INFO: Reusing existing color information for process: d~ d > ta+ vt w- a [ all = QCD ] 
INFO: Generating Helas calls for FKS process: s~ s > e- ve~ w+ a [ all = QCD ] (43 / 48) 
INFO: Generating Helas calls for FKS process: s~ s > mu- vm~ w+ a [ all = QCD ] (44 / 48) 
INFO: Generating Helas calls for FKS process: s~ s > e+ ve w- a [ all = QCD ] (45 / 48) 
INFO: Generating Helas calls for FKS process: s~ s > mu+ vm w- a [ all = QCD ] (46 / 48) 
INFO: Generating Helas calls for FKS process: s~ s > ta- vt~ w+ a [ all = QCD ] (47 / 48) 
INFO: Generating Helas calls for FKS process: s~ s > ta+ vt w- a [ all = QCD ] (48 / 48) 
INFO: ... Done 
INFO: Writing files in P0_uux_emvexwpa (1 / 16) 
INFO: Creating files in directory V0_uux_emvexwpa 
ALOHA: aloha creates FFV1 set of routines with options: L2,P0
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: u u~ > e- ve~ w+ a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: u u~ > e- ve~ w+ a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_uux_epvewma (2 / 16) 
INFO: Creating files in directory V0_uux_epvewma 
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: u u~ > e+ ve w- a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: u u~ > e+ ve w- a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_uux_tamvtxwpa (3 / 16) 
INFO: Creating files in directory V0_uux_tamvtxwpa 
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: u u~ > ta- vt~ w+ a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: u u~ > ta- vt~ w+ a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_uux_tapvtwma (4 / 16) 
INFO: Creating files in directory V0_uux_tapvtwma 
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: u u~ > ta+ vt w- a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: u u~ > ta+ vt w- a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_ddx_emvexwpa (5 / 16) 
INFO: Creating files in directory V0_ddx_emvexwpa 
ALOHA: aloha creates FFV3 set of routines with options: L1
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: d d~ > e- ve~ w+ a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: d d~ > e- ve~ w+ a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_ddx_epvewma (6 / 16) 
INFO: Creating files in directory V0_ddx_epvewma 
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: d d~ > e+ ve w- a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: d d~ > e+ ve w- a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_ddx_tamvtxwpa (7 / 16) 
INFO: Creating files in directory V0_ddx_tamvtxwpa 
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: d d~ > ta- vt~ w+ a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: d d~ > ta- vt~ w+ a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_ddx_tapvtwma (8 / 16) 
INFO: Creating files in directory V0_ddx_tapvtwma 
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: d d~ > ta+ vt w- a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: d d~ > ta+ vt w- a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_uxu_emvexwpa (9 / 16) 
INFO: Creating files in directory V0_uxu_emvexwpa 
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: u~ u > e- ve~ w+ a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: u~ u > e- ve~ w+ a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_uxu_epvewma (10 / 16) 
INFO: Creating files in directory V0_uxu_epvewma 
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: u~ u > e+ ve w- a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: u~ u > e+ ve w- a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_uxu_tamvtxwpa (11 / 16) 
INFO: Creating files in directory V0_uxu_tamvtxwpa 
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: u~ u > ta- vt~ w+ a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: u~ u > ta- vt~ w+ a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_uxu_tapvtwma (12 / 16) 
INFO: Creating files in directory V0_uxu_tapvtwma 
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: u~ u > ta+ vt w- a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: u~ u > ta+ vt w- a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_dxd_emvexwpa (13 / 16) 
INFO: Creating files in directory V0_dxd_emvexwpa 
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: d~ d > e- ve~ w+ a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: d~ d > e- ve~ w+ a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_dxd_epvewma (14 / 16) 
INFO: Creating files in directory V0_dxd_epvewma 
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: d~ d > e+ ve w- a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: d~ d > e+ ve w- a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_dxd_tamvtxwpa (15 / 16) 
INFO: Creating files in directory V0_dxd_tamvtxwpa 
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: d~ d > ta- vt~ w+ a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: d~ d > ta- vt~ w+ a QED<=4 [ all = QCD ] 
INFO: Writing files in P0_dxd_tapvtwma (16 / 16) 
INFO: Creating files in directory V0_dxd_tapvtwma 
INFO: Computing diagram color coefficients 
INFO: Drawing loop Feynman diagrams for Process: d~ d > ta+ vt w- a QED<=4 [ all = QCD ] 
INFO: Generating born Feynman diagrams for Process: d~ d > ta+ vt w- a QED<=4 [ all = QCD ] 
History written to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/WWGToLNu2jG_4f_NLO/Cards/proc_card_mg5.dat
ALOHA: aloha creates FFV2 routines
ALOHA: aloha creates FFV1 routines
ALOHA: aloha creates FFV4 routines
ALOHA: aloha creates R2_QQ_1 routines
ALOHA: aloha creates FFV3 routines
ALOHA: aloha creates FFV5 routines
ALOHA: aloha creates VVVV2 routines
ALOHA: aloha creates VVV1 routines
ALOHA: aloha creates VVVV5 routines
ALOHA: aloha creates FFV2_4 routines
ALOHA: aloha creates FFV2_3 routines
ALOHA: aloha creates FFV2_5 routines
save configuration file to /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/WWGToLNu2jG_4f_NLO/Cards/amcatnlo_configuration.txt
INFO: Use Fortran compiler gfortran 
INFO: Use c++ compiler g++ 
INFO: Generate web pages 
INFO: Compiling StdHEP. This has to be done only once. 
Start waiting for update. (more info in debug mode)
[1;34mWARNING: StdHep failed to compiled. This forbids to run NLO+PS with PY6 and Herwig6 [0m
INFO: details on the compilation error are available on /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/vendor/StdHEP/fail 
INFO: if you want to retry the compilation automatically, you have to remove that file first 
Type "launch" to generate events from this process, or see
/afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/WWGToLNu2jG_4f_NLO/README
Run "open index.html" to see more information about this process.
display multiparticles
Multiparticle labels:
p = g u c d s u~ c~ d~ s~
j = g u c d s u~ c~ d~ s~
l+ = e+ mu+
l- = e- mu-
vl = ve vm vt
vl~ = ve~ vm~ vt~
all = g gh gh~ d u s c d~ u~ s~ c~ a ve vm vt e- mu- ve~ vm~ vt~ e+ mu+ b t b~ t~ z w+ h w- ta- ta+
lep = e- mu- e+ mu+ ta- ta+
nu = ve vm vt ve~ vm~ vt~
w = w+ w-
quit
copying generated process to working directory
INFO: Using default PDF sets for run3 production
starting NLO mode
No module named 'madgraph'
 No hepmc reader since No module named 'madgraph' [1;30m[lhe_parser.py at line 50][0m
INFO: ************************************************************
*                                                          *
*           W E L C O M E  to  M A D G R A P H 5           *
*                       a M C @ N L O                      *
*                                                          *
*                 *                       *                *
*                   *        * *        *                  *
*                     * * * * 5 * * * *                    *
*                   *        * *        *                  *
*                 *                       *                *
*                                                          *
*         VERSION 5.2.9.9               20xx-xx-xx         *
*                                                          *
*    The MadGraph5_aMC@NLO Development Team - Find us at   *
*                 http://amcatnlo.cern.ch                  *
*                                                          *
*               Type 'help' for in-line help.              *
*                                                          *
************************************************************ 
INFO: load configuration from /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/processtmp/Cards/amcatnlo_configuration.txt  
INFO: load configuration from /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/input/mg5_configuration.txt  
INFO: load configuration from /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/processtmp/Cards/amcatnlo_configuration.txt  
Using default eps viewer "evince". Set another one in ./input/mg5_configuration.txt
Using default web browser "firefox". Set another one in ./input/mg5_configuration.txt
cluster_class cms_condor
['/afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/MG5_aMC_v2_9_9/PLUGIN']
[1;34mPlugin PLUGIN.CMS_CLUSTER has marked as NOT being validated with this version. 
It has been validated for the last time with version: 2.6.0[0m
[1mcluster handling will be done with PLUGIN: CMS_CLUSTER[0m
<class 'type'>
launch -n pilotrun
[1;34mrun_card missed argument pt_min_pdg. Takes default: {}[0m
[1;34mrun_card missed argument pt_max_pdg. Takes default: {}[0m
[1;34mrun_card missed argument mxx_min_pdg. Takes default: {}[0m
stty: standard input: Inappropriate ioctl for device
The following switches determine which programs are run:
/=============================================================================\
1. Type of perturbative computation         [1m      order[0m = [32mNLO[0m         
2. No MC@[N]LO matching / event generation  [1mfixed_order[0m = [32mOFF[0m         
3. Shower the generated events              [1m     shower[0m = [31mPYTHIA8[0m     
4. Decay onshell particles                  [1m    madspin[0m = [31mOFF[0m         
5. Add weights to events for new hypp.      [1m   reweight[0m = [31mOFF[0m         
6. Run MadAnalysis5 on the events generated [1mmadanalysis[0m = [01mNot Avail.[0m  
\=============================================================================/
Either type the switch number (1 to 6) to change its setting,
Set any switch explicitly (e.g. type 'order=LO' at the prompt)
Type 'help' for the list of all valid option
Type '0', 'auto', 'done' or just press enter when you are done.[60s to answer] 
>stty: standard input: Inappropriate ioctl for device
The following switches determine which programs are run:
/=============================================================================\
1. Type of perturbative computation         [1m      order[0m = [32mNLO[0m         
2. No MC@[N]LO matching / event generation  [1mfixed_order[0m = [32mOFF[0m         
3. Shower the generated events              [1m     shower[0m = [32mOFF[0m         
4. Decay onshell particles                  [1m    madspin[0m = [31mOFF[0m         
5. Add weights to events for new hypp.      [1m   reweight[0m = [31mOFF[0m         
6. Run MadAnalysis5 on the events generated [1mmadanalysis[0m = [01mNot Avail.[0m  
\=============================================================================/
Either type the switch number (1 to 6) to change its setting,
Set any switch explicitly (e.g. type 'order=LO' at the prompt)
Type 'help' for the list of all valid option
Type '0', 'auto', 'done' or just press enter when you are done.
>stty: standard input: Inappropriate ioctl for device
The following switches determine which programs are run:
/=============================================================================\
1. Type of perturbative computation         [1m      order[0m = [32mNLO[0m         
2. No MC@[N]LO matching / event generation  [1mfixed_order[0m = [32mOFF[0m         
3. Shower the generated events              [1m     shower[0m = [32mOFF[0m         
4. Decay onshell particles                  [1m    madspin[0m = [31mOFF[0m         
5. Add weights to events for new hypp.      [1m   reweight[0m = [31mOFF[0m         
6. Run MadAnalysis5 on the events generated [1mmadanalysis[0m = [01mNot Avail.[0m  
\=============================================================================/
Either type the switch number (1 to 6) to change its setting,
Set any switch explicitly (e.g. type 'order=LO' at the prompt)
Type 'help' for the list of all valid option
Type '0', 'auto', 'done' or just press enter when you are done.
>stty: standard input: Inappropriate ioctl for device
INFO: will run in mode: noshower 
[1;34mWARNING: You have chosen not to run a parton shower.
    NLO events without showering are NOT physical.
    Please, shower the LesHouches events before using them for physics analyses.
    You have to choose NOW which parton-shower you WILL use and specify it in the run_card. [0m
[1;34mrun_card missed argument pt_min_pdg. Takes default: {}[0m
[1;34mrun_card missed argument pt_max_pdg. Takes default: {}[0m
[1;34mrun_card missed argument mxx_min_pdg. Takes default: {}[0m
Do you want to edit a card (press enter to bypass editing)?
/------------------------------------------------------------\
|  [31m1[0m. param : [32mparam_card.dat[0m                                 |
|  [31m2[0m. run   : [32mrun_card.dat[0m                                   |
\------------------------------------------------------------/
 you can also
   - enter the path to a valid card or banner.
   - use the 'set' command to modify a parameter directly.
     The set option works only for param_card and run_card.
     Type 'help set' for more information on this command.
   - call an external program (ASperGE/MadWidth/...).
     Type 'help' for the list of available command
 [[4m0[0m, done, 1, param, 2, run, enter path][90s to answer] 
>INFO: Update the dependent parameter of the param_card.dat 
[1;34mrun_card missed argument pt_min_pdg. Takes default: {}[0m
[1;34mrun_card missed argument pt_max_pdg. Takes default: {}[0m
[1;34mrun_card missed argument mxx_min_pdg. Takes default: {}[0m
INFO: Starting run 
INFO: Compiling the code 
[1;34mrun_card missed argument pt_min_pdg. Takes default: {}[0m
[1;34mrun_card missed argument pt_max_pdg. Takes default: {}[0m
[1;34mrun_card missed argument mxx_min_pdg. Takes default: {}[0m
run_card missed argument shower_scale_factor. Takes default: 1.0
run_card missed argument muf_ref_fixed. Takes default: 91.188
run_card missed argument dynamical_scale_choice. Takes default: [-1]
run_card missed argument muf_over_ref. Takes default: 1.0
run_card missed argument rw_rscale. Takes default: [1.0, 2.0, 0.5]
run_card missed argument rw_fscale. Takes default: [1.0, 2.0, 0.5]
run_card missed argument iappl. Takes default: 0
INFO: Using LHAPDF v6.4.0 interface for PDFs 
INFO: Compiling source... 
INFO:           ...done, continuing with P* directories 
INFO: Compiling directories... 
INFO: Compiling on 10 cores 
INFO:  Compiling P0_uux_emvexwpa... 
INFO:  Compiling P0_uux_epvewma... 
INFO:  Compiling P0_uux_tamvtxwpa... 
INFO:  Compiling P0_uux_tapvtwma... 
INFO:  Compiling P0_ddx_emvexwpa... 
INFO:  Compiling P0_ddx_epvewma... 
INFO:  Compiling P0_ddx_tamvtxwpa... 
INFO:  Compiling P0_ddx_tapvtwma... 
INFO:  Compiling P0_uxu_emvexwpa... 
INFO:  Compiling P0_uxu_epvewma... 
INFO:     P0_ddx_epvewma done. 
INFO:  Compiling P0_uxu_tamvtxwpa... 
INFO:     P0_ddx_tamvtxwpa done. 
INFO:  Compiling P0_uxu_tapvtwma... 
INFO:     P0_uxu_epvewma done. 
INFO:  Compiling P0_dxd_emvexwpa... 
INFO:     P0_uux_emvexwpa done. 
INFO:  Compiling P0_dxd_epvewma... 
INFO:     P0_ddx_emvexwpa done. 
INFO:  Compiling P0_dxd_tamvtxwpa... 
INFO:     P0_uxu_emvexwpa done. 
INFO:  Compiling P0_dxd_tapvtwma... 
INFO:     P0_ddx_tapvtwma done. 
INFO:     P0_uux_epvewma done. 
INFO:     P0_uux_tapvtwma done. 
INFO:     P0_uux_tamvtxwpa done. 
INFO:     P0_dxd_emvexwpa done. 
INFO:     P0_dxd_epvewma done. 
INFO:     P0_uxu_tamvtxwpa done. 
INFO:     P0_dxd_tamvtxwpa done. 
INFO:     P0_uxu_tapvtwma done. 
INFO:     P0_dxd_tapvtwma done. 
INFO: Checking test output: 
INFO: P0_uux_emvexwpa 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_uux_epvewma 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_uux_tamvtxwpa 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_uux_tapvtwma 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_ddx_emvexwpa 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_ddx_epvewma 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_ddx_tamvtxwpa 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_ddx_tapvtwma 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_uxu_emvexwpa 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_uxu_epvewma 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_uxu_tamvtxwpa 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_uxu_tapvtwma 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_dxd_emvexwpa 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_dxd_epvewma 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_dxd_tamvtxwpa 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: P0_dxd_tapvtwma 
INFO:  Result for test_ME: 
INFO:    Passed. 
INFO:  Result for test_MC: 
INFO:    Passed. 
INFO:  Result for check_poles: 
INFO:    Poles successfully cancel for 20 points over 20 (tolerance=1.0e-05) 
INFO: Starting run 
[1mcluster handling will be done with PLUGIN: CMS_CLUSTER[0m
INFO: Cleaning previous results 
INFO: Generating events without running the shower. 
INFO: Setting up grids 
INFO:  Idle: 466,  Running: 14,  Completed: 0 [  1.1s  ] 
INFO:  Idle: 464,  Running: 14,  Completed: 2 [  32.1s  ] 
INFO:  Idle: 461,  Running: 14,  Completed: 5 [  1m 3s  ] 
INFO:  Idle: 460,  Running: 14,  Completed: 6 [  1m 34s  ] 
INFO:  Idle: 454,  Running: 15,  Completed: 11 [  2m 5s  ] 
INFO: Start to wait 60s between checking status.
Note that you can change this time in the configuration file.
Press ctrl-C to force the update. 
INFO:  Idle: 310,  Running: 156,  Completed: 14 [  3m 6s  ] 
INFO:  Idle: 276,  Running: 156,  Completed: 48 [  4m 6s  ] 
INFO:  Idle: 225,  Running: 157,  Completed: 98 [  5m 8s  ] 
INFO:  Idle: 168,  Running: 157,  Completed: 155 [  6m 9s  ] 
INFO:  Idle: 0,  Running: 277,  Completed: 203 [  7m 9s  ] 
INFO:  Idle: 0,  Running: 259,  Completed: 221 [  7m 40s  ] 
INFO:  Idle: 0,  Running: 225,  Completed: 255 [  8m 11s  ] 
INFO:  Idle: 0,  Running: 174,  Completed: 306 [  8m 41s  ] 
INFO:  Idle: 0,  Running: 144,  Completed: 336 [  9m 12s  ] 
INFO:  Idle: 0,  Running: 105,  Completed: 375 [  9m 42s  ] 
INFO:  Idle: 0,  Running: 88,  Completed: 392 [  10m 13s  ] 
INFO:  Idle: 0,  Running: 73,  Completed: 407 [  10m 43s  ] 
INFO:  Idle: 0,  Running: 47,  Completed: 433 [  11m 13s  ] 
INFO:  Idle: 0,  Running: 36,  Completed: 444 [  11m 44s  ] 
INFO:  Idle: 0,  Running: 31,  Completed: 449 [  12m 14s  ] 
INFO:  Idle: 0,  Running: 28,  Completed: 452 [  12m 44s  ] 
INFO:  Idle: 0,  Running: 25,  Completed: 455 [  13m 14s  ] 
INFO:  Idle: 0,  Running: 23,  Completed: 457 [  13m 44s  ] 
INFO:  Idle: 0,  Running: 19,  Completed: 461 [  14m 15s  ] 
INFO:  Idle: 0,  Running: 14,  Completed: 466 [  14m 45s  ] 
INFO:  Idle: 0,  Running: 11,  Completed: 469 [  15m 15s  ] 
INFO: Start to wait 60s between checking status.
Note that you can change this time in the configuration file.
Press ctrl-C to force the update. 
INFO:  Idle: 0,  Running: 9,  Completed: 471 [  16m 15s  ] 
INFO:  Idle: 0,  Running: 7,  Completed: 473 [  17m 15s  ] 
INFO:  Idle: 0,  Running: 6,  Completed: 474 [  18m 15s  ] 
INFO:  Idle: 0,  Running: 5,  Completed: 475 [  19m 16s  ] 
INFO:  Idle: 0,  Running: 5,  Completed: 475 [  20m 16s  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  21m 16s  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  22m 16s  ] 
INFO: All jobs finished 
INFO:  Idle: 0,  Running: 0,  Completed: 480 [  23m 16s  ] 
sum of cpu time of last step: 0 second
INFO: Determining the number of unweighted events per channel

      Intermediate results:
      Random seed: 33
      Total cross section:      3.513e-01 +- 8.5e-04 pb
      Total abs(cross section): 4.039e-01 +- 8.8e-04 pb 

 
INFO: Computing upper envelope 
INFO:  Idle: 480,  Running: 0,  Completed: 0 [  1.1s  ] 
INFO:  Idle: 480,  Running: 0,  Completed: 0 [  32.3s  ] 
INFO:  Idle: 480,  Running: 0,  Completed: 0 [  1m 3s  ] 
INFO:  Idle: 480,  Running: 0,  Completed: 0 [  1m 34s  ] 
INFO:  Idle: 480,  Running: 0,  Completed: 0 [  2m 5s  ] 
INFO: Start to wait 60s between checking status.
Note that you can change this time in the configuration file.
Press ctrl-C to force the update. 
INFO:  Idle: 480,  Running: 0,  Completed: 0 [  3m 7s  ] 
INFO:  Idle: 480,  Running: 0,  Completed: 0 [  4m 8s  ] 
INFO:  Idle: 478,  Running: 2,  Completed: 0 [  5m 9s  ] 
INFO:  Idle: 477,  Running: 2,  Completed: 1 [  6m 11s  ] 
INFO:  Idle: 477,  Running: 2,  Completed: 1 [  7m 12s  ] 
INFO:  Idle: 477,  Running: 2,  Completed: 1 [  8m 13s  ] 
INFO:  Idle: 1,  Running: 477,  Completed: 2 [  9m 14s  ] 
INFO:  Idle: 6,  Running: 435,  Completed: 39 [  10m 15s  ] 
INFO:  Idle: 1,  Running: 335,  Completed: 144 [  11m 16s  ] 
INFO:  Idle: 0,  Running: 228,  Completed: 252 [  12m 17s  ] 
INFO:  Idle: 0,  Running: 157,  Completed: 323 [  12m 48s  ] 
INFO:  Idle: 0,  Running: 114,  Completed: 366 [  13m 18s  ] 
INFO:  Idle: 0,  Running: 95,  Completed: 385 [  13m 49s  ] 
INFO:  Idle: 0,  Running: 81,  Completed: 399 [  14m 20s  ] 
INFO:  Idle: 0,  Running: 69,  Completed: 411 [  14m 50s  ] 
INFO:  Idle: 0,  Running: 65,  Completed: 415 [  15m 20s  ] 
INFO:  Idle: 0,  Running: 60,  Completed: 420 [  15m 50s  ] 
INFO:  Idle: 0,  Running: 55,  Completed: 425 [  16m 21s  ] 
INFO:  Idle: 0,  Running: 50,  Completed: 430 [  16m 51s  ] 
INFO:  Idle: 0,  Running: 49,  Completed: 431 [  17m 21s  ] 
INFO:  Idle: 0,  Running: 47,  Completed: 433 [  17m 51s  ] 
INFO:  Idle: 0,  Running: 46,  Completed: 434 [  18m 22s  ] 
INFO:  Idle: 0,  Running: 42,  Completed: 438 [  18m 52s  ] 
INFO:  Idle: 0,  Running: 39,  Completed: 441 [  19m 22s  ] 
INFO:  Idle: 0,  Running: 38,  Completed: 442 [  19m 52s  ] 
INFO:  Idle: 0,  Running: 37,  Completed: 443 [  20m 22s  ] 
INFO: Start to wait 60s between checking status.
Note that you can change this time in the configuration file.
Press ctrl-C to force the update. 
INFO:  Idle: 0,  Running: 37,  Completed: 443 [  21m 23s  ] 
INFO:  Idle: 0,  Running: 34,  Completed: 446 [  22m 23s  ] 
INFO:  Idle: 0,  Running: 33,  Completed: 447 [  23m 23s  ] 
INFO:  Idle: 0,  Running: 27,  Completed: 453 [  24m 24s  ] 
INFO:  Idle: 0,  Running: 24,  Completed: 456 [  25m 24s  ] 
INFO:  Idle: 0,  Running: 20,  Completed: 460 [  26m 24s  ] 
INFO:  Idle: 0,  Running: 19,  Completed: 461 [  27m 24s  ] 
INFO:  Idle: 0,  Running: 16,  Completed: 464 [  28m 24s  ] 
INFO:  Idle: 0,  Running: 16,  Completed: 464 [  29m 25s  ] 
INFO:  Idle: 0,  Running: 16,  Completed: 464 [  30m 26s  ] 
INFO:  Idle: 0,  Running: 16,  Completed: 464 [  31m 26s  ] 
INFO:  Idle: 0,  Running: 16,  Completed: 464 [  32m 26s  ] 
INFO:  Idle: 0,  Running: 16,  Completed: 464 [  33m 27s  ] 
INFO:  Idle: 0,  Running: 15,  Completed: 465 [  34m 28s  ] 
INFO:  Idle: 0,  Running: 14,  Completed: 466 [  35m 28s  ] 
INFO:  Idle: 0,  Running: 14,  Completed: 466 [  36m 28s  ] 
INFO:  Idle: 0,  Running: 13,  Completed: 467 [  37m 28s  ] 
INFO:  Idle: 0,  Running: 11,  Completed: 469 [  38m 29s  ] 
INFO:  Idle: 0,  Running: 11,  Completed: 469 [  39m 29s  ] 
INFO:  Idle: 0,  Running: 9,  Completed: 471 [  40m 30s  ] 
INFO:  Idle: 0,  Running: 8,  Completed: 472 [  41m 30s  ] 
INFO:  Idle: 0,  Running: 6,  Completed: 474 [  42m 30s  ] 
INFO:  Idle: 0,  Running: 5,  Completed: 475 [  43m 30s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  44m 30s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  45m 30s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  46m 31s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  47m 31s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  48m 31s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  49m 31s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  50m 31s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  51m 31s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  52m 32s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  53m 32s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  54m 32s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  55m 32s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  56m 32s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  57m 32s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  58m 33s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  59m 33s  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  1h 0m  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  1h 1m  ] 
INFO:  Idle: 0,  Running: 4,  Completed: 476 [  1h 2m  ] 
INFO:  Idle: 0,  Running: 3,  Completed: 477 [  1h 3m  ] 
INFO:  Idle: 0,  Running: 3,  Completed: 477 [  1h 4m  ] 
INFO:  Idle: 0,  Running: 3,  Completed: 477 [  1h 5m  ] 
INFO:  Idle: 0,  Running: 3,  Completed: 477 [  1h 6m  ] 
INFO:  Idle: 0,  Running: 3,  Completed: 477 [  1h 7m  ] 
INFO:  Idle: 0,  Running: 2,  Completed: 478 [  1h 8m  ] 
INFO:  Idle: 0,  Running: 2,  Completed: 478 [  1h 9m  ] 
INFO:  Idle: 0,  Running: 2,  Completed: 478 [  1h 10m  ] 
INFO:  Idle: 0,  Running: 2,  Completed: 478 [  1h 11m  ] 
INFO:  Idle: 0,  Running: 2,  Completed: 478 [  1h 12m  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  1h 13m  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  1h 14m  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  1h 15m  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  1h 16m  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  1h 17m  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  1h 18m  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  1h 19m  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  1h 20m  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  1h 21m  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  1h 22m  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  1h 23m  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  1h 24m  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 479 [  1h 25m  ] 
INFO: All jobs finished 
INFO:  Idle: 0,  Running: 0,  Completed: 480 [  1h 26m  ] 
sum of cpu time of last step: 0 second
INFO: Updating the number of unweighted events per channel

      Intermediate results:
      Random seed: 33
      Total cross section:      3.591e-01 +- 3.5e-04 pb
      Total abs(cross section): 4.170e-01 +- 3.4e-04 pb 

 
INFO: Generating events 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  0.48s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  31.3s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  1m 1s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  1m 32s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  2m 2s  ] 
INFO: Start to wait 60s between checking status.
Note that you can change this time in the configuration file.
Press ctrl-C to force the update. 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  3m 3s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  4m 3s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  5m 4s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  6m 4s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  7m 5s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  8m 5s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  9m 5s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  10m 6s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  11m 6s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  12m 7s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  13m 7s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  14m 8s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  15m 8s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  16m 8s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  17m 9s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  18m 9s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  19m 10s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  20m 10s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  21m 11s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  22m 11s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  23m 12s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  24m 12s  ] 
INFO:  Idle: 119,  Running: 0,  Completed: 0 [  25m 12s  ] 
INFO:  Idle: 94,  Running: 0,  Completed: 25 [  26m 13s  ] 
INFO:  Idle: 94,  Running: 0,  Completed: 25 [  27m 13s  ] 
INFO:  Idle: 94,  Running: 0,  Completed: 25 [  28m 14s  ] 
INFO:  Idle: 94,  Running: 0,  Completed: 25 [  29m 14s  ] 
INFO:  Idle: 94,  Running: 0,  Completed: 25 [  30m 14s  ] 
INFO:  Idle: 89,  Running: 0,  Completed: 30 [  31m 15s  ] 
INFO:  Idle: 89,  Running: 0,  Completed: 30 [  32m 15s  ] 
INFO:  Idle: 89,  Running: 0,  Completed: 30 [  33m 15s  ] 
INFO:  Idle: 89,  Running: 0,  Completed: 30 [  34m 16s  ] 
INFO:  Idle: 75,  Running: 4,  Completed: 40 [  35m 16s  ] 
INFO:  Idle: 69,  Running: 0,  Completed: 50 [  36m 16s  ] 
INFO:  Idle: 69,  Running: 0,  Completed: 50 [  37m 17s  ] 
INFO:  Idle: 44,  Running: 0,  Completed: 75 [  38m 17s  ] 
INFO:  Idle: 44,  Running: 0,  Completed: 75 [  39m 17s  ] 
INFO:  Idle: 19,  Running: 0,  Completed: 100 [  40m 18s  ] 
INFO:  Idle: 19,  Running: 0,  Completed: 100 [  41m 18s  ] 
INFO:  Idle: 19,  Running: 0,  Completed: 100 [  42m 18s  ] 
INFO: All jobs finished 
INFO:  Idle: 0,  Running: 0,  Completed: 119 [  43m 18s  ] 
sum of cpu time of last step: 0 second
INFO: Waiting while files are transferred back from the cluster nodes 
INFO:    Doing reweight 
INFO:  Idle: 59,  Running: 0,  Completed: 60 [  0.45s  ] 
INFO:  Idle: 59,  Running: 0,  Completed: 60 [  30.7s  ] 
INFO:  Idle: 59,  Running: 0,  Completed: 60 [  1m 0s  ] 
INFO:  Idle: 59,  Running: 0,  Completed: 60 [  1m 31s  ] 
INFO:  Idle: 59,  Running: 0,  Completed: 60 [  2m 1s  ] 
INFO: Start to wait 60s between checking status.
Note that you can change this time in the configuration file.
Press ctrl-C to force the update. 
INFO:  Idle: 59,  Running: 0,  Completed: 60 [  3m 1s  ] 
INFO:  Idle: 0,  Running: 1,  Completed: 118 [  4m 2s  ] 
INFO: All jobs finished 
INFO:  Idle: 0,  Running: 0,  Completed: 119 [  4m 32s  ] 
INFO: Collecting events 
INFO: 
   --------------------------------------------------------------
      Summary:
      Process p p > lep nu w a [QCD] @0
      Run at p-p collider (6800.0 + 6800.0 GeV)
      Number of events generated: 250
      Total cross section: 2.948e-01 +- 3.3e-04 pb
   --------------------------------------------------------------
 
INFO: The /afs/cern.ch/work/s/sverma/genproductions/bin/MadGraph5_aMCatNLO/WWGToLNu2jG_4f_NLO/WWGToLNu2jG_4f_NLO_gridpack/work/processtmp/Events/pilotrun/events.lhe.gz file has been generated.
 
INFO: Events generated 
reweight -from_cards
decay_events -from_cards
[1;34mWARNING: You have chosen not to run a parton shower. NLO events without showering are NOT physical.
Please, shower the Les Houches events before using them for physics analyses. [0m
INFO:  
quit
INFO:  
finished pilot run
cleaning unneeded files from gridpack
