--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Logical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Location pin: MMCM_ADV_X0Y8.CLKOUT5
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X38Y126.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.783ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.932 - 0.985)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y132.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X39Y132.A6     net (fanout=2)        0.231   system/rst/clkdiv/rst_b
    SLICE_X39Y132.A      Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X38Y126.SR     net (fanout=7)        0.612   system/rst/clkdiv/rst_b_inv
    SLICE_X38Y126.CLK    Trck                  0.295   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (1.940ns logic, 0.843ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_1 (SLICE_X38Y126.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.783ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.932 - 0.985)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y132.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X39Y132.A6     net (fanout=2)        0.231   system/rst/clkdiv/rst_b
    SLICE_X39Y132.A      Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X38Y126.SR     net (fanout=7)        0.612   system/rst/clkdiv/rst_b_inv
    SLICE_X38Y126.CLK    Trck                  0.295   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (1.940ns logic, 0.843ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_2 (SLICE_X38Y126.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.783ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.932 - 0.985)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y132.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X39Y132.A6     net (fanout=2)        0.231   system/rst/clkdiv/rst_b
    SLICE_X39Y132.A      Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X38Y126.SR     net (fanout=7)        0.612   system/rst/clkdiv/rst_b_inv
    SLICE_X38Y126.CLK    Trck                  0.295   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (1.940ns logic, 0.843ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X97Y114.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y114.AQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X97Y114.A5     net (fanout=2)        0.067   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X97Y114.CLK    Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/d25_d (SLICE_X37Y132.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/d25_d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.463 - 0.430)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/d25 to system/rst/d25_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y132.AQ     Tcko                  0.098   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X37Y132.AX     net (fanout=2)        0.146   system/rst/d25
    SLICE_X37Y132.CLK    Tckdi       (-Th)     0.076   system/rst/d25_d
                                                       system/rst/d25_d
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.022ns logic, 0.146ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X90Y105.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y105.DQ     Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X90Y105.D4     net (fanout=2)        0.103   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X90Y105.CLK    Tah         (-Th)     0.077   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.038ns logic, 0.103ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Logical resource: system/pll/mmcm_adv_inst/CLKOUT5
  Location pin: MMCM_ADV_X0Y8.CLKOUT5
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44112 paths analyzed, 13365 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.676ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X57Y149.B3), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.508ns (Levels of Logic = 6)
  Clock Path Skew:      -0.133ns (0.823 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y117.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y129.A3     net (fanout=136)      1.540   system/mac_rx_valid<2>
    SLICE_X88Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.B6     net (fanout=537)      2.999   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X56Y148.A3     net (fanout=26)       0.643   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X56Y148.COUT   Topcya                0.410   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X56Y149.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X56Y149.CMUX   Tcinc                 0.258   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X57Y149.C1     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X57Y149.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X57Y149.B3     net (fanout=1)        0.456   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X57Y149.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.508ns (1.407ns logic, 6.101ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.409ns (Levels of Logic = 6)
  Clock Path Skew:      -0.133ns (0.823 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y117.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y129.A3     net (fanout=136)      1.540   system/mac_rx_valid<2>
    SLICE_X88Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.B6     net (fanout=537)      2.999   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X56Y148.D3     net (fanout=26)       0.635   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X56Y148.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190731
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X56Y149.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X56Y149.CMUX   Tcinc                 0.258   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X57Y149.C1     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X57Y149.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X57Y149.B3     net (fanout=1)        0.456   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X57Y149.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.409ns (1.316ns logic, 6.093ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.385ns (Levels of Logic = 6)
  Clock Path Skew:      -0.133ns (0.823 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y117.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y129.A3     net (fanout=136)      1.540   system/mac_rx_valid<2>
    SLICE_X88Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.B6     net (fanout=537)      2.999   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X56Y148.A3     net (fanout=26)       0.643   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X56Y148.COUT   Topcya                0.410   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X56Y149.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X56Y149.DMUX   Tcind                 0.329   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X57Y149.C4     net (fanout=1)        0.269   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X57Y149.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X57Y149.B3     net (fanout=1)        0.456   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X57Y149.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.385ns (1.478ns logic, 5.907ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X57Y149.B1), 184 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.274ns (Levels of Logic = 6)
  Clock Path Skew:      -0.133ns (0.823 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y117.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y129.A3     net (fanout=136)      1.540   system/mac_rx_valid<2>
    SLICE_X88Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.B6     net (fanout=537)      2.999   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X56Y148.A3     net (fanout=26)       0.643   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X56Y148.COUT   Topcya                0.410   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X56Y149.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X56Y149.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X56Y150.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X56Y150.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X57Y149.B1     net (fanout=1)        0.705   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<8>
    SLICE_X57Y149.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.274ns (1.387ns logic, 5.887ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.175ns (Levels of Logic = 6)
  Clock Path Skew:      -0.133ns (0.823 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y117.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y129.A3     net (fanout=136)      1.540   system/mac_rx_valid<2>
    SLICE_X88Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.B6     net (fanout=537)      2.999   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X56Y148.D3     net (fanout=26)       0.635   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X56Y148.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190731
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X56Y149.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X56Y149.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X56Y150.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X56Y150.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X57Y149.B1     net (fanout=1)        0.705   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<8>
    SLICE_X57Y149.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.175ns (1.296ns logic, 5.879ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.146ns (Levels of Logic = 5)
  Clock Path Skew:      -0.133ns (0.823 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y117.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y129.A3     net (fanout=136)      1.540   system/mac_rx_valid<2>
    SLICE_X88Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.B6     net (fanout=537)      2.999   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X56Y149.A4     net (fanout=26)       0.593   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X56Y149.COUT   Topcya                0.410   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190831
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X56Y150.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X56Y150.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X57Y149.B1     net (fanout=1)        0.705   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<8>
    SLICE_X57Y149.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.146ns (1.309ns logic, 5.837ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X57Y149.B2), 200 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.218ns (Levels of Logic = 6)
  Clock Path Skew:      -0.133ns (0.823 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y117.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y129.A3     net (fanout=136)      1.540   system/mac_rx_valid<2>
    SLICE_X88Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.B6     net (fanout=537)      2.999   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X56Y148.A3     net (fanout=26)       0.643   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X56Y148.COUT   Topcya                0.410   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X56Y149.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X56Y149.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X56Y150.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X56Y150.BMUX   Tcinb                 0.287   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X57Y149.B2     net (fanout=1)        0.590   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<9>
    SLICE_X57Y149.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.218ns (1.446ns logic, 5.772ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.119ns (Levels of Logic = 6)
  Clock Path Skew:      -0.133ns (0.823 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y117.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y129.A3     net (fanout=136)      1.540   system/mac_rx_valid<2>
    SLICE_X88Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.B6     net (fanout=537)      2.999   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X56Y148.D3     net (fanout=26)       0.635   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X56Y148.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190731
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X56Y149.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X56Y149.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X56Y150.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X56Y150.BMUX   Tcinb                 0.287   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X57Y149.B2     net (fanout=1)        0.590   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<9>
    SLICE_X57Y149.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.119ns (1.355ns logic, 5.764ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.090ns (Levels of Logic = 5)
  Clock Path Skew:      -0.133ns (0.823 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y117.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y129.A3     net (fanout=136)      1.540   system/mac_rx_valid<2>
    SLICE_X88Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X58Y148.B6     net (fanout=537)      2.999   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X58Y148.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X56Y149.A4     net (fanout=26)       0.593   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X56Y149.COUT   Topcya                0.410   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190831
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X56Y150.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X56Y150.BMUX   Tcinb                 0.287   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X57Y149.B2     net (fanout=1)        0.590   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<9>
    SLICE_X57Y149.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.090ns (1.368ns logic, 5.722ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32 (RAMB36_X4Y22.ADDRARDADDRL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.453 - 0.302)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_5 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y113.AQ           Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_to_set_buf<5>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_5
    RAMB36_X4Y22.ADDRARDADDRL5 net (fanout=39)       0.171   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<5>
    RAMB36_X4Y22.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
                                                             system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
    -------------------------------------------------------  ---------------------------
    Total                                            0.172ns (0.001ns logic, 0.171ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32 (RAMB36_X4Y22.ADDRARDADDRU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.453 - 0.302)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_5 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y113.AQ           Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_to_set_buf<5>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_5
    RAMB36_X4Y22.ADDRARDADDRU5 net (fanout=39)       0.172   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<5>
    RAMB36_X4Y22.CLKARDCLKU    Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
                                                             system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
    -------------------------------------------------------  ---------------------------
    Total                                            0.173ns (0.001ns logic, 0.172ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.355 - 0.318)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y98.BQ             Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxchariscomma_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.300   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.076ns (-0.224ns logic, 0.300ns route)
                                                              (-294.7% logic, 394.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44140 paths analyzed, 13368 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.217ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (SLICE_X78Y110.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.041ns (Levels of Logic = 2)
  Clock Path Skew:      -0.141ns (0.869 - 1.010)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y71.AMUX    Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y60.C2      net (fanout=139)      1.429   system/mac_rx_valid<0>
    SLICE_X92Y60.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X80Y107.A1     net (fanout=538)      4.095   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X80Y107.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X78Y110.CE     net (fanout=6)        0.632   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X78Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      7.041ns (0.885ns logic, 6.156ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.717ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (0.869 - 1.008)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y60.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y60.C5      net (fanout=1)        0.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y60.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X80Y107.A1     net (fanout=538)      4.095   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X80Y107.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X78Y110.CE     net (fanout=6)        0.632   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X78Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      5.717ns (0.801ns logic, 4.916ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.262ns (Levels of Logic = 1)
  Clock Path Skew:      -0.141ns (0.869 - 1.010)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y71.AMUX    Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X80Y107.A5     net (fanout=139)      2.813   system/mac_rx_valid<0>
    SLICE_X80Y107.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X78Y110.CE     net (fanout=6)        0.632   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X78Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (0.817ns logic, 3.445ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (SLICE_X78Y110.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.041ns (Levels of Logic = 2)
  Clock Path Skew:      -0.141ns (0.869 - 1.010)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y71.AMUX    Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y60.C2      net (fanout=139)      1.429   system/mac_rx_valid<0>
    SLICE_X92Y60.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X80Y107.A1     net (fanout=538)      4.095   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X80Y107.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X78Y110.CE     net (fanout=6)        0.632   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X78Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      7.041ns (0.885ns logic, 6.156ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.717ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (0.869 - 1.008)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y60.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y60.C5      net (fanout=1)        0.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y60.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X80Y107.A1     net (fanout=538)      4.095   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X80Y107.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X78Y110.CE     net (fanout=6)        0.632   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X78Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      5.717ns (0.801ns logic, 4.916ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.262ns (Levels of Logic = 1)
  Clock Path Skew:      -0.141ns (0.869 - 1.010)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y71.AMUX    Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X80Y107.A5     net (fanout=139)      2.813   system/mac_rx_valid<0>
    SLICE_X80Y107.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X78Y110.CE     net (fanout=6)        0.632   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X78Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (0.817ns logic, 3.445ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (SLICE_X78Y110.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.041ns (Levels of Logic = 2)
  Clock Path Skew:      -0.141ns (0.869 - 1.010)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y71.AMUX    Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y60.C2      net (fanout=139)      1.429   system/mac_rx_valid<0>
    SLICE_X92Y60.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X80Y107.A1     net (fanout=538)      4.095   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X80Y107.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X78Y110.CE     net (fanout=6)        0.632   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X78Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    -------------------------------------------------  ---------------------------
    Total                                      7.041ns (0.885ns logic, 6.156ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.717ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (0.869 - 1.008)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y60.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y60.C5      net (fanout=1)        0.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y60.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X80Y107.A1     net (fanout=538)      4.095   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X80Y107.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X78Y110.CE     net (fanout=6)        0.632   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X78Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    -------------------------------------------------  ---------------------------
    Total                                      5.717ns (0.801ns logic, 4.916ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.262ns (Levels of Logic = 1)
  Clock Path Skew:      -0.141ns (0.869 - 1.010)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y71.AMUX    Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X80Y107.A5     net (fanout=139)      2.813   system/mac_rx_valid<0>
    SLICE_X80Y107.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X78Y110.CE     net (fanout=6)        0.632   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X78Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (0.817ns logic, 3.445ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2 (SLICE_X92Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.504 - 0.402)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg_2 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y80.CQ      Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg_2
    SLICE_X92Y79.CX      net (fanout=1)        0.092   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<2>
    SLICE_X92Y79.CLK     Tckdi       (-Th)     0.089   system/mac_rx_data<0><3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.026ns logic, 0.092ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_0 (SLICE_X92Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.504 - 0.402)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg_0 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y80.AQ      Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg_0
    SLICE_X92Y79.AX      net (fanout=1)        0.093   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<0>
    SLICE_X92Y79.CLK     Tckdi       (-Th)     0.089   system/mac_rx_data<0><3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_0
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.026ns logic, 0.093ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_3 (SLICE_X92Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.504 - 0.402)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg_3 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y80.DQ      Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg_3
    SLICE_X92Y79.DX      net (fanout=1)        0.093   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<3>
    SLICE_X92Y79.CLK     Tckdi       (-Th)     0.089   system/mac_rx_data<0><3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_3
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.026ns logic, 0.093ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.636ns (Levels of Logic = 1)
  Clock Path Skew:      0.158ns (1.603 - 1.445)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y97.BMUX    Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y63.B2      net (fanout=23)       3.432   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y63.B       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.398   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.636ns (0.806ns logic, 4.830ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.158ns (1.603 - 1.445)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y97.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y63.B4      net (fanout=22)       2.721   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y63.B       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.398   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (0.723ns logic, 4.119ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (1.603 - 1.445)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y97.BMUX    Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       4.370   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (0.454ns logic, 4.370ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y63.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (1.484 - 1.445)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y97.BMUX    Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y63.B2      net (fanout=23)       3.432   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y63.B       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y63.CE      net (fanout=2)        0.385   system/cdce_synch/_n0067_inv
    SLICE_X30Y63.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (0.772ns logic, 3.817ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.795ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (1.484 - 1.445)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y97.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y63.B4      net (fanout=22)       2.721   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y63.B       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y63.CE      net (fanout=2)        0.385   system/cdce_synch/_n0067_inv
    SLICE_X30Y63.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (0.689ns logic, 3.106ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X9Y97.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y97.CQ       Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X9Y97.C5       net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X9Y97.CLK      Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X9Y94.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y94.CQ       Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X9Y94.C5       net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_2
    SLICE_X9Y94.CLK      Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X9Y96.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y96.CQ       Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X9Y96.C5       net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_10
    SLICE_X9Y96.CLK      Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30156 paths analyzed, 8915 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.227ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/registers_core_inst/tx_data_o_45 (SLICE_X25Y114.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/registers_core_inst/data_byte_29 (FF)
  Destination:          usr/link_tracking_1_inst/registers_core_inst/tx_data_o_45 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.841ns (Levels of Logic = 0)
  Clock Path Skew:      -0.351ns (1.366 - 1.717)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/registers_core_inst/data_byte_29 to usr/link_tracking_1_inst/registers_core_inst/tx_data_o_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y30.AMUX    Tshcko                0.465   usr/link_tracking_1_inst/registers_core_inst/data_byte<2>
                                                       usr/link_tracking_1_inst/registers_core_inst/data_byte_29
    SLICE_X25Y114.BX     net (fanout=9)        5.342   usr/link_tracking_1_inst/registers_core_inst/data_byte<29>
    SLICE_X25Y114.CLK    Tdick                 0.034   usr/link_tracking_1_inst/regs_tx_data<47>
                                                       usr/link_tracking_1_inst/registers_core_inst/tx_data_o_45
    -------------------------------------------------  ---------------------------
    Total                                      5.841ns (0.499ns logic, 5.342ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/registers_core_inst/tx_data_o_46 (SLICE_X25Y114.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/registers_core_inst/data_byte_30 (FF)
  Destination:          usr/link_tracking_1_inst/registers_core_inst/tx_data_o_46 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.839ns (Levels of Logic = 0)
  Clock Path Skew:      -0.350ns (1.366 - 1.716)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/registers_core_inst/data_byte_30 to usr/link_tracking_1_inst/registers_core_inst/tx_data_o_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y30.DMUX    Tshcko                0.422   usr/link_tracking_1_inst/registers_core_inst/data_byte<31>
                                                       usr/link_tracking_1_inst/registers_core_inst/data_byte_30
    SLICE_X25Y114.CX     net (fanout=8)        5.383   usr/link_tracking_1_inst/registers_core_inst/data_byte<30>
    SLICE_X25Y114.CLK    Tdick                 0.034   usr/link_tracking_1_inst/regs_tx_data<47>
                                                       usr/link_tracking_1_inst/registers_core_inst/tx_data_o_46
    -------------------------------------------------  ---------------------------
    Total                                      5.839ns (0.456ns logic, 5.383ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/registers_core_inst/tx_data_o_19 (SLICE_X29Y113.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/registers_core_inst/data_byte_3 (FF)
  Destination:          usr/link_tracking_1_inst/registers_core_inst/tx_data_o_19 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.710ns (Levels of Logic = 0)
  Clock Path Skew:      -0.350ns (1.377 - 1.727)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/registers_core_inst/data_byte_3 to usr/link_tracking_1_inst/registers_core_inst/tx_data_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y30.BMUX    Tshcko                0.420   usr/link_tracking_1_inst/registers_core_inst/data_byte<8>
                                                       usr/link_tracking_1_inst/registers_core_inst/data_byte_3
    SLICE_X29Y113.DX     net (fanout=9)        5.256   usr/link_tracking_1_inst/registers_core_inst/data_byte<3>
    SLICE_X29Y113.CLK    Tdick                 0.034   usr/link_tracking_1_inst/regs_tx_data<19>
                                                       usr/link_tracking_1_inst/registers_core_inst/tx_data_o_19
    -------------------------------------------------  ---------------------------
    Total                                      5.710ns (0.454ns logic, 5.256ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y3.DIBDI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/bx_counter_inst/counter_25 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.560 - 0.402)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/bx_counter_inst/counter_25 to usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y11.BQ      Tcko                  0.115   usr/bx_x4_counter<27>
                                                       usr/bx_counter_inst/counter_25
    RAMB18_X3Y3.DIBDI7   net (fanout=4)        0.270   usr/bx_x4_counter<25>
    RAMB18_X3Y3.CLKBWRCLKTrckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.187ns (-0.083ns logic, 0.270ns route)
                                                       (-44.4% logic, 144.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y3.DIADI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/bx_counter_inst/counter_10 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.185ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.560 - 0.405)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/bx_counter_inst/counter_10 to usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y7.CQ       Tcko                  0.115   usr/bx_x4_counter<11>
                                                       usr/bx_counter_inst/counter_10
    RAMB18_X3Y3.DIADI8   net (fanout=4)        0.268   usr/bx_x4_counter<10>
    RAMB18_X3Y3.CLKBWRCLKTrckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.185ns (-0.083ns logic, 0.268ns route)
                                                       (-44.9% logic, 144.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y3.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/bx_counter_inst/counter_20 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.560 - 0.403)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/bx_counter_inst/counter_20 to usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y10.AQ      Tcko                  0.115   usr/bx_x4_counter<23>
                                                       usr/bx_counter_inst/counter_20
    RAMB18_X3Y3.DIBDI2   net (fanout=4)        0.275   usr/bx_x4_counter<20>
    RAMB18_X3Y3.CLKBWRCLKTrckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.192ns (-0.083ns logic, 0.275ns route)
                                                       (-43.2% logic, 143.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X9Y140.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y19.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y14.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_200 = PERIOD TIMEGRP 
"system_glib_pll_clkout_200"         TS_clk125_2_p / 1.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_200 = PERIOD TIMEGRP "system_glib_pll_clkout_200"
        TS_clk125_2_p / 1.6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y7.CLKIN1
  Clock network: usr/fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y7.CLKIN1
  Clock network: usr/fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/clkbuf_pllout6/I0
  Logical resource: system/clkbuf_pllout6/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0555<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X33Y50.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1680 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.686ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X35Y86.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.331ns (Levels of Logic = 9)
  Clock Path Skew:      -0.150ns (2.654 - 2.804)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y120.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X23Y69.C2      net (fanout=69)       4.968   system/ipb_arb/src<0>
    SLICE_X23Y69.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X27Y94.D2      net (fanout=257)      2.915   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X27Y94.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X26Y94.B4      net (fanout=1)        0.393   system/ipb_fabric/N01
    SLICE_X26Y94.B       Tilo                  0.068   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y94.C2      net (fanout=37)       0.605   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y94.CMUX    Tilo                  0.198   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X23Y94.B1      net (fanout=1)        0.748   system/ipb_fabric/N68
    SLICE_X23Y94.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X23Y94.C2      net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X23Y94.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y126.B5     net (fanout=4)        1.865   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y126.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y126.A2     net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y126.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y122.A5     net (fanout=7)        0.602   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y122.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y86.SR      net (fanout=15)       4.284   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y86.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     19.331ns (1.764ns logic, 17.567ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.504ns (Levels of Logic = 8)
  Clock Path Skew:      -0.150ns (2.654 - 2.804)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y120.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X23Y69.C2      net (fanout=69)       4.968   system/ipb_arb/src<0>
    SLICE_X23Y69.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X27Y94.D2      net (fanout=257)      2.915   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X27Y94.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X26Y94.B4      net (fanout=1)        0.393   system/ipb_fabric/N01
    SLICE_X26Y94.B       Tilo                  0.068   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y95.A5      net (fanout=37)       0.473   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y95.A       Tilo                  0.068   system/ipb_fabric/N14
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X23Y94.C1      net (fanout=34)       0.837   system/ipb_fabric/sel<2>
    SLICE_X23Y94.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y126.B5     net (fanout=4)        1.865   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y126.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y126.A2     net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y126.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y122.A5     net (fanout=7)        0.602   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y122.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y86.SR      net (fanout=15)       4.284   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y86.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     18.504ns (1.566ns logic, 16.938ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.298ns (Levels of Logic = 9)
  Clock Path Skew:      -0.150ns (2.654 - 2.804)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y120.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X23Y69.A3      net (fanout=69)       4.848   system/ipb_arb/src<0>
    SLICE_X23Y69.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X27Y94.D6      net (fanout=257)      2.002   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X27Y94.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X26Y94.B4      net (fanout=1)        0.393   system/ipb_fabric/N01
    SLICE_X26Y94.B       Tilo                  0.068   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y94.C2      net (fanout=37)       0.605   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y94.CMUX    Tilo                  0.198   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X23Y94.B1      net (fanout=1)        0.748   system/ipb_fabric/N68
    SLICE_X23Y94.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X23Y94.C2      net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X23Y94.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y126.B5     net (fanout=4)        1.865   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y126.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y126.A2     net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y126.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y122.A5     net (fanout=7)        0.602   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y122.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y86.SR      net (fanout=15)       4.284   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y86.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     18.298ns (1.764ns logic, 16.534ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X35Y86.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.331ns (Levels of Logic = 9)
  Clock Path Skew:      -0.150ns (2.654 - 2.804)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y120.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X23Y69.C2      net (fanout=69)       4.968   system/ipb_arb/src<0>
    SLICE_X23Y69.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X27Y94.D2      net (fanout=257)      2.915   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X27Y94.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X26Y94.B4      net (fanout=1)        0.393   system/ipb_fabric/N01
    SLICE_X26Y94.B       Tilo                  0.068   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y94.C2      net (fanout=37)       0.605   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y94.CMUX    Tilo                  0.198   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X23Y94.B1      net (fanout=1)        0.748   system/ipb_fabric/N68
    SLICE_X23Y94.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X23Y94.C2      net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X23Y94.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y126.B5     net (fanout=4)        1.865   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y126.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y126.A2     net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y126.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y122.A5     net (fanout=7)        0.602   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y122.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y86.SR      net (fanout=15)       4.284   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y86.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     19.331ns (1.764ns logic, 17.567ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.504ns (Levels of Logic = 8)
  Clock Path Skew:      -0.150ns (2.654 - 2.804)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y120.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X23Y69.C2      net (fanout=69)       4.968   system/ipb_arb/src<0>
    SLICE_X23Y69.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X27Y94.D2      net (fanout=257)      2.915   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X27Y94.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X26Y94.B4      net (fanout=1)        0.393   system/ipb_fabric/N01
    SLICE_X26Y94.B       Tilo                  0.068   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y95.A5      net (fanout=37)       0.473   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y95.A       Tilo                  0.068   system/ipb_fabric/N14
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X23Y94.C1      net (fanout=34)       0.837   system/ipb_fabric/sel<2>
    SLICE_X23Y94.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y126.B5     net (fanout=4)        1.865   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y126.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y126.A2     net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y126.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y122.A5     net (fanout=7)        0.602   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y122.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y86.SR      net (fanout=15)       4.284   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y86.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     18.504ns (1.566ns logic, 16.938ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.298ns (Levels of Logic = 9)
  Clock Path Skew:      -0.150ns (2.654 - 2.804)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y120.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X23Y69.A3      net (fanout=69)       4.848   system/ipb_arb/src<0>
    SLICE_X23Y69.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X27Y94.D6      net (fanout=257)      2.002   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X27Y94.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X26Y94.B4      net (fanout=1)        0.393   system/ipb_fabric/N01
    SLICE_X26Y94.B       Tilo                  0.068   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y94.C2      net (fanout=37)       0.605   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y94.CMUX    Tilo                  0.198   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X23Y94.B1      net (fanout=1)        0.748   system/ipb_fabric/N68
    SLICE_X23Y94.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X23Y94.C2      net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X23Y94.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y126.B5     net (fanout=4)        1.865   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y126.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y126.A2     net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y126.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y122.A5     net (fanout=7)        0.602   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y122.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y86.SR      net (fanout=15)       4.284   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y86.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     18.298ns (1.764ns logic, 16.534ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_35 (SLICE_X24Y86.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.914ns (Levels of Logic = 9)
  Clock Path Skew:      -0.180ns (2.624 - 2.804)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y120.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X23Y69.C2      net (fanout=69)       4.968   system/ipb_arb/src<0>
    SLICE_X23Y69.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X27Y94.D2      net (fanout=257)      2.915   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X27Y94.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X26Y94.B4      net (fanout=1)        0.393   system/ipb_fabric/N01
    SLICE_X26Y94.B       Tilo                  0.068   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y94.C2      net (fanout=37)       0.605   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y94.CMUX    Tilo                  0.198   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X23Y94.B1      net (fanout=1)        0.748   system/ipb_fabric/N68
    SLICE_X23Y94.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X23Y94.C2      net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X23Y94.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y126.B5     net (fanout=4)        1.865   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y126.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y126.A2     net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y126.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y122.A5     net (fanout=7)        0.602   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y122.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X24Y86.SR      net (fanout=15)       3.925   system/sram2_if/sramInterface/_n0147
    SLICE_X24Y86.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     18.914ns (1.706ns logic, 17.208ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.087ns (Levels of Logic = 8)
  Clock Path Skew:      -0.180ns (2.624 - 2.804)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y120.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X23Y69.C2      net (fanout=69)       4.968   system/ipb_arb/src<0>
    SLICE_X23Y69.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X27Y94.D2      net (fanout=257)      2.915   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X27Y94.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X26Y94.B4      net (fanout=1)        0.393   system/ipb_fabric/N01
    SLICE_X26Y94.B       Tilo                  0.068   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y95.A5      net (fanout=37)       0.473   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y95.A       Tilo                  0.068   system/ipb_fabric/N14
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X23Y94.C1      net (fanout=34)       0.837   system/ipb_fabric/sel<2>
    SLICE_X23Y94.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y126.B5     net (fanout=4)        1.865   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y126.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y126.A2     net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y126.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y122.A5     net (fanout=7)        0.602   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y122.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X24Y86.SR      net (fanout=15)       3.925   system/sram2_if/sramInterface/_n0147
    SLICE_X24Y86.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     18.087ns (1.508ns logic, 16.579ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.881ns (Levels of Logic = 9)
  Clock Path Skew:      -0.180ns (2.624 - 2.804)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y120.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X23Y69.A3      net (fanout=69)       4.848   system/ipb_arb/src<0>
    SLICE_X23Y69.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X27Y94.D6      net (fanout=257)      2.002   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X27Y94.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X26Y94.B4      net (fanout=1)        0.393   system/ipb_fabric/N01
    SLICE_X26Y94.B       Tilo                  0.068   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y94.C2      net (fanout=37)       0.605   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y94.CMUX    Tilo                  0.198   usr/link_tracking_1_inst/track_tx_data<35>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X23Y94.B1      net (fanout=1)        0.748   system/ipb_fabric/N68
    SLICE_X23Y94.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X23Y94.C2      net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X23Y94.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y126.B5     net (fanout=4)        1.865   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y126.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y126.A2     net (fanout=7)        0.601   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y126.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y122.A5     net (fanout=7)        0.602   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y122.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X24Y86.SR      net (fanout=15)       3.925   system/sram2_if/sramInterface/_n0147
    SLICE_X24Y86.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     17.881ns (1.706ns logic, 16.175ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_20 (SLICE_X24Y91.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_20 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.077ns (1.247 - 1.170)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_20 to system/sram2_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.AQ      Tcko                  0.115   system/ipb_from_masters[0]_ipb_addr<23>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_20
    SLICE_X24Y91.C6      net (fanout=2)        0.147   system/ipb_from_masters[0]_ipb_addr<20>
    SLICE_X24Y91.C       Tilo                  0.034   system/sram_w[2]_addr<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X24Y91.D3      net (fanout=4)        0.130   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X24Y91.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram2_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.072ns logic, 0.277ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 2)
  Clock Path Skew:      0.079ns (1.247 - 1.168)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 to system/sram2_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y108.AQ     Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_20
    SLICE_X24Y91.C1      net (fanout=2)        0.537   system/ipb_from_masters[2]_ipb_addr<20>
    SLICE_X24Y91.C       Tilo                  0.034   system/sram_w[2]_addr<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X24Y91.D3      net (fanout=4)        0.130   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X24Y91.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram2_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.055ns logic, 0.667ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.706ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.981ns (Levels of Logic = 2)
  Clock Path Skew:      0.070ns (1.247 - 1.177)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y120.CQ     Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X24Y91.C5      net (fanout=68)       0.779   system/ipb_arb/src<1>
    SLICE_X24Y91.C       Tilo                  0.034   system/sram_w[2]_addr<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X24Y91.D3      net (fanout=4)        0.130   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X24Y91.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram2_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.981ns (0.072ns logic, 0.909ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_13 (SLICE_X27Y90.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 2)
  Clock Path Skew:      0.079ns (1.250 - 1.171)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.BQ      Tcko                  0.115   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13
    SLICE_X27Y90.A6      net (fanout=2)        0.139   system/ipb_from_masters[0]_ipb_addr<13>
    SLICE_X27Y90.A       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X27Y90.B3      net (fanout=4)        0.124   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X27Y90.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.092ns logic, 0.263ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 2)
  Clock Path Skew:      0.084ns (1.250 - 1.166)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y106.BQ     Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_13
    SLICE_X27Y90.A1      net (fanout=2)        0.475   system/ipb_from_masters[2]_ipb_addr<13>
    SLICE_X27Y90.A       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X27Y90.B3      net (fanout=4)        0.124   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X27Y90.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.075ns logic, 0.599ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.180ns (Levels of Logic = 2)
  Clock Path Skew:      0.073ns (1.250 - 1.177)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y120.CQ     Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X27Y90.A3      net (fanout=68)       0.964   system/ipb_arb/src<1>
    SLICE_X27Y90.A       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X27Y90.B3      net (fanout=4)        0.124   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X27Y90.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      1.180ns (0.092ns logic, 1.088ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X7Y111.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y111.CQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X7Y111.C5      net (fanout=58)       0.067   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X7Y111.CLK     Tah         (-Th)     0.082   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X9Y140.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 337646 paths analyzed, 11610 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.735ns.
--------------------------------------------------------------------------------

Paths for end point system/ipb_sys_regs/regs_14_4 (SLICE_X28Y29.A1), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/ipb_sys_regs/regs_14_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.625ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (1.485 - 1.510)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/ipb_sys_regs/regs_14_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.DQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X32Y95.A2      net (fanout=42)       2.180   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X24Y85.B2      net (fanout=17)       6.273   user_ipb_mosi[0]_ipb_write
    SLICE_X24Y85.BMUX    Tilo                  0.205   system/ipb_sys_regs/addr_curr<5>
                                                       system/ipb_sys_regs/_n0597_inv11
    SLICE_X14Y67.C2      net (fanout=4)        1.798   system/ipb_sys_regs/_n0597_inv1
    SLICE_X14Y67.CMUX    Tilo                  0.198   system/regs_from_ipbus<14><29>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o151
    SLICE_X28Y29.A1      net (fanout=32)       3.740   system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o15
    SLICE_X28Y29.CLK     Tas                   0.030   system/regs_from_ipbus<14><7>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_sel[4]_mux_95_OUT231
                                                       system/ipb_sys_regs/regs_14_4
    -------------------------------------------------  ---------------------------
    Total                                     18.625ns (0.950ns logic, 17.675ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/ipb_sys_regs/regs_14_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.578ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (1.485 - 1.510)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/ipb_sys_regs/regs_14_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X32Y95.A1      net (fanout=43)       2.133   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X24Y85.B2      net (fanout=17)       6.273   user_ipb_mosi[0]_ipb_write
    SLICE_X24Y85.BMUX    Tilo                  0.205   system/ipb_sys_regs/addr_curr<5>
                                                       system/ipb_sys_regs/_n0597_inv11
    SLICE_X14Y67.C2      net (fanout=4)        1.798   system/ipb_sys_regs/_n0597_inv1
    SLICE_X14Y67.CMUX    Tilo                  0.198   system/regs_from_ipbus<14><29>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o151
    SLICE_X28Y29.A1      net (fanout=32)       3.740   system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o15
    SLICE_X28Y29.CLK     Tas                   0.030   system/regs_from_ipbus<14><7>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_sel[4]_mux_95_OUT231
                                                       system/ipb_sys_regs/regs_14_4
    -------------------------------------------------  ---------------------------
    Total                                     18.578ns (0.950ns logic, 17.628ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/ipb_sys_regs/regs_14_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.408ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (1.485 - 1.510)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/ipb_sys_regs/regs_14_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X32Y95.A3      net (fanout=43)       1.963   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X24Y85.B2      net (fanout=17)       6.273   user_ipb_mosi[0]_ipb_write
    SLICE_X24Y85.BMUX    Tilo                  0.205   system/ipb_sys_regs/addr_curr<5>
                                                       system/ipb_sys_regs/_n0597_inv11
    SLICE_X14Y67.C2      net (fanout=4)        1.798   system/ipb_sys_regs/_n0597_inv1
    SLICE_X14Y67.CMUX    Tilo                  0.198   system/regs_from_ipbus<14><29>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o151
    SLICE_X28Y29.A1      net (fanout=32)       3.740   system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o15
    SLICE_X28Y29.CLK     Tas                   0.030   system/regs_from_ipbus<14><7>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_sel[4]_mux_95_OUT231
                                                       system/ipb_sys_regs/regs_14_4
    -------------------------------------------------  ---------------------------
    Total                                     18.408ns (0.950ns logic, 17.458ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ipb_sys_regs/regs_14_5 (SLICE_X28Y29.B2), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/ipb_sys_regs/regs_14_5 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.484ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (1.485 - 1.510)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/ipb_sys_regs/regs_14_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.DQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X32Y95.A2      net (fanout=42)       2.180   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X24Y85.B2      net (fanout=17)       6.273   user_ipb_mosi[0]_ipb_write
    SLICE_X24Y85.BMUX    Tilo                  0.205   system/ipb_sys_regs/addr_curr<5>
                                                       system/ipb_sys_regs/_n0597_inv11
    SLICE_X14Y67.C2      net (fanout=4)        1.798   system/ipb_sys_regs/_n0597_inv1
    SLICE_X14Y67.CMUX    Tilo                  0.198   system/regs_from_ipbus<14><29>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o151
    SLICE_X28Y29.B2      net (fanout=32)       3.601   system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o15
    SLICE_X28Y29.CLK     Tas                   0.028   system/regs_from_ipbus<14><7>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_sel[4]_mux_95_OUT241
                                                       system/ipb_sys_regs/regs_14_5
    -------------------------------------------------  ---------------------------
    Total                                     18.484ns (0.948ns logic, 17.536ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/ipb_sys_regs/regs_14_5 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.437ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (1.485 - 1.510)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/ipb_sys_regs/regs_14_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X32Y95.A1      net (fanout=43)       2.133   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X24Y85.B2      net (fanout=17)       6.273   user_ipb_mosi[0]_ipb_write
    SLICE_X24Y85.BMUX    Tilo                  0.205   system/ipb_sys_regs/addr_curr<5>
                                                       system/ipb_sys_regs/_n0597_inv11
    SLICE_X14Y67.C2      net (fanout=4)        1.798   system/ipb_sys_regs/_n0597_inv1
    SLICE_X14Y67.CMUX    Tilo                  0.198   system/regs_from_ipbus<14><29>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o151
    SLICE_X28Y29.B2      net (fanout=32)       3.601   system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o15
    SLICE_X28Y29.CLK     Tas                   0.028   system/regs_from_ipbus<14><7>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_sel[4]_mux_95_OUT241
                                                       system/ipb_sys_regs/regs_14_5
    -------------------------------------------------  ---------------------------
    Total                                     18.437ns (0.948ns logic, 17.489ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/ipb_sys_regs/regs_14_5 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.267ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (1.485 - 1.510)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/ipb_sys_regs/regs_14_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X32Y95.A3      net (fanout=43)       1.963   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X24Y85.B2      net (fanout=17)       6.273   user_ipb_mosi[0]_ipb_write
    SLICE_X24Y85.BMUX    Tilo                  0.205   system/ipb_sys_regs/addr_curr<5>
                                                       system/ipb_sys_regs/_n0597_inv11
    SLICE_X14Y67.C2      net (fanout=4)        1.798   system/ipb_sys_regs/_n0597_inv1
    SLICE_X14Y67.CMUX    Tilo                  0.198   system/regs_from_ipbus<14><29>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o151
    SLICE_X28Y29.B2      net (fanout=32)       3.601   system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o15
    SLICE_X28Y29.CLK     Tas                   0.028   system/regs_from_ipbus<14><7>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_sel[4]_mux_95_OUT241
                                                       system/ipb_sys_regs/regs_14_5
    -------------------------------------------------  ---------------------------
    Total                                     18.267ns (0.948ns logic, 17.319ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ipb_sys_regs/regs_14_6 (SLICE_X28Y29.C2), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/ipb_sys_regs/regs_14_6 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.482ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (1.485 - 1.510)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/ipb_sys_regs/regs_14_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.DQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X32Y95.A2      net (fanout=42)       2.180   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X24Y85.B2      net (fanout=17)       6.273   user_ipb_mosi[0]_ipb_write
    SLICE_X24Y85.BMUX    Tilo                  0.205   system/ipb_sys_regs/addr_curr<5>
                                                       system/ipb_sys_regs/_n0597_inv11
    SLICE_X14Y67.C2      net (fanout=4)        1.798   system/ipb_sys_regs/_n0597_inv1
    SLICE_X14Y67.CMUX    Tilo                  0.198   system/regs_from_ipbus<14><29>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o151
    SLICE_X28Y29.C2      net (fanout=32)       3.597   system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o15
    SLICE_X28Y29.CLK     Tas                   0.030   system/regs_from_ipbus<14><7>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_sel[4]_mux_95_OUT251
                                                       system/ipb_sys_regs/regs_14_6
    -------------------------------------------------  ---------------------------
    Total                                     18.482ns (0.950ns logic, 17.532ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/ipb_sys_regs/regs_14_6 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.435ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (1.485 - 1.510)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/ipb_sys_regs/regs_14_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X32Y95.A1      net (fanout=43)       2.133   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X24Y85.B2      net (fanout=17)       6.273   user_ipb_mosi[0]_ipb_write
    SLICE_X24Y85.BMUX    Tilo                  0.205   system/ipb_sys_regs/addr_curr<5>
                                                       system/ipb_sys_regs/_n0597_inv11
    SLICE_X14Y67.C2      net (fanout=4)        1.798   system/ipb_sys_regs/_n0597_inv1
    SLICE_X14Y67.CMUX    Tilo                  0.198   system/regs_from_ipbus<14><29>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o151
    SLICE_X28Y29.C2      net (fanout=32)       3.597   system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o15
    SLICE_X28Y29.CLK     Tas                   0.030   system/regs_from_ipbus<14><7>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_sel[4]_mux_95_OUT251
                                                       system/ipb_sys_regs/regs_14_6
    -------------------------------------------------  ---------------------------
    Total                                     18.435ns (0.950ns logic, 17.485ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/ipb_sys_regs/regs_14_6 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.265ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (1.485 - 1.510)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/ipb_sys_regs/regs_14_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X32Y95.A3      net (fanout=43)       1.963   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X24Y85.B2      net (fanout=17)       6.273   user_ipb_mosi[0]_ipb_write
    SLICE_X24Y85.BMUX    Tilo                  0.205   system/ipb_sys_regs/addr_curr<5>
                                                       system/ipb_sys_regs/_n0597_inv11
    SLICE_X14Y67.C2      net (fanout=4)        1.798   system/ipb_sys_regs/_n0597_inv1
    SLICE_X14Y67.CMUX    Tilo                  0.198   system/regs_from_ipbus<14><29>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o151
    SLICE_X28Y29.C2      net (fanout=32)       3.597   system/ipb_sys_regs/Mmux_regs[14][31]_GND_367_o_MUX_1962_o15
    SLICE_X28Y29.CLK     Tas                   0.030   system/regs_from_ipbus<14><7>
                                                       system/ipb_sys_regs/Mmux_regs[14][31]_sel[4]_mux_95_OUT251
                                                       system/ipb_sys_regs/regs_14_6
    -------------------------------------------------  ---------------------------
    Total                                     18.265ns (0.950ns logic, 17.315ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X3Y28.ADDRARDADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.550 - 0.396)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X69Y141.CQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2
    RAMB36_X3Y28.ADDRARDADDRL13 net (fanout=16)       0.191   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<2>
    RAMB36_X3Y28.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    --------------------------------------------------------  ---------------------------
    Total                                             0.192ns (0.001ns logic, 0.191ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X3Y28.ADDRARDADDRU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.550 - 0.396)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X69Y141.CQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2
    RAMB36_X3Y28.ADDRARDADDRU13 net (fanout=16)       0.191   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<2>
    RAMB36_X3Y28.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    --------------------------------------------------------  ---------------------------
    Total                                             0.192ns (0.001ns logic, 0.191ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X40Y81.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_16_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_16_4 to system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y81.AQ      Tcko                  0.098   system/regs_from_ipbus<16><7>
                                                       system/ipb_sys_regs/regs_16_4
    SLICE_X40Y81.AI      net (fanout=2)        0.054   system/regs_from_ipbus<16><4>
    SLICE_X40Y81.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (0.011ns logic, 0.054ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y19.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y14.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_200_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_200_0" TS_clk125_2_n / 1.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_200_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_200_0" TS_clk125_2_n / 1.6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y7.CLKIN1
  Clock network: usr/fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/fpga_clk_pll_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y7.CLKIN1
  Clock network: usr/fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/clkbuf_pllout6/I0
  Logical resource: system/clkbuf_pllout6/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1640 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.439ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_24 (SLICE_X38Y84.B2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.947ns (Levels of Logic = 6)
  Clock Path Skew:      -0.287ns (2.674 - 2.961)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/data_i_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.DQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X32Y95.A2      net (fanout=42)       2.180   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X41Y54.D1      net (fanout=17)       9.537   user_ipb_mosi[0]_ipb_write
    SLICE_X41Y54.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X41Y54.C2      net (fanout=2)        0.469   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X41Y54.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y54.A1      net (fanout=3)        0.500   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y54.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X38Y84.B2      net (fanout=70)       3.786   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X38Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT171
                                                       system/sram1_if/sramInterface/data_i_r_24
    -------------------------------------------------  ---------------------------
    Total                                     20.947ns (0.791ns logic, 20.156ns route)
                                                       (3.8% logic, 96.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.900ns (Levels of Logic = 6)
  Clock Path Skew:      -0.287ns (2.674 - 2.961)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/data_i_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X32Y95.A1      net (fanout=43)       2.133   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X41Y54.D1      net (fanout=17)       9.537   user_ipb_mosi[0]_ipb_write
    SLICE_X41Y54.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X41Y54.C2      net (fanout=2)        0.469   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X41Y54.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y54.A1      net (fanout=3)        0.500   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y54.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X38Y84.B2      net (fanout=70)       3.786   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X38Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT171
                                                       system/sram1_if/sramInterface/data_i_r_24
    -------------------------------------------------  ---------------------------
    Total                                     20.900ns (0.791ns logic, 20.109ns route)
                                                       (3.8% logic, 96.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.730ns (Levels of Logic = 6)
  Clock Path Skew:      -0.287ns (2.674 - 2.961)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/data_i_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X32Y95.A3      net (fanout=43)       1.963   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X41Y54.D1      net (fanout=17)       9.537   user_ipb_mosi[0]_ipb_write
    SLICE_X41Y54.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X41Y54.C2      net (fanout=2)        0.469   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X41Y54.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y54.A1      net (fanout=3)        0.500   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y54.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X38Y84.B2      net (fanout=70)       3.786   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X38Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT171
                                                       system/sram1_if/sramInterface/data_i_r_24
    -------------------------------------------------  ---------------------------
    Total                                     20.730ns (0.791ns logic, 19.939ns route)
                                                       (3.8% logic, 96.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_27 (SLICE_X35Y84.D4), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.803ns (Levels of Logic = 6)
  Clock Path Skew:      -0.306ns (2.655 - 2.961)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.DQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X32Y95.A2      net (fanout=42)       2.180   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X41Y54.D1      net (fanout=17)       9.537   user_ipb_mosi[0]_ipb_write
    SLICE_X41Y54.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X41Y54.C2      net (fanout=2)        0.469   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X41Y54.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y54.A1      net (fanout=3)        0.500   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y54.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y84.D4      net (fanout=70)       3.642   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     20.803ns (0.791ns logic, 20.012ns route)
                                                       (3.8% logic, 96.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.756ns (Levels of Logic = 6)
  Clock Path Skew:      -0.306ns (2.655 - 2.961)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X32Y95.A1      net (fanout=43)       2.133   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X41Y54.D1      net (fanout=17)       9.537   user_ipb_mosi[0]_ipb_write
    SLICE_X41Y54.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X41Y54.C2      net (fanout=2)        0.469   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X41Y54.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y54.A1      net (fanout=3)        0.500   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y54.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y84.D4      net (fanout=70)       3.642   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     20.756ns (0.791ns logic, 19.965ns route)
                                                       (3.8% logic, 96.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.586ns (Levels of Logic = 6)
  Clock Path Skew:      -0.306ns (2.655 - 2.961)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X32Y95.A3      net (fanout=43)       1.963   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X41Y54.D1      net (fanout=17)       9.537   user_ipb_mosi[0]_ipb_write
    SLICE_X41Y54.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X41Y54.C2      net (fanout=2)        0.469   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X41Y54.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y54.A1      net (fanout=3)        0.500   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y54.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y84.D4      net (fanout=70)       3.642   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     20.586ns (0.791ns logic, 19.795ns route)
                                                       (3.8% logic, 96.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_26 (SLICE_X35Y84.B6), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.647ns (Levels of Logic = 6)
  Clock Path Skew:      -0.306ns (2.655 - 2.961)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.DQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X32Y95.A2      net (fanout=42)       2.180   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X41Y54.D1      net (fanout=17)       9.537   user_ipb_mosi[0]_ipb_write
    SLICE_X41Y54.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X41Y54.C2      net (fanout=2)        0.469   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X41Y54.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y54.A1      net (fanout=3)        0.500   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y54.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y84.B6      net (fanout=70)       3.486   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     20.647ns (0.791ns logic, 19.856ns route)
                                                       (3.8% logic, 96.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.600ns (Levels of Logic = 6)
  Clock Path Skew:      -0.306ns (2.655 - 2.961)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X32Y95.A1      net (fanout=43)       2.133   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X41Y54.D1      net (fanout=17)       9.537   user_ipb_mosi[0]_ipb_write
    SLICE_X41Y54.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X41Y54.C2      net (fanout=2)        0.469   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X41Y54.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y54.A1      net (fanout=3)        0.500   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y54.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y84.B6      net (fanout=70)       3.486   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     20.600ns (0.791ns logic, 19.809ns route)
                                                       (3.8% logic, 96.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.430ns (Levels of Logic = 6)
  Clock Path Skew:      -0.306ns (2.655 - 2.961)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X32Y95.A3      net (fanout=43)       1.963   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X32Y95.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X36Y165.A5     net (fanout=2)        3.684   system/ipb_from_masters[0]_ipb_write
    SLICE_X36Y165.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X41Y54.D1      net (fanout=17)       9.537   user_ipb_mosi[0]_ipb_write
    SLICE_X41Y54.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X41Y54.C2      net (fanout=2)        0.469   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X41Y54.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X40Y54.A1      net (fanout=3)        0.500   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X40Y54.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y84.B6      net (fanout=70)       3.486   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     20.430ns (0.791ns logic, 19.639ns route)
                                                       (3.9% logic, 96.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_29 (SLICE_X35Y77.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.144ns (1.328 - 1.184)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y84.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X35Y77.D6      net (fanout=75)       0.381   system/regs_from_ipbus<8><0>
    SLICE_X35Y77.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<29>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT221
                                                       system/sram1_if/sramInterface/data_i_r_29
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.041ns logic, 0.381ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_rr_33 (SLICE_X35Y62.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterface/data_i_r_33 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterface/data_i_r_33 to system/sram1_if/sramInterface/data_i_rr_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y62.CQ      Tcko                  0.098   system/sram1_if/sramInterface/data_i_r<35>
                                                       system/sram1_if/sramInterface/data_i_r_33
    SLICE_X35Y62.B5      net (fanout=1)        0.064   system/sram1_if/sramInterface/data_i_r<33>
    SLICE_X35Y62.CLK     Tah         (-Th)     0.080   system/sram1_if/sramInterface/data_i_r<35>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1361
                                                       system/sram1_if/sramInterface/data_i_rr_33
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.018ns logic, 0.064ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_3 (SLICE_X36Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_3 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.465 - 0.432)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_3 to system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y65.DQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_3
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_3
    SLICE_X36Y66.DX      net (fanout=12)       0.106   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_3
    SLICE_X36Y66.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<3>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.009ns logic, 0.106ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0555<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X33Y50.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.378ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X65Y85.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.273ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y82.AMUX    Tshcko                0.422   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X65Y84.D1      net (fanout=1)        0.587   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<0>
    SLICE_X65Y84.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y84.C3      net (fanout=1)        0.454   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A5      net (fanout=1)        0.681   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X65Y85.C6      net (fanout=2)        0.489   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X65Y85.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X65Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (0.767ns logic, 2.506ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.142ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y82.CMUX    Tshcko                0.420   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2
    SLICE_X65Y84.D6      net (fanout=1)        0.458   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<2>
    SLICE_X65Y84.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y84.C3      net (fanout=1)        0.454   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A5      net (fanout=1)        0.681   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X65Y85.C6      net (fanout=2)        0.489   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X65Y85.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X65Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (0.765ns logic, 2.377ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.137ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X65Y84.D2      net (fanout=4)        0.492   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X65Y84.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y84.C3      net (fanout=1)        0.454   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A5      net (fanout=1)        0.681   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X65Y85.C6      net (fanout=2)        0.489   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X65Y85.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X65Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.726ns logic, 2.411ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (SLICE_X57Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.193ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.909 - 0.937)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y85.DQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_15
    SLICE_X73Y85.B2      net (fanout=2)        0.479   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
    SLICE_X73Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X67Y83.C3      net (fanout=2)        0.818   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X67Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X57Y82.CE      net (fanout=4)        1.061   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X57Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (0.835ns logic, 2.358ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.142ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.909 - 0.937)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_10 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y84.CQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_10
    SLICE_X73Y85.A2      net (fanout=2)        0.584   system/gbt_phase_monitoring/sfp_cdce_pm/timer<10>
    SLICE_X73Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X67Y83.C5      net (fanout=2)        0.662   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X67Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X57Y82.CE      net (fanout=4)        1.061   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X57Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (0.835ns logic, 2.307ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.138ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.909 - 0.937)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_11 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y84.DQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_11
    SLICE_X73Y85.A1      net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
    SLICE_X73Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X67Y83.C5      net (fanout=2)        0.662   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X67Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X57Y82.CE      net (fanout=4)        1.061   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X57Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (0.835ns logic, 2.303ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_5 (SLICE_X57Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_5 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.193ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.909 - 0.937)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y85.DQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_15
    SLICE_X73Y85.B2      net (fanout=2)        0.479   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
    SLICE_X73Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X67Y83.C3      net (fanout=2)        0.818   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X67Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X57Y82.CE      net (fanout=4)        1.061   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X57Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_5
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (0.835ns logic, 2.358ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_5 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.142ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.909 - 0.937)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_10 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y84.CQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_10
    SLICE_X73Y85.A2      net (fanout=2)        0.584   system/gbt_phase_monitoring/sfp_cdce_pm/timer<10>
    SLICE_X73Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X67Y83.C5      net (fanout=2)        0.662   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X67Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X57Y82.CE      net (fanout=4)        1.061   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X57Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_5
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (0.835ns logic, 2.307ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_5 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.138ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.909 - 0.937)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_11 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y84.DQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_11
    SLICE_X73Y85.A1      net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
    SLICE_X73Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X67Y83.C5      net (fanout=2)        0.662   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X67Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X57Y82.CE      net (fanout=4)        1.061   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X57Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_5
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (0.835ns logic, 2.303ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X56Y84.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    SLICE_X56Y84.AI      net (fanout=4)        0.063   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<12>
    SLICE_X56Y84.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.074ns (0.011ns logic, 0.063ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y80.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y81.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y80.AI      net (fanout=2)        0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y80.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.011ns logic, 0.098ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (SLICE_X56Y83.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.CQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6
    SLICE_X56Y83.AI      net (fanout=2)        0.103   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<6>
    SLICE_X56Y83.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.011ns logic, 0.103ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_fpga_clk_pll_inst_clkout1 = PERIOD TIMEGRP         
"usr_fpga_clk_pll_inst_clkout1" TS_system_glib_pll_clkout_200 / 0.2         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_fpga_clk_pll_inst_clkout1 = PERIOD TIMEGRP
        "usr_fpga_clk_pll_inst_clkout1" TS_system_glib_pll_clkout_200 / 0.2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y15.CLKBWRCLK
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y3.CLKARDCLK
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y8.CLKBWRCLKL
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_fpga_clk_pll_inst_clkout1_0 = PERIOD TIMEGRP         
"usr_fpga_clk_pll_inst_clkout1_0" TS_system_glib_pll_clkout_200_0 /         0.2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10662 paths analyzed, 3654 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.327ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_110 (SLICE_X12Y49.A3), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_110 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.161ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.879 - 0.919)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X18Y23.CX      net (fanout=198)      3.696   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X18Y23.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<188>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_96
    SLICE_X14Y58.A5      net (fanout=14)       3.228   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<188>
    SLICE_X14Y58.A       Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<97>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_5
    SLICE_X12Y49.A3      net (fanout=19)       1.486   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv5
    SLICE_X12Y49.CLK     Tas                   0.030   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<113>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_110_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_110
    -------------------------------------------------  ---------------------------
    Total                                      9.161ns (0.751ns logic, 8.410ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_110 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.894ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.879 - 0.919)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X19Y23.CX      net (fanout=198)      3.696   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X19Y23.CMUX    Tcxc                  0.250   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<191>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_100
    SLICE_X14Y58.A2      net (fanout=14)       2.983   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<191>
    SLICE_X14Y58.A       Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<97>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_5
    SLICE_X12Y49.A3      net (fanout=19)       1.486   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv5
    SLICE_X12Y49.CLK     Tas                   0.030   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<113>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_110_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_110
    -------------------------------------------------  ---------------------------
    Total                                      8.894ns (0.729ns logic, 8.165ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_110 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.289ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.879 - 0.919)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X16Y24.CX      net (fanout=198)      3.557   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X16Y24.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<190>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_99
    SLICE_X14Y58.A6      net (fanout=14)       2.495   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<190>
    SLICE_X14Y58.A       Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<97>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_5
    SLICE_X12Y49.A3      net (fanout=19)       1.486   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv5
    SLICE_X12Y49.CLK     Tas                   0.030   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<113>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_110_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_110
    -------------------------------------------------  ---------------------------
    Total                                      8.289ns (0.751ns logic, 7.538ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_113 (SLICE_X12Y49.D3), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_113 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.879 - 0.919)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X18Y23.CX      net (fanout=198)      3.696   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X18Y23.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<188>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_96
    SLICE_X14Y58.A5      net (fanout=14)       3.228   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<188>
    SLICE_X14Y58.A       Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<97>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_5
    SLICE_X12Y49.D3      net (fanout=19)       1.478   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv5
    SLICE_X12Y49.CLK     Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<113>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_113_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_113
    -------------------------------------------------  ---------------------------
    Total                                      9.151ns (0.749ns logic, 8.402ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_113 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.884ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.879 - 0.919)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X19Y23.CX      net (fanout=198)      3.696   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X19Y23.CMUX    Tcxc                  0.250   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<191>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_100
    SLICE_X14Y58.A2      net (fanout=14)       2.983   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<191>
    SLICE_X14Y58.A       Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<97>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_5
    SLICE_X12Y49.D3      net (fanout=19)       1.478   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv5
    SLICE_X12Y49.CLK     Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<113>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_113_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_113
    -------------------------------------------------  ---------------------------
    Total                                      8.884ns (0.727ns logic, 8.157ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_113 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.279ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.879 - 0.919)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X16Y24.CX      net (fanout=198)      3.557   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X16Y24.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<190>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_99
    SLICE_X14Y58.A6      net (fanout=14)       2.495   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<190>
    SLICE_X14Y58.A       Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<97>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_5
    SLICE_X12Y49.D3      net (fanout=19)       1.478   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv5
    SLICE_X12Y49.CLK     Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<113>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_113_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_113
    -------------------------------------------------  ---------------------------
    Total                                      8.279ns (0.749ns logic, 7.530ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_107 (SLICE_X14Y51.B2), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_107 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.032ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.876 - 0.919)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X18Y23.CX      net (fanout=198)      3.696   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X18Y23.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<188>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_96
    SLICE_X14Y58.A5      net (fanout=14)       3.228   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<188>
    SLICE_X14Y58.A       Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<97>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_5
    SLICE_X14Y51.B2      net (fanout=19)       1.359   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv5
    SLICE_X14Y51.CLK     Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<109>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_107_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_107
    -------------------------------------------------  ---------------------------
    Total                                      9.032ns (0.749ns logic, 8.283ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_107 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.765ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.876 - 0.919)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X19Y23.CX      net (fanout=198)      3.696   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X19Y23.CMUX    Tcxc                  0.250   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<191>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_100
    SLICE_X14Y58.A2      net (fanout=14)       2.983   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<191>
    SLICE_X14Y58.A       Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<97>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_5
    SLICE_X14Y51.B2      net (fanout=19)       1.359   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv5
    SLICE_X14Y51.CLK     Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<109>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_107_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_107
    -------------------------------------------------  ---------------------------
    Total                                      8.765ns (0.727ns logic, 8.038ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_107 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.160ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.876 - 0.919)
  Source Clock:         usr/vfat2_clk rising at 4.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X16Y24.CX      net (fanout=198)      3.557   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X16Y24.CMUX    Tcxc                  0.272   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<190>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0075[191:0]_2_f7_99
    SLICE_X14Y58.A6      net (fanout=14)       2.495   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0075[191:0]<190>
    SLICE_X14Y58.A       Tilo                  0.068   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<97>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv_5
    SLICE_X14Y51.B2      net (fanout=19)       1.359   usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0143_inv5
    SLICE_X14Y51.CLK     Tas                   0.028   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<109>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_107_rstpot
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_107
    -------------------------------------------------  ---------------------------
    Total                                      8.160ns (0.749ns logic, 7.411ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_fpga_clk_pll_inst_clkout1_0 = PERIOD TIMEGRP
        "usr_fpga_clk_pll_inst_clkout1_0" TS_system_glib_pll_clkout_200_0 /
        0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X1Y13.DIADI24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_63 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.146ns (0.541 - 0.395)
  Source Clock:         usr/vfat2_clk rising at 29.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_63 to usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y65.DQ         Tcko                  0.115   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<63>
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_63
    RAMB36_X1Y13.DIADI24    net (fanout=2)        0.249   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<63>
    RAMB36_X1Y13.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.166ns (-0.083ns logic, 0.249ns route)
                                                          (-50.0% logic, 150.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X1Y13.DIADI14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_51 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.188ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.541 - 0.386)
  Source Clock:         usr/vfat2_clk rising at 29.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_51 to usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X21Y61.CQ         Tcko                  0.098   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<52>
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_51
    RAMB36_X1Y13.DIADI14    net (fanout=2)        0.288   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<51>
    RAMB36_X1Y13.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.188ns (-0.100ns logic, 0.288ns route)
                                                          (-53.2% logic, 153.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X1Y13.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_49 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.541 - 0.386)
  Source Clock:         usr/vfat2_clk rising at 29.000ns
  Destination Clock:    usr/vfat2_clk rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_49 to usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X21Y61.AQ         Tcko                  0.098   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<52>
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_49
    RAMB36_X1Y13.DIADI12    net (fanout=2)        0.289   usr/link_tracking_1_inst/tracking_core_inst/data_fifo_din<49>
    RAMB36_X1Y13.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.189ns (-0.100ns logic, 0.289ns route)
                                                          (-52.9% logic, 152.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_fpga_clk_pll_inst_clkout1_0 = PERIOD TIMEGRP
        "usr_fpga_clk_pll_inst_clkout1_0" TS_system_glib_pll_clkout_200_0 /
        0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y15.CLKBWRCLK
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y3.CLKARDCLK
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y8.CLKBWRCLKL
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.660ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X46Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.340ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.660ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y61.C4      net (fanout=3)        3.060   user_mac_addr<3>
    SLICE_X46Y61.CMUX    Tilo                  0.186   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X46Y61.SR      net (fanout=2)        0.357   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X46Y61.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.660ns (1.243ns logic, 3.417ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X46Y61.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.746ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y61.C4      net (fanout=3)        3.060   user_mac_addr<3>
    SLICE_X46Y61.C       Tilo                  0.068   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X46Y61.CLK     net (fanout=2)        0.366   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (0.828ns logic, 3.426ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X46Y61.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.122ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.122ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y61.C4      net (fanout=3)        1.466   user_mac_addr<3>
    SLICE_X46Y61.CMUX    Tilo                  0.077   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X46Y61.SR      net (fanout=2)        0.138   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X46Y61.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (0.518ns logic, 1.604ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X46Y61.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.015ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.015ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y61.C4      net (fanout=3)        1.466   user_mac_addr<3>
    SLICE_X46Y61.C       Tilo                  0.034   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X46Y61.CLK     net (fanout=2)        0.149   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.015ns (0.400ns logic, 1.615ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.182ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X40Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.818ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.182ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y51.A2      net (fanout=3)        2.672   user_mac_addr<2>
    SLICE_X36Y51.AMUX    Tilo                  0.196   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X40Y52.SR      net (fanout=2)        0.362   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X40Y52.CLK     Trck                  0.254   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.182ns (1.148ns logic, 3.034ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X40Y52.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.201ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.799ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y51.A2      net (fanout=3)        2.672   user_mac_addr<2>
    SLICE_X36Y51.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X40Y52.CLK     net (fanout=2)        0.361   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (0.766ns logic, 3.033ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X40Y52.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.818ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.818ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y51.A2      net (fanout=3)        1.239   user_mac_addr<2>
    SLICE_X36Y51.AMUX    Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X40Y52.SR      net (fanout=2)        0.138   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X40Y52.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.818ns (0.441ns logic, 1.377ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X40Y52.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.732ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.732ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y51.A2      net (fanout=3)        1.239   user_mac_addr<2>
    SLICE_X36Y51.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X40Y52.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (0.346ns logic, 1.386ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.536ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X43Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.464ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.536ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y55.A4      net (fanout=3)        2.976   user_mac_addr<1>
    SLICE_X42Y55.AMUX    Tilo                  0.186   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X43Y55.SR      net (fanout=2)        0.383   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X43Y55.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (1.177ns logic, 3.359ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X43Y55.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.779ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.221ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y55.A4      net (fanout=3)        2.976   user_mac_addr<1>
    SLICE_X42Y55.A       Tilo                  0.068   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X43Y55.CLK     net (fanout=2)        0.483   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (0.762ns logic, 3.459ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X43Y55.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.019ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.019ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y55.A4      net (fanout=3)        1.406   user_mac_addr<1>
    SLICE_X42Y55.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X43Y55.SR      net (fanout=2)        0.151   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X43Y55.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.019ns (0.462ns logic, 1.557ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X43Y55.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.947ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.947ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y55.A4      net (fanout=3)        1.406   user_mac_addr<1>
    SLICE_X42Y55.A       Tilo                  0.034   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X43Y55.CLK     net (fanout=2)        0.198   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (0.343ns logic, 1.604ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.728ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X41Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.272ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.728ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y48.A5      net (fanout=3)        2.143   user_mac_addr<0>
    SLICE_X36Y48.AMUX    Tilo                  0.196   system/sram1_if/bist/write_rr
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X41Y48.SR      net (fanout=2)        0.351   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X41Y48.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.728ns (1.234ns logic, 2.494ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X41Y48.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.583ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y48.A5      net (fanout=3)        2.143   user_mac_addr<0>
    SLICE_X36Y48.A       Tilo                  0.068   system/sram1_if/bist/write_rr
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X41Y48.CLK     net (fanout=2)        0.465   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (0.809ns logic, 2.608ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X41Y48.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.683ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.683ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y48.A5      net (fanout=3)        1.046   user_mac_addr<0>
    SLICE_X36Y48.AMUX    Tilo                  0.079   system/sram1_if/bist/write_rr
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X41Y48.SR      net (fanout=2)        0.134   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X41Y48.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.683ns (0.503ns logic, 1.180ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X41Y48.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.616ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.616ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y48.A5      net (fanout=3)        1.046   user_mac_addr<0>
    SLICE_X36Y48.A       Tilo                  0.034   system/sram1_if/bist/write_rr
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X41Y48.CLK     net (fanout=2)        0.187   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.616ns (0.383ns logic, 1.233ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.597ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X17Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X16Y42.A5      net (fanout=5)        1.250   system/regs_from_ipbus<11><12>
    SLICE_X16Y42.AMUX    Tilo                  0.196   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X17Y42.SR      net (fanout=2)        0.473   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X17Y42.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.874ns logic, 1.723ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X17Y42.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.825ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X16Y42.A5      net (fanout=5)        1.250   system/regs_from_ipbus<11><12>
    SLICE_X16Y42.A       Tilo                  0.068   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X17Y42.CLK     net (fanout=2)        0.476   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (0.449ns logic, 1.726ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X17Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.947ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X16Y42.A5      net (fanout=5)        0.497   system/regs_from_ipbus<11><12>
    SLICE_X16Y42.AMUX    Tilo                  0.079   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X17Y42.SR      net (fanout=2)        0.181   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X17Y42.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.947ns (0.269ns logic, 0.678ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X17Y42.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.835ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.835ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y56.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X16Y42.A5      net (fanout=5)        0.497   system/regs_from_ipbus<11><12>
    SLICE_X16Y42.A       Tilo                  0.034   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X17Y42.CLK     net (fanout=2)        0.189   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.149ns logic, 0.686ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.145ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X38Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.855ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X39Y45.B1      net (fanout=3)        2.718   user_mac_addr<1>
    SLICE_X39Y45.BMUX    Tilo                  0.197   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X38Y45.SR      net (fanout=2)        0.239   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X38Y45.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (1.188ns logic, 2.957ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X38Y45.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.285ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X39Y45.B1      net (fanout=3)        2.718   user_mac_addr<1>
    SLICE_X39Y45.B       Tilo                  0.068   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X38Y45.CLK     net (fanout=2)        0.235   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (0.762ns logic, 2.953ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X38Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.838ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.838ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X39Y45.B1      net (fanout=3)        1.289   user_mac_addr<1>
    SLICE_X39Y45.BMUX    Tilo                  0.075   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X38Y45.SR      net (fanout=2)        0.090   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X38Y45.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.459ns logic, 1.379ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X38Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.729ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.729ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X39Y45.B1      net (fanout=3)        1.289   user_mac_addr<1>
    SLICE_X39Y45.B       Tilo                  0.034   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X38Y45.CLK     net (fanout=2)        0.097   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.729ns (0.343ns logic, 1.386ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.884ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X35Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.116ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.884ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y49.A5      net (fanout=3)        1.879   user_mac_addr<3>
    SLICE_X34Y49.AMUX    Tilo                  0.193   system/sram1_if/addr_from_bist<11>
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X35Y45.SR      net (fanout=2)        0.755   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X35Y45.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.884ns (1.250ns logic, 2.634ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X35Y45.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.828ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.172ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y49.A5      net (fanout=3)        1.879   user_mac_addr<3>
    SLICE_X34Y49.A       Tilo                  0.068   system/sram1_if/addr_from_bist<11>
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X35Y45.CLK     net (fanout=2)        0.465   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (0.828ns logic, 2.344ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X35Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.835ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.835ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y49.A5      net (fanout=3)        0.869   user_mac_addr<3>
    SLICE_X34Y49.AMUX    Tilo                  0.078   system/sram1_if/addr_from_bist<11>
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X35Y45.SR      net (fanout=2)        0.447   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X35Y45.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.835ns (0.519ns logic, 1.316ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X35Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.454ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.454ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y49.A5      net (fanout=3)        0.869   user_mac_addr<3>
    SLICE_X34Y49.A       Tilo                  0.034   system/sram1_if/addr_from_bist<11>
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X35Y45.CLK     net (fanout=2)        0.185   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.400ns logic, 1.054ns route)
                                                       (27.5% logic, 72.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.424ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X38Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.576ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.424ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y44.A4      net (fanout=3)        2.877   user_mac_addr<2>
    SLICE_X36Y44.AMUX    Tilo                  0.190   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X38Y44.SR      net (fanout=2)        0.362   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X38Y44.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (1.185ns logic, 3.239ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X38Y44.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.127ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.873ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y44.A4      net (fanout=3)        2.877   user_mac_addr<2>
    SLICE_X36Y44.A       Tilo                  0.068   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X38Y44.CLK     net (fanout=2)        0.230   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      3.873ns (0.766ns logic, 3.107ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X38Y44.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.934ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.934ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y44.A4      net (fanout=3)        1.328   user_mac_addr<2>
    SLICE_X36Y44.AMUX    Tilo                  0.079   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X38Y44.SR      net (fanout=2)        0.140   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X38Y44.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (0.466ns logic, 1.468ns route)
                                                       (24.1% logic, 75.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X38Y44.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.770ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.770ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y44.A4      net (fanout=3)        1.328   user_mac_addr<2>
    SLICE_X36Y44.A       Tilo                  0.034   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X38Y44.CLK     net (fanout=2)        0.096   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.346ns logic, 1.424ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.275ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X38Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.725ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.275ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X37Y43.A1      net (fanout=3)        2.681   user_mac_addr<0>
    SLICE_X37Y43.AMUX    Tilo                  0.194   system/i2c_s/regs_6_0_C_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X38Y43.SR      net (fanout=2)        0.362   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X38Y43.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (1.232ns logic, 3.043ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X38Y43.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.279ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.721ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X37Y43.A1      net (fanout=3)        2.681   user_mac_addr<0>
    SLICE_X37Y43.A       Tilo                  0.068   system/i2c_s/regs_6_0_C_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X38Y43.CLK     net (fanout=2)        0.231   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      3.721ns (0.809ns logic, 2.912ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X38Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.881ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.881ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X37Y43.A1      net (fanout=3)        1.243   user_mac_addr<0>
    SLICE_X37Y43.AMUX    Tilo                  0.074   system/i2c_s/regs_6_0_C_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X38Y43.SR      net (fanout=2)        0.140   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X38Y43.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (0.498ns logic, 1.383ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X38Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.723ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.723ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X37Y43.A1      net (fanout=3)        1.243   user_mac_addr<0>
    SLICE_X37Y43.A       Tilo                  0.034   system/i2c_s/regs_6_0_C_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X38Y43.CLK     net (fanout=2)        0.097   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.723ns (0.383ns logic, 1.340ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.360ns|            0|            0|            0|       586628|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      5.360ns|            0|            0|         2456|       584154|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     19.686ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     18.735ns|          N/A|            0|            0|       337646|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_200|      5.000ns|      2.800ns|      1.865ns|            0|            0|            0|        10662|
|  _0                           |             |             |             |             |             |             |             |
|   TS_usr_fpga_clk_pll_inst_clk|     25.000ns|      9.327ns|          N/A|            0|            0|        10662|            0|
|   out1_0                      |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     21.439ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.660ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.660ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.182ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.536ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      3.728ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.597ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.145ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      3.884ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.424ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.275ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_200 |      5.000ns|      2.800ns|      0.444ns|            0|            0|            0|            0|
|  TS_usr_fpga_clk_pll_inst_clko|     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  ut1                          |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.268ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.268ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.378ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   21.439|         |         |         |
clk125_2_p     |   21.439|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   21.439|         |         |         |
clk125_2_p     |   21.439|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.144|    1.144|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.010|    1.010|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.182|    1.182|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.213|    1.213|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.513|         |         |         |
xpoint1_clk1_p |    5.513|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.513|         |         |         |
xpoint1_clk1_p |    5.513|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 707679 paths, 0 nets, and 61600 connections

Design statistics:
   Minimum period:  21.439ns{1}   (Maximum frequency:  46.644MHz)
   Maximum path delay from/to any node:   4.660ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 19 10:53:30 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 533 MB



