WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 251208 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 04 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 251208 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 04 sec)
Simulation finished CPU 0 instructions: 1000001 cycles: 3040478 cumulative IPC: 0.3289 (Simulation time: 00 hr 00 min 23 sec)
Simulation complete CPU 0 instructions: 1000001 cycles: 3040478 cumulative IPC: 0.3289 (Simulation time: 00 hr 00 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_340B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.3289 instructions: 1000001 cycles: 3040478
CPU 0 Branch Prediction Accuracy: 85.36% MPKI: 35.04 Average ROB Occupancy at Mispredict: 18.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.053
BRANCH_INDIRECT: 0.278
BRANCH_CONDITIONAL: 33.9
BRANCH_DIRECT_CALL: 0.142
BRANCH_INDIRECT_CALL: 0.383
BRANCH_RETURN: 0.25

LLC TOTAL        ACCESS:      22337 HIT:       8197 MISS:      14140
LLC LOAD         ACCESS:      12409 HIT:       1613 MISS:      10796
LLC RFO          ACCESS:       1855 HIT:        236 MISS:       1619
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5921 HIT:       5913 MISS:          8
LLC TRANSLATION  ACCESS:       2152 HIT:        435 MISS:       1717
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 211.4 cycles
cpu0_DTLB TOTAL        ACCESS:     329113 HIT:     306337 MISS:      22776
cpu0_DTLB LOAD         ACCESS:     329113 HIT:     306337 MISS:      22776
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 49.08 cycles
cpu0_ITLB TOTAL        ACCESS:      41963 HIT:      41639 MISS:        324
cpu0_ITLB LOAD         ACCESS:      41963 HIT:      41639 MISS:        324
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 27.03 cycles
cpu0_L1D TOTAL        ACCESS:     394007 HIT:     355360 MISS:      38647
cpu0_L1D LOAD         ACCESS:     226654 HIT:     202124 MISS:      24530
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     164245 HIT:     152996 MISS:      11249
cpu0_L1D TRANSLATION  ACCESS:       3108 HIT:        240 MISS:       2868
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 89.2 cycles
cpu0_L1I TOTAL        ACCESS:      45438 HIT:      44993 MISS:        445
cpu0_L1I LOAD         ACCESS:      45438 HIT:      44993 MISS:        445
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 123.3 cycles
cpu0_L2C TOTAL        ACCESS:      32625 HIT:      16171 MISS:      16454
cpu0_L2C LOAD         ACCESS:      18077 HIT:       5670 MISS:      12407
cpu0_L2C RFO          ACCESS:       2647 HIT:        792 MISS:       1855
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       9041 HIT:       9001 MISS:         40
cpu0_L2C TRANSLATION  ACCESS:       2860 HIT:        708 MISS:       2152
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 202.5 cycles
cpu0_STLB TOTAL        ACCESS:      18148 HIT:      15223 MISS:       2925
cpu0_STLB LOAD         ACCESS:      18148 HIT:      15223 MISS:       2925
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 345.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3138
  ROW_BUFFER_MISS:      10994
 AVG DBUS CONGESTED CYCLE: 3.81
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1094
  FULL:       1275
