
==================Clock Cycle:   1==================
Row buffer is Empty! 

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 1000 fetched. Memory address : 0 - 3
|  Register Modified: $16 == $s0 == 1000
====================================================

==================Clock Cycle:   2==================
Row buffer is Empty! 

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 2000 fetched. Memory address : 4 - 7
|  Register Modified: $17 == $s1 == 2000
====================================================

==================Clock Cycle:   3==================
Row buffer is Empty! 

|  ==================CPU CORE:   0==================
|  Instruction addi $s2 $zero 40 fetched. Memory address : 8 - 11
|  Register Modified: $18 == $s2 == 40
====================================================

==================Clock Cycle:   4==================
Row buffer is Empty! 

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $zero 0 fetched. Memory address : 12 - 15
|  Register Modified: $19 == $s3 == 0
====================================================

==================Clock Cycle:   5==================
Row buffer is Empty! 

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle:   6==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1000

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle:   7==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1000
Index: 1. lw $t1(9) 2000
DRAM request issued | instruction: Index: 0. lw $t0(8) 1000

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1004
====================================================

==================Clock Cycle:   8==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1000
Index: 1. lw $t1(9) 2000

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2004
====================================================

==================Clock Cycle:   9==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1000
Index: 1. lw $t1(9) 2000

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 1
====================================================

==================Clock Cycle:  10==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1000
Index: 1. lw $t1(9) 2000

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle:  11==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1000
Index: 1. lw $t1(9) 2000

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle:  12==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1000
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1004

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle:  13==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1000
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1004
Index: 3. lw $t1(9) 2004

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1008
====================================================

==================Clock Cycle:  14==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1000
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1004
Index: 3. lw $t1(9) 2004

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2008
====================================================

==================Clock Cycle:  15==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1000
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1004
Index: 3. lw $t1(9) 2004

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 2
====================================================

==================Clock Cycle:  16==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1000
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1004
Index: 3. lw $t1(9) 2004

|  ==================CPU CORE:   0==================
|  DRAM Activity: Copied Row 0 to Row Buffer
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle:  17==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1000
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1004
Index: 3. lw $t1(9) 2004

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle:  18==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1000
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1004
Index: 3. lw $t1(9) 2004
Index: 4. lw $t0(8) 1008

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle:  19==================
Instructions in the row buffer: 
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1004
Index: 3. lw $t1(9) 2004
Index: 4. lw $t0(8) 1008

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle:  20==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1004
Index: 3. lw $t1(9) 2004
Index: 4. lw $t0(8) 1008
DRAM request issued | instruction: Index: 2. lw $t0(8) 1004

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1012
====================================================

==================Clock Cycle:  21==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1004
Index: 3. lw $t1(9) 2004
Index: 4. lw $t0(8) 1008

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle:  22==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 3. lw $t1(9) 2004
Index: 4. lw $t0(8) 1008

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2012
====================================================

==================Clock Cycle:  23==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 3. lw $t1(9) 2004
Index: 4. lw $t0(8) 1008
DRAM request issued | instruction: Index: 4. lw $t0(8) 1008

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 3
====================================================

==================Clock Cycle:  24==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 3. lw $t1(9) 2004
Index: 4. lw $t0(8) 1008

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle:  25==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 3. lw $t1(9) 2004

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle:  26==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 3. lw $t1(9) 2004
DRAM request issued | instruction: Index: 1. lw $t1(9) 2000

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle:  27==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle:  28==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1016
====================================================

==================Clock Cycle:  29==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2016
====================================================

==================Clock Cycle:  30==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 4
====================================================

==================Clock Cycle:  31==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle:  32==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle:  33==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle:  34==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1020
====================================================

==================Clock Cycle:  35==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016

|  ==================CPU CORE:   0==================
|  DRAM Activity: Writeback Row 0 to Main Memory
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2020
====================================================

==================Clock Cycle:  36==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 5
====================================================

==================Clock Cycle:  37==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle:  38==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle:  39==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle:  40==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1024
====================================================

==================Clock Cycle:  41==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2024
====================================================

==================Clock Cycle:  42==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 6
====================================================

==================Clock Cycle:  43==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle:  44==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle:  45==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  DRAM Activity: Copied Row 1 to Row Buffer
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle:  46==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1028
====================================================

==================Clock Cycle:  47==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t1(9) 2000
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle:  48==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2028
====================================================

==================Clock Cycle:  49==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024
DRAM request issued | instruction: Index: 3. lw $t1(9) 2004

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 7
====================================================

==================Clock Cycle:  50==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 2. lw $t0(8) 1012
Index: 3. lw $t1(9) 2004
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle:  51==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 2. lw $t0(8) 1012
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle:  52==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 2. lw $t0(8) 1012
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024
DRAM request issued | instruction: Index: 0. lw $t1(9) 2008

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle:  53==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2008
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle:  54==================
Instructions in the row buffer: 
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle:  55==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2028
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024
DRAM request issued | instruction: Index: 4. lw $t1(9) 2012

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1032
====================================================

==================Clock Cycle:  56==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2028
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 4. lw $t1(9) 2012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle:  57==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2028
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2032
====================================================

==================Clock Cycle:  58==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2028
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024
DRAM request issued | instruction: Index: 6. lw $t1(9) 2016

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 8
====================================================

==================Clock Cycle:  59==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2028
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 5. lw $t0(8) 1016
Index: 6. lw $t1(9) 2016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle:  60==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2028
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle:  61==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2028
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024
DRAM request issued | instruction: Index: 8. lw $t1(9) 2020

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle:  62==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2028
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle:  63==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2028
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle:  64==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2028
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2032
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024
DRAM request issued | instruction: Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1036
====================================================

==================Clock Cycle:  65==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2028
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2032
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024
Index: 10. lw $t1(9) 2024

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle:  66==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2028
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2032
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2036
====================================================

==================Clock Cycle:  67==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2028
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2032
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024
DRAM request issued | instruction: Index: 0. lw $t1(9) 2028

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 9
====================================================

==================Clock Cycle:  68==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2028
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2032
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle:  69==================
Instructions in the row buffer: 
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2032
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle:  70==================
Instructions in the row buffer: 
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2032
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024
DRAM request issued | instruction: Index: 4. lw $t1(9) 2032

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle:  71==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2032
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle:  72==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle:  73==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024
DRAM request issued | instruction: Index: 2. lw $t0(8) 1012

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1040
====================================================

==================Clock Cycle:  74==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2040
====================================================

==================Clock Cycle:  75==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 10
====================================================

==================Clock Cycle:  76==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle:  77==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle:  78==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle:  79==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1044
====================================================

==================Clock Cycle:  80==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2044
====================================================

==================Clock Cycle:  81==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 11
====================================================

==================Clock Cycle:  82==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  DRAM Activity: Writeback Row 1 to Main Memory
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle:  83==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle:  84==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle:  85==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1048
====================================================

==================Clock Cycle:  86==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2048
====================================================

==================Clock Cycle:  87==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 12
====================================================

==================Clock Cycle:  88==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle:  89==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle:  90==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle:  91==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1052
====================================================

==================Clock Cycle:  92==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048

|  ==================CPU CORE:   0==================
|  DRAM Activity: Copied Row 0 to Row Buffer
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2052
====================================================

==================Clock Cycle:  93==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 13
====================================================

==================Clock Cycle:  94==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1012
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle:  95==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle:  96==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
DRAM request issued | instruction: Index: 5. lw $t0(8) 1016

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle:  97==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t0(8) 1016
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle:  98==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle:  99==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
DRAM request issued | instruction: Index: 7. lw $t0(8) 1020

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1056
====================================================

==================Clock Cycle: 100==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1020
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 101==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2056
====================================================

==================Clock Cycle: 102==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
DRAM request issued | instruction: Index: 9. lw $t0(8) 1024

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 14
====================================================

==================Clock Cycle: 103==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 104==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 105==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 106==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1060
====================================================

==================Clock Cycle: 107==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2060
====================================================

==================Clock Cycle: 108==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 15
====================================================

==================Clock Cycle: 109==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 110==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 111==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060

|  ==================CPU CORE:   0==================
|  DRAM Activity: Writeback Row 0 to Main Memory
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 112==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1064
====================================================

==================Clock Cycle: 113==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2064
====================================================

==================Clock Cycle: 114==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 16
====================================================

==================Clock Cycle: 115==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 116==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 117==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 118==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1068
====================================================

==================Clock Cycle: 119==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2068
====================================================

==================Clock Cycle: 120==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 17
====================================================

==================Clock Cycle: 121==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  DRAM Activity: Copied Row 1 to Row Buffer
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 122==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 123==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t0(8) 1024
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 124==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 125==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068
DRAM request issued | instruction: Index: 1. lw $t0(8) 1028

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1072
====================================================

==================Clock Cycle: 126==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1028
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 127==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2072
====================================================

==================Clock Cycle: 128==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068
DRAM request issued | instruction: Index: 3. lw $t0(8) 1032

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 18
====================================================

==================Clock Cycle: 129==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1032
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 130==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 2. lw $t0(8) 1052
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 131==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 2. lw $t0(8) 1052
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068
DRAM request issued | instruction: Index: 0. lw $t0(8) 1036

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 132==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1036
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 133==================
Instructions in the row buffer: 
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 134==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068
DRAM request issued | instruction: Index: 4. lw $t1(9) 2036

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1076
====================================================

==================Clock Cycle: 135==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 4. lw $t1(9) 2036
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 136==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2076
====================================================

==================Clock Cycle: 137==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068
DRAM request issued | instruction: Index: 6. lw $t0(8) 1040

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 19
====================================================

==================Clock Cycle: 138==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1040
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 139==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 5. lw $t1(9) 2052
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 140==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 5. lw $t1(9) 2052
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068
DRAM request issued | instruction: Index: 8. lw $t1(9) 2040

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 141==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2040
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 142==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t0(8) 1056
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 143==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t0(8) 1056
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068
DRAM request issued | instruction: Index: 10. lw $t0(8) 1044

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1080
====================================================

==================Clock Cycle: 144==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t0(8) 1056
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1044
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 145==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t0(8) 1056
Index: 9. lw $t1(9) 2068
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2080
====================================================

==================Clock Cycle: 146==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t0(8) 1056
Index: 9. lw $t1(9) 2068
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068
DRAM request issued | instruction: Index: 11. lw $t1(9) 2044

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 20
====================================================

==================Clock Cycle: 147==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t0(8) 1056
Index: 9. lw $t1(9) 2068
Index: 11. lw $t1(9) 2044
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 148==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t0(8) 1056
Index: 9. lw $t1(9) 2068
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 149==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t0(8) 1056
Index: 9. lw $t1(9) 2068
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068
DRAM request issued | instruction: Index: 12. lw $t0(8) 1048

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 150==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t0(8) 1056
Index: 9. lw $t1(9) 2068
Index: 12. lw $t0(8) 1048
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 151==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t0(8) 1056
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 152==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068
DRAM request issued | instruction: Index: 2. lw $t0(8) 1052

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1084
====================================================

==================Clock Cycle: 153==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1052
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 154==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2084
====================================================

==================Clock Cycle: 155==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068
DRAM request issued | instruction: Index: 7. lw $t0(8) 1056

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 21
====================================================

==================Clock Cycle: 156==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t0(8) 1056
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 157==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 158==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068
DRAM request issued | instruction: Index: 15. lw $t0(8) 1060

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 159==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1084
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t0(8) 1060
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 160==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1084
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 161==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1084
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068
DRAM request issued | instruction: Index: 17. lw $t0(8) 1064

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1088
====================================================

==================Clock Cycle: 162==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1084
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1064
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 163==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1084
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2088
====================================================

==================Clock Cycle: 164==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1084
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068
DRAM request issued | instruction: Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 22
====================================================

==================Clock Cycle: 165==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1084
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064
Index: 19. lw $t0(8) 1068

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 166==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1084
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 167==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1084
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064
DRAM request issued | instruction: Index: 1. lw $t0(8) 1072

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 168==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t0(8) 1072
Index: 2. lw $t0(8) 1084
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1088
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 169==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 2. lw $t0(8) 1084
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1088
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 170==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t0(8) 1084
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1088
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064
DRAM request issued | instruction: Index: 3. lw $t0(8) 1076

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1092
====================================================

==================Clock Cycle: 171==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t0(8) 1084
Index: 3. lw $t0(8) 1076
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1088
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 172==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t0(8) 1084
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1088
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2092
====================================================

==================Clock Cycle: 173==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t0(8) 1084
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1088
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064
DRAM request issued | instruction: Index: 6. lw $t0(8) 1080

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 23
====================================================

==================Clock Cycle: 174==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t0(8) 1084
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t0(8) 1080
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1088
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 175==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t0(8) 1084
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1088
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 176==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t0(8) 1084
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1088
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064
DRAM request issued | instruction: Index: 2. lw $t0(8) 1084

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 177==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t0(8) 1084
Index: 3. lw $t0(8) 1092
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1088
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 178==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 3. lw $t0(8) 1092
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1088
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 179==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1092
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1088
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064
DRAM request issued | instruction: Index: 10. lw $t0(8) 1088

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1096
====================================================

==================Clock Cycle: 180==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1092
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1088
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 181==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1092
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2096
====================================================

==================Clock Cycle: 182==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1092
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064
DRAM request issued | instruction: Index: 3. lw $t0(8) 1092

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 24
====================================================

==================Clock Cycle: 183==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1092
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 184==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 185==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064
DRAM request issued | instruction: Index: 13. lw $t1(9) 2048

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 186==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 187==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1100
====================================================

==================Clock Cycle: 188==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2100
====================================================

==================Clock Cycle: 189==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 25
====================================================

==================Clock Cycle: 190==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 191==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 192==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 193==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1104
====================================================

==================Clock Cycle: 194==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  DRAM Activity: Writeback Row 1 to Main Memory
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2104
====================================================

==================Clock Cycle: 195==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 26
====================================================

==================Clock Cycle: 196==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 197==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 198==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 199==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1108
====================================================

==================Clock Cycle: 200==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2108
====================================================

==================Clock Cycle: 201==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 27
====================================================

==================Clock Cycle: 202==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 203==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 204==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  DRAM Activity: Copied Row 2 to Row Buffer
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 205==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1112
====================================================

==================Clock Cycle: 206==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2048
Index: 14. lw $t1(9) 2056
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 207==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t1(9) 2056
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2112
====================================================

==================Clock Cycle: 208==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t1(9) 2056
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 5. lw $t1(9) 2052

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 28
====================================================

==================Clock Cycle: 209==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t1(9) 2052
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t1(9) 2056
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 210==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t1(9) 2056
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 211==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t1(9) 2056
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 14. lw $t1(9) 2056

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 212==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t1(9) 2056
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 213==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 214==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 16. lw $t1(9) 2060

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1116
====================================================

==================Clock Cycle: 215==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 15. lw $t1(9) 2104
Index: 16. lw $t1(9) 2060
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 216==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2116
====================================================

==================Clock Cycle: 217==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 18. lw $t1(9) 2064

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 29
====================================================

==================Clock Cycle: 218==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2064
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 219==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 220==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 9. lw $t1(9) 2068

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 221==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2068
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 222==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 223==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 0. lw $t1(9) 2072

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1120
====================================================

==================Clock Cycle: 224==================
Instructions in the row buffer: 
Index: 0. lw $t1(9) 2072
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 225==================
Instructions in the row buffer: 
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2120
====================================================

==================Clock Cycle: 226==================
Instructions in the row buffer: 
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 4. lw $t1(9) 2076

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 30
====================================================

==================Clock Cycle: 227==================
Instructions in the row buffer: 
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2076
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 228==================
Instructions in the row buffer: 
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 229==================
Instructions in the row buffer: 
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 8. lw $t1(9) 2080

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 230==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 8. lw $t1(9) 2080
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 231==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 232==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 7. lw $t1(9) 2084

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1124
====================================================

==================Clock Cycle: 233==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 7. lw $t1(9) 2084
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 234==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2124
====================================================

==================Clock Cycle: 235==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 1. lw $t1(9) 2088

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 31
====================================================

==================Clock Cycle: 236==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t1(9) 2088
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 237==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 238==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 2. lw $t1(9) 2092

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 239==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2092
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 240==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 241==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 6. lw $t1(9) 2096

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1128
====================================================

==================Clock Cycle: 242==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t1(9) 2096
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 243==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2128
====================================================

==================Clock Cycle: 244==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 11. lw $t1(9) 2100

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 32
====================================================

==================Clock Cycle: 245==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 246==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 247==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 15. lw $t1(9) 2104

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 248==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2104
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 249==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 250==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108
DRAM request issued | instruction: Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1132
====================================================

==================Clock Cycle: 251==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108
Index: 19. lw $t1(9) 2108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 252==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2132
====================================================

==================Clock Cycle: 253==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108
DRAM request issued | instruction: Index: 13. lw $t1(9) 2112

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 33
====================================================

==================Clock Cycle: 254==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 13. lw $t1(9) 2112
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 255==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 256==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108
DRAM request issued | instruction: Index: 9. lw $t1(9) 2116

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 257==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 8. lw $t0(8) 1132
Index: 9. lw $t1(9) 2116
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 258==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 8. lw $t0(8) 1132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 259==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 8. lw $t0(8) 1132
Index: 9. lw $t1(9) 2132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108
DRAM request issued | instruction: Index: 4. lw $t1(9) 2120

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1136
====================================================

==================Clock Cycle: 260==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2120
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 8. lw $t0(8) 1132
Index: 9. lw $t1(9) 2132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 261==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 8. lw $t0(8) 1132
Index: 9. lw $t1(9) 2132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2136
====================================================

==================Clock Cycle: 262==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 8. lw $t0(8) 1132
Index: 9. lw $t1(9) 2132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108
DRAM request issued | instruction: Index: 2. lw $t1(9) 2124

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 34
====================================================

==================Clock Cycle: 263==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t1(9) 2124
Index: 3. lw $t0(8) 1096
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 8. lw $t0(8) 1132
Index: 9. lw $t1(9) 2132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 264==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 3. lw $t0(8) 1096
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 8. lw $t0(8) 1132
Index: 9. lw $t1(9) 2132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 265==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 3. lw $t0(8) 1096
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 8. lw $t0(8) 1132
Index: 9. lw $t1(9) 2132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108
DRAM request issued | instruction: Index: 7. lw $t1(9) 2128

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 266==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2128
Index: 8. lw $t0(8) 1132
Index: 9. lw $t1(9) 2132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 267==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 8. lw $t0(8) 1132
Index: 9. lw $t1(9) 2132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 268==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2136
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 8. lw $t0(8) 1132
Index: 9. lw $t1(9) 2132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108
DRAM request issued | instruction: Index: 9. lw $t1(9) 2132

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1140
====================================================

==================Clock Cycle: 269==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2136
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 8. lw $t0(8) 1132
Index: 9. lw $t1(9) 2132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 270==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2136
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 8. lw $t0(8) 1132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2140
====================================================

==================Clock Cycle: 271==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2136
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 8. lw $t0(8) 1132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108
DRAM request issued | instruction: Index: 4. lw $t1(9) 2136

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 35
====================================================

==================Clock Cycle: 272==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t1(9) 2136
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 8. lw $t0(8) 1132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 273==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 8. lw $t0(8) 1132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 274==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 8. lw $t0(8) 1132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108
DRAM request issued | instruction: Index: 3. lw $t0(8) 1096

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 275==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 8. lw $t0(8) 1132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 276==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1144
====================================================

==================Clock Cycle: 277==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2144
====================================================

==================Clock Cycle: 278==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 36
====================================================

==================Clock Cycle: 279==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 280==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 281==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 282==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1148
====================================================

==================Clock Cycle: 283==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  DRAM Activity: Writeback Row 2 to Main Memory
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2148
====================================================

==================Clock Cycle: 284==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 37
====================================================

==================Clock Cycle: 285==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 286==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 287==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 288==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1152
====================================================

==================Clock Cycle: 289==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2152
====================================================

==================Clock Cycle: 290==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 38
====================================================

==================Clock Cycle: 291==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 292==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 293==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  DRAM Activity: Copied Row 1 to Row Buffer
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 294==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1156
====================================================

==================Clock Cycle: 295==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1096
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 296==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2156
====================================================

==================Clock Cycle: 297==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 10. lw $t0(8) 1100

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 39
====================================================

==================Clock Cycle: 298==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t0(8) 1100
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 299==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 300==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 12. lw $t0(8) 1104

|  ==================CPU CORE:   0==================
|  Instruction lw $t0 $s0 0 fetched. Memory address : 16 - 19
====================================================

==================Clock Cycle: 301==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 11. lw $t1(9) 2144
Index: 12. lw $t0(8) 1104
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 302==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Instruction lw $t1 $s1 0 fetched. Memory address : 20 - 23
====================================================

==================Clock Cycle: 303==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 17. lw $t0(8) 1108

|  ==================CPU CORE:   0==================
|  Instruction addi $s0 $s0 4 fetched. Memory address : 24 - 27
|  Register Modified: $16 == $s0 == 1160
====================================================

==================Clock Cycle: 304==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 17. lw $t0(8) 1108
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 305==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Instruction addi $s1 $s1 4 fetched. Memory address : 28 - 31
|  Register Modified: $17 == $s1 == 2160
====================================================

==================Clock Cycle: 306==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 5. lw $t0(8) 1112

|  ==================CPU CORE:   0==================
|  Instruction addi $s3 $s3 1 fetched. Memory address : 32 - 35
|  Register Modified: $19 == $s3 == 40
====================================================

==================Clock Cycle: 307==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 5. lw $t0(8) 1112
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 308==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Instruction bne $s3 $s2 16 fetched. Memory address : 36 - 39
====================================================

==================Clock Cycle: 309==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 14. lw $t0(8) 1116

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 310==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 14. lw $t0(8) 1116
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 311==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 312==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 0. lw $t0(8) 1120

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 313==================
Instructions in the row buffer: 
Index: 0. lw $t0(8) 1120
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 314==================
Instructions in the row buffer: 
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 315==================
Instructions in the row buffer: 
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 1. lw $t0(8) 1124

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 316==================
Instructions in the row buffer: 
Index: 1. lw $t0(8) 1124
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 317==================
Instructions in the row buffer: 
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 318==================
Instructions in the row buffer: 
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 6. lw $t0(8) 1128

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 319==================
Instructions in the row buffer: 
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 6. lw $t0(8) 1128
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 320==================
Instructions in the row buffer: 
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 321==================
Instructions in the row buffer: 
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 8. lw $t0(8) 1132

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 322==================
Instructions in the row buffer: 
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 7. lw $t1(9) 2140
Index: 8. lw $t0(8) 1132
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 323==================
Instructions in the row buffer: 
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 7. lw $t1(9) 2140
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 324==================
Instructions in the row buffer: 
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 7. lw $t1(9) 2140
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 2. lw $t0(8) 1136

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 325==================
Instructions in the row buffer: 
Index: 2. lw $t0(8) 1136
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 7. lw $t1(9) 2140
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 326==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 7. lw $t1(9) 2140
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 327==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 7. lw $t1(9) 2140
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 4. lw $t0(8) 1140

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 328==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 4. lw $t0(8) 1140
Index: 7. lw $t1(9) 2140
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 329==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 7. lw $t1(9) 2140
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 330==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 7. lw $t1(9) 2140
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 9. lw $t0(8) 1144

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 331==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 7. lw $t1(9) 2140
Index: 9. lw $t0(8) 1144
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 332==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 333==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 13. lw $t0(8) 1148

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 334==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 13. lw $t0(8) 1148
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 335==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 336==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 16. lw $t0(8) 1152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 337==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 16. lw $t0(8) 1152
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 338==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 339==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 3. lw $t0(8) 1156

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 340==================
Instructions in the row buffer: 
Index: 3. lw $t0(8) 1156
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $8 == $t0 == 0
====================================================

==================Clock Cycle: 341==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 342==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 7. lw $t1(9) 2140

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 343==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 344==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 345==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 346==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 347==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 348==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 349==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 350==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 351==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  DRAM Activity: Writeback Row 1 to Main Memory
====================================================

==================Clock Cycle: 352==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 353==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 354==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 355==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 356==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 357==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 358==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 359==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 360==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 361==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  DRAM Activity: Copied Row 2 to Row Buffer
====================================================

==================Clock Cycle: 362==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 363==================
Instructions in the row buffer: 
Index: 7. lw $t1(9) 2140
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 364==================
Instructions in the row buffer: 
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 365==================
Instructions in the row buffer: 
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 11. lw $t1(9) 2144

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 366==================
Instructions in the row buffer: 
Index: 10. lw $t1(9) 2156
Index: 11. lw $t1(9) 2144
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 367==================
Instructions in the row buffer: 
Index: 10. lw $t1(9) 2156
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 368==================
Instructions in the row buffer: 
Index: 10. lw $t1(9) 2156
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 15. lw $t1(9) 2148

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 369==================
Instructions in the row buffer: 
Index: 10. lw $t1(9) 2156
Index: 15. lw $t1(9) 2148
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 370==================
Instructions in the row buffer: 
Index: 10. lw $t1(9) 2156
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 371==================
Instructions in the row buffer: 
Index: 10. lw $t1(9) 2156
Index: 18. lw $t1(9) 2152
DRAM request issued | instruction: Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 372==================
Instructions in the row buffer: 
Index: 10. lw $t1(9) 2156
Index: 18. lw $t1(9) 2152

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

==================Clock Cycle: 373==================
Instructions in the row buffer: 
Index: 10. lw $t1(9) 2156

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 374==================
Instructions in the row buffer: 
Index: 10. lw $t1(9) 2156
DRAM request issued | instruction: Index: 10. lw $t1(9) 2156

|  ==================CPU CORE:   0==================
====================================================

==================Clock Cycle: 375==================
Instructions in the row buffer: 
Index: 10. lw $t1(9) 2156

|  ==================CPU CORE:   0==================
|  Register Modified: $9 == $t1 == 0
====================================================

===================CPU CORE:   0===================
====================================================
  Register contents at the end of the execution:
====================================================
Reg no.   Reg name    Content-Dec    Content-Hex
     0       zero              0            0x0
     1         at              0            0x0
     2         v0              0            0x0
     3         v1              0            0x0
     4         a0              0            0x0
     5         a1              0            0x0
     6         a2              0            0x0
     7         a3              0            0x0
     8         t0              0            0x0
     9         t1              0            0x0
    10         t2              0            0x0
    11         t3              0            0x0
    12         t4              0            0x0
    13         t5              0            0x0
    14         t6              0            0x0
    15         t7              0            0x0
    16         s0           1160          0x488
    17         s1           2160          0x870
    18         s2             40           0x28
    19         s3             40           0x28
    20         s4              0            0x0
    21         s5              0            0x0
    22         s6              0            0x0
    23         s7              0            0x0
    24         t8              0            0x0
    25         t9              0            0x0
    26         k0              0            0x0
    27         k1              0            0x0
    28         gp              0            0x0
    29         sp              0            0x0
    30         fp              0            0x0
    31         ra              0            0x0
====================================================
Accessed memory content at the end of the execution:
====================================================
     Memory address:         Memory content:
         1000 - 1003          0x0          0
         1004 - 1007          0x0          0
         1008 - 1011          0x0          0
         1012 - 1015          0x0          0
         1016 - 1019          0x0          0
         1020 - 1023          0x0          0
         1024 - 1027          0x0          0
         1028 - 1031          0x0          0
         1032 - 1035          0x0          0
         1036 - 1039          0x0          0
         1040 - 1043          0x0          0
         1044 - 1047          0x0          0
         1048 - 1051          0x0          0
         1052 - 1055          0x0          0
         1056 - 1059          0x0          0
         1060 - 1063          0x0          0
         1064 - 1067          0x0          0
         1068 - 1071          0x0          0
         1072 - 1075          0x0          0
         1076 - 1079          0x0          0
         1080 - 1083          0x0          0
         1084 - 1087          0x0          0
         1088 - 1091          0x0          0
         1092 - 1095          0x0          0
         1096 - 1099          0x0          0
         1100 - 1103          0x0          0
         1104 - 1107          0x0          0
         1108 - 1111          0x0          0
         1112 - 1115          0x0          0
         1116 - 1119          0x0          0
         1120 - 1123          0x0          0
         1124 - 1127          0x0          0
         1128 - 1131          0x0          0
         1132 - 1135          0x0          0
         1136 - 1139          0x0          0
         1140 - 1143          0x0          0
         1144 - 1147          0x0          0
         1148 - 1151          0x0          0
         1152 - 1155          0x0          0
         1156 - 1159          0x0          0
         2000 - 2003          0x0          0
         2004 - 2007          0x0          0
         2008 - 2011          0x0          0
         2012 - 2015          0x0          0
         2016 - 2019          0x0          0
         2020 - 2023          0x0          0
         2024 - 2027          0x0          0
         2028 - 2031          0x0          0
         2032 - 2035          0x0          0
         2036 - 2039          0x0          0
         2040 - 2043          0x0          0
         2044 - 2047          0x0          0
         2048 - 2051          0x0          0
         2052 - 2055          0x0          0
         2056 - 2059          0x0          0
         2060 - 2063          0x0          0
         2064 - 2067          0x0          0
         2068 - 2071          0x0          0
         2072 - 2075          0x0          0
         2076 - 2079          0x0          0
         2080 - 2083          0x0          0
         2084 - 2087          0x0          0
         2088 - 2091          0x0          0
         2092 - 2095          0x0          0
         2096 - 2099          0x0          0
         2100 - 2103          0x0          0
         2104 - 2107          0x0          0
         2108 - 2111          0x0          0
         2112 - 2115          0x0          0
         2116 - 2119          0x0          0
         2120 - 2123          0x0          0
         2124 - 2127          0x0          0
         2128 - 2131          0x0          0
         2132 - 2135          0x0          0
         2136 - 2139          0x0          0
         2140 - 2143          0x0          0
         2144 - 2147          0x0          0
         2148 - 2151          0x0          0
         2152 - 2155          0x0          0
         2156 - 2159          0x0          0
====================================================

   Total number of clock cycles :         375
   Number of row buffer updates :           7

===================================================
   Number of times each instruction was executed:
===================================================
       Instruction          Executed
                lw       80  time(s)
                sw        0  time(s)
               add        0  time(s)
               sub        0  time(s)
               mul        0  time(s)
              addi      124  time(s)
                 j        0  time(s)
               beq        0  time(s)
               bne       40  time(s)
               slt        0  time(s)
====================================================
