============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  11:44:22 am
  Module:                 FME_INTER_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

              Pin                           Type         Fanout Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock clock_name)                     launch                                         0 R 
U_crtl
  estado_atual_reg[1]/CP                                                0             0 R 
  estado_atual_reg[1]/Q                HS65_LS_DFPRQX9        5 17.0   77  +146     146 R 
  g200/A                                                                     +0     146   
  g200/Z                               HS65_LS_AND2X18       11 47.5   86  +121     267 R 
U_crtl/inp_source 
drc_bufs2540/A                                                               +0     267   
drc_bufs2540/Z                         HS65_LS_IVX9           2 11.3   48   +67     333 F 
drc_bufs2538/A                                                               +0     333   
drc_bufs2538/Z                         HS65_LS_IVX18         12 74.7  132  +100     434 R 
g2533/A                                                                      +0     434   
g2533/Z                                HS65_LS_BFX142        12 61.2   25   +92     526 R 
drc_bufs2582/A                                                               +0     526   
drc_bufs2582/Z                         HS65_LS_CNIVX7        12 56.7  226  +149     675 F 
drc_bufs2581/A                                                               +0     675   
drc_bufs2581/Z                         HS65_LS_IVX9          12 66.1  263  +252     927 R 
g2387/S0                                                                     +0     927   
g2387/Z                                HS65_LS_MUX21X18      12 57.4  105  +213    1141 R 
U_inter/linha[16][2] 
  addinc_PUs[0].U_F8_U_5_U_S0_add_18_16/A[4] 
    g264/A                                                                   +0    1141   
    g264/Z                             HS65_LS_IVX9           1  5.4   37   +57    1198 F 
    g259/CI                                                                  +0    1198   
    g259/CO                            HS65_LS_FA1X4          1  6.6   64  +150    1347 F 
    g258/A0                                                                  +0    1347   
    g258/CO                            HS65_LS_FA1X4          1  6.6   64  +167    1515 F 
    g257/A0                                                                  +0    1515   
    g257/CO                            HS65_LS_FA1X4          1  6.6   64  +167    1682 F 
    g256/A0                                                                  +0    1682   
    g256/CO                            HS65_LS_FA1X4          1  6.6   64  +167    1849 F 
    g255/A0                                                                  +0    1849   
    g255/CO                            HS65_LS_FA1X4          1  6.6   64  +167    2016 F 
    g254/A0                                                                  +0    2017   
    g254/CO                            HS65_LS_FA1X4          1  6.6   64  +167    2184 F 
    g253/A0                                                                  +0    2184   
    g253/S0                            HS65_LS_FA1X4          4 17.3  129  +270    2454 R 
  addinc_PUs[0].U_F8_U_5_U_S0_add_18_16/Z[8] 
  csa_tree_PUs_5__U_F8_U_S13_add_18_10_groupi/in_0[8] 
    g307/A0                                                                  +0    2454   
    g307/S0                            HS65_LS_HA1X4          1  6.4   54  +195    2649 F 
    g297/B0                                                                  +0    2649   
    g297/S0                            HS65_LS_FA1X4          1  6.6   64  +231    2880 R 
  csa_tree_PUs_5__U_F8_U_S13_add_18_10_groupi/out_0[8] 
  csa_tree_PUs_5__U_F8_U_S14_add_18_10_groupi/in_0[8] 
    g561/A0                                                                  +0    2880   
    g561/S0                            HS65_LS_FA1X4          1  6.4   63  +231    3111 R 
    g544/B0                                                                  +0    3111   
    g544/S0                            HS65_LS_FA1X4          1  6.6   64  +235    3347 R 
  csa_tree_PUs_5__U_F8_U_S14_add_18_10_groupi/out_0[8] 
  csa_tree_PUs_5__U_F8_U_S15_add_41_16_groupi/in_0[8] 
    g539/A0                                                                  +0    3347   
    g539/S0                            HS65_LS_FA1X4          1  6.4   62  +208    3555 F 
    g264/B0                                                                  +0    3555   
    g264/CO                            HS65_LS_FA1X4          1  6.6   64  +167    3723 F 
    g263/A0                                                                  +0    3723   
    g263/CO                            HS65_LS_FA1X4          1  6.6   64  +167    3890 F 
    g262/A0                                                                  +0    3890   
    g262/CO                            HS65_LS_FA1X4          1  6.6   64  +167    4057 F 
    g261/A0                                                                  +0    4057   
    g261/CO                            HS65_LS_FA1X4          1  6.6   64  +167    4224 F 
    g260/A0                                                                  +0    4224   
    g260/CO                            HS65_LS_FA1X4          1  6.6   64  +167    4392 F 
    g259/A0                                                                  +0    4392   
    g259/CO                            HS65_LS_FA1X4          1  6.6   64  +167    4559 F 
    g258/A0                                                                  +0    4559   
    g258/CO                            HS65_LS_FA1X4          1  4.2   51  +155    4714 F 
    g2/C                                                                     +0    4714   
    g2/Z                               HS65_LS_PAO3X4         2  6.7   65  +169    4882 F 
  csa_tree_PUs_5__U_F8_U_S15_add_41_16_groupi/out_0[16] 
U_inter/out_interpolation[16][9] 
g462/A                                                                       +0    4882   
g462/Z                                 HS65_LS_BFX9           1  4.6   24   +80    4962 F 
U_buffer/linha_in[16][9] 
  drc_bufs179983/A                                                           +0    4962   
  drc_bufs179983/Z                     HS65_LS_CNIVX7         2  8.7   40   +36    4999 R 
  drc_bufs179981/A                                                           +0    4999   
  drc_bufs179981/Z                     HS65_LS_IVX9          11 42.5  113   +93    5092 F 
  g169930/C                                                                  +0    5092   
  g169930/Z                            HS65_LS_OAI212X5       1  4.2  107   +80    5172 R 
  g166186/C                                                                  +0    5172   
  g166186/Z                            HS65_LS_OAI21X3        1  3.7   73   +89    5261 F 
  buffer_signal_reg[18][16][9]/D  <<<  HS65_LS_DFPRQX9                       +0    5261   
  buffer_signal_reg[18][16][9]/CP      setup                            0  +130    5391 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)                     capture                                     5880 R 
                                       adjustments                         -100    5780   
------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :     389ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : U_buffer/buffer_signal_reg[18][16][9]/D
