{
    "id": "1568724472",
    "title": "A formal verification framework for Bluespec System Verilog",
    "venue": "forum on specification and design languages",
    "year": 2013,
    "authors": [
        {
            "name": "Samir Ouchani",
            "id": "55879637",
            "org": "Computer Security Laboratory (CSL), Concordia University, Montreal, Quebec, Canada H3G 1M8"
        },
        {
            "name": "Otmane Ait Mohamed",
            "id": "2116259797",
            "org": "Hardware Verification Group (HVG), Concordia University, Montreal, Quebec, Canada H3G 1M8"
        },
        {
            "name": "Mourad Debbabi",
            "id": "343755398",
            "org": "Computer Security Laboratory (CSL), Concordia University, Montreal, Quebec, Canada H3G 1M8"
        }
    ],
    "fields_of_study": [
        "Unified Modeling Language",
        "Verilog",
        "Formal verification",
        "Computer architecture",
        "Theoretical computer science",
        "Computer science",
        "Probabilistic logic",
        "Correctness",
        "Model checking",
        "Systems Modeling Language",
        "Activity diagram"
    ],
    "references": [
        "1684877896",
        "1862398452",
        "2025287413",
        "2035375594",
        "2110424512",
        "2126615186",
        "2161404485"
    ]
}