#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x217dd10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x217dea0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x218a240 .functor NOT 1, L_0x21b5580, C4<0>, C4<0>, C4<0>;
L_0x21b52e0 .functor XOR 1, L_0x21b5180, L_0x21b5240, C4<0>, C4<0>;
L_0x21b5470 .functor XOR 1, L_0x21b52e0, L_0x21b53a0, C4<0>, C4<0>;
v0x21b1010_0 .net *"_ivl_10", 0 0, L_0x21b53a0;  1 drivers
v0x21b1110_0 .net *"_ivl_12", 0 0, L_0x21b5470;  1 drivers
v0x21b11f0_0 .net *"_ivl_2", 0 0, L_0x21b2fc0;  1 drivers
v0x21b12b0_0 .net *"_ivl_4", 0 0, L_0x21b5180;  1 drivers
v0x21b1390_0 .net *"_ivl_6", 0 0, L_0x21b5240;  1 drivers
v0x21b14c0_0 .net *"_ivl_8", 0 0, L_0x21b52e0;  1 drivers
v0x21b15a0_0 .net "a", 0 0, v0x21adb50_0;  1 drivers
v0x21b1640_0 .net "b", 0 0, v0x21adbf0_0;  1 drivers
v0x21b16e0_0 .net "c", 0 0, v0x21adc90_0;  1 drivers
v0x21b1780_0 .var "clk", 0 0;
v0x21b1820_0 .net "d", 0 0, v0x21addd0_0;  1 drivers
v0x21b18c0_0 .net "q_dut", 0 0, L_0x21b5020;  1 drivers
v0x21b1960_0 .net "q_ref", 0 0, L_0x21b2000;  1 drivers
v0x21b1a00_0 .var/2u "stats1", 159 0;
v0x21b1aa0_0 .var/2u "strobe", 0 0;
v0x21b1b40_0 .net "tb_match", 0 0, L_0x21b5580;  1 drivers
v0x21b1c00_0 .net "tb_mismatch", 0 0, L_0x218a240;  1 drivers
v0x21b1cc0_0 .net "wavedrom_enable", 0 0, v0x21adec0_0;  1 drivers
v0x21b1d60_0 .net "wavedrom_title", 511 0, v0x21adf60_0;  1 drivers
L_0x21b2fc0 .concat [ 1 0 0 0], L_0x21b2000;
L_0x21b5180 .concat [ 1 0 0 0], L_0x21b2000;
L_0x21b5240 .concat [ 1 0 0 0], L_0x21b5020;
L_0x21b53a0 .concat [ 1 0 0 0], L_0x21b2000;
L_0x21b5580 .cmp/eeq 1, L_0x21b2fc0, L_0x21b5470;
S_0x217e030 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x217dea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2169ea0 .functor NOT 1, v0x21adb50_0, C4<0>, C4<0>, C4<0>;
L_0x217e790 .functor XOR 1, L_0x2169ea0, v0x21adbf0_0, C4<0>, C4<0>;
L_0x218a2b0 .functor XOR 1, L_0x217e790, v0x21adc90_0, C4<0>, C4<0>;
L_0x21b2000 .functor XOR 1, L_0x218a2b0, v0x21addd0_0, C4<0>, C4<0>;
v0x218a4b0_0 .net *"_ivl_0", 0 0, L_0x2169ea0;  1 drivers
v0x218a550_0 .net *"_ivl_2", 0 0, L_0x217e790;  1 drivers
v0x2169ff0_0 .net *"_ivl_4", 0 0, L_0x218a2b0;  1 drivers
v0x216a090_0 .net "a", 0 0, v0x21adb50_0;  alias, 1 drivers
v0x21acf10_0 .net "b", 0 0, v0x21adbf0_0;  alias, 1 drivers
v0x21ad020_0 .net "c", 0 0, v0x21adc90_0;  alias, 1 drivers
v0x21ad0e0_0 .net "d", 0 0, v0x21addd0_0;  alias, 1 drivers
v0x21ad1a0_0 .net "q", 0 0, L_0x21b2000;  alias, 1 drivers
S_0x21ad300 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x217dea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x21adb50_0 .var "a", 0 0;
v0x21adbf0_0 .var "b", 0 0;
v0x21adc90_0 .var "c", 0 0;
v0x21add30_0 .net "clk", 0 0, v0x21b1780_0;  1 drivers
v0x21addd0_0 .var "d", 0 0;
v0x21adec0_0 .var "wavedrom_enable", 0 0;
v0x21adf60_0 .var "wavedrom_title", 511 0;
E_0x2178c70/0 .event negedge, v0x21add30_0;
E_0x2178c70/1 .event posedge, v0x21add30_0;
E_0x2178c70 .event/or E_0x2178c70/0, E_0x2178c70/1;
E_0x2178ec0 .event posedge, v0x21add30_0;
E_0x21629f0 .event negedge, v0x21add30_0;
S_0x21ad650 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x21ad300;
 .timescale -12 -12;
v0x21ad850_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21ad950 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x21ad300;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21ae0c0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x217dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x21b2130 .functor NOT 1, v0x21adb50_0, C4<0>, C4<0>, C4<0>;
L_0x21b21a0 .functor NOT 1, v0x21adbf0_0, C4<0>, C4<0>, C4<0>;
L_0x21b2230 .functor AND 1, L_0x21b2130, L_0x21b21a0, C4<1>, C4<1>;
L_0x21b22f0 .functor NOT 1, v0x21adc90_0, C4<0>, C4<0>, C4<0>;
L_0x21b2390 .functor AND 1, L_0x21b2230, L_0x21b22f0, C4<1>, C4<1>;
L_0x21b24a0 .functor NOT 1, v0x21addd0_0, C4<0>, C4<0>, C4<0>;
L_0x21b2550 .functor AND 1, L_0x21b2390, L_0x21b24a0, C4<1>, C4<1>;
L_0x21b2660 .functor NOT 1, v0x21adbf0_0, C4<0>, C4<0>, C4<0>;
L_0x21b2720 .functor AND 1, v0x21adb50_0, L_0x21b2660, C4<1>, C4<1>;
L_0x21b27e0 .functor NOT 1, v0x21adc90_0, C4<0>, C4<0>, C4<0>;
L_0x21b28b0 .functor AND 1, L_0x21b2720, L_0x21b27e0, C4<1>, C4<1>;
L_0x21b2970 .functor AND 1, L_0x21b28b0, v0x21addd0_0, C4<1>, C4<1>;
L_0x21b2aa0 .functor OR 1, L_0x21b2550, L_0x21b2970, C4<0>, C4<0>;
L_0x21b2bb0 .functor NOT 1, v0x21adbf0_0, C4<0>, C4<0>, C4<0>;
L_0x21b2a30 .functor AND 1, v0x21adb50_0, L_0x21b2bb0, C4<1>, C4<1>;
L_0x21b2cf0 .functor AND 1, L_0x21b2a30, v0x21adc90_0, C4<1>, C4<1>;
L_0x21b2e40 .functor NOT 1, v0x21addd0_0, C4<0>, C4<0>, C4<0>;
L_0x21b2eb0 .functor AND 1, L_0x21b2cf0, L_0x21b2e40, C4<1>, C4<1>;
L_0x21b3060 .functor OR 1, L_0x21b2aa0, L_0x21b2eb0, C4<0>, C4<0>;
L_0x21b3170 .functor NOT 1, v0x21adb50_0, C4<0>, C4<0>, C4<0>;
L_0x21b33a0 .functor AND 1, L_0x21b3170, v0x21adbf0_0, C4<1>, C4<1>;
L_0x21b3570 .functor NOT 1, v0x21adc90_0, C4<0>, C4<0>, C4<0>;
L_0x21b37b0 .functor AND 1, L_0x21b33a0, L_0x21b3570, C4<1>, C4<1>;
L_0x21b38c0 .functor AND 1, L_0x21b37b0, v0x21addd0_0, C4<1>, C4<1>;
L_0x21b3b60 .functor OR 1, L_0x21b3060, L_0x21b38c0, C4<0>, C4<0>;
L_0x21b3c70 .functor NOT 1, v0x21adb50_0, C4<0>, C4<0>, C4<0>;
L_0x21b3dc0 .functor AND 1, L_0x21b3c70, v0x21adbf0_0, C4<1>, C4<1>;
L_0x21b3e80 .functor AND 1, L_0x21b3dc0, v0x21adc90_0, C4<1>, C4<1>;
L_0x21b4030 .functor NOT 1, v0x21addd0_0, C4<0>, C4<0>, C4<0>;
L_0x21b40a0 .functor AND 1, L_0x21b3e80, L_0x21b4030, C4<1>, C4<1>;
L_0x21b42b0 .functor OR 1, L_0x21b3b60, L_0x21b40a0, C4<0>, C4<0>;
L_0x21b43c0 .functor AND 1, v0x21adb50_0, v0x21adbf0_0, C4<1>, C4<1>;
L_0x21b4540 .functor NOT 1, v0x21adc90_0, C4<0>, C4<0>, C4<0>;
L_0x21b45b0 .functor AND 1, L_0x21b43c0, L_0x21b4540, C4<1>, C4<1>;
L_0x21b47e0 .functor NOT 1, v0x21addd0_0, C4<0>, C4<0>, C4<0>;
L_0x21b4850 .functor AND 1, L_0x21b45b0, L_0x21b47e0, C4<1>, C4<1>;
L_0x21b4a90 .functor OR 1, L_0x21b42b0, L_0x21b4850, C4<0>, C4<0>;
L_0x21b4ba0 .functor AND 1, v0x21adb50_0, v0x21adbf0_0, C4<1>, C4<1>;
L_0x21b4d50 .functor AND 1, L_0x21b4ba0, v0x21adc90_0, C4<1>, C4<1>;
L_0x21b4e10 .functor AND 1, L_0x21b4d50, v0x21addd0_0, C4<1>, C4<1>;
L_0x21b5020 .functor OR 1, L_0x21b4a90, L_0x21b4e10, C4<0>, C4<0>;
v0x21ae3b0_0 .net *"_ivl_0", 0 0, L_0x21b2130;  1 drivers
v0x21ae490_0 .net *"_ivl_10", 0 0, L_0x21b24a0;  1 drivers
v0x21ae570_0 .net *"_ivl_12", 0 0, L_0x21b2550;  1 drivers
v0x21ae660_0 .net *"_ivl_14", 0 0, L_0x21b2660;  1 drivers
v0x21ae740_0 .net *"_ivl_16", 0 0, L_0x21b2720;  1 drivers
v0x21ae870_0 .net *"_ivl_18", 0 0, L_0x21b27e0;  1 drivers
v0x21ae950_0 .net *"_ivl_2", 0 0, L_0x21b21a0;  1 drivers
v0x21aea30_0 .net *"_ivl_20", 0 0, L_0x21b28b0;  1 drivers
v0x21aeb10_0 .net *"_ivl_22", 0 0, L_0x21b2970;  1 drivers
v0x21aebf0_0 .net *"_ivl_24", 0 0, L_0x21b2aa0;  1 drivers
v0x21aecd0_0 .net *"_ivl_26", 0 0, L_0x21b2bb0;  1 drivers
v0x21aedb0_0 .net *"_ivl_28", 0 0, L_0x21b2a30;  1 drivers
v0x21aee90_0 .net *"_ivl_30", 0 0, L_0x21b2cf0;  1 drivers
v0x21aef70_0 .net *"_ivl_32", 0 0, L_0x21b2e40;  1 drivers
v0x21af050_0 .net *"_ivl_34", 0 0, L_0x21b2eb0;  1 drivers
v0x21af130_0 .net *"_ivl_36", 0 0, L_0x21b3060;  1 drivers
v0x21af210_0 .net *"_ivl_38", 0 0, L_0x21b3170;  1 drivers
v0x21af2f0_0 .net *"_ivl_4", 0 0, L_0x21b2230;  1 drivers
v0x21af3d0_0 .net *"_ivl_40", 0 0, L_0x21b33a0;  1 drivers
v0x21af4b0_0 .net *"_ivl_42", 0 0, L_0x21b3570;  1 drivers
v0x21af590_0 .net *"_ivl_44", 0 0, L_0x21b37b0;  1 drivers
v0x21af670_0 .net *"_ivl_46", 0 0, L_0x21b38c0;  1 drivers
v0x21af750_0 .net *"_ivl_48", 0 0, L_0x21b3b60;  1 drivers
v0x21af830_0 .net *"_ivl_50", 0 0, L_0x21b3c70;  1 drivers
v0x21af910_0 .net *"_ivl_52", 0 0, L_0x21b3dc0;  1 drivers
v0x21af9f0_0 .net *"_ivl_54", 0 0, L_0x21b3e80;  1 drivers
v0x21afad0_0 .net *"_ivl_56", 0 0, L_0x21b4030;  1 drivers
v0x21afbb0_0 .net *"_ivl_58", 0 0, L_0x21b40a0;  1 drivers
v0x21afc90_0 .net *"_ivl_6", 0 0, L_0x21b22f0;  1 drivers
v0x21afd70_0 .net *"_ivl_60", 0 0, L_0x21b42b0;  1 drivers
v0x21afe50_0 .net *"_ivl_62", 0 0, L_0x21b43c0;  1 drivers
v0x21aff30_0 .net *"_ivl_64", 0 0, L_0x21b4540;  1 drivers
v0x21b0010_0 .net *"_ivl_66", 0 0, L_0x21b45b0;  1 drivers
v0x21b0300_0 .net *"_ivl_68", 0 0, L_0x21b47e0;  1 drivers
v0x21b03e0_0 .net *"_ivl_70", 0 0, L_0x21b4850;  1 drivers
v0x21b04c0_0 .net *"_ivl_72", 0 0, L_0x21b4a90;  1 drivers
v0x21b05a0_0 .net *"_ivl_74", 0 0, L_0x21b4ba0;  1 drivers
v0x21b0680_0 .net *"_ivl_76", 0 0, L_0x21b4d50;  1 drivers
v0x21b0760_0 .net *"_ivl_78", 0 0, L_0x21b4e10;  1 drivers
v0x21b0840_0 .net *"_ivl_8", 0 0, L_0x21b2390;  1 drivers
v0x21b0920_0 .net "a", 0 0, v0x21adb50_0;  alias, 1 drivers
v0x21b09c0_0 .net "b", 0 0, v0x21adbf0_0;  alias, 1 drivers
v0x21b0ab0_0 .net "c", 0 0, v0x21adc90_0;  alias, 1 drivers
v0x21b0ba0_0 .net "d", 0 0, v0x21addd0_0;  alias, 1 drivers
v0x21b0c90_0 .net "q", 0 0, L_0x21b5020;  alias, 1 drivers
S_0x21b0df0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x217dea0;
 .timescale -12 -12;
E_0x2178a10 .event anyedge, v0x21b1aa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21b1aa0_0;
    %nor/r;
    %assign/vec4 v0x21b1aa0_0, 0;
    %wait E_0x2178a10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21ad300;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21addd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21adc90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21adbf0_0, 0;
    %assign/vec4 v0x21adb50_0, 0;
    %wait E_0x21629f0;
    %wait E_0x2178ec0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21addd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21adc90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21adbf0_0, 0;
    %assign/vec4 v0x21adb50_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2178c70;
    %load/vec4 v0x21adb50_0;
    %load/vec4 v0x21adbf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21adc90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21addd0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21addd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21adc90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21adbf0_0, 0;
    %assign/vec4 v0x21adb50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21ad950;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2178c70;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x21addd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21adc90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21adbf0_0, 0;
    %assign/vec4 v0x21adb50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x217dea0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b1780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b1aa0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x217dea0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x21b1780_0;
    %inv;
    %store/vec4 v0x21b1780_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x217dea0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21add30_0, v0x21b1c00_0, v0x21b15a0_0, v0x21b1640_0, v0x21b16e0_0, v0x21b1820_0, v0x21b1960_0, v0x21b18c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x217dea0;
T_7 ;
    %load/vec4 v0x21b1a00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x21b1a00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21b1a00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x21b1a00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21b1a00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21b1a00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21b1a00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x217dea0;
T_8 ;
    %wait E_0x2178c70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21b1a00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b1a00_0, 4, 32;
    %load/vec4 v0x21b1b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x21b1a00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b1a00_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21b1a00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b1a00_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x21b1960_0;
    %load/vec4 v0x21b1960_0;
    %load/vec4 v0x21b18c0_0;
    %xor;
    %load/vec4 v0x21b1960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x21b1a00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b1a00_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x21b1a00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b1a00_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/circuit2/iter0/response0/top_module.sv";
