# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../finalproji.srcs/sources_1/ip/blk_mem_ascii_to_morse/sim/blk_mem_ascii_to_morse.v" \
"../../../../finalproji.srcs/sources_1/ip/blk_mem_morse_bitcounts/sim/blk_mem_morse_bitcounts.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
