// Seed: 188921136
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input wire id_2,
    input supply0 id_3
);
  assign id_0 = 1;
  wire [1 : 1] id_5;
  assign id_0 = id_3;
  specify
    (posedge id_6 => (id_7 +: -1)) = (id_6, 1'd0);
  endspecify
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_7 = 32'd76,
    parameter id_8 = 32'd99
) (
    input tri1 _id_0,
    output wand id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri id_4,
    input tri id_5,
    output uwire id_6,
    input tri1 _id_7
    , id_12,
    input tri0 _id_8,
    input supply0 id_9,
    input tri id_10
);
  wire [(  id_0  ==  -  id_8  ) : id_7] id_13;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_3,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
