# vsim -c tb -wlf vsim.wlf -solvefaildebug -assertdebug -assertcover -sva -coverage -voptargs="+acc" -l vsim.log -do "coverage save -onexit -assert -code bcefs -directive -cvg coverage.ucdb; add wave -r /tb/*; run -all; quit" 
# Start time: 11:18:07 on May 19,2022
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.6 linux_x86_64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# coverage save -onexit -assert -code bcefs -directive -cvg coverage.ucdb
#  add wave -r /tb/*
#  run -all
#  x x: x x: x x
# 
#  0 0: 0 0: 0 0
# 
#  0 0: 0 0: 0 1
# 
#  0 0: 0 0: 0 0
# 
#  0 0: 0 0: 0 2
# 
#  0 0: 0 0: 0 3
# 
#  0 0: 0 0: 0 2
# 
#  0 0: 0 0: 0 0
# 
#  0 0: 0 0: 0 4
# 
#  0 0: 0 0: 0 5
# 
#  0 0: 0 0: 0 4
# 
#  0 0: 0 0: 0 6
# 
#  0 0: 0 0: 0 7
# 
#  0 0: 0 0: 0 6
# 
#  0 0: 0 0: 0 4
# 
#  0 0: 0 0: 0 0
# 
#  0 0: 0 0: 0 8
# 
#  0 0: 0 0: 0 9
# 
#  0 0: 0 0: 0 8
# 
#  0 0: 0 0: 1 0
# 
#  0 0: 0 0: 1 1
# 
# Break key hit
# Break at tb.sv line 25
# Stopped at tb.sv line 25
#  quit
# Saving coverage database on exit...
# End time: 11:28:49 on May 19,2022, Elapsed time: 0:10:42
# Errors: 0, Warnings: 0
