# Digital Logic Circuits

## Gates

### AND Gate
![and gate](assets/and_gate.png)

### OR Gate
![or gate](assets/or_gate.png)

### Not Gate
![not gate](assets/not_gate.png)

### Nand Gate
![nand gate](assets/nand_gate.png)

### Nor Gate
![nor gate](assets/nor_gate.png)

### XOR Gate
![xor gate](assets/xor_gate.png)

### XNOR Gate
![xnor gate](assets/xnor_gate.png)

---

## Adders

### Half Adder

![half adder](assets/half_adder_proj.gif)

### Full Adder

![full adder](assets/full_adder_proj.gif)

---

## Multiplexer

### 2x1 MUX

![2x1 mux table](assets/2x1_mux.png)
![2x1 mux](assets/2x1_mux_proj.gif)

### 4x1 MUX using 2x1 MUX

![4x1 mux table](assets/4x1_mux.png)
![4x1 mux](assets/4x1_mux_proj.gif)

## Memory Latches / Flip-Flops

### SR NAND Latch

![sr nand latch table](assets/sr_nand_latch.png)
![sr nand latch](assets/sr_nand_latch.gif)

### JK NAND Flip Flop

![jk nand flipflop table](assets/jk_flipflop_table.png)
![jk nand flipflop](assets/jk_flipflop.png)