id	area	title	year	x	y	ix
895394	EDA	a data oriented approach to the design of reconfigurable stream decoders	2005	-2.009468999603838	12.542985357673073	895421
895665	Arch	verification approach based on emulation technology	2016	-2.3634843825578016	12.338364211547328	895692
895827	EDA	remote laboratory for testing processor cores in fpga device	2014	-2.2265240929483823	11.964343454428212	895854
895896	Arch	sparc: a scalable processor architecture	1992	-1.85439840360158	12.403644950940542	895923
895951	EDA	task partitioning for the scheduling on reconfigurable systems driven by specification self-similarity	2007	-2.1909104435166493	12.34995943023925	895978
896264	EDA	tlm platform based on systemc for starsoc design space exploration	2008	-2.5139026349845266	12.059933260196669	896291
896717	EDA	rotation scheduling: a loop pipelining algorithm	1997	-1.5410388918732352	11.319393465492256	896744
896731	HPC	blue gene/l advanced diagnostics environment	2005	-1.452941599922791	12.139066628567994	896758
897225	Embedded	customized mpsoc synthesis for task sequence	2011	-1.6647155311400104	12.930026429162053	897252
897231	Arch	fpga based hybrid architecture for parallelizing rrt	2016	-2.009556905998897	11.663454447172215	897258
897268	Arch	retargetable cache simulation using high level processor models	2001	-1.7085270059687407	12.153089190549506	897295
897294	EDA	challenges of digital consumer and mobile soc's: more moore possible?	2007	-3.2828627046726746	13.18449811170684	897321
897410	EDA	cycle-accurate software modeling for rtl verification of embedded systems	2017	-1.8222386870786715	12.805126068245395	897437
897895	EDA	modeling micro-controller peripherals for high-level co-simulation and synthesis	1997	-1.837994556443844	12.10734654706753	897922
897992	EDA	on how to efficiently implement regular expression matching on fpga-based systems	2014	-1.6767636925092086	12.718358628055734	898019
898008	Embedded	a knowledge-based tool for generating and verifying hardware-ready embedded memory models	2008	-3.0278540828617615	11.434138028576465	898035
898041		design and implementation of prototype potable base station for catastrophic situation	2016	-2.6162700578172107	12.402620410924587	898068
898412	EDA	algorithms for hardware allocation in data path synthesis	1989	-2.745608814734645	12.536410470779819	898439
898829	EDA	g729 voice decoder design	2006	-2.5902406799856954	11.413389387941608	898856
898888	EDA	extended compatibility path based hardware binding: an adaptive algorithm for high level synthesis of area-time efficient designs	2014	-3.0200809589327027	12.997205190858738	898915
899735	EDA	non-linear circuit simulation using matlab	2007	-3.206559857012325	11.528463599446006	899762
900069	EDA	structured object-oriented co-analysis/co-design of hardware/software for the facts power system	2005	-2.2082095937513166	11.766566153795516	900096
900175	EDA	cad tool for fpgas with embedded hard cores for design space exploration of future architectures	2006	-2.886711312088701	13.000745293259385	900202
900833	Robotics	an open ir-uwb platform for ldr-lt applications prototyping	2009	-2.8480472726832806	11.363792192491061	900860
900862	EDA	modeling asic memories in vhdl	1996	-2.536878362101344	11.803153330392972	900889
901215	EDA	qualifying precision of abstract systemc models using the systemc verification standard	2003	-2.7218951284245843	11.463708257584749	901242
901958	DB	high throughput constraint repetition for regular expression matching algorithm	2012	-3.075909556161509	11.648117278878374	901985
902625	EDA	a portable co-verification system which generates testbench automatically	2007	-2.5767357955641232	11.75413642284415	902652
902695	EDA	rapid exploration of pipelined processors through automatic generation of synthesizable rtl models	2003	-2.2140158237685874	12.335209338066786	902722
902793	Arch	a retargetable micro-architecture simulator	2003	-1.4834861335247689	12.359642083246305	902820
903539	Embedded	exploring trade-offs between performance and resource requirements for synchronous dataflow graphs	2009	-1.9540489519154969	12.433057713972161	903566
903661	EDA	rapid arithmetic level simulation based energy estimation for hardware/software co-design using fpgas	2005	-2.3968263345411653	11.322642528068313	903688
903763	Arch	a scalable architecture for modular multiplication based on montgomery's algorithm	2003	-2.042429681452298	12.364376849318555	903790
903874	EDA	fpga partitioning for rapid prototyping: a 1 million gate design case study	1999	-3.259647612879748	12.097857501233143	903901
904253	EDA	multi-fidelity optimization for high-level synthesis directives	2018	-2.1061837683247178	12.749754036985204	904280
904673	EDA	applying verification collaterals for accurate power estimation	2008	-2.9373517977955945	12.105080036963002	904700
904709	Robotics	visual inspection in industrial manufacturing	1995	-2.247083945454032	11.632531016782485	904736
904810	EDA	transformable computers & hardware object technology	1995	-1.8927651375691332	11.968249183963435	904837
904825	EDA	multi-dimensional interleaving for time-and-memory design optimization	1995	-1.87268733973293	11.349724377547195	904852
905152	HPC	design of a dynamically reconfigurable arithmetic unit for matrix algorithms	2015	-2.0521730389438377	12.78268944734264	905179
905360	EDA	high-level synthesis for designing multimode architectures	2010	-2.746794010521636	12.468296233404	905387
905763	EDA	leveraging sequential equivalence checking to enable system-level to rtl flows	2008	-2.9982762322320564	11.330812366447065	905790
906417	EDA	realization of fingerprint identification module on dsp board	2002	-2.2646252793714337	11.495276558352629	906444
907230	EDA	rapid prototyping for heterogeneous multicomponent systems: an mpeg-4 stream over a umts communication link	2006	-2.351147857668817	12.257538414978336	907257
907300	EDA	co-processor synthesis: a new methodology for embedded software acceleration	2004	-2.2590872986799044	12.063342349431574	907327
908199	EDA	instruction-based system-level power evaluation of system-on-a-chip peripheral cores	2000	-2.9296474819173013	12.796642901349212	908226
909216	EDA	eside - embedded system integrated design environment based on eclipse platform	2005	-2.5373622289234667	11.793061635531226	909243
909255	Theory	32 bit digital optical computer	1989	-3.020306812292356	11.641107723423948	909282
909409	EDA	a design methodology for the next generation real-time vision processors	2016	-1.7676750494103906	12.375406477288935	909436
909453	EDA	rapid design of area-efficient custom instructions for reconfigurable embedded processing	2009	-1.917625953320744	13.155038907199174	909480
909955	Arch	multi-device driver synthesis flow for heterogeneous hierarchical systems	2012	-1.9157181380797397	11.913918348298676	909982
910660	EDA	neural network based on-chip thermal simulator	2010	-1.6764565870083037	11.830032102614943	910687
910911	EDA	an integrated systemc debugging environment	2007	-2.4919623993757596	11.718872676093495	910938
911368	EDA	digital personal workstations: the design of high-performance, low-cost alpha systems	1997	-2.1902314229308057	11.854527939329426	911395
911651	EDA	dynamic hardware plugins in an fpga with partial run-time reconfiguration	2002	-2.6302795270431405	11.808749463685519	911678
912345	Arch	a low-power, high-speed implementation of a powerpc(tm) microprocessor vector extension	1999	-1.6663033000197651	12.290263461855945	912372
912612	Arch	an integrated environment for hw/sw co-design based on a cal specification and hw/sw code generators	2009	-2.0688741818677148	11.821299439031325	912639
912628	Logic	a grand challenge proposal for formal methods: a verified stack	2002	-3.1518174558024614	11.827076544648664	912655
912734	EDA	a uniform partitioning method for mono-instruction set computer (misc)	2012	-2.050773990078551	13.064039564256454	912761
912844	EDA	a high level synthesis exploration framework with iterative design space partitioning	2010	-2.1030948617344025	12.776347855560422	912871
912960	Arch	design methodology of a configurable system-on-chip architecture	2004	-1.7600795024307831	12.943234684796007	912987
913827	EDA	analytical design space exploration based on statistically refined runtime and logic estimation for software defined radios	2012	-3.249610504996705	12.482125250912027	913854
915134	Arch	an embedded programmable processor for compressive sensing applications	2018	-2.14592828804368	13.117273677876115	915161
915531	Arch	remote failure analysis of micro-based instrumentation	1977	-3.2810036828948803	11.450231822049938	915558
915781	EDA	complexity of scheduling in synthesizing hardware from concurrent action oriented specifications	2007	-1.6394373547366161	12.288347408159751	915808
916956	EDA	hybrid approach to faster functional verification with full visibility	2007	-2.930748632250605	12.047308686476404	916983
917527	EDA	the fsm network model for behavioral synthesis of control-dominated machines	1990	-3.0503553488109247	11.82871119609678	917554
918017	HPC	reconfigurable platforms for data processing on scientific space instruments	2013	-2.7643226015645888	12.846679421376713	918044
918371	Arch	a scalable multiprocessor for real-time signal processing	1998	-1.649175421559599	12.730915228416764	918398
918473	HPC	a dynamically constrained genetic algorithm for hardware-software partitioning	2006	-1.4987218477800264	12.365032191795898	918500
918530	EDA	hw/sw co-verification of embedded systems using bounded model checking	2006	-2.2635258532832845	11.68042977632568	918557
918646	EDA	panel: software practices for verification/testbench management	2008	-3.211689436149461	12.017208543817787	918673
918749	Logic	a new approach to the multiport memory allocation problem in data path synthesis	1995	-2.1328890016166304	13.102556058012118	918776
918945	EDA	easing the verification bottleneck using high level synthesis	2010	-2.916920919261942	11.372827271819807	918972
919385	Embedded	analysis of leon3 systems integration for a network-on-chip	2018	-2.4495915496675225	12.346625224830381	919412
919404	DB	automated prototyping and data translation	1990	-2.0915290132681466	11.534888239150217	919431
919991	EDA	automatic vhdl-c interface generation for distributed cosimulation: application to large design examples	1998	-2.1566650935111675	11.82498433386605	920018
920062	EDA	practice and experience of an embedded processor core modeling	2006	-1.8526470734658076	12.524384575778095	920089
921019	EDA	an architectural transformation program for optimization of digital systems by multi-level decomposition	1993	-3.1536865635249214	11.936554309500501	921046
921072	Robotics	verification of heterogeneous systems: theory and industrial experiences	2013	-2.988500853797024	11.729866129656513	921099
921096	Embedded	an fpga-based data acquisition system for a 95 ghz w-band radar	1997	-2.78508010415519	12.539084953286205	921123
921399	Arch	a framework for dynamic 2d placement on fpgas	2008	-2.6765633333499848	13.092399948902802	921426
921937	EDA	optimal component selection for energy-efficient systems	2013	-3.1364627748054628	12.325356895429412	921964
922056	Logic	archverifyr: an embedded software-driven approach for architecture verification	2018	-2.5062710376304085	12.090231269488328	922083
922360	EDA	demo: slp-aware word length optimization	2016	-2.001937442877691	12.981342173067038	922387
922393	EDA	register sharing verification during data-path synthesis	2007	-2.9716830995256416	12.01364514533934	922420
922624	EDA	a system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms	2004	-2.0879727437035465	12.511037305759466	922651
922712	EDA	a configurable test infrastructure using a mixed-language and mixed-level ip integration ip-xact flow	2012	-2.5041204654431106	11.826023418362515	922739
922743	EDA	formulation-level design space exploration for partially reconfigurable fpgas	2011	-2.118240460340275	13.061712834945006	922770
922820	EDA	fast window test method of hysteresis test	1998	-3.2918300759558248	11.787902121005331	922847
922935	EDA	custom architecture for multicore audio beamforming systems	2013	-2.0663137047778237	12.441857518446506	922962
923670	EDA	automatic design space exploration of approximate algorithms for big data applications	2016	-2.133713920573799	13.110204968316244	923697
924169	HPC	introducing reconfigme: an operating system for reconfigurable computing	2002	-1.6684278140277191	12.484995486330607	924196
924185	EDA	exploration of hardware sharing for image encoders	2010	-2.3837965353209585	12.690916097098189	924212
924284	EDA	shilpa: a high-level synthesis system for self-timed circuits	1992	-2.4361723566223352	11.314323204125733	924311
924433	EDA	faster exploration of high level design alternatives using uml for better partitions	2006	-3.10439974573631	11.601049739031167	924460
925234	EDA	a high throughput fpga embedded dsp architecture design	2013	-2.255364746957898	13.077812751140385	925261
925696	EDA	synthesizable hdl generation method for configurable vliw processors	2004	-2.1116354643212034	12.32451345227299	925723
926369	EDA	secure processing using dynamic partial reconfiguration	2009	-3.140337849853021	12.554395585093042	926396
926799	Arch	design and implementation of the morphosys reconfigurable computing processor	2000	-2.2451693264560686	12.802169039750767	926826
926853	Networks	layered protocol wrappers for internet packet processing in reconfigurable hardware	2001	-1.5702624188086622	12.611308726131124	926880
927148	EDA	fast and efficient fpga implementation of connected operators	2011	-1.843343723651362	11.756551819892481	927175
927214	EDA	a framework for rapid system-level exploration, synthesis, and programming of multimedia mp-socs	2007	-2.148932063215078	12.162708536211955	927241
928212	Arch	processor architecture considerations for embedded controller applications	1988	-1.5868043132055734	12.87603245087922	928239
928481	Arch	automatic mapping of multiple applications to multiple adaptive computing systems	2001	-1.8871321981996736	11.80274796701039	928508
928488	EDA	predicting system-level area and delay for pipelined and nonpipelined designs	1992	-3.1593858482664965	12.297956075146985	928515
928523	Arch	combining microcontroller units and plds for best system design	1994	-2.7465788350758165	12.208176248292515	928550
928567	EDA	learning early-stage platform dimensioning from late-stage timing verification	2009	-2.992015776349501	12.233286838151065	928594
928654	EDA	system level hardware module generation	1995	-2.7644498324522777	12.12467853559076	928681
928814	EDA	efficient custom instruction enumeration for extensible processors	2011	-1.4687087045787277	12.215650607992144	928841
929005	Arch	design study of (2 x 2) core architecture for matrix multiplications via programmable graph architecture	2005	-1.8552666367733937	11.57856812465631	929032
929305	EDA	high-level synthesis techniques for reducing the activity of functional units	1995	-3.350644160074752	12.366033681672318	929332
929577	EDA	a placer for composable fpga with 2d mesh network	2014	-1.787164754703205	13.118207634103511	929604
929786	EDA	a microcontroller multicore in fpgas: detailed architecture and case studies of embedded critical applications	2017	-2.202555569016414	11.997153664269712	929813
929838	EDA	transformations for the synthesis and optimization of asynchronous distributed control	2001	-2.7498489050273958	12.091456377773358	929865
930359	EDA	a hardware architecture for switch-level simulation	1985	-2.5996116143961467	12.721414000285067	930386
930647	Arch	reconfigurable hardware control software	2002	-1.8155752618589953	11.590149984478586	930674
931027	EDA	core allocation and relocation management for a self dynamically reconfigurable architecture	2008	-2.0213381491597464	12.96820882055274	931054
931105	Embedded	enhancing relocatability of partial bitstreams for run-time reconfiguration	2007	-2.413806294721712	13.156385419176054	931132
932113	Arch	embedded computer architecture and automation	2001	-1.5789158285344689	12.220706308018013	932140
932117	EDA	application specific instruction set exploration on vliw architectures	2010	-1.9386086337354544	11.496786692087015	932144
932665	EDA	incremental synthesis of application domain specific processors	1993	-1.8982484824360932	11.373756469234536	932692
933364	EDA	a novel coarse-grain reconfigurable data-path for accelerating dsp kernels	2004	-1.9992845995088229	13.06312233554499	933391
933556	EDA	model-based design methodology for rapid development of fuzzy controllers on fpgas	2013	-2.675524363263574	11.597482768526476	933583
933811	EDA	architecture and implementation of chip multiprocessors: custom logic components and software for rapid prototyping	2004	-2.0975286141909133	12.597438078012116	933838
934513	EDA	an energy-conscious exploration methodology for reconfigurable dsps	1998	-2.530245827938944	12.650839617906918	934540
934853	EDA	constrained conditional resource sharing in pipeline synthesis	1988	-2.5804798554774275	12.024373817529066	934880
934977	EDA	power modeling framework for an asynchronous processor	2016	-2.0416690697032203	13.049440088649463	935004
935041	EDA	an efficient algorithm for online management of 2d area of partially reconfigurable fpgas	2007	-1.6062163050790603	12.485150921534105	935068
935765	EDA	ieee standard 1500 compliance verification for embedded cores	2008	-3.1905463436970463	11.79351268043798	935792
935901	EDA	a design methodology to generate dynamically self-reconfigurable socs for virtex-ii pro fpgas	2005	-2.73081717054528	12.190298562566886	935928
936050	EDA	a nature-inspired adaptive floating-point coprocessing system	2012	-2.533137015855877	12.9621489927536	936077
936681	Arch	a formal model of computer architectures for digital system design environments	1990	-2.6193387931688807	11.353230020085759	936708
937387	EDA	an soc design methodology using fpgas and embedded microprocessors	2004	-2.8935712143471264	12.07277032514013	937414
937529	EDA	zipstream: improving dependability in dynamic partial reconfiguration	2013	-2.8951735643341268	13.146499076326318	937556
937793	Arch	on the on-line functional test of the reorder buffer memory in superscalar processors	2013	-3.193490559327513	12.702582393338515	937820
937967	Embedded	fpga implementation of a hw/sw platform for multimedia embedded systems	2008	-2.002755434892509	12.307980114849308	937994
939219	EDA	abstraction and standardization in hardware design	2012	-2.7552148557812632	11.30805712450684	939246
939421	EDA	accelerators for breast cancer detection	2017	-2.002864448932284	12.687041862591641	939448
940005	EDA	interfacing synchronous and asynchronous domains for open core protocol	2014	-3.1845533946433835	12.708584346411392	940032
940177	EDA	componentizing hardware/software interface design	2009	-1.9335899800345384	11.944873830950986	940204
940483	Arch	high-level language abstraction for reconfigurable computing	2003	-1.6366372670591314	12.052469776989927	940510
940763	EDA	a reverse-encoding-based on-chip bus tracer for efficient circular-buffer utilization	2010	-2.5820454674403943	13.01530716269216	940790
940901	Embedded	a system-on-chip fpga implementation of embedded cd++	2009	-2.064593317402465	11.936064105812092	940928
941127	EDA	reconfigurable system-on-chip data processing units for space imaging instruments	2007	-2.6887723029700865	12.378326520766619	941154
942636	EDA	hardware jit compilation for off-the-shelf dynamically reconfigurable fpgas	2008	-1.4757095849177344	12.704022349590351	942663
942874	EDA	integrated development environment for generation of middleware for hybrid processors based embedded systems	2014	-2.0697561125934842	12.812779938999725	942901
943050	Arch	generation of firmwarecompilers	1997	-1.7163520724999537	11.895434938036985	943077
943977	EDA	from simulink to noc-based mpsoc on fpga	2014	-2.0147366096301185	12.538339334988539	944004
944034	EDA	multes: multilevel temporal-parallel event-driven simulation	2013	-2.7274529625387616	12.032936394452285	944061
944295	EDA	amulet2e: an asynchronous embedded controller	1997	-2.0408051045867155	13.026095029089346	944322
944608	EDA	design methodology for a tightly coupled vliw/reconfigurable matrix architecture: a case study	2004	-1.745872095062634	12.740418947935787	944635
945098	EDA	eta: electrical-level timing analysis	1992	-2.542717049256237	11.427661763641145	945125
945196	EDA	fast design space exploration framework with an efficient performance estimation technique	2004	-2.174036990928044	13.021275226296652	945223
945205	EDA	simd/mimd dynamically-reconfigurable architecture for high-performance embedded vision systems	2012	-1.6902649349020775	12.624532932505824	945232
945332	EDA	fish: fast instruction synthesis for custom processors	2012	-1.8757345673353485	12.011272469741172	945359
945583	Arch	systolic fft processors: a personal perspective	2008	-3.2431282560317047	12.815695813458117	945610
945726	PL	using gpce principles for hardware systems and accelerators: (bridging the gap to hw design)	2009	-2.7309182979958124	12.027816822936824	945753
945802	EDA	automatic tlm generation for c-based mpsoc design	2007	-2.1948249755651337	11.941265285618078	945829
945847	EDA	gecos: a framework for prototyping custom hardware design flows	2013	-1.6847140623999524	12.111762041837375	945874
946667	EDA	trimedia cpu64 application domain and benchmark suite	1999	-1.658512983397043	12.189963086294904	946694
949287	EDA	a 34mb/s-program-throughput 16gb mlc nand with all-bitline architecture in 56nm	2008	-3.1278384385945626	13.174084841844985	949314
949414	EDA	a java simulation tool for fixed-point system design	2009	-3.0653847594357337	11.374346730639054	949441
952667	Theory	squash: a scalable quantum mapper considering ancilla sharing	2014	-1.4803564305875576	12.728566357693836	952694
953001	EDA	orion 2.0: a fast and accurate noc power and area model for early-stage design space exploration	2009	-2.4848994650093763	13.158321395592766	953028
953233	EDA	archhdl: a novel hardware rtl design environment in c++	2015	-1.8568531727828796	12.079922198745795	953260
953238	EDA	designing multi-processor systems-on-chip	2009	-2.6073206845173167	11.70198703355707	953265
954153	EDA	development of feb configuration test board for atlas nsw upgrade	2018	-2.8612901334762144	11.705003967089715	954180
954546	EDA	automatic application-specific instruction-set extensions under microarchitectural constraints	2003	-1.5443041435485445	12.339460135119118	954573
954574	Vision	an architecture for a video rate two-dimensional fast fourier transform processor	1988	-1.7172515755068682	11.345374185377743	954601
954591	Visualization	design methodology for domain specific parameterizable particle filter realizations	2007	-1.940325291581805	12.58835195964556	954618
954620	EDA	configuration-level hardware/software partitioning for real-time embedded systems	1994	-2.0049164386227183	12.658851331449195	954647
954848	EDA	synthesising controllers from real-time specifications	1997	-2.3527576457784822	12.410753709268315	954875
954948	EDA	hinoc: a hierarchical generic approach for on-chip communication, testing and debugging of socs	2003	-2.500689579068992	12.351572771892338	954975
955005	EDA	processor design using a functional hardware description language	2012	-2.3568081451799814	11.590360953725991	955032
955015	EDA	re-target-able software power management framework using soc data auto-generation	2016	-2.4703353816416467	12.716848721930845	955042
955089	EDA	protocol requirements in an sjtag/ijtag environment	2007	-3.109766302065075	11.771331555851367	955116
955523	Embedded	software and hardware prototypes of the ieee 1588 precision time protocol on wireless lan	2005	-2.8670885042978353	12.692968530942323	955550
955530	EDA	automatic synthesis of time-stationary controllers for pipelined data paths	1991	-3.1217158206761524	11.984677533749876	955557
955575	EDA	timing driven c-slow retiming on rtl for multicores on fpgas	2013	-2.7429807696320956	12.417795637090652	955602
956466	EDA	on aop techniques for c++-based hw/sw component implementation	2012	-1.5917145793032532	12.072199709170963	956493
956527	EDA	an interface-circuit synthesis method with configurable processor core in ip-based soc designs	2006	-2.88532538375546	12.853711033371706	956554
956588	EDA	module graph merging and placement to reduce reconfiguration overheads in paged fpga devices	2007	-2.7077425273544424	13.179703943434374	956615
956805	Arch	embedded reconfigurable dct architectures using adder-based distributed arithmetic	2005	-2.0212280453072418	12.347637411811911	956832
957365	Mobile	shaping tinyos to deal with evolving device architectures: experiences porting tinyos-2.0 to the chipcon cc2430	2007	-1.7377415578788054	12.270293821927464	957392
957380	EDA	parallel high-level synthesis design space exploration for behavioral ips of exact latencies	2017	-1.580952167499669	13.03081517137819	957407
957740	EDA	patis: using partial configuration to improve static fpga design productivity	2010	-2.7833784838680957	12.451585099469993	957767
958214	EDA	a structured system methodology for fpga based system-on-a-chip design	2004	-2.2999430826217804	12.634122193725087	958241
958288	EDA	building a uml profile for on-chip distributed platforms	2006	-2.4291424891979108	11.895300710807199	958315
958685	Arch	a hybrid transport/control operation triggered architecture	2010	-1.8073006596450047	12.12231350390272	958712
961524	EDA	designfab: a methodology for ulsi microprocessor design	1991	-3.349219172142468	11.37595140855891	961551
962011	Robotics	estimating lower-bound performance of schedules using a relaxation technique	1992	-2.0774644325521248	11.386514105065089	962038
963515	Metrics	multilevel mpsoc performance evaluation, iss model with timing and priority management	2015	-1.4563210506830555	13.167597404870172	963542
963948	OS	external flash filesystem for sensor nodes with sparse resources	2008	-2.8904511541837032	12.46289039187444	963975
964115	AI	using genetic algorithms for solving partitioning problem in codesign	2003	-2.117547177798196	12.01580586142564	964142
964308	Arch	validation of channel decoding asips a case study	2011	-2.8634447138436228	12.697539974105215	964335
964448	EDA	a modeling methodology for verifying functionality of a wireless chip	2009	-3.2272630431563005	11.860048313573813	964475
964562	EDA	the modular logic machine design system for loosely coupled systems	1977	-1.5331956620600249	11.837697090079706	964589
964876	EDA	a run-time reconfigurable hardware infrastructure for ip-core evaluation and test	2005	-2.1715747140059642	12.499739812776596	964903
964904	EDA	automatic generation of transducer models for multicore system design	2011	-2.053042806267233	12.227651536206448	964931
965150	EDA	an optimized design flow for fast fpga-based rapid prototyping	1998	-2.5409526904642705	12.600705158906202	965177
965631	Vision	fast motion estimation with mini-block for h.264/avc	2009	-2.664432041157037	11.897403006269414	965658
966247	EDA	distributed logic simulation: time-first evaluation vs. event driven algorithms	1996	-1.7801060845301473	11.710188646253533	966274
966821	EDA	searching extended ip-xact components for soc design based on requirements similarity	2011	-3.0754516360933057	11.784996178759645	966848
966938	EDA	designing flexibility into memory systems	1979	-2.292402035613301	11.305932427904947	966965
967324	Visualization	an on-chip ahb bus tracer with real-time compression and dynamic multiresolution supports for soc	2011	-2.493503047613433	12.717864808381044	967351
967488	EDA	a methodology for inserting clock-management strategies in transaction-level models of systemon- chips	2015	-2.549793655381834	12.566294914098311	967515
967637	PL	operators allocation in the silicon compiler scoop	1989	-1.4965390248450825	11.705924311710529	967664
968153	EDA	improvements in functional simulation addressing challenges in large, distributed industry projects	2003	-3.0407644468745048	12.16586230164398	968180
968312	EDA	a framework for object-oriented embedded system development based on oo-asips	2008	-2.2186785157239006	11.735650870288568	968339
968461	EDA	dsp code generation with optimized data word-length selection	2004	-2.0066535560397507	12.401115907278955	968488
968476	EDA	from esl 2010 to esl 2015	2010	-3.092741103154708	12.491619342809956	968503
968809	EDA	exploration of heterogeneous reconfigurable architectures	2005	-1.8731230501269158	12.460077573773653	968836
969329	Robotics	a reconfigurable platform architecture for an automotive multiple-target tracking system	2009	-1.7587675479445726	11.615296302922014	969356
969606	Graphics	software synthesis for dynamic data flow graph	1997	-1.921502030474213	11.765897392029796	969633
969727	Embedded	mopcom methodology: focus on models of computation	2010	-2.7957339287896716	12.423500447013025	969754
969908	EDA	accuracy-adaptive simulation of transaction level models	2008	-2.2574142036185805	12.368149787206347	969935
970057	EDA	rapid prototyping and verification of hardware modules generated using hls	2018	-3.1559665540460093	11.818136788196938	970084
970077	EDA	a process-oriented streaming system design paradigm for fpgas	2010	-2.154801645299557	12.539890811270572	970104
970267	EDA	intelligent systems engineering with reconfigurable computing	2006	-2.5353483357976065	11.411992335625966	970294
970563	Arch	an archc approach for automatic energy consumption characterization of processors	2012	-2.4821086963601005	12.726991655900958	970590
970656	EDA	an expected hypervolume improvement algorithm for architectural exploration of embedded processors	2016	-3.0544144520580305	11.540992633644093	970683
970988	Arch	morphosys: an integrated reconfigurable system for data-parallel and computation-intensive applications papathanasiou	2000	-2.039700684493862	12.58181910260652	971015
971665	EDA	"""a """"near-the-best"""" system-level design methodology of multi-core h.264 video decoder based on the parallelized multi-core simulator"""	2012	-1.4618312798686974	12.830660240519874	971692
972925	EDA	reconfigurable systems: a survey (embedded tutorial)	1998	-2.567436607334682	12.522555369640255	972952
973101	EDA	hybrid product term and lut based architectures using embedded memory blocks	1999	-2.6703115396806067	12.469705580710318	973128
973109	EDA	automating system construction by domain based approaches	1997	-2.4701995464482267	11.496116796681335	973136
973175	EDA	automated simulation-based verification of power requirements for systems-on-chips	2010	-2.838309849698095	12.889528325800555	973202
973254	EDA	architect-r: a system for reconfigurable robots design	2003	-2.0302990792778193	11.562560671109825	973281
973564	EDA	combining on-hardware prototyping and high-level simulation for dse of multi-asip systems	2012	-1.9176771083396893	12.390024735711096	973591
974134	EDA	quadratic zero-one programming based synthesis of application specific data paths	1993	-2.0809433710190453	12.583005401328476	974161
974427	EDA	optimal datapath synthesis of partitioned signal processing algorithm for multiple fpgas	1994	-2.327463408101861	12.845954556632984	974454
975032	PL	source-level compiler optimizations for high-level synthesis	2016	-1.56838119076098	12.07075893180042	975059
975131	Arch	accelerating mobile video: a 64-bit simd architecture for handheld applications	2005	-1.6164700027211207	13.14477562129726	975158
975275	EDA	definition and assignment of complex data-paths suited for high throughput applications	1989	-2.156333840931078	11.491610710843144	975302
975337	EDA	architecture evaluation based on the datapath structure and parallel constraint	1997	-2.3165094287241077	11.782710532154837	975364
975650	EDA	quality assessment of generated hardware designs using statistical analysis and machine learning	2018	-3.157971706856212	12.437529372266473	975677
975676	EDA	incorporating systemc in analog/mixed-signal design flow	2005	-2.8382225543615784	11.379683470734134	975703
975799	EDA	system-level design models and implementation techniques	1998	-2.7137065527751756	11.85948872774936	975826
975886	EDA	regression test suites optimization for application-specific instruction-set processors and their use for dependability analysis	2016	-1.950055170473511	12.709335080891151	975913
976001	EDA	systematic exploitation of data parallelism in hardware synthesis of dsp applications	2004	-1.7714890814542816	12.765485366060574	976028
976094	EDA	industrially proving the spirit consortium specifications for design chain integration	2006	-3.336251815751265	12.049365671113195	976121
976344	Visualization	a link-layer slave device design of the mvb-tcn bus (iec 61375 and ieee 1473-t)	2007	-2.637880785820438	12.947538412235296	976371
976642	EDA	uvm based stbus verification ip for verifying soc architectures	2014	-2.6077198735233478	11.582177674819805	976669
978201	EDA	a decomposition-based system level synthesis method for heterogeneous multiprocessor architectures	2017	-1.7107097826849311	13.057226476584626	978228
978528	EDA	automatic communication-driven virtual prototyping and design for networked embedded systems	2015	-2.1432713373223726	11.977239028438527	978555
978871	Arch	application of dynamically reconfigurable processors in digital signal processing	2006	-1.8954209932247603	12.604791240200804	978898
979078	EDA	functional & timing in-hardware verification of fpga-based designs using unit testing frameworks	2017	-2.946420088146307	12.063466337176877	979105
979144	Arch	reconfigurable baseband processing architecture for communication	2011	-1.9343691945996424	12.546273327327828	979171
979472	EDA	designing globally-asynchronous-locally-system from multi-rate simulink model	2013	-2.4590751705917	11.860715746755721	979499
980625	EDA	introduction to special issue on reconfigurable components with source code	2016	-3.2033886525607977	12.283508343877301	980652
980795	EDA	post-placement c-slow retiming for the xilinx virtex fpga	2003	-3.0744849416416056	12.842383261592241	980822
980996	EDA	a formal approach to debug polynomial datapath designs	2012	-3.1758741388103204	11.671268075582368	981023
981086	Arch	a programmable array processor architecture for flexible approximate string matching algorithms	2005	-1.7598763741068648	11.597384055571444	981113
981189	Mobile	application of advanced microelectronics to large-scale communication equipment - compact and maintenance-free tdma equipment	1990	-3.3579196785151493	12.381880853972664	981216
981224	EDA	analyzing communication overheads during hardware/software partitioning	2003	-2.1500489680459856	12.302998995102422	981251
981423	EDA	dual-purpose custom instruction identification algorithm based on particle swarm optimization	2010	-2.518269796061438	12.486531371352566	981450
981774	EDA	high-level optimization of pipeline design	2003	-1.5933326301047468	12.487157640212104	981801
981870	Arch	a programmable dynamic memory allocation system for input/output of digital data into standard computer memories at 40 megasamples/s	1976	-2.910263148680314	12.608057540898429	981897
982036	EDA	register-file allocation via graph coloring	1998	-1.8591714507863617	12.663613957027847	982063
982572	EDA	towards novel approaches in design automation for fpga power optimization	2008	-2.522368072426473	12.982458450727966	982599
982712	EDA	exact multi-objective design space exploration using aspmt	2018	-2.308700005376659	12.605794999284525	982739
982920	EDA	a unified hw/sw interface model to remove discontinuities between hw and sw design	2005	-2.37240733939597	11.825211294434679	982947
983269	Theory	fpgas in data centers	2018	-3.2885708697518923	12.900224787969268	983296
983403	EDA	a scalable low-power digital communication network architecture and an automated design path for controlling the analog/rf part of sdr transceivers	2008	-3.126486197026583	13.013081039817367	983430
983634	EDA	research on the expressdsp-compliant algorithms	2008	-2.088023140807956	11.55362293599073	983661
983780	EDA	smcgen: generating reconfigurable design for sequential monte carlo applications	2014	-2.069489715086448	12.950325720801606	983807
983955	SE	statecharts to systemc: a high level hardware simulation approach	2007	-2.2432964141940053	11.447303423672713	983982
984166	EDA	fast exploration of bus-based communication architectures at the ccatb abstraction	2008	-2.0393999326133354	12.833370926017485	984193
984593	EDA	dynamic configuration of dataflow graph topology for dsp system design [video encoder example]	2005	-1.6520599844049806	11.422345111366944	984620
984633	EDA	technology and society: gss-supported participatory policy analysis	2000	-2.9988281076395795	11.475678720703161	984660
985138	EDA	the inversion algorithm for digital simulation	1994	-1.6581549249316532	12.303569673096387	985165
985244	EDA	a scalable methodology for cost estimation in a transformational high-level design space exploration environment	1998	-3.0224896415864952	11.396609714958933	985271
985621	EDA	designing processors using mass, a modular and lightweight instruction-level exploration tool	2011	-1.4815631076420055	11.808880401246308	985648
985918	Vision	early 21st century processors - guest editors' introduction.	2001	-2.968184415417209	12.872149042186384	985945
986501	EDA	static code analysis of functional descriptions in systemc	2006	-2.451420526496632	11.719936271136053	986528
986601	EDA	tcpa editor: a design automation environment for a class of coarse-grained reconfigurable arrays	2017	-1.8347753725039035	12.410816143794069	986628
987444	SE	adoptability as a key success factor for media architectures	2010	-3.069386862046306	12.488992563614516	987471
987792	EDA	algoritmos para alocação de recursos em arquiteturas reconfiguraveis	2005	-1.774941343375224	13.11709759984608	987819
988142	EDA	mcvp-noc: many-core virtual platform with networks-on-chip support	2013	-1.831960995283041	13.106902638924694	988169
988314	Embedded	design-space reduction for architectural optimization of automotive embedded systems	2015	-1.6313619804585269	13.152342442618089	988341
989009	EDA	a framework for user assisted design space exploration	1999	-2.404257907845908	11.979365186732124	989036
989080	Robotics	partial reconfiguration for dynamic mapping of task graphs onto 2d mesh platform	2015	-1.5811669285313803	12.971473847512135	989107
990131	EDA	algorithmic aspects of graph reduction for hardware/software partitioning	2015	-2.52077113931842	12.114467957272144	990158
990504	EDA	vapres: a customizable and flexible base architecture for partially reconfigurable systems	2010	-2.2265794115765094	13.045885530761426	990531
990513	EDA	automatic synthesis of communication controller hardware from protocol specifications	2002	-2.4057191645872744	11.595984844279338	990540
990771	SE	testability analysis for software components	2002	-2.4841721514956805	11.304203864337193	990798
990805	EDA	multiple behavior module synthesis based on selective groupings	1998	-2.5164914414586614	12.504371683902495	990832
990961	EDA	pipeline template and scheduling algorithm for mapping multiple loop nests on fpga with limited resources	2013	-1.821817558680933	12.418607624947784	990988
991628	EDA	development of ppram-link interface (plif) ip core for high-speed inter-soc communication	2001	-2.6525595614435	12.267186292916335	991655
992450	EDA	morpheus: a heterogeneous dynamically reconfigurable platform for designing highly complex embedded systems	2013	-1.949371848440539	12.561633105282452	992477
992853	Embedded	ethernet communication platform for synthesized devices in xilinx fpga	2011	-2.2731003964012486	12.205858655299537	992880
993070	EDA	vhdl-based rapid system prototyping	1996	-3.0657982295810218	11.425907624887232	993097
993470	EDA	exploiting dynamic and partial reconfiguration for fpgas: toolflow, architecture and system integration	2006	-2.5351303201658184	12.434812738077236	993497
993657	EDA	mapping and performance analysis of lookup table implementations on reconfigurable platform	2007	-1.6907646906891418	12.901704814622107	993684
995289	EDA	synthesis of custom interleaved memory systems	2000	-1.8525227075403607	11.656376740102207	995316
995544	EDA	esl power estimation using virtual platforms with black box processor models	2015	-2.5548161733476342	13.000492067638865	995571
995690	EDA	interconnect enhancements for a high-speed pld architecture	2002	-2.612910686424986	12.40984910985378	995717
995915	EDA	optimization of run-time reconfigurable embedded systems	2000	-2.5149299834680297	12.441927273252075	995942
997633	Robotics	constructing intelligent microsystems with modular vlsi networks design	1995	-1.9534050921680344	11.549989645454213	997660
998198	EDA	rapid modular assembly of xilinx fpga designs	2013	-2.2735713410944616	12.25388251561645	998225
999404	Robotics	a data sorting system using a high speed bus	1975	-2.0138753420191597	11.312412030019487	999431
999830	EDA	how to bridge the abstraction gap in system level modeling and design	2004	-2.725020907421628	11.960447411198196	999857
999852	EDA	compiler design issues for embedded processors	2002	-1.4345641633689985	12.399989730373957	999879
1000142	HCI	observations on comparing digital systems synthesis techniques	1985	-3.0855672691246965	11.290935371495898	1000169
1000928	EDA	range and bitmask analysis for hardware optimization in high-level synthesis	2013	-2.9946433833356094	13.125636989619885	1000955
1001222	EDA	hardware objects of the circuits for robotics	2003	-2.5511724697715064	11.404713224764324	1001249
1001523	Embedded	a fully-automated flow for itar-free rad-hard atmel fpgas	2013	-2.2939279287012617	12.199249981765444	1001550
1001915	EDA	efficient design space exploration for application specific systems-on-a-chip	2007	-2.189623480688892	13.139676824814927	1001942
1001941	EDA	soc integration of reusable baseband bluetooth ip	2001	-2.9753230847976297	11.991058744872142	1001968
1002576	EDA	a reconfigurable arithmetic data-path based on regular interconnection	2007	-2.395087014214552	12.879708341534693	1002603
1002740	Logic	a tool to generate debug program of arbitrary type of microprocessors	1989	-1.8538991839730743	11.344550875639234	1002767
1003047	EDA	hardware cost estimation for application-specific processor design	2005	-1.7557947256945925	12.941816936495465	1003074
1003122	SE	rtgen: an algorithm for automatic generation of reservation tables from architectural descriptions	1999	-2.110654203602626	11.962930574184305	1003149
1003477	Arch	register synthesis for speculative computation	1997	-3.3003305811750066	12.393141441636866	1003504
1003660	EDA	formal verification methodology considerations for network on chips	2012	-2.7535717431275537	12.633587538974655	1003687
1004217	EDA	synthesizing, verifying, and debugging soc with fsm-based specification of on-chip communication protocols	2011	-2.986885740944897	11.423906036470644	1004244
1004644	EDA	ein betriebssystem für konfigurierbare hardware	2006	-2.18062957344988	11.88006815499403	1004671
1004965	Arch	logic design for a high performance mainframe computer, the hitac m-880 processor	1991	-2.5378165114242632	12.282005363935635	1004992
1005298	EDA	accurate yet fast modeling of real-time communication	2006	-3.1071739444702007	12.03503997972702	1005325
1006311	Arch	optimized synthesis of self-testable finite state machines (fsm) using bist-pst structures in altera structures	1994	-1.9009757762211967	12.428070869213453	1006338
1006637	EDA	icdmdt: focused the model mapping and performance optimization in embedded system design	2005	-2.281794560080561	11.807757283944056	1006664
1006638	Arch	compaction of cd(2k - d) control unit architectures	1990	-3.157015897838801	11.349271149996614	1006665
1006948	EDA	design guidance in the power dimension	1995	-1.947276570302746	12.846850038445275	1006975
1007088	EDA	fpga based real-time visual servoing	2004	-1.8473835316956484	11.836228110735151	1007115
1008462	EDA	an embedded reconfigurable datapath for soc	2005	-2.9030629194466595	13.026937469378971	1008489
1009445	Arch	high-level architecture modelling assisting the processor platform development, debugging and simulation	2009	-2.1349666040272157	11.822839878163474	1009472
1009449	OS	optimizing hw/sw codesign towards reliability for critical-application systems	1998	-2.7089112841068554	11.298610111171751	1009476
1009783	HPC	blades - an emerging system design model for economic delivery of high performance computing	2002	-2.6476575522390724	13.193476158058493	1009810
1009937	SE	component-based development of dsp software for mobile communication terminals	2002	-2.760920551184439	12.665462244637652	1009964
1011185	Arch	register assignment through resource classification for asip microcode generation	1994	-1.5614992957911524	12.6880070578859	1011212
1011216	PL	reconfigurable custom floating-point instructions (abstract only)	2010	-1.759029410686078	12.53675011226234	1011243
1011360	EDA	vhdl implementation and verification of arinc-429 core	2010	-2.784546220189429	12.268628893205307	1011387
1011750	EDA	an evolutionary approach to hardware/ software partitioning	1996	-2.1966979664736983	12.305118279121158	1011777
1011766	EDA	multicore design is the challenge! what is the solution?	2008	-1.7916918942814228	13.105386067464163	1011793
1013341	EDA	continuity aspects of embedded reconfigurable computing	2005	-1.9128517710593609	12.361169464470912	1013368
1013489	EDA	algorithm acceleration on leon-2 processor using a reconfigurable bit manipulation unit	2010	-1.978941434678928	11.818971497098147	1013516
1014578	EDA	modeling technique for simulation time speed-up of performance computation in transaction level models	2010	-2.139017670078316	12.63430851113154	1014605
1014590	EDA	fpga architecture optimization using geometric programming	2010	-2.793387531616786	12.974307180914627	1014617
1014734	EDA	verification of decimal floating-point fused-multiply-add operation	2011	-2.8588297106015754	11.351925553920365	1014761
1015038	Arch	a synthesizable datapath-oriented embedded fpga fabric for silicon debug applications	2008	-3.078172341281733	13.162342987103994	1015065
1016106	EDA	high-level power minimization of analog sensor interface architectures	1998	-3.3069478511572394	11.687310363221226	1016133
1016904	Arch	design and programming of a flexible, cost-effective systolic array cell for digital signal processing	1990	-1.8365479341371191	12.191178483084256	1016931
1017086	EDA	a virtual hardware system on a dynamically reconfigurable logic device	2000	-2.5827341450882892	12.700409387877615	1017113
1017115	Arch	codesign-extended applications	2002	-2.2079143696159877	11.901432084059696	1017142
1017224	Arch	stats: a framework for microprocessor and system-level design space exploration	1999	-2.420404086587157	12.284153399817876	1017251
1017914	EDA	reusable design of inter-chip communication interfaces for next generation of adaptive computing systems	2005	-2.4331817253133323	12.566475196782136	1017941
1017967	EDA	system-level testability of hardware/software systems	1994	-3.3300330888422787	11.614053145815685	1017994
1018041	EDA	statistical analysis driven synthesis of application specific asynchronous systems	2007	-3.169898200530897	12.104074331022241	1018068
1019203	EDA	modular acquisition and stimulation system for timestamp-driven neuroscience experiments	2015	-2.9064276924852117	12.223483097618864	1019230
1019783	SE	a roadmap for boundary-scan test reuse	1996	-3.1371357371568758	11.709732222562447	1019810
1019793	EDA	application-specific architecture exploration based on processor-agnostic performance estimation	2015	-1.6922563443403267	12.937347077185994	1019820
1019813	Arch	vying for the lead in high-performance processors	1999	-1.4800386662709315	11.29328975590378	1019840
1020012	EDA	designing an asynchronous microcontroller using pipefitter	2004	-3.0851006855964016	11.451696878921249	1020039
1020250	Arch	soft-core dataflow processor architecture optimized for radar signal processing	2015	-1.6969128106082134	12.843183231338813	1020277
1020536	Theory	modular matrix computations on multi-linear vlsi arrays	1995	-2.2144908130425978	13.080256702903444	1020563
1020806	EDA	an integrated design and verification methodology for reconfigurable multimedia systems	2004	-2.0459171869386554	12.63207482938329	1020833
1021141	Embedded	towards universal software substrate for distributed embedded systems	2001	-1.7576684352144418	11.82198827970502	1021168
1021269	Crypto	low-level sci protocols and their application to flexible switches	1999	-2.5875202550205487	12.11839135637466	1021296
1021353	PL	snr analysis approach for hardware/software partitioning using dynamically adaptable fixed point representation	2012	-1.832510527338984	12.269881224822893	1021380
1021354	HPC	automatic instruction-set extensions with the linear complexity spiral search	2008	-2.4910830756750726	12.257872730924909	1021381
1021450	EDA	the intel design automation system	1984	-2.6080512402168825	11.53571179409606	1021477
1021773	Arch	programmable bus/memory controllers in modern computer architecture	2005	-1.8642424445086252	11.4610784632287	1021800
1022592	EDA	hybrid low power technology for mobile multimedia systems	2011	-2.4119672101697573	13.142113355084325	1022619
1022976	Arch	a user's reflections on the art of high level synthesis	2014	-3.2054239031562566	12.577503177498045	1023003
1024290	EDA	detection of partially simultaneously alive signals in storage requirement estimation for data intensive applications	2001	-2.0875392291327186	11.695140700282774	1024317
1024809	EDA	arm mpcore; the streamlined and scalable arm11 processor core	2007	-1.6333885977862512	12.207775178583972	1024836
1025077	EDA	a rapid prototyping method to reduce the design time in commercial high-level synthesis tools	2016	-1.8877861592048863	12.02684889763313	1025104
1025454	EDA	ibm enterprise system/9000 type 9121 system controller and memory subsystem design	1991	-2.9870548123545664	12.370764856276102	1025481
1025534	EDA	address calculation for retargetable compilation and exploration of instruction-set architectures	1996	-1.4609143801895612	12.169856505756394	1025561
1026774	EDA	reconfigurable constant multiplication for fpgas	2017	-2.442438201023988	13.051729330984125	1026801
1027403	EDA	analysis and tools for the design of vliw embedded systems in a multi-objective scenario	2007	-2.095420565141078	13.102856163138185	1027430
1027410	EDA	a high-speed transceiver architecture implementable as synthesizable ip core	2004	-3.260551272519647	12.338417269713268	1027437
1027540	Visualization	the design of configurable display controller ip core based on sopc system	2013	-2.323306903257603	11.697171468939723	1027567
1027708	EDA	mpsoc architecture-aware automatic noc topology design	2010	-2.0261371010770843	12.450918525597553	1027735
1028097	HPC	a prototype of an invasive tightly-coupled processor array	2012	-1.5660270095299704	12.467440256347572	1028124
1028248	Arch	a software methodology for detecting hardware faults in vliw data paths	2003	-3.2263506200089163	13.058558169435315	1028275
1028557	EDA	portable systemc-on-a-chip	2009	-1.8390110181157453	12.076956860256352	1028584
1028739	EDA	aiba: an automated intra-cycle behavioral analysis for systemc-based design exploration	2016	-2.7333903182538686	11.668530796351035	1028766
1028807	EDA	flexible module generation in the face design environment	1988	-2.5873084418376515	11.403470655231853	1028834
1029013	HPC	optimized memory requirements for wavelet-based scalable multimedia codecs	2005	-2.0072337941704803	13.07128996780236	1029040
1029686	EDA	dataflow-based, cross-platform design flow for dsp applications	2014	-1.7637460435768972	12.176679549241493	1029713
1030136	EDA	tlm protocol compliance checking at the electronic system level	2011	-2.6913868539955295	11.622584052923761	1030163
1030671	EDA	a design and tool reuse methodology for rapid prototyping of application specific instruction set processors	1999	-2.3190304180384613	11.859625477889248	1030698
1031692	EDA	bitwidth cognizant architecture synthesis of custom hardware accelerators	2001	-1.4813201973087058	13.133818498747358	1031719
1031776	EDA	enabling difference-based dynamic partial self reconfiguration for large differences	2013	-2.712256957476244	12.367566210483705	1031803
1032108	Arch	kestrel: a programmable array for sequence analysis	1996	-1.653159012714327	11.594870993663626	1032135
1032542	Arch	low power synthesizable register files for processor and ip cores	2006	-2.8437202840735822	13.153641721104195	1032569
1033108	Arch	architecture for fractal image compression	2000	-2.051995344561968	11.738131838969181	1033135
1033236	EDA	coping with latency in soc design	2002	-3.2144483812019944	12.407986369870772	1033263
1033273	Arch	reconfigurable accelerator for wfs-based 3d-audio	2009	-2.1856148315711024	12.923277534964118	1033300
1033299	EDA	porting of ossie on texas instrument's davinci soc based sdr platform	2012	-2.5375280381713434	12.071157308085446	1033326
1033684	Robotics	implementation of jpeg2000 arithmetic decoder using dynamic reconfiguration of fpga	2004	-2.065915531353228	12.549105583333544	1033711
1033827	PL	hardware logic simulation by compilation	1988	-2.233680575147144	11.355602997623414	1033854
1034303	EDA	analysis and visualization of product memory layout in ip-xact	2017	-2.296691282053989	11.77159886743778	1034330
1034775	EDA	integration of high-performance asics into reconfigurable systems providing additional multimedia functionality	2000	-1.9599278217983325	12.437778522244036	1034802
1035674	Arch	pentium mpp for oltp applications	1995	-1.5027171201687974	12.289922652893644	1035701
1036464	Vision	design of the common framework for lin low level driver	2013	-2.8473976641790246	11.376131961732893	1036491
1036608	Arch	delphi: a framework for rtl-based architecture design evaluation using dsent models	2015	-3.3080700781744703	12.086720685203927	1036635
1036865	EDA	hierarchical mapping techniques for signal processing systems on parallel platforms	2014	-1.9340983938521683	12.072539096106837	1036892
1037054	SE	a case study on system-level modeling by aspect-oriented programming	2009	-2.614855225776016	11.537171684783461	1037081
1037210	EDA	data archival to sd card via hardware description language	2011	-2.9334233722018213	12.656839282190909	1037237
1037641	EDA	isds: a program that designs computer instruction sets	1969	-2.180461805529334	11.299786968410807	1037668
1037669	EDA	test generation and design for test for a large multiprocessing dsp	1995	-3.1448982045688667	11.836064740750105	1037696
1038797	Arch	the powerpc 603e microprocessor: an enhanced, low-power, superscalar microprocessor	1995	-2.7256834758217754	12.873267966118856	1038824
1038990	Vision	the programmable network prototyping system	1989	-2.5823317788807465	12.515523777597885	1039017
1040447	EDA	flysig: dataflow oriented delay-insensitive processor for rapid prototyping of signal processing	1998	-3.279858540992015	11.947785257230477	1040474
1040640	EDA	influence of architecture on numerical algorithms	1978	-1.6037155053095693	11.44486485431353	1040667
1040767	Embedded	real-time digital signal processing of component-oriented phased array radars	2000	-2.208802437882037	12.426429122217376	1040794
1041260	EDA	characterizing power consumption and delay of functional/library components for hardware/software co-design of embedded systems	2004	-2.053086225220317	12.427283671188025	1041287
1041505	EDA	customizable embedded processor array for multimedia applications	2018	-2.161094676642022	12.91972012826659	1041532
1042273	EDA	date panel chips of the future: soft, crunchy or hard?	2004	-3.3117241283886107	12.492122255745368	1042300
1042695	EDA	system level design space exploration for multiprocessor system on chip	2008	-2.32787442059686	12.681143163224931	1042722
1044179	EDA	saddle: a modular design automation framework for cluster supercomputers and data centres	2014	-2.8955290006477314	11.625989977540605	1044206
1044632	EDA	a network based functional verification method of ieee 1394a phy core	2008	-2.6963750129771	12.478854702498966	1044659
1044668	EDA	on the asymptotic costs of multiplexer-based reconfigurability	2012	-2.7255721621454083	13.109494529187664	1044695
1044670	EDA	a multi parametric optimization based novel approach for an efficient design space exploration for asic design	2013	-2.4192427923612887	13.120669119383415	1044697
1045797	SE	a software test program generator for verifying system-on-chips	2005	-2.5495723456353194	11.947946117536324	1045824
1046758	Arch	mimd implementation with picoblaze microprocessor using mpi functions	2007	-1.8378958218289343	12.323240121232624	1046785
1047060	EDA	real-time neural signal decoding on heterogeneous mpsocs based on vliw asips	2017	-2.1983874785094484	12.973849893158894	1047087
1047874	EDA	the rationale for distributed semantics as a topology independent embedded systems design methodology and its implementation in the virtuoso rtos	2002	-1.4906519708744252	12.233360098221107	1047901
1049344	EDA	partition-based exploration for reconfigurable jpeg designs	2009	-2.4089433703097844	12.493937554397235	1049371
1049413	Logic	an attribute grammar approach to high-level automated hardware synthesis	1995	-1.8948699716996393	11.530914589913044	1049440
1049870	Arch	the design of a microsupercomputer	1991	-2.567069975540649	12.792676916193395	1049897
1050524	EDA	iss-centric modular hw/sw co-simulation	2006	-2.3949480647366683	12.02561402701232	1050551
1050699	EDA	a codesign experience with the mcse methodology	1994	-2.487562776972424	11.56930085148851	1050726
1051069	EDA	intégration sur plate-forme matérielle/logicielle de spécifications 'c' parallèles	2004	-1.8697558587026972	11.891867949082966	1051096
1051100	EDA	approach for a formal verification of a bit-serial pipelined architecture	2007	-2.672387431589336	11.667950912682596	1051127
1051309	EDA	hardware-software partitioning for real-time embedded systems	1997	-2.0961825820135824	12.493576630780009	1051336
1051660	EDA	a structured methodology for system-on-an-fpga design	2004	-2.5051006654313968	12.466857000525758	1051687
1052489	EDA	dynamic reconfiguration of distributed arithmetic designs	2006	-2.374834922947814	12.570316825830984	1052516
1052694	EDA	a software configurable and parallelized coprocessor architecture for lqr control	2015	-2.1324014095158783	12.057240693379805	1052721
1053218	EDA	hardware/software ip protection	2000	-2.905372429181972	12.521301370059438	1053245
1053665	EDA	a three giga-op dsp chip for image processing	1998	-2.2601301594017853	13.070792101877608	1053692
1053754	EDA	a concept for an evaluation framework for reconfigurable systems	1999	-2.348414934489472	12.498718032228364	1053781
1053771	HPC	architectural improvement for a data-driven vlsi processing array	1993	-2.07161442665978	11.396177045199435	1053798
1053838	EDA	a cad environment for fuzzy systems hw/sw mapping	2000	-2.7732072165122945	11.514703872766207	1053865
1053940	Arch	shared memory implementation of a parallel switch-level circuit simulator	1998	-1.44418164023715	11.898971412686825	1053967
1054146	EDA	acclib: accelerators as libraries	2018	-1.591405458525863	12.50756764981407	1054173
1054166	EDA	determining cost-effective multiple issue processor designs	1993	-3.237852875448449	12.586244433688801	1054193
1054415	EDA	a multi-resolution ahb bus tracer for real-time compression of forward/backward traces in a circular buffer	2008	-2.8467107741866995	13.109232714713054	1054442
1054743	SE	soar: storage based system reliability analyzer	2015	-3.327832988664123	12.460685635508984	1054770
1054940	EDA	coherent design of hybrid approximate adders: unified design framework and metrics	2018	-2.49833950425046	12.80726090395189	1054967
1056076	EDA	dasc standards track ip-based design trends	2007	-3.126317692093706	11.476256661177555	1056103
1056242	EDA	memory-efficient and fast run-time reconfiguration of regularly structured designs	2011	-2.4826967038563703	12.896726235030329	1056269
1056704	EDA	elastic systems	2010	-2.936907898788834	12.228126483819418	1056731
1056769	Arch	a programmable logic approach for vlsi	1979	-2.800849072867896	13.027164217748188	1056796
1056849	Arch	a prototype chip of multicontext fpga with dram for virtual hardware	2001	-2.964873570547489	12.70049862949332	1056876
1056973	EDA	embedded multi-core system for design of next generation powertrain control units	2017	-2.246408143672112	13.15723529714667	1057000
1056979	EDA	using uml activities for system-on-chip design and synthesis	2006	-2.762815330211656	11.575384658988025	1057006
1057490	EDA	designing a clock cycle accurate application with high-level synthesis	2016	-2.2911413335381936	12.294228564425385	1057517
1057660	EDA	efficient microprocessor design space exploration through statistical simulatio	2003	-2.7215834135233274	12.665402952804904	1057687
1057715	EDA	a high performance vhdl simulator for large systems design	1995	-2.305901216132914	11.740529782185286	1057742
1058369	EDA	mapping resource constrained applications on chip multiprocessors.	2005	-1.6660949697223248	13.057667503080314	1058396
1058798	EDA	lookup table partial reconfiguration for an evolvable hardware classifier system	2014	-2.830506180468701	12.838871864115848	1058825
1059257	EDA	dsp system integration and prototyping with fpgas	1993	-2.871488356274428	12.067604638856904	1059284
1059828	EDA	a framework for customizing virtual 3-d reconfigurable platforms at run-time	2014	-2.0672315280238123	13.11058673861844	1059855
1060092	EDA	fast and extensive system-level memory exploration for atm applications	1997	-1.9742087966886956	13.024545645851774	1060119
1060723	EDA	model checking on tlm-2.0 ips through automatic tlm-to-rtl synthesis	2010	-2.7060250603968976	11.43041085782415	1060750
1061400	EDA	design of a fpga-based timing sharing architecture for sound rendering applications	2012	-1.4703634270993264	11.463873123974357	1061427
1061969	Crypto	optimization of reconfigurable multi-core system-on-chips for multi-standard applications	2011	-2.8540124731935905	13.185258499644199	1061996
1062272	EDA	innovative verification strategy reduces design cycle time for high-end sparc processor	1996	-3.106733289053352	12.178584516913226	1062299
1062418	EDA	casse: a system-level modeling and design-space exploration tool for multiprocessor systems-on-chip	2004	-2.307001461767509	12.090868480491164	1062445
1062577	Arch	tabu search for partitioning dynamic dataflow programs	2016	-1.6281201231539548	12.450562748526455	1062604
1062972	Arch	hardware description languages in microprogramming systems	1985	-2.4880370186077383	11.437277879148645	1062999
1063424	EDA	vapres: a virtual architecture for partially reconfigurable embedded systems	2010	-1.550361853675277	13.17746337033319	1063451
1064327	EDA	embedding driver for a peripheral interface on fpga	2008	-2.1126157999063264	12.3541853559149	1064354
1065738	ML	a tool box to map system level communications on hw/sw architectures	2001	-2.324954556136149	11.798483611550525	1065765
1066268	EDA	dsp development with full-speed prototyping based on hw/sw codesign techniques	1994	-2.6884419690278722	12.590588407626376	1066295
1066576	EDA	efficient system exploration and synthesis of applications with dynamic data storage and intensive data transfer	1998	-1.6295196816655433	12.345219582917805	1066603
1066688	EDA	a scheduling method for synchronous communication in the bach hardware compiler	1999	-2.0187617658834	11.578713747351706	1066715
1066902	EDA	design space exploration in an fpga-based software defined radio	2014	-2.3945999919614915	12.993292477225195	1066929
1067026	Embedded	fast performance prediction for periodic task systems	2000	-2.0446674428360323	11.748964872725685	1067053
1067932	EDA	pci-sci protocol translations: applying microprogramming concepts to fpgas	1998	-1.7304778599934942	11.9220627583686	1067959
1068093	Arch	guest editors' introduction: reliability-aware microarchitecture	2005	-2.9549494759298174	13.162772308779552	1068120
1068563	EDA	seas: a system for early analysis of socs	2003	-3.272483052025178	12.23824897439697	1068590
1069327	EDA	a vector coprocessor architecture for embedded systems	2011	-1.9246695562786664	12.509955206286858	1069354
1069534	EDA	a two-level cache design space exploration system for embedded applications	2009	-1.6498074918000691	11.856440323404152	1069561
1069746	Embedded	high-level synthesis for reduction of wcet in real-time systems	2017	-1.9777655706876625	12.22569591338269	1069773
1069900	PL	industrial experience using rule-driven retargetable code generation for multimedia applications	1995	-2.349509781232105	12.24902226908834	1069927
1069919	Vision	implementation issues of image texture analysis and segmentation	1993	-1.9101232533187942	11.772439913499793	1069946
1070458	SE	multi-objective optimisations for a superscalar architecture with selective value prediction	2012	-1.7316187706770994	12.754603181538672	1070485
1071602	Arch	master interface for on-chip hardware accelerator burst communications	2007	-2.3300631489794763	12.239144910063725	1071629
1072239	Visualization	integrated communications and navigation module	2012	-2.7419778927306098	11.464800410961358	1072266
1073023	HCI	header compression in handel-c - an internet application and a new design language	2001	-2.3604967626928537	11.784130823739742	1073050
1073164	EDA	high level synthesis in an fpl-based computer aided prototyping environment	1992	-2.4147644430547004	11.770823299366008	1073191
1074156	EDA	h.264 decoder implementation on a dynamically reconfigurable instruction cell based architecture	2006	-1.984815781083972	12.51370434584216	1074183
1074314	EDA	a new scheduling algorithm for synthesizing the control blocks of control-dominated circuits	1995	-1.984247696570719	11.702790842918802	1074341
1074511	HPC	automatic synthesis of fpga processor arrays from loop algorithms	2003	-2.003370147097202	12.322566330562182	1074538
1074588	EDA	a market data feeds processing accelerator based on fpga	2013	-1.6544905858719907	13.19161191163869	1074615
1074676	Arch	the manarray( embedded processor architecture	2000	-1.5781895569382598	12.983521418255506	1074703
1074783	Arch	tailoring design for embedded computer vision applications	2015	-1.9694021869319585	11.899423469087449	1074810
1074949	EDA	kressarray xplorer: a new cad environment to optimize reconfigurable datapath array	2000	-2.2539921299210497	12.24145096388767	1074976
1075626	EDA	runtime partial reconfiguration for embedded vector processors	2007	-2.4284021388179804	12.991948253408149	1075653
1075717	EDA	power7 — verification challenge of a multi-core processor	2009	-2.9459778874574574	11.858538341099102	1075744
1075737	EDA	platform-based design for an embedded-fingerprint-authentication device	2005	-2.553230478411044	12.892236140164243	1075764
1076074	EDA	high level design validation: current practices and future directions	2004	-3.1024890671082863	11.93917919129899	1076101
1076657	EDA	smash: a heuristic methodology for designing partially reconfigurable mpsocs	2013	-2.013703553814296	13.173397096151893	1076684
1077421	EDA	aviv: a retargetable code generator for embedded processors	1999	-1.8182905047061515	12.545438540421793	1077448
1077703	Arch	a high performance 32-bit alu for programmable logic	2004	-3.08491008813415	13.103307937096545	1077730
1078653	Embedded	a cost-efficient risc processor platform for real time audio applications	2004	-2.0528472827671984	12.460189136730564	1078680
1079692	EDA	a unified hardware/software co-synthesis solution for signal processing systems	2011	-1.948402540222536	11.854808264747168	1079719
1079714	EDA	development of novel data compression technique for accelerate dna sequence alignment based on smith–waterman algorithm	2009	-3.3594071140009394	11.526838907484715	1079741
1079797	Embedded	on the design of flexible real-time schedulers for embedded systems	2009	-1.4517884067982076	13.158709764773594	1079824
1079994	EDA	teaching top-down asic/soc design vs bottom-up custom vlsi	2007	-3.191749183973968	12.142415851132512	1080021
1080146	EDA	altivec vector unit customization for embedded systems	2008	-1.5263852314108526	12.651049785232301	1080173
1081825	EDA	partitioning and exploration strategies in the tosca co-design flow	1996	-2.338223077241504	11.893745330639545	1081852
1082471	PL	a compiling technique for dataflow machines - new algorithm for optimum translation from control flow graph into dataflow graph	1996	-1.5890239011085716	11.487524401571154	1082498
1082481	EDA	cmaps: a cosynthesis methodology for application-oriented parallel systems	2000	-2.150656520981596	11.955507312302744	1082508
1082865	EDA	heterogeneous mpsoc architectures for embedded computer vision	2007	-1.8937430610383932	12.849887369725478	1082892
1083650	EDA	an embedded infrastructure of debug and trace interface for the dsp platform	2008	-2.4863668814643187	12.357462954403973	1083677
1084266	Arch	bridging the gap between fpgas and multi-processor architectures: a video processing perspective	2007	-1.5643012710535915	13.057510562736876	1084293
1084715	EDA	everlost: a flexible platform for industrial-strength abstraction-guided simulation	2006	-2.417583210359334	11.612867609073696	1084742
1084852	Embedded	processes, interfaces and platforms. embedded software modeling in metropolis	2002	-1.971598025834784	11.798761411576919	1084879
1085326	EDA	a coalescing-partitioning algorithm for optimizing processor specification and task allocation	1996	-2.0095155520119685	13.143849465347259	1085353
1085564	EDA	formal and informal methods for multi-core design space exploration	2014	-1.8502397383122045	12.36673259017345	1085591
1085588	EDA	a testbench design method suitable for fpga-based prototyping of reactive systems	1994	-3.0694899237714424	11.678819171832991	1085615
1085924	EDA	formal verification of an arm processor	1999	-2.6078607076479234	11.446043327643688	1085951
1086067	ML	mfast: a single chip highly parallel image processing architecture	1995	-2.1838115866714523	11.47220856954163	1086094
1086202	EDA	multi-sensor configurable platform for automotive applications	2006	-3.111036186872836	12.588969196914807	1086229
1086561	Arch	implementing dynamic information flow tracking on microprocessors with integrated fpga fabric (abstract only)	2010	-2.088909352090396	13.043267480284342	1086588
1086914	EDA	highly efficient simulation environment for hdtv video decoder in vlsi design	2002	-2.3303692165825116	12.321170596475136	1086941
1086979	EDA	a cost model for partial dynamic reconfiguration	2008	-2.7659334969839784	12.944837251546689	1087006
1087296	EDA	introduction to system level design for heterogeneous systems	2008	-2.208333854643643	12.343644326998492	1087323
1087463	HPC	multiprocessor system development for high performance signal processing applications	1997	-1.922405101812653	11.906741922655629	1087490
1087989	EDA	tron-compatible 16/32-bit microprocessors	1989	-1.531637507912421	12.044171487341805	1088016
1088105	EDA	multigranular simulation of heterogeneous embedded systems	2003	-2.100222440474753	12.073232593695032	1088132
1088166	Arch	an approach to programmable signal processor assemblers and simulators	1986	-1.5979190574764786	11.422680678928694	1088193
1088693	EDA	on the verification of multi-standard soc’s for reconfigurable video coding based on algorithm/architecture co-exploration	2008	-2.3581103528049963	12.166348557411682	1088720
1088889	Arch	serial interface for the zilog z80	1981	-2.298642482396154	11.44976447919096	1088916
1088914	EDA	top-down modeling of risc processors in vhdl	1993	-2.481866102214976	11.477792865360568	1088941
1089557	EDA	mapping real-life applications on run-time reconfigurable noc-based mpsoc on fpga	2010	-1.7729430285536596	13.156027273598188	1089584
1090116	EDA	dynamically reconfigurable architecture for image processor applications	1999	-1.781448559713752	12.139885796959064	1090143
1090260	Arch	network 11.5 tutorial: network modeling - without programming	1989	-1.8361615828920863	11.836606838179383	1090287
1090441	EDA	basic concepts for an hdl reverse engineering tool-set	1996	-2.298819479983004	11.47687740820797	1090468
1090614	Arch	context flow architecture	1990	-1.8214777295247904	11.39965290166062	1090641
1090931	EDA	task graph transformation to aid system synthesis	2002	-2.3566506832257943	12.465071469125506	1090958
1091703	Embedded	scprocessor builder: a tool to create and simulate processors in systemc	2012	-2.1416325969129604	11.502312912842855	1091730
1092096	Arch	ressim: a mixed-level simulator for dynamic coarse-grained reconfigurable processor	2013	-1.9685501142760968	12.63245842412955	1092123
1092237	EDA	fpga synthesis on the xc6200 using iris and trianus/hades (or from heaven to hell and back again)	1997	-2.241790201927969	11.637141877746727	1092264
1093204	Embedded	a design flow based on a domain specific language to concurrent development of device drivers and device controller simulation models	2009	-2.250511975163384	12.05682208410623	1093231
1094012	EDA	rapid prototyping of digital controllers using fpgas and esl/hls design methodologies	2013	-2.246099826801916	12.516491292564789	1094039
1094153	EDA	optimized code generation for programmable digital signal processors	1993	-1.8850099991409641	11.5904526791685	1094180
1094383	HPC	model-driven video decoding: an application domain for model transformations	2016	-1.9318027485302225	11.446616222386286	1094410
1094495	SE	a new approach to assembly software retargeting for microcontrollers	2000	-2.2490729136057954	11.316115307935718	1094522
1094684	EDA	integration of java processor core jsm into smartdev(ices)	2001	-2.214711722493904	11.923887327069506	1094711
1094899	EDA	rapid evaluation of custom instruction selection approaches with fpga estimation	2014	-2.2881337166940696	12.320427902019903	1094926
1095635	EDA	high-level synthesis methodologies for delay-area optimized coarse-grained reconfigurable coprocessor architectures	2010	-2.2484107498419057	12.780796572491159	1095662
1095889	EDA	a two-stage solution approach to multidimensional periodic scheduling	2001	-2.1735306015476987	11.484430413249836	1095916
1096063	Visualization	vmodex: a novel visualization tool for rapid analysis of heuristic-based multi-objective design space exploration of heterogeneous mpsoc architectures	2012	-2.611510109070583	11.85274525410098	1096090
1096594	EDA	isdl: an instruction set description language for retargetability and architecture exploration	2000	-2.060270846509092	11.76339760158952	1096621
1096611	EDA	hw-sw emulation framework for temperature-aware design in mpsocs	2007	-2.1195410371970818	13.081848365890695	1096638
1096750	EDA	a holistic methodology for network processor design	2003	-2.331703733156324	12.659416630529533	1096777
1097629	Arch	multiplier/shifter design tradeoffs in a 32-bit microprocessor	1989	-2.637281068361591	13.036939446958066	1097656
1097966	EDA	automatic reconfigurable system-on-chip design with run-time hardware/software partitioning	2009	-1.923338465926572	12.306103681590653	1097993
1098038	Robotics	implementation of a digital color copier using a vliw simd architecture	2004	-1.6325762176960117	11.907032459403073	1098065
1098997	EDA	a framework to the design and programming of many-core focal-plane vision processors	2015	-1.6228155846896783	12.43725604514729	1099024
1099129	Networks	the programmable network prototyping system	1989	-2.5928305607245146	12.504070353253784	1099156
1099649	EDA	exploiting intellectual properties in asip designs for embedded dsp software	1999	-1.6854513297381557	12.178147773967249	1099676
1100097	EDA	system level optimization and design space exploration for low power	2001	-2.8481009320832147	12.751783412527326	1100124
1100960	EDA	systematic preprocessing of data dependent constructs for embedded systems	2006	-1.8611124593713	13.094198112222399	1100987
1101002	Embedded	the strange pair: ip-xact and univercm to integrate heterogeneous embedded systems	2012	-2.550076462088059	11.50021868442328	1101029
1101572	EDA	migrating software to hardware on fpgas	2004	-1.682863352568104	12.412227854276626	1101599
1101634	Arch	mapping of nomadic multimedia applications on the adres reconfigurable array processor	2009	-2.051895233191133	13.002206012054375	1101661
1103541	Arch	algorithm-architecture co-design by example: a coprocessor for on-line arithmetic	1995	-2.0684455763097134	11.858514415504127	1103568
1104035	EDA	an algorithm for hardware/software partitioning using mixed integer linear programming	1997	-2.0630537975899954	12.692019322885535	1104062
1104152	Embedded	embedding formal performance analysis into the design cycle of mpsocs for real-time streaming applications	2012	-1.7382224207905406	12.128044116900409	1104179
1104163	EDA	an integrated hardware-software cosimulation environment for heterogeneous systems prototyping	1995	-1.9933954223525008	11.832001269786925	1104190
1104197	EDA	an embedded dynamically self-reconfigurable master-slaves mpsoc architecture	2008	-2.504056757250632	12.857841937984654	1104224
1104318	EDA	synthesis of provably-correct hardware with options	2010	-1.8780708200483485	12.124023771063097	1104345
1104435	EDA	isa based system design language in hw/sw co-design environment	2002	-2.1937427478867595	11.728294910037494	1104462
1105014	EDA	aden: an environment for digital receiver asic design	1995	-2.522077259090981	12.072150014916074	1105041
1105272	EDA	instruction-level hardware/software partition through dfg exploration	2011	-1.807592557299165	12.74675752109215	1105299
1105478	EDA	rapid implementation of embedded systems using xilinx zynq platform	2016	-2.353152259796774	12.364126271934758	1105505
1105780	EDA	automatic generation of vhdl code for self-timed circuits from simulink specifications	2007	-2.7709790908073373	11.371121780283115	1105807
1106125	EDA	interface synthesis: a vertical slice from digital logic to software components	1998	-2.8897298972849286	11.671986106519412	1106152
1106310	EDA	mapping dsp applications onto high-performance architectural templates with inlined flexibility	2008	-1.5921250876780433	12.398803661164546	1106337
1106689	HPC	an enhanced polis framework for fast exploration and implementation of i/o subsystems on csoc platforms	2002	-2.124235673379649	12.522956043863786	1106716
1107459	EDA	automatic integration of non-bus hardware ip into soc-platforms for use by software	2008	-2.0928430373554625	11.955764268333624	1107486
1108272	EDA	component selection, scheduling and control schemes for high level synthesis	1994	-2.7900064530182043	12.372911084595382	1108299
1108509	Arch	design and implementation of an ip-core based safety-related communication architecture on fpga	2009	-2.6662135091892725	12.343568467222367	1108536
1108795	EDA	a readback based general debugging framework for soft-core processors	2016	-2.2359094272903306	11.930938464632051	1108822
1109749	Embedded	a procedure for software synthesis from vhdl models	1997	-1.7707114122568806	11.74606108201646	1109776
1109798	Arch	emulation of computer networks by microprogrammable microcomputers	1974	-1.6706841262317969	11.708288397690124	1109825
1109808	Vision	quku: a fast run time reconfigurable platform for image edge detection	2006	-1.852137563338467	12.504980329339302	1109835
1110087	Graphics	hardware acceleration of graphics and imaging algorithms using fpgas	2002	-1.5659629578938716	11.814052630141852	1110114
1110476	EDA	partial reconfiguration on a real-time target detection and tracking system	2014	-2.222059213625798	12.769471323074924	1110503
1110770	Arch	design of a megabit semiconductor memory system	1970	-2.4152460329931107	11.871285209939506	1110797
1110824	AI	a cycle-accurate transaction level systemc model for a serial communication bus	2009	-2.58026997550008	12.0031805970426	1110851
1110952	DB	maintaining virtual areas on fpgas using strip packing with delays	2009	-1.6375530599079224	12.851735542727225	1110979
1111104	EDA	systemc-ams sdf model synthesis for exploration of heterogeneous architectures	2010	-2.31204191220041	12.461504187704055	1111131
1111323	Arch	the intel 376 family for embedded processor applications	1988	-1.7164260303214574	12.041475290984232	1111350
1111518	EDA	redefis: a system with a redefinable instruction set processor	2006	-2.052369056217729	12.523401704689087	1111545
1111864	EDA	cyclic redundancy checking (crc) accelerator for the flexcore processor	2010	-2.0969078718252305	13.056189692797412	1111891
1112100	EDA	accelerating source-level timing simulation	2016	-2.383587624599805	11.31151587410532	1112127
1112529	Arch	asics vs asips (panel)	1994	-2.2802938640416386	12.534543065353613	1112556
1112621	Arch	design of a bit-serial floating point unit for a fine grained parallel processor array	2003	-2.0879059174678205	12.203051677504618	1112648
1112724	EDA	parallel waveform relaxation of circuits with global feedback loops	1992	-3.119612001152672	12.339561456056002	1112751
1113145	EDA	fpga implementation of token-based self-timed processors: a case study	2017	-2.6217076176600735	12.336587012565571	1113172
1113396	Arch	imapcar: a 100 gops in-vehicle vision processor based on 128 ring connected four-way vliw processing elements	2011	-2.2958033607414325	12.297697014847454	1113423
1113689	Arch	hot chips 23	2012	-2.810853848027624	12.977189711699257	1113716
1114027	EDA	design of a processor optimized for syntax parsing in video decoders	2011	-2.023347667653129	12.503927614145855	1114054
1114642	EDA	implementing fine grain processor arrays on field-programmable logic	2000	-1.6232496866970405	11.466907363519304	1114669
1114741	EDA	inter-procedural resource sharing in high level synthesis through function proxies	2015	-2.1258760498871583	11.829208043573153	1114768
1114861	EDA	the transmogrifier-4: an fpga-based hardware development system with multi-gigabyte memory capacity and high host and memory bandwidth	2005	-1.5394099640539225	13.093725445050838	1114888
1116184	Arch	stacked fsmd: a power efficient micro-architecture for high level synthesis	2004	-2.6694815951447497	11.92857733223524	1116211
1116249	EDA	system-on-programmable-chip approach enabling online fine-grained 1d-placement	2004	-2.1905857610737125	13.098860995992535	1116276
1116380	EDA	floating-point operation based reconfigurable architecture for radar processing	2016	-1.9431985736225892	12.772809606474276	1116407
1116456	EDA	system-level exploration of association table implementations in telecom network applications	2002	-1.7452001293220678	12.890307398758145	1116483
1117336	EDA	soc design of speaker connection system by efficient cosimulation	2006	-2.566796081945934	11.860166635341509	1117363
1117796	Embedded	modular construction and power modelling of dynamic memory managers for embedded systems	2004	-2.268065596918266	12.696784857641456	1117823
1117961	EDA	a methodology for simulation and synthesis of mixed hardware/software systems	1994	-2.1646542915946205	11.76495700780082	1117988
1118085	EDA	a universal technique for fast and flexible instruction-set architecture simulation	2002	-1.5684223768073666	12.115524065553679	1118112
1118745	EDA	developments in 16-bit microprocessors	1980	-2.824322299976348	12.000558926661794	1118772
1118837	Arch	code coverage and input variability: effects on architecture and compiler research	2002	-2.4409084374897616	11.752588858125362	1118864
1119920	Mobile	an implementation of open source operating system on multiprocessor system-on-a-chip	2006	-1.7223549698216736	12.279500564618546	1119947
1120460	EDA	vlsi signal processing in fpgas	1999	-3.2415367971041125	13.114343228561836	1120487
1120498	EDA	hardware reuse in modern application-specific processors and accelerators	2011	-2.250088214110498	12.819658702326395	1120525
1120751	EDA	vcore-based design methodology	2003	-2.9824826851957558	11.864246571659882	1120778
1120976	EDA	rapid prototyping of a dvb-sh turbo decoder using high-level-synthesis	2009	-2.3300075302758567	12.18830301303905	1121003
1121665	EDA	rapid prototyping for dsp circuits using high level design tools	1994	-2.65196463981094	11.843115399750385	1121692
1121794	Arch	a hybrid decoder configuration of mpeg-4 and avs in reconfigurable video coding framework	2009	-2.158061587418393	11.30947158219378	1121821
1122293	SE	architecture and design of an open ate to incubate the development of third-party instruments	2005	-3.169753423056563	11.906250196610868	1122320
1122855	EDA	efficient resource arbitration in reconfigurable computing environments	2000	-2.33256868902325	12.372333317696855	1122882
1123101	Arch	mapping of dsp algorithms on the montium architecture	2003	-2.2475521018831377	13.053880056263267	1123128
1123291	Embedded	a single-chip mpeg2 mp@hl decoder for dtv recording/playback systems	2001	-2.2311101362533425	12.076951855468586	1123318
1124892	EDA	multi-level reconfigurable architectures in the switch model	2006	-2.034730742994018	13.107748766825747	1124919
1125024	Arch	design of a simd multimedia soc platform	2007	-1.7643324882374762	12.621533156201904	1125051
1127296	EDA	a methodology and a case-study for network-on-chip based mp-soc architectures	2007	-2.23875879329894	12.402129487194436	1127323
1127983	EDA	a resource optimized soc kit for fpgas	2007	-3.0629461056390017	12.433555137029215	1128010
1129871	EDA	reconfigurable architectures for embedded systems	2008	-2.127490222930533	12.806794348320794	1129898
1130028	EDA	a design flow for configurable embedded processors based on optimized instruction set extension synthesis	2006	-2.093772705443849	12.389238566501215	1130055
1130422	DB	configurable i/o integration to reduce system-on-chip time to market: ddr, pcie examples	2013	-3.1182506934354715	12.368009906554475	1130449
1130553	EDA	a vhdl-based hw/sw cosimulation of communication systems	2001	-2.519146743017501	11.698478269329716	1130580
1130805	EDA	scheduling and energy-distortion tradeoffs with operational refinement of image processing	2010	-1.73323192843673	13.038023143834677	1130832
1131312	EDA	flexibility inlining into arithmetic data-paths exploiting a regular interconnection scheme	2007	-2.2975285565690027	13.07695521499101	1131339
1131792	Arch	software/hardware co-design implementation for fractal image compression	1999	-2.003759578505387	11.520538447003226	1131819
1132004	EDA	proposition of a benchmark for evaluation of cores mapping onto noc architectures	2005	-2.3724129640504867	12.484591478198027	1132031
1132382	EDA	features, design tools, and application domains of fpgas	2007	-3.1215351834064453	12.807569204248269	1132409
1132681	SE	synthesizing software defined radio components from rosetta	2008	-2.8375421280306568	12.701034544735544	1132708
1133332	HPC	multi-level simulation for vlsi on the parallel object-oriented machine	1989	-3.2270041836750822	11.682914623620064	1133359
1133400	Robotics	using sysml for modelling and code generation for smart sensor asics	2018	-2.6200814665944083	11.761837876394113	1133427
1136231	EDA	novel test detection to improve simulation efficiency — a commercial experiment	2012	-2.297357662870746	12.146955332085296	1136258
1136483	EDA	analyzing packaging trade-offs during system design	1998	-3.134322187527486	12.129174304667634	1136510
1136611	Embedded	an intuitive design approach for implementing real time audio effects	2013	-2.280650690503463	11.398862993927471	1136638
1137301	Arch	architecture and applications of dado: a large-scale parallel computer for artificial intelligence	1983	-1.4811271250442863	11.701371702327256	1137328
1137437	EDA	graph minor approach for application mapping on cgras	2012	-1.6174490584898549	12.851472744705037	1137464
1137559	EDA	parallelism analysis of h.264 decoder and realization on a coarse-grained reconfigurable soc	2013	-2.0650161620036247	11.56915164236702	1137586
1139205	EDA	quality-driven template-based architecture synthesis for real-time embedded socs	2006	-2.8869835675288043	12.333720220317511	1139232
1140035	Metrics	a platform-independent methodology for performance estimation of streaming media applications	2002	-1.716298343845666	12.483432182287205	1140062
1140509	Arch	a first-step towards an architecture tuning methodology for low power	2000	-2.271085954839797	12.198631543040616	1140536
1140620	EDA	a combined approach to high-level synthesis for dynamically reconfigurable systems	2000	-2.14254573769092	12.719429870985206	1140647
1140975	EDA	verification driven formal architecture and microarchitecture modeling	2007	-2.574593338483097	11.315044733886893	1141002
1142029	Embedded	localized payload management approach to payload control and data acquisition architecture for space applications	2007	-2.802727067945628	12.117285140182045	1142056
1142112	EDA	building custom fir filters using system generator	2002	-2.6205273065803705	11.80494626188821	1142139
1142136	EDA	dynamically reconfigurable logic lsi-pca-1	2001	-3.1764965819547903	12.402557860823293	1142163
1142726	Arch	low power microarchitecture with instruction reuse	2008	-1.8002343481088583	12.534417627870829	1142753
1142826	EDA	conflict-free fft circuit using loop architecture by 5-bank memory system	2014	-2.6157389630272347	12.781612258656828	1142853
1142983	Arch	flexible in-silicon checking of run-time programmable assertions	2016	-1.8655657044820613	11.979659354196905	1143010
1143083	EDA	transaction level model of hdmi transmitter based on system verilog	2015	-2.7809162878730582	12.242187009302494	1143110
1143169	EDA	embedded empirical mode decomposition intellectual property core	2014	-2.176742936640407	11.65643134583085	1143196
1143174	EDA	an accumulator chip	1969	-3.3114545279037584	11.644507617544631	1143201
1143334	EDA	reconfigurable frame-grabber for real-time automated visual inspection (rt-avi) systems	2001	-1.809260367382632	11.883954625946656	1143361
1143420	EDA	using a soft core in a soc design: experiences with picojava	2000	-3.191006267531057	12.818312006842444	1143447
1143478	EDA	quadratic zero-one programming-based synthesis of application-specific data paths	1993	-2.2723772961252893	12.005873974945347	1143505
1144268	EDA	mixed-level cosimulation for fine gradual refinement of communication in soc design	2001	-3.0546879277592187	11.881950641007267	1144295
1144693	Embedded	qduino: a multithreaded arduino system for embedded computing	2015	-1.6869031310261935	11.667810829790016	1144720
1144889	EDA	optimization of reconfiguration overhead by algorithmic transformations and hardware matching	2005	-1.941635148848353	12.76800018344878	1144916
1144997	EDA	towards closing the specification gap by integrating algorithm-level and system-level design	2015	-2.5260485978019265	11.56278046248142	1145024
1145373	EDA	"""""""multi-circuit"""": automatic generation of an application specific configurable core for known set of application circuits"""	2016	-3.2148887480592734	12.622720483214724	1145400
1146093	EDA	automatic testbench generation for rearchitected designs	2007	-3.254578921876518	11.497068529855687	1146120
1146223	Logic	functional verification of the cmos s/390 parallel enterprise server g4 system	1997	-2.7775347436946123	12.28350427086565	1146250
1146767	Arch	modeling instruction semantics in adl processor descriptions for c compiler retargeting	2006	-1.8744434254520328	12.068157886788313	1146794
1147377	EDA	platforms for cyber-physical systems - fractal operating system and integrated development environment for the physical world	2016	-2.822674993614623	12.662286183321164	1147404
1147378	EDA	a new space digital signal processor design	2013	-2.7597086200078254	12.368408343807726	1147405
1147526	EDA	automated generation of custom processor core from c code	2012	-1.7678737302487562	12.923092534639233	1147553
1148281	EDA	a dynamically reconfigurable architecture for embedded systems	2001	-2.5123326582838548	12.95274521607533	1148308
1148772	EDA	microprocessor code compactness	1979	-1.436214853982368	11.580071368580143	1148799
1149086	Logic	formal specification and verification of arm6	2003	-2.5981587944187736	11.636165619117971	1149113
1149663	EDA	adaptive software-augmented hardware reconfiguration with dataflow design automation	2017	-2.0769590365661044	12.3632306401695	1149690
1150070	Logic	performance analysis of concurrent systems with early evaluation	2006	-2.902995766688772	11.758966791017812	1150097
1150090	EDA	critical path driven cosynthesis for heterogeneous target architectures	1997	-1.4842643333251706	12.780986776618375	1150117
1150352	EDA	quantitative measurements of fpga utility in special and general purpose processors	1993	-1.730288165849179	12.112328899925494	1150379
1151156	EDA	power-aware multicore soc and noc design	2011	-1.4682163685572571	12.79963723012769	1151183
1151417	EDA	a high performance data-path to accelerate dsp kernels	2004	-2.481493019389737	12.383058684469855	1151444
1151436	EDA	phideo: a silicon compiler for high speed algorithms	1991	-2.355267454685108	12.019013669708722	1151463
1151443	EDA	datapath merging and interconnection sharing for reconfigurable architectures	2002	-1.9857147303753464	13.106170648574768	1151470
1151547	EDA	high-level system modeling and architecture exploration with systemc on a network soc: s3c2510 case study	2004	-2.5110420656425605	12.235695178970142	1151574
1152749	EDA	adaptive threshold non-pareto elimination: re-thinking machine learning for system level design space exploration on fpgas	2016	-2.2736003985666584	13.075333416407009	1152776
1153067	EDA	accelerating rtl simulation by several orders of magnitude using clock suppression	2006	-3.2882421361577183	12.281815581482663	1153094
1153161	EDA	functional verification of a usb host controller	2008	-2.8922351184177564	11.915182472923627	1153188
1153549	EDA	a machine learning approach for area prediction of hardware designs from abstract specifications	2018	-2.8017412418162135	11.382085446758346	1153576
1153591	Arch	the power pc 601 microprocessor	1993	-2.156267427317268	12.627494357576065	1153618
1154347	Embedded	simulation to arm processors based on the instruction's eigenvalue	2015	-1.8520331847262264	11.93898341778241	1154374
1154741	Arch	two-level configuration for fpga: a new design methodology based on a computing fabric	2012	-1.8126382305736408	12.502670925725992	1154768
1154746	EDA	local interpolation-based polar format sar: algorithm, hardware implementation and design automation	2013	-2.093067198583017	13.038500774224985	1154773
1154829	Arch	an 0.5-µm cmos analog random access memory chip for teraops speed multimedia video processing	1999	-2.909096854718616	12.35188838414264	1154856
1155649	Embedded	model-based design and implementation of an adaptive digital predistortion filter	2015	-1.7383432980918998	12.572459607390357	1155676
1155712	Arch	a distributed colouring algorithm for control hazards in asynchronous pipelines	2004	-3.3084832268598805	13.063777229437575	1155739
1156335	EDA	on the verification of a wimax design using symbolic simulation	2012	-2.6629090599428373	11.958103287489962	1156362
1156571	AI	design and application of multi-stage reconfigurable signal processing flow on fpga	2015	-2.5032297653851736	11.966766667469928	1156598
1156997	EDA	system prototypes: virtual, hardware or hybrid?	2009	-2.8751871408002967	12.120662470011949	1157024
1158875	Arch	use of read only memory in illiac iv	1970	-1.7054864685706108	11.676514185605626	1158902
1159172	Arch	using simulation to analyze pulse stuffing network jitter	1977	-3.0746808705139697	11.302904159875064	1159199
1159555	EDA	automatic bus matrix synthesis based on hardware interface selection for fast communication design space exploration	2007	-2.0470516226252133	12.986415878864687	1159582
1159953	EDA	cdma based interconnect mechanism for sopc	2012	-3.3010080714503522	12.421036671582675	1159980
1160356	ML	design of a processing board for a programmable multi-vsp system	1993	-2.0602126125804574	11.780259896440494	1160383
1160460	EDA	deployment of run-time reconfigurable hardware coprocessors into compute-intensive embedded applications	2012	-1.622139218483522	12.878532846301393	1160487
1160827	EDA	systematic cycle budget versus system power trade-off: a new perspective on system exploration of real-time data-dominated applications	2000	-2.2635518720153094	12.833323837832095	1160854
1160870	Arch	cobra: a 100-mops single-chip programmable and expandable fft	1999	-1.967286316325608	12.081438059171152	1160897
1161109	Arch	a vliw processor for real-time signal processing	1996	-1.8153916183836767	12.3270071202701	1161136
1161237	Vision	real time face recognition using single face per person database	2009	-1.6638663423391202	11.37164853142435	1161264
1161319	EDA	reclocking for high-level synthesis	1995	-3.24688837439479	12.126295866021678	1161346
1161966	EDA	hardware synthesis for multi-dimensional time	2003	-1.9666912117831623	11.41935690914553	1161993
1162124	Robotics	an integrated development environment for reconfigurable operators array	2013	-2.2017855149689627	11.643470541254489	1162151
1162617	EDA	system-level mp-soc design space exploration using tree visualization	2009	-2.6678120073638443	11.962879105825007	1162644
1163255	Robotics	a simulation testbed for biologically inspired robots and their controllers	1998	-2.1898290348161606	11.590041882346704	1163282
1163814	Arch	zero-delay large signal convolution using multiple processor architectures	2017	-1.7588414325718222	11.303556271480035	1163841
1164204	EDA	early timing estimation for system-level design using fpgas (abstract only)	2012	-2.643284160532821	12.525799313178434	1164231
1164305	EDA	a new placement approach to minimizing fpga reconfiguration data	2008	-2.9854058078037475	12.917866073805154	1164332
1164323	EDA	vdhl development system and coding standard	1996	-2.6056757931520744	11.754751052754548	1164350
1164840	EDA	a new description language for data-driven asynchronous circuits and its design flow	2009	-3.1806268706961465	11.857460480651353	1164867
1165274	Arch	software-driven hardware development	2015	-1.6358666236960766	11.925131699018634	1165301
1165455	EDA	xmaml: a modeling language for dynamically reconfigurable architectures	2009	-2.1987739350398705	12.470285936909873	1165482
1165623	EDA	a case study of aop and oop applied to digital hardware design	2011	-2.1423979834774163	11.947670756927414	1165650
1165883	EDA	an alternative solution for reconfigurable coprocessors hardware and interface synthesis	1999	-2.0798513193251096	12.046921592093144	1165910
1166681	EDA	scala based fpga design flow (abstract only)	2017	-2.0230490064694453	11.874329352991971	1166708
1167245	EDA	system-level performance/power analysis for platform-based design of multimedia applications	2007	-1.9447476016781065	12.437125465905602	1167272
1167306	EDA	runtime verification for multicore soc with high-quality trace data	2013	-2.8941601743444205	12.369454886621197	1167333
1167446	Embedded	effects of concurrent access to embedded multicore microcontrollers with hard real-time demands	2018	-2.147395761426664	12.071964699142752	1167473
1167696	EDA	conscep: a configurable soc emulation platform for c-based fast prototyping	2005	-2.2216364759437557	12.061573417617645	1167723
1168574	EDA	a methodology for constraint-driven synthesis of on-chip communications	2009	-2.8058219960929462	11.936018312003155	1168601
1168809	EDA	an efficient hierarchical fuzzy approach for system level system-on-a-chip design	2006	-2.270302434144877	12.809364653031334	1168836
1168947	EDA	a performance driven approach for hardware synthesis of guarded atomic actions	2005	-2.734286433074609	11.322708768256838	1168974
1169439	EDA	reconfigurable digital channelizer design using factored markov decision processes	2018	-2.503984066573836	12.79959639913333	1169466
1170177	EDA	streamroller:: automatic synthesis of prescribed throughput accelerator pipelines	2006	-1.461346502110077	12.7172134410215	1170204
1170204	Arch	the logic machine: a modular computer design system	1974	-2.199810985455368	12.010763946698868	1170231
1170720	EDA	a systemc language extension for high-level reconfiguration modelling	2008	-2.3253438321831217	11.516001766453815	1170747
1170851	HCI	characterizing the performance and power consumption of 3d mobile games	2013	-1.501354584323419	12.793478013170825	1170878
1170990	EDA	dsps see gains in their impact on new medical imaging designs [special reports]	2010	-2.886122995685409	12.368700998930704	1171017
1171156	EDA	retargetable generation of code selectors from hdl processor models	1997	-1.9802449626550416	11.803008690331955	1171183
1171502	EDA	parameter space representation of pareto front to explore hardware-software dependencies	2015	-2.4052823924738758	12.851172898142073	1171529
1172466	EDA	a design methodology for communication infrastructures on partially reconfigurable fpgas	2007	-2.4498377506084372	12.631297633372398	1172493
1172661	SE	considering test economics in the process of hardware/software partitioning	1996	-2.1143775513584893	12.420235112574966	1172688
1173474	EDA	accelerating design space exploration using pareto-front arithmetics	2003	-2.3076417151240936	12.727158622566886	1173501
1173595	Arch	robust software partitioning with multiple instantiation	2012	-1.734621363865346	11.934074517237391	1173622
1173864	Arch	customized exposed datapath soft-core design flow with compiler support	2010	-1.5005527464689807	12.765642054356023	1173891
1174635	Embedded	a framework for efficient evaluation and comparison of ees models	2014	-2.7287385235766743	12.31242290110008	1174662
1175513	EDA	an hla-based formal co-simulation approach for rapid prototyping of heterogeneous mixed-signal socs	2017	-2.6685211421368225	11.547772123223732	1175540
1175686	EDA	simrpu: a simulation environment for reconfigurable architecture exploration	2014	-2.1668588309044052	12.586438301220234	1175713
1175707	EDA	framework for synthesis of virtual pipelines	2002	-1.5201942559102115	12.546610596615114	1175734
1175740	EDA	joint algorithm developing and system-level design: case study on video encoding	2013	-2.0397304390639173	12.347219435143245	1175767
1175999	EDA	high-level synthesis revised - generation of fpga accelerators from a domain-specific language using the polyhedron model	2013	-1.543050106060012	11.78694694034272	1176026
1176379	Graphics	a system-level model of design space exploration for a tile-based 3d graphics soc refinement	2009	-2.3927610416407914	12.30263460484144	1176406
1176678	Arch	r&d challenges and emerging solutions for multicore deployment/configuration optimization	2010	-2.516378585129217	12.854108107119258	1176705
1177191	Vision	leave the wires to last-functional evaluation of the ieee std 1149.5 module test and maintenance bus	1995	-3.3427363044913965	11.534688606921463	1177218
1178343	EDA	beyond upf & cpf: low-power design and verification	2011	-3.1952429624735985	12.342548609838842	1178370
1178693	EDA	algorithm selection: a quantitative optimization-intensive approach	1999	-2.534000569986245	12.57407389803524	1178720
1178845	EDA	designing coarse-grain reconfigurable architectures by inlining flexibility into custom arithmetic data-paths	2009	-2.4564050584570034	12.882926153889446	1178872
1178922	Embedded	modeling and mapping of optimized schedules for embedded signal processing systems	2013	-1.8546914399815944	12.155132187457065	1178949
1179001	Arch	partitioning program into hardware and software	2001	-2.049727545455857	11.692285613392142	1179028
1179071	EDA	nero mastering 300k cnn cells	2013	-1.552079779555858	11.877027678030288	1179098
1179996	Arch	reconfigurable discrete cosine transform processor for object-based video signal processing	2004	-1.8542076810712504	12.724168743279787	1180023
1180459	DB	special tutorial: the organization of electronic cyclic memories	1976	-3.0433403855544148	13.029260838724616	1180486
1180647	EDA	hardware/software partitioning of embedded system in ocapi-xl	2001	-2.0046359119581467	12.266953316548074	1180674
1181693	EDA	using relocatable bitstreams for fault tolerance	2007	-3.1768512385355616	13.096752093467556	1181720
1182196	EDA	matlab/simulink based hardware/software co-simulation for designing using fpga configured soft processors	2005	-1.7251160759566426	12.29157073320043	1182223
1182487	Arch	an integrated toolchain for overlay-centric system-on-chip	2018	-2.3236074362368413	12.30477688321555	1182514
1182710	Arch	accelerating a multiprocessor reconfigurable architecture with pipelined vliw units	2005	-1.8394333071175384	12.833927735853234	1182737
1183240	EDA	fpga supercomputing platforms, architectures, and techniques for accelerating computationally complex algorithms	2009	-1.5197108570333582	11.844822121681066	1183267
1183477	Arch	generic control flow reconstruction from assembly code	2002	-1.679004154956064	11.878259567294625	1183504
1183654	EDA	two novel approaches to online partial bitstream relocation in a dynamically reconfigurable system	2007	-2.3407786442885565	13.061869703310995	1183681
1183691	EDA	an approach to software performance evaluation on customized embedded processors	2008	-1.8415812355957857	12.71023214884563	1183718
1183985	EDA	run-time reconfiguration at xilinx (invited talk)	2000	-3.026671894177416	12.396730904693985	1184012
1184053	EDA	design methodology management-a cad framework initiative perspective	1990	-3.04162041713939	11.839389055832296	1184080
1184229	Mobile	soft multiprocessor systems for network applications (abstract only)	2005	-2.104586159485288	13.064012847494519	1184256
1184617	EDA	rapid prototyping methodology for multiprocessor implementation of digital signal processing systems	1995	-2.1891899790568714	12.371753062721961	1184644
1184882	SE	fpgas in critical hardware/software systems	2003	-2.6365403600374693	11.905666027068673	1184909
1185053	SE	ieee 1500 compliant test wrapper generation tool for vhdl models	2010	-3.008584190113668	11.774318071548336	1185080
1185154	EDA	roundtable: adding reconfigurable logic to soc designs	2001	-3.025537199370777	11.399753805685373	1185181
1185406	EDA	model based design needs high level synthesis - a collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design	2009	-2.830616047738548	11.82476191211826	1185433
1186015	EDA	geometric parallelism and cyclo-static data flow in grape-ii	1994	-1.5467576774971523	11.918712233973825	1186042
1186125	EDA	model checking of global power management strategies in software with temporal logic properties	2013	-2.915263580368507	12.093504556700802	1186152
1186621	EDA	high-level specification of behavioural hardware models with modes	1994	-2.36675050427555	11.657343765061247	1186648
1186888	Embedded	flexware: a retargetable embedded-software development environment	2002	-1.9431812700268405	12.03038952187534	1186915
1187016	Arch	simulation of computer architectures: simulators, benchmarks, methodologies, and recommendations	2006	-1.804059001966676	12.734024322374404	1187043
1187464	EDA	non-cyclic design space exploration for asips - compiler-centered microprocessor design (comet)	2016	-2.1408833065487984	11.713423300577672	1187491
1187805	Robotics	architecture of an integrated software-hardware system for accelerated image processing	2008	-1.9766405534890157	11.774050386091151	1187832
1188183	Robotics	a software development system for fpga-based data acquisition systems	1996	-1.6833597644037324	11.541344928052766	1188210
1188240	PL	a floating-point to integer c converter with shift reduction for fixed-point digital signal processors	1999	-1.8462443247675902	12.08613365897137	1188267
1188477	Embedded	on real-time implementation of the bnlms algorithm using the sharc adsp-21489	2018	-2.0778683806445826	12.39508113235924	1188504
1189268	HPC	move32int, a sea of gates realization of a high performance transport triggered architecture	1993	-2.1181360644016496	13.140328184574626	1189295
1189352	Arch	dap - a distributed array processor	1973	-1.5009465450563084	11.313600809951865	1189379
1189412	EDA	automatic generation of spatial and temporal memory architectures for embedded video processing systems	2007	-1.7092524021953417	12.48461813935401	1189439
1189624	EDA	entwurfsraumexploration heterogener multi-prozessor-systeme	2010	-1.6896458618730197	12.27737447277668	1189651
1190444	EDA	special purpose fpga for high-speed digital telecommunication systems	1995	-3.0786777144633284	12.144942388238066	1190471
1191004	EDA	towards the generic reconfigurable accelerator: algorithm development, core design, and performance analysis	2013	-1.8018541502885803	12.741139814965436	1191031
1191043	Arch	masco: an academic exercise in computer design using microprogramming	1984	-2.1402187112472255	11.705894135975267	1191070
1191109	EDA	a hardware accelerated framework for the generation of design validation programs for smt processors	2010	-1.65343743231906	12.531113307254989	1191136
1191517	EDA	vph: versatile routability-driven place algorithm for hierarchical fpgas based on vpr	2007	-2.5418396420659737	13.068561122129415	1191544
1192068	EDA	a versatile framework for fpga field updates: an application of partial self-reconfiguation	2003	-2.5623519183039685	12.4186132434377	1192095
1192270	EDA	high-level system modeling for rapid hw/sw architecture exploration	2009	-2.268196468502152	12.525548688456636	1192297
1192757	EDA	a design flow for architecture exploration and implementation of partially reconfigurable processors	2008	-2.0551783236208205	12.39663434489722	1192784
1193677	EDA	system-on-chip oriented fault-tolerant sequential systems implementation methodology	2001	-3.0157693800626832	12.646366156824884	1193704
1193777	PL	the design of software interfaces in spec	1988	-2.544288877417439	11.43523099333213	1193804
1194385	HPC	fast model-based test case classification for performance analysis of multimedia mpsoc platforms	2009	-1.7538451121619167	12.936130282664664	1194412
1194431	EDA	design of ps2 keyboard controller ip core based on sopc	2011	-2.4053384267746463	11.788365479523046	1194458
1194803	SE	a new architecture to cross-fertilize on-line and manufacturing testing	2011	-3.3204741718472395	12.090955200525002	1194830
1194978	ML	poster: soeasy - a software framework for easy peripheral control programming in diverse hardware platforms	2016	-2.008293688593916	11.592468030685222	1195005
1195048	EDA	optimizing simulation speed of fpga model-based synthesis	2016	-2.1400796333484973	12.16558733585526	1195075
1195181	EDA	fpga pipeline synthesis design exploration using module selection and resource sharing	2007	-2.5628763898066462	12.875235318737948	1195208
1195249	EDA	fine-grained manipulation of fpga configuration for incremental design	2013	-2.421244390820356	12.739947954847805	1195276
1195621	EDA	hardware multitasking in dynamically partially reconfigurable fpga-based embedded systems	2011	-1.7442138096789137	12.674047229451029	1195648
1195660	EDA	resp: a non-intrusive transaction-level reflective mpsoc simulation platform for design space exploration	2008	-1.891724791094716	11.80690661271812	1195687
1195674	Arch	m 2 e: a multiple-input, multiple-output function extension for risc-based extensible processors	2006	-2.169821653351054	13.193116566724358	1195701
1195746	Arch	application specific microprocessor [ns3200/ep family]	1990	-1.8960852967653816	12.049444215498593	1195773
1195801	EDA	a technique for the identification of reconfigurable resources of flexible communication systems	2011	-3.033266194347312	12.919177730903456	1195828
1196083	Logic	simulation meets verification: checking temporal properties in systemc	2000	-3.0027498933444203	11.364260229647096	1196110
1196115	EDA	optimization of patch antennas via multithreaded simulated annealing based design exploration	2017	-1.8001193079526414	13.044919058571482	1196142
1196357	EDA	evaluation of driver assistance systems with a car simulator using a virtual and a real fpga platform	2013	-2.4817061793398056	11.557260531019395	1196384
1197834	EDA	vfp: an environment for the multi-level specification, analysis, and synthesis of hardware algorithms	1985	-2.6001259864411725	11.55961815943074	1197861
1197872	EDA	a unified dft architecture for use with ieee 1149.1 and vsia/ieee p1500 compliant test access controllers	2001	-3.1590176655511555	11.784024917930715	1197899
1198049	EDA	a novel fpga design framework with vlsi post-routing performance analysis (abstract only)	2013	-3.170121411239555	11.8775949592468	1198076
1198240	Robotics	using the open library architecture (ola) open source api in heterogeneous design flows (invited)	2002	-3.2073830153382983	11.877125087989356	1198267
1198330	EDA	a programmable calibration/bist engine for rf/analog blocks in socs	2012	-2.6724773575742566	13.028485073597214	1198357
1198744	Arch	deep pipelines vs. risk and power walls [microprocessors]	2005	-3.080032996759583	12.822391943654944	1198771
1199330	EDA	an mde approach for rapid prototyping and implementation of dynamic reconfigurable systems	2015	-2.3894515504447047	11.771339010776535	1199357
1199861	Embedded	the use of intelligent data analysis techniques for system-level design: a software estimation example	2004	-2.0650927930518823	12.232209095155378	1199888
1201962	Robotics	a distributed memory mimd multi-computer with reconfigurable custom computing capabilities	1997	-1.6395633018318212	11.370628893250206	1201989
1202028	SE	the software behind moore's law	2015	-2.70664453937649	12.272175731806517	1202055
1202293	EDA	exploring custom heterogeneous mpsocs for real-time neural signal decoding	2015	-2.3035441950124875	13.09990226829936	1202320
1202383	EDA	transaction level modeling and performance analysis in systemc of ieee 802.15.4 wireless standard	2008	-2.4425901569903687	12.004781604474188	1202410
1203447	EDA	kernel analysis for architecture design trade off in convolution-based image filtering	2012	-2.161461215682541	12.639973992019193	1203474
1204191	Arch	parallel forth	1999	-2.86009472954704	12.650682205952325	1204218
1205241	Arch	a field programmable rfid tag and associated design flow	2006	-3.1179788387918923	12.56783489249866	1205268
1205334	AI	initial analysis of the proteus architecture	2001	-1.4707285885225725	12.107954481874936	1205361
1205490	EDA	formal approaches to design of active cell balancing architectures in battery management systems	2016	-2.7927865374012257	12.959068451619409	1205517
1206275	EDA	resolving unknown inputs in mixed-level simulation with sequential elements	1999	-2.389639700422058	11.66444508224258	1206302
1206327	EDA	embedded systems design and verification: reuse oriented prototyping methodologies	1999	-3.2595018789176744	12.170914910612414	1206354
1206715	EDA	computation and communication refinement for multiprocessor soc design: a system-level perspective	2006	-2.1842963761702903	12.729076339566355	1206742
1206854	SE	on mpsoc software execution at the transaction level	2011	-1.8868636902166476	12.202005159466138	1206881
1206962	EDA	power aware high level synthesis of hardware coprocessors	2010	-2.702945384933858	13.123292553487008	1206989
1207088	Robotics	an emulation solution for the segbus platform	2010	-2.046565531227197	11.986290861803385	1207115
1207298	EDA	tradeoffs in the design of efficient algorithm-based error detection schemes for hypercube multiprocessors	1990	-3.154849226981598	12.397377545801795	1207325
1207821	EDA	enabling high level design of adaptive systems with partial reconfiguration	2011	-2.1899601997905185	12.447396926191175	1207848
1207986	EDA	design and verification of complex soc with configurable, extensible processors	2008	-2.5761110147147073	12.607800820313306	1208013
1208098	EDA	synthesis of vhdl concurrent processes	1994	-2.338573086136768	11.630686257745404	1208125
1208192	EDA	rewriting logic based performance estimation of embedded systems	2010	-1.9751810746874299	11.979129117456171	1208219
1208313	Embedded	caronte: a methodology for the implementation of partially dynamically self-reconfiguring systems on fpga platforms	2005	-1.677479110770472	12.431759676496954	1208340
1208757	EDA	reconfigurable computing: a new business model and its impact on soc design	2001	-3.2204281949865083	12.745464771211704	1208784
1209251	EDA	image filter evolution on the xilinx zynq platform	2013	-2.51612965721287	12.449495724067912	1209278
1209368	EDA	vlsi design and implementation of systolic tree queues	1995	-2.334085120108436	11.460818540250411	1209395
1209415	Arch	architecture and strategies for local networks: examples and important systems	1981	-1.7771935674073993	11.9158332604687	1209442
1209803	EDA	hardware compilation from an rtl to a storage logic array target	1984	-2.5234866720249127	12.48342829370765	1209830
1210142	Arch	a microprogram-based 3-d image generation system using the am29300 family	1994	-1.624716780492835	11.404883286919329	1210169
1210342	HPC	mpsocbench: a benchmark for high-level evaluation of multiprocessor system-on-chip tools and methodologies	2016	-1.6054610974644845	12.61590263196147	1210369
1210514	EDA	system level architectural synthesis and compilation technique in reconfigurable computing system	2010	-1.9408119960907868	11.480133655878424	1210541
1211988	EDA	a comparison of high-level design tools for soc-fpga on disparity map calculation example	2015	-1.4903360306748843	12.208876756198473	1212015
1212340	EDA	heuristic techniques for synthesis of hard real-time dsp application specific systems	1996	-2.0015422391367785	12.403527284562855	1212367
1212377	Arch	reconfigurable streaming processor core with interconnected floating-point arithmetic units for multicore adaptive signal processing systems	2011	-1.4413297068921012	12.761193641434874	1212404
1212499	EDA	implementation of an openrisc based soc and linux kernel installation on fpga	2016	-1.5432657631753617	12.118344691566806	1212526
1212697	EDA	efficient custom instruction generation based on characterizing of basic blocks	2013	-2.1031858269164427	12.270973891926804	1212724
1213435	EDA	the odyssey tool-set for system-level synthesis of object-oriented models	2005	-2.1588605738260305	11.520312414017193	1213462
1213527	Arch	accelerating an application domain with specialized functional units	2013	-1.4602349580985416	12.861923722866127	1213554
1213790	Arch	multibus® continues to evolve to meet the challenges of the vlsi revolution	1983	-2.95609144036073	12.600329574443428	1213817
1213791	EDA	a flexible formal verification framework for industrial scale validation	2011	-3.3258683906958164	11.897867957437315	1213818
1214388	EDA	caco-ps: a general purpose cycle-accurate configurable power simulator	2003	-2.2170596415521477	12.62342053535756	1214415
1214480	EDA	distributed simulation of vlsi systems via lookahead-free self-adaptive optimistic and conservative synchronization	1999	-3.3562716122713616	11.385380853455686	1214507
1214530	Arch	rapid development of error-free architectural simulators using dynamic runtime testing	2011	-2.2975793451302797	12.126643619580436	1214557
1214811	Embedded	compiling for time predictability	2012	-1.5180470507302868	12.06280941645902	1214838
1214854	EDA	performance analysis of a parallel logic simulation machine	1989	-1.945284401003987	11.806585815151005	1214881
1214916	EDA	the design of dynamically reconfigurable datapath coprocessors	2004	-2.0247297059057483	12.864422653931925	1214943
1215057	Embedded	a design notation and toolset for high-performance embedded systems development	1996	-1.7376141217148522	12.130625952533727	1215084
1215604	EDA	fast and accurate multiprocessor architecture exploration with symbolic programs	2003	-2.1998065475281448	12.179478874768964	1215631
1215704	EDA	multiple-clone configuration of relocatable partial bitstreams in xilinx virtex fpgas	2013	-2.0206109025756374	13.161988370681346	1215731
1215958	HPC	ruggedization of mxm graphics modules	2012	-1.8667218281930624	11.720982114975047	1215985
1216092	EDA	sehwa: a software package for synthesis of pipelines from behavioral specifications	1988	-2.321003203414212	11.575282754842368	1216119
1216347	EDA	fact: co-evaluation environment for fpga architecture and cad system	1996	-2.8139283018009893	11.927547024300413	1216374
1216570	EDA	an internal partial dynamic reconfiguration implementation of the jpeg encoder for low-cost fpgasb	2007	-1.9418594783279108	12.788187809470795	1216597
1217084	EDA	coarse-grain dynamically reconfigurable coprocessor for image processing in sopc	2008	-1.821844219973063	12.837948425243326	1217111
1218071	EDA	statistical design space exploration for application-specific unit synthesis	2001	-2.690728194001562	12.81711787464295	1218098
1218125	EDA	automated iterative pipelining for asic design	2015	-2.7819677768320306	13.194971444454895	1218152
1218327	EDA	modular architecture for system-on-chip design of scalable mems optical switch actuator controller	2005	-2.4680600540483417	12.732396234644778	1218354
1218436	EDA	an overview of the penn state design system	1987	-2.0992523549394364	11.354646289611814	1218463
1218780	Arch	spidergon stnoc design flow	2011	-2.6815296894978258	11.377172583801874	1218807
1220307	Embedded	performance analysis of embedded multiprocessor industrial applications: methodology and tools	2007	-1.485981802893578	12.564915602531695	1220334
1220880	EDA	future fpga technologies, in partnership with universities	2006	-3.2937223659084265	12.982188978651145	1220907
1221004	EDA	fir filter design on flexible engine/generic alu array and its dedicated synthesis algorithm	2008	-2.3461054115938182	12.323840990343891	1221031
1221112	Arch	implementing c algorithms in reconfigurable hardware using c2verilog	1998	-2.262768009112701	11.547914545975244	1221139
1221597	Arch	a digit-serial silicon compiler	1988	-1.849022497190619	11.499866229492495	1221624
1222024	EDA	a reconfigurable platform for real-time embedded video image processing	2003	-1.9477119506658984	12.663872172097046	1222051
1222412	EDA	primal-dual method based simultaneous functional unit and register binding	2015	-2.936774210244772	12.951972399987445	1222439
1222961	EDA	balanced scheduling and operation chaining in high-level synthesis for fpga designs	2007	-2.109405563211102	12.748548778930907	1222988
1223644	EDA	polynomial-time subgraph enumeration for automated instruction set extension	2007	-2.36612093188392	11.796388782629842	1223671
1223650	EDA	a case study: synthesis and exploration of instruction set design for application-specific symbolic computing	1998	-2.0476582482885193	12.123991033619607	1223677
1224105	EDA	a novel high throughput reconfigurable fpga architecture	2000	-2.168993276068634	13.016554289804445	1224132
1224128	EDA	32-bit microprocessors based on the tron specification	1989	-1.6790842533308328	11.590717884515026	1224155
1224149	EDA	vsia interface cosynthesis	2002	-2.43069676092952	12.109040826513212	1224176
1224391	HPC	performance comparison of single-precision spice model-evaluation on fpga, gpu, cell, and multi-core processors	2009	-1.5142956963745062	12.802844123958499	1224418
1224914	EDA	instruction selection in asip synthesis using functional matching	2010	-2.301587080335649	12.19939573452315	1224941
1225342	HPC	a static mapping system for logically shared memory parallel programs	1997	-2.07999025469664	12.041071352030674	1225369
1225374	EDA	facing the challenge of new design features: an effective verification approach	2011	-3.0678404501224414	11.693265100352113	1225401
1225765	Embedded	rapid prototyping of flexible embedded systems on multi-dsp architectures	2003	-1.936957008835385	12.361151776230733	1225792
1225858	Arch	rapid and precise instruction set evaluation for application specific processor design	2005	-1.4534643867683932	12.789534676108019	1225885
1225907	Arch	reduced instruction set architecture for a gaas microprocessor system	1986	-1.8829678293001952	13.15213949831388	1225934
1225985	Vision	customisable and reconfigurable platform for optimising floating point computations	2010	-1.897069109982611	13.18689268345316	1226012
1226265	EDA	efficient modelling of fpga-based ip blocks using neural networks	2016	-2.548025592933687	12.81141767916591	1226292
1226481	EDA	modelling and quantitative analysis of coupling mechanisms of programmable processor cores and arithmetic oriented efpga macros	2006	-3.0319832587300275	12.217266524243126	1226508
1227165	EDA	modeling and optimizing run-time reconfiguration using evolutionary computation	2004	-2.4562836855576813	12.897634088546246	1227192
1227460	Robotics	experience of deploying event-b in industrial microprocessor development	2013	-1.6255040359438928	11.826986546476936	1227487
1227847	EDA	virtual architecture mapping: a systemc based methodology for architectural exploration of system-on-chip designs	2004	-2.3897324519365086	12.62096370456202	1227874
1227882	HPC	efficient implementation of the singular value decomposition on a reconfigurable system	2003	-1.8149739302905925	11.579610538231726	1227909
1227955	EDA	co-synthesis with custom asics	2000	-1.835915150380517	12.758847704501779	1227982
1228100	EDA	object-oriented co-specification for embedded systems	1996	-1.9240193979183364	12.063117693965626	1228127
1228130	EDA	an architectural level design methodology for smart camera applications	2009	-2.234925701272146	12.69030270913952	1228157
1228238	Arch	the alpha axp architecture and 21064 processor	1993	-2.4500127547695745	12.85404658203481	1228265
1228520	EDA	system-level memory optimization for high-level synthesis of component-based socs	2014	-2.0548578973054243	12.58594579026376	1228547
1228837	EDA	a scheduling algorithm for synthesis of bus-partitioned architectures	1995	-3.248168948048122	12.469946784682136	1228864
1229485	Arch	the performance and powerpc platform (tm) specification implementation of the mpc106 chipset	1996	-2.180962541511856	12.424654995962767	1229512
1230443	EDA	evaluation of applying specc to the integrated design method of device driver and device	2003	-2.484913572753464	11.626428755852231	1230470
1230569	EDA	software fault tolerance using dynamically reconfigurable fpgas	1996	-2.664821798227902	12.979923077303358	1230596
1230645	EDA	soft-core stream processing on fpga: an fft case study	2013	-1.9713864810414452	12.48393720370428	1230672
1231170	EDA	vcore-based platform for soc design	2003	-3.1553536623468346	12.310261714827487	1231197
1232253	EDA	flexible datapath synthesis through arithmetically optimized operation chaining	2009	-2.7333731594615687	12.66789740227979	1232280
1232484	EDA	an embedded system's design verification using object-oriented simulation	1999	-2.6288528781829696	11.895699398144984	1232511
1232721	EDA	towards a more efficient run-time fpga configuration generation	2009	-3.1731775370789164	12.272666172374228	1232748
1232836	Theory	improving the design cycle for nanophotonic components	2013	-2.704523017783401	11.626512132726262	1232863
1233429	Arch	rebit: a tool to manage and analyse fpga-based reconfigurable systems	2011	-1.8115876996793068	12.534421676544564	1233456
1233859	EDA	a design methodology for folded, pipelined architectures in vlsi applications using projective space lattices	2011	-3.337405997372945	11.72630318472369	1233886
1233965	Mobile	soeasy: a software framework for easy hardware control programming for diverse iot platforms	2018	-1.975862467680431	11.574590384273622	1233992
1234136	EDA	a performance estimation flow for embedded systems with mixed software/hardware modeling	2011	-1.9686604287012843	12.51947833278323	1234163
1234289	Embedded	an update on ieee p1647: the e system verification language	2005	-2.9870133415670272	11.7550646979476	1234316
1234922	PL	a software methodology for compiling quantum programs	2016	-2.307710319745905	11.500431202282623	1234949
1235011	Arch	fast implementation of binary morphological operations on hardware-efficient systolic architectures	2000	-2.2656470386635954	11.309613487924766	1235038
1235594	Arch	performance analysis using pipeline visualization	2001	-2.0006713306587405	12.091144241933268	1235621
1235986	EDA	a dataflow specification for system level synthesis of 3d graphics applications	2001	-2.02291425649611	11.98619975945478	1236013
1236051	EDA	a novel event based simulation algorithm for sequential digital circuit simulation	2007	-1.4531728196715126	12.348417242650607	1236078
1236087	EDA	gradient method based design methodology for time and area optimization of a pipelined attached processor architecture	1997	-1.6725475448787372	11.79745388005534	1236114
1236361	EDA	on the use of gp-gpus for accelerating compute-intensive eda applications	2013	-1.7948866548449132	12.359981548310607	1236388
1236760	EDA	micronetwork-based integration for socs	2001	-2.6599521801721817	11.71578392277018	1236787
1236976	Arch	a risc processor with extended forwarding	1997	-2.2453426818128124	12.094007278759316	1237003
1237290	Arch	design of the dec lancontroller 400 adapter	1991	-1.8499076148752498	11.890717826370144	1237317
1237398	Arch	archc: a systemc-based architecture description language	2004	-1.894568310946496	11.754628608114714	1237425
1237770	Arch	the flexible sound synthesizer on an fpga	2013	-2.6918584812270345	12.463839631334386	1237797
1238769	EDA	runtime assignment of reconfigurable hardware components for image processing pipelines	2003	-1.8373449818340648	12.688904369259827	1238796
1238787	SE	control-flow-driven source level timing annotation for embedded software models on transaction level	2011	-1.592206853214826	12.045850602991672	1238814
1239080	EDA	the use of a virtual instruction set for the software synthesis of hw/sw embedded systems	1996	-2.311954432785124	11.997818569710883	1239107
1239139	HPC	component selection for high-performance pipelines	1996	-2.1882474850904052	12.564930959893136	1239166
1239325	Logic	tradeoff decisions made for p11149.1 controller design	1989	-2.7070872960474612	11.724487303295744	1239352
1240591	EDA	tincr — a custom cad tool framework for vivado	2014	-2.418186039282449	11.621965805419045	1240618
1240764	EDA	automatic model based design space exploration for embedded systems: a system level approach	2005	-2.27494761744172	11.303249960763495	1240791
1240959	Arch	static patterns matching for high speed networks	2012	-2.077341341562605	11.554728925412462	1240986
1241089	Arch	scisim: a software performance estimation framework using source code instrumentation	2008	-1.457528204198367	12.780257916460974	1241116
1241103	EDA	compiler back end design for translating multi-radio descriptions to operating system-less asynchronous processor datapaths	2008	-2.5822085809709083	12.929378895501245	1241130
1242214	EDA	custom instruction generation using temporal partitioning techniques for a reconfigurable functional unit	2006	-1.72554514324175	12.82423732946151	1242241
1242264	EDA	accelerated fpga architecture design: capabilities and limitations of analytical models	2011	-1.6058837662269467	13.199222387863415	1242291
1242565	EDA	high level synthesis for peak power minimization using ilp	2000	-2.7798314935328508	12.530936386039764	1242592
1242959	Arch	the design of the amalgam reconfigurable cluster	2002	-1.6112301181701674	13.017364931831887	1242986
1243186	EDA	analysis and comparison of attainable hardware acceleration in all programmable systems-on-chip	2015	-1.4633600335912011	12.699141310348455	1243213
1243352	Arch	a portable model for predicting the size and execution time of programs	1997	-1.9265323533150345	11.834535917801404	1243379
1243407	EDA	core-based methodology: an automated approach for implementing a complete system from algorithms to a heterogeneous network including fpgas	2005	-2.2754967807737505	12.235592458231785	1243434
1243724	EDA	partitioning dsp applications to different granularity reconfigurable hardware	2005	-1.4827517639705827	12.919013826956565	1243751
1244038	SE	reflecting on development processes in the video game industry	2009	-3.1674123844888102	12.842525153253687	1244065
1244197	EDA	a reconfigurable audio beamforming multi-core processor	2011	-1.9818962872872532	12.35692709492534	1244224
1245602	EDA	asc, a systemc extension for modeling asynchronous systems, and its application to an asynchronous noc	2007	-2.653955483791666	11.74756987264049	1245629
1245662	HPC	reconfigurable parallel computing architecture for on-board data processing	2006	-2.5931819266580822	12.570741120670204	1245689
1245837	EDA	mixfx-score: heterogeneous fixed-point compilation of dataflow computations	2014	-1.8966407437131672	12.620559232010448	1245864
1247171	EDA	floating point datapath synthesis for fpgas	2008	-1.5802201912093918	12.629043328811735	1247198
1247679	Embedded	portability analysis of an m-jpeg decoder ip from opencores	2011	-2.864133259698527	12.563223957330873	1247706
1247693	EDA	flexible and modular support for timing functions in high performance networking acceleration	2010	-2.137375963077204	12.633501050940206	1247720
1247813	EDA	a methodology and algorithms for efficient interprocess communication synthesis from system description in sdl	1998	-1.98294303876872	11.776848920270696	1247840
1248366	EDA	on-chip communication in run-time assembled reconfigurable systems	2006	-2.199634134169973	12.412509055410284	1248393
1248719	EDA	acceleration of hardware testing and validation algorithms using graphics processing units	2012	-2.448748491946006	11.834655344463608	1248746
1248997	EDA	recent developments in configurable and extensible processors	2006	-1.9217615873719267	12.11022960880461	1249024
1249164	EDA	superword level parallelism aware word length optimization	2017	-1.7877621920572986	12.688251702635892	1249191
1249543	EDA	a metamodel for studying concepts in electronic system design	2000	-2.4630609318530423	11.710793734789787	1249570
1249938	Arch	emulation of the ibm system/360 on a microprogrammable computer	1974	-1.5509505818173894	12.176383917431314	1249965
1250454	Arch	adaptable pipeline system with dynamic architecture	1981	-2.0862092749272048	13.105224798148889	1250481
1250699	EDA	customizable embedded processor architectures	2003	-1.6708977456339695	13.037208478135627	1250726
1250777	PL	a programmable programming language	2018	-2.2919368999357905	11.76820637616715	1250804
1251343	EDA	processor array synthesis from shift-variant deep nested do loops	2003	-1.5265888536121217	13.043123448607117	1251370
1251456	Arch	reconfigurable media processing	2001	-1.6284452488656775	12.84579931305982	1251483
1251589	EDA	granularity aspects for the design of multi-level reconfigurable architectures	2006	-1.943546433755095	12.941124665112044	1251616
1251722	EDA	debugging application-specific programmable products	1999	-2.0592956213968088	12.007080392091467	1251749
1252252	Mobile	from 1g to 10g: code reuse in action	2013	-3.1871245242812787	12.289479293788025	1252279
1253101	EDA	bitonic sorting on dynamically reconfigurable architectures	2011	-1.6681665229055016	12.67207944221826	1253128
1253415	EDA	high level abstraction language as an alternative to embedded processors for internet packet processing in fpga	2007	-1.8902116327919745	12.516860563768455	1253442
1253612	EDA	automatic optimization of hardware accelerators for image processing	2015	-1.7377177870788985	12.415068514109453	1253639
1253850	EDA	troute: a reconfigurability-aware fpga router	2010	-2.682866710976998	13.186485102667096	1253877
1253941	Arch	computer architecture for die stacking	2012	-3.2410914901878787	13.063517241048215	1253968
1254057	EDA	the effects of primitive size on the overall design of real-time digital audio signal processors	1981	-2.5215134621875133	11.415587073131	1254084
1254222	EDA	learning-based power modeling of system-level black-box ips	2015	-2.4358111161658456	13.042221603619847	1254249
1254535	EDA	customizing fixed-point and floating-point arithmetic — a case study in k-means clustering	2017	-1.5850722668607855	12.097635895838096	1254562
1254674	Arch	improving floating-point performance in less area: fractured floating point units (ffpus)	2012	-1.5641819558065992	12.660107724184758	1254701
1255196	EDA	the role of eda in digital print automation and infrastructure optimization	2011	-3.0847401599379207	11.775823796922845	1255223
1255470	EDA	automated component adaptation by forced simulation	2000	-2.5399663476754983	11.851374480291376	1255497
1255824	HPC	high-level synthesis optimization for blocked floating-point matrix multiplication	2016	-1.4509641092248555	12.864703993387137	1255851
1255942	Arch	an optimum parallel architecture for high-speed real-time digital signal processing	1988	-1.847293119768329	11.846392586935284	1255969
1255963	Mobile	improvements in cpu & fpga performance for small satellite sdr applications	2017	-2.8679660854981224	12.935415992173949	1255990
1256047	EDA	the anyboard: a rapid-prototyping system for use in teaching digital circuit design	1990	-3.2347152563917634	11.466631970276506	1256074
1256264	Embedded	a model-driven design framework for massively parallel embedded systems	2011	-2.091581647932577	11.996378164247735	1256291
1256279	EDA	redeem_rtl: a software tool for customizing soft cells for embedded applications	2001	-3.33843319336018	12.182179703195269	1256306
1256359	EDA	low power embedded software optimization using symbolic algebra	2002	-2.1029814898352863	12.162445277091921	1256386
1257166	EDA	on acceleration of the check tautology logic synthesis algorithm using an fpga-based reconfigurable coprocessor	1997	-2.230354943070118	11.84681926526274	1257193
1257290	EDA	logical-to-physical memory mapping for fpgas with dual-port embedded arrays	1999	-2.8739513879943264	13.163822959587693	1257317
1258135	EDA	mapping parallel fft algorithm onto smartcell coarse-grained reconfigurable architecture	2009	-1.4353797342845924	12.909562988569055	1258162
1259437	EDA	modeling application-specific processors for embedded systems	2011	-1.6395576254858448	11.824872240181508	1259464
1259497	SE	a universal test system framework and its application on satellite test	2017	-2.697810381316907	11.949085528900198	1259524
1259912	EDA	rapid generation of hardware functionality in heterogeneous platforms [fpga implementation applications]	2005	-2.3340688977827035	12.838010396234393	1259939
1261649	EDA	facilitating processor-based dpr systems for non-dpr experts	2008	-2.503627333875888	11.8710997945769	1261676
1261742	EDA	using constraint logic programming in memory synthesis for general purpose computers	1997	-2.2215118537138183	11.770175564306081	1261769
1261936	EDA	power consumption characterization and modeling of embedded memories in xilinx	2004	-2.4426260311413133	12.907738092583113	1261963
1262111	EDA	acs: an addressless configuration support for efficient partial reconfigurations	2008	-2.4681326548077025	13.119563376499	1262138
1262465	EDA	hierarchical behavioral partitioning for multicomponent synthesis	1996	-3.2820425976198817	11.642865281723115	1262492
1262511	EDA	a workstation i/o system on a chip	1994	-2.637824586731904	12.311965302611055	1262538
1262599	EDA	a new design paradigm for floating point dsp applications based on esl/hls and fpgas?	2013	-2.4119429469246163	12.667943279000129	1262626
1262660	EDA	"""panel discussion for """"have we overcome the challenges associated with soc and multi-core testing?"""""""	2005	-3.175563715350814	12.27328170995761	1262687
1262712	EDA	a c++-embedded domain-specific language for programming the mora soft processor array	2010	-1.9436948800045712	12.007246993577144	1262739
1263269	EDA	architecture and cad for fpgas	2004	-3.319268579259704	12.393684215875092	1263296
1263512	EDA	automatic mapping of algorithms onto multiple fpga-sram modules	1997	-2.728184299758825	12.467078126790474	1263539
1263862	Visualization	compiler for architecture with dynamic reconfigurable processing unit by use of automatic assignment method of sub-programs based on their quantitative evaluation	2007	-1.6748163998096002	12.737256922958775	1263889
1264378	EDA	incremental reconfiguration for pipelined applications	1997	-3.1941978731201677	12.755684947301512	1264405
1264632	EDA	switch-level simulation of vlsi using a special-purpose data-driven computer	1985	-1.533847830736842	11.487307130885947	1264659
1264954	EDA	openram: an open-source memory compiler	2016	-2.4096924084918485	11.979653481800359	1264981
1265152	Embedded	simsoc: a systemc tlm integrated iss for full system simulation	2008	-1.9509950250409536	11.900506539629085	1265179
1265435	Embedded	the silicon gaming odyssey slot machine	1997	-2.1009793713767246	11.745167883939425	1265462
1265448	Embedded	vhdl to fpga automatic ip-core generation: a case study on xilinx design flow	2006	-2.6710043902203795	12.38585048762517	1265475
1265503	EDA	how to transform an architectural synthesis tool for low power vlsi designs	1998	-3.3132639617490383	12.337369571270438	1265530
1265620	Embedded	liquid architecture	2004	-2.0739652728263254	11.992518298914215	1265647
1266105	Robotics	software architecture for modular self-reconfigurable robots	2001	-1.9024474476471995	11.938799173816069	1266132
1266777	Arch	compiler framework for reconfigurable computing architecture	2009	-1.4566859677083928	11.994129488687275	1266804
1266824	EDA	video coding tools and their impact on compression engine architecture	2010	-1.850901241356096	12.78337861256809	1266851
1267097	EDA	assertion-based modal power estimation	2007	-3.1389521085837293	11.688041706237344	1267124
1267286	EDA	automated synthesis of digital hardware	1982	-2.6545714239108005	12.018676143769527	1267313
1267415	EDA	model-based hardware design based on compatible sets of isomorphic subgraphs	2017	-2.656460493958994	12.22098914099293	1267442
1268058	EDA	hypergraph-cover diversity for maximally-resilient reconfigurable systems	2015	-3.1429849791636983	12.95296109610722	1268085
1268300	EDA	falcon: a framework for hierarchical computation of metrics for component-based parameterized socs	2014	-1.8572187608727864	12.514253410197101	1268327
1268602	EDA	processors as soc building blocks	2013	-2.3645779676675622	12.869962615397485	1268629
1269060	Theory	code optimization by integer linear programming	1999	-1.64348916288892	12.364053518508177	1269087
1269295	EDA	fpga implementation of human emotion reasoning engine	2013	-1.8339870755591705	12.138675510931995	1269322
1269604	EDA	a simd instruction set and functional unit synthesis algorithm with simd operation decomposition	2005	-1.6039570971945831	12.864364351576553	1269631
1269746	Arch	design and verification of dynamically reconfigurable architecture	2012	-2.2571036661872137	12.643971744118025	1269773
1269853	Arch	tagips, an adaptable parallel processor for imaging applications	1988	-1.723787913197543	12.081218723126572	1269880
1270293	EDA	dynamic and partial fpga exploitation	2007	-2.4707231291929217	12.522532950747573	1270320
1270388	EDA	unified datapath: an innovative approach to the design of a low-cost, low-power, high-performance microprocessor	1994	-2.29901017249179	13.03484962488294	1270415
1270449	Embedded	real-time operating system services for realistic systemc simulation models of embedded systems	2004	-2.0919906592244306	12.029716496083337	1270476
1270646	EDA	dsp systems using three-dimensional (3d) integration technology	2010	-3.244968073669184	13.032264824682448	1270673
1270885	Arch	introducing tobus: the system bus in the tron architecture	1988	-1.6561987453111582	11.723455306075909	1270912
1271175	Robotics	a rule-based approach for improving allocation of filter structures in hls	1996	-1.906739022221688	11.894981582772768	1271202
1271189	EDA	increasing design productivity through core reuse, meta-data encapsulation, and synthesis	2010	-2.4577474551534526	11.858284285698268	1271216
1271459	EDA	multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design	2006	-2.198845329156352	12.990000605215965	1271486
1271466	EDA	inside: instruction selection/identification & design exploration for extensible processors	2003	-1.8179691005870524	13.086813397317393	1271493
1271901	Embedded	splice: a standardized peripheral logic and interface creation engine	2007	-2.69452835617162	12.34466669061908	1271928
1272383	Arch	microprocessor implementation of mainframe processors by means of architecture partitioning	1982	-2.6489152168390997	12.525390603387775	1272410
1273153	Arch	design and implementation of a network centric appliance platform	2012	-1.7596936472487947	12.747848355622793	1273180
1273157	EDA	practical techniques for performance estimation of processors	2005	-1.5467929529858806	12.175803007827295	1273184
1273551	EDA	is a unified methodology for system-level design possible?	2008	-3.131531927284189	11.33728106024174	1273578
1273690	Arch	field-programmable custom computing machines - a taxonomy -	2002	-1.9690666050169117	11.897938788792342	1273717
1274333	EDA	power optimization using divide-and-conquer techniques for minimization of the number of operations	1997	-3.2276213041089017	11.931843084803214	1274360
1274970	EDA	memory accesses management during high level synthesis	2004	-1.7957750683720133	12.704323419016378	1274997
1275066	EDA	flexible and executable hardware/software interface modeling for multiprocessor soc design using systemc	2007	-2.0638270975216075	11.889617849057744	1275093
1275117	Arch	translating systolic arrays into instruction systolic arrays	1988	-1.7304434450120667	11.326939011855838	1275144
1275395	Arch	computing in transition	2007	-3.0977093238174933	12.902319432286198	1275422
1275792	EDA	a c-to-rtl flow as an energy efficient alternative to embedded processors in digital systems	2010	-2.4166153475631256	13.048322869743824	1275819
1275949	EDA	optimization techniques for adl-driven rtl processor synthesis	2005	-2.126413256073078	12.430667810075898	1275976
1276182	PL	optimal software pipelining under register constraints	2000	-2.005059780789412	11.30204620829067	1276209
1276736	Arch	the architecture, design, and operation of a virtual network hardware emulation (vnhe) system	2009	-2.151966764414361	12.297440711993001	1276763
1276930	EDA	adaptive fir filter design and implementation empowered by reconfigurable fpgas	2000	-3.0686523537617245	11.789811399417742	1276957
1277028	EDA	design of function-oriented microcontrollers on equipment of programmable logic integrated circuits for embedded systems	2015	-3.2726725936671235	11.558856383427136	1277055
1277092	EDA	object-oriented embedded system development based on synthesis and reuse of oo-asips	2004	-1.6928784024604222	12.081503002548725	1277119
1277239	EDA	sequential and parallel strategies for the demand-driven simulation of logic circuits	1993	-2.0515869721297277	12.582680798374838	1277266
1277810	EDA	framework for application mapping over packet-switched network of fpgas: case studies	2015	-2.007596623648785	12.594517134446006	1277837
1277876	EDA	efficient methods for embedded system design space exploration	2000	-2.465941532523844	11.434267454053446	1277903
1278639	EDA	intermediate fabrics: virtual architectures for circuit portability and fast placement and routing	2010	-2.118852308380583	12.874323803233302	1278666
1278726	EDA	time-multiplexed data flow graph for the design of configurable multiplier block	2009	-2.214884642641475	12.836842236354986	1278753
1279204	Vision	extending pci performance beyond the desktop	1999	-2.9595218101373213	12.109574172780915	1279231
1279266	Arch	customizing a vliw-simd application-specific instruction-set processor for hearing aid devices	2014	-2.8461265316617395	13.162483454822954	1279293
1279549	HPC	a comparison of parallel systemc simulation approaches at rtl	2014	-1.7261913505604487	12.352543943425832	1279576
1280037	Robotics	mpsoc zoom debugging: a deterministic record-partial replay approach	2014	-1.933070275768329	11.884648512665928	1280064
1280479	EDA	programmable architecture for nfa-based string matching	2010	-2.5120449223389847	11.415400417606714	1280506
1280592	EDA	managing security in fpga-based embedded systems	2008	-1.8363544732193864	12.852732035957748	1280619
1280651	EDA	music an event-flow computer for fast simulation of digital systems	1985	-2.1540073701601603	11.714464227381985	1280678
1280696	EDA	simulation platform for architectural verification and performance analysis in core-based soc design	2004	-2.393977512272196	12.252860575850065	1280723
1280760	EDA	separation of data flow and control flow in reconfigurable multi-core socs using the gannet service-based architecture	2007	-1.7090014448050048	12.78237558696656	1280787
1281072	EDA	ip-xact extensions for reconfigurable computing	2011	-1.715138988161605	12.402834371398376	1281099
1282693	Embedded	fpga implementation of software defined radio-based flight termination system	2015	-2.513699724443975	11.72482395764502	1282720
1282918	EDA	oversoc: a framework for the exploration of rtos for rsoc platforms	2009	-2.176497309252552	11.980264906597204	1282945
1284210	EDA	architecture, performance modeling and vlsi implementation methodologies for asic vector processors: a case study in telephony workloads	2013	-2.0654197896664326	12.851955083407006	1284237
1284585	EDA	optimization of a retargetable functional simulator for embedded processors	2002	-2.049386426000014	12.378567331838731	1284612
1284811	EDA	creation of esl power models for communication architectures using automatic calibration	2013	-2.830274813239476	12.592555902572293	1284838
1284858	EDA	power estimator development for embedded system memory tuning	2002	-1.89230673853646	13.015166436158704	1284885
1285405	EDA	balsa: an asynchronous hardware synthesis language	2002	-2.9955323891252736	11.5445614882631	1285432
1285468	EDA	mind the (synthesis) gap: examining where academic fpga tools lag behind industry	2015	-3.3600156252124616	12.186557313481787	1285495
1285560	EDA	considerations for selecting a dsp processor (adsp-2101 vs. tms320c50)	1994	-1.8502808446930863	11.659592207690075	1285587
1285603	EDA	design and implementation of sopc with multi-bus on a chip.	2006	-1.940671039450886	12.58242035687274	1285630
1285761	EDA	g-mac: an application-specific mac/co-processor synthesizer	2003	-2.7220353497638707	11.983859782824245	1285788
1286405	EDA	run-time support for dynamically reconfigurable computing systems	2003	-1.6247664116928766	12.483442014444304	1286432
1286664	EDA	a channel library for asynchronous circuit design supporting mixed-mode modeling	2004	-2.459076264956212	11.820641032738795	1286691
1286841	Arch	fpga implementation of decimal processors for hardware acceleration	2011	-1.7554418871833484	12.136435267193727	1286868
1286981	EDA	a co-simulation concept for an efficient analysis of complex logic designs	1998	-2.561337345275015	11.85467316755276	1287008
1287302	EDA	a model-based extensible framework for efficient application design using fpga	2007	-2.0103703987250348	12.892753123365129	1287329
1287515	EDA	new alternatives to the estimation problem in hardware-software codesign of complex embedded systems: the h.261 video co-dec case study	2004	-2.0918051577636856	12.377293683502105	1287542
1287835	EDA	a tsume-shogi processor based on reconfigurable hardware	2004	-1.7170585871445638	11.739806430013257	1287862
1288256	EDA	power analysis of a 32-bit embedded microcontroller	1995	-2.457929312316483	13.0357105905701	1288283
1288402	EDA	cray x-mp: the birth of a supercomputer	1989	-2.9773053471118387	12.171757500561814	1288429
1288459	EDA	an fpga implemented processor architecture with adaptive resolution	2006	-1.811750638386061	12.065131241559765	1288486
1289326	Embedded	minimizing memory requirements for chain-structured synchronous dataflow programs	1994	-1.460044769327518	11.65177725978081	1289353
1290408	EDA	raptor-design: refactorable architecture processor to optimize recurrent design	2012	-2.2183683563349925	12.618085196437795	1290435
1290514	EDA	programmable system level integration brings system-on-chip design to the desktop	2000	-3.0470028292560167	12.420413929484296	1290541
1290613	Arch	the aladdin approach to accelerator design and modeling	2015	-1.6471966199869563	12.686907995397494	1290640
1291246	EDA	chil: common-modem hardware integrated library	2018	-2.9829199848837264	12.463827974496715	1291273
1291322	Embedded	jpeg encoding on the intel mxp5800: a platform-based design case study	2005	-2.1121491750789017	12.20184514775833	1291349
1291389	Arch	asp modules: cost-effective building-blocks for real-time dsp systems	1989	-2.2818954172685237	12.439577678819875	1291416
1291428	EDA	h.264 implementation with embedded reconfigurable architecture	2006	-1.4526708169051503	12.785405266190693	1291455
1291565	EDA	floating-point dsp block architecture for fpgas	2015	-2.1932272254216176	12.650636551748901	1291592
1291632	EDA	embedded system architecture design based on real-time emulation	2000	-1.8867005741718452	12.477747638615625	1291659
1291997	EDA	exploring cam design for network processing using fpga technology	2006	-3.1731568958297194	12.086454643943007	1292024
1292260	EDA	a c-based synthesis system, bach, and its application (invited talk)	2001	-2.7807056433665718	11.446625461953769	1292287
1292315	Visualization	design and features of an intelligent pc-based dab receiver	2002	-2.926192213369745	12.25106109944585	1292342
1292320	EDA	an enhanced static-list scheduling algorithm for temporal partitioning onto rpus	1999	-1.4949337268009182	12.919354457333608	1292347
1292323	Arch	the motorola mc68020	1984	-2.002473506537049	11.845878403437602	1292350
1293203	EDA	model-driven approach for early power-aware design space exploration of embedded systems	2017	-2.46931714641794	12.818800274028584	1293230
1293622	EDA	asip architecture exploration for efficient ipsec encryption: a case study	2007	-1.941942568800816	12.270502782838916	1293649
1293943	EDA	systemverilog implicit port enhancements accelerate system design & verification	2008	-2.528103901605784	11.558677171293668	1293970
1293949	HCI	the design and implementation of a low-cost and programmable home automation module	2006	-2.674117352853545	11.392838900632801	1293976
1295358	EDA	vhdl architecture for iec 61499 function blocks	2010	-2.3710242522888234	12.046696146415579	1295385
1295525	Embedded	the i486 cpu: executing instructions in one clock cycle	1990	-1.781576637991452	12.485112854945626	1295552
1295781	EDA	service provider architecture for dynamically reconfigurable virtual instruments in networked environments	2010	-2.38343620723204	11.581477672938517	1295808
1295839	EDA	modeling, analysis, and self-management of electronic textiles	2003	-2.533948105432151	12.78586316243438	1295866
1295843	Robotics	design of a control system card for frequency inverter in fpga	2017	-2.6377870794007707	11.801884016906586	1295870
1295979	EDA	synthesis of pipelined data paths	1992	-2.065431477500145	12.743139553241498	1296006
1296182	EDA	combining hardware reconfiguration and adaptive computation for a novel soc design methodology	2006	-1.5112648157905801	12.934400491896234	1296209
1296363	EDA	memory exploration utilizing scheduling effects in high-level synthesis	2002	-1.8962186625130013	12.883539616047466	1296390
1296400	EDA	synthesis of signal processing structured datapaths for fpgas supporting rams and busses	1995	-2.80064654888201	12.875094087256016	1296427
1296624	EDA	a multi-objective algorithm for the design of high performance reconfigurable architectures with embedded decoding	2007	-2.4720386824072578	12.66921972680019	1296651
1296824	EDA	automatic adl-based operand isolation for embedded processors	2006	-2.553063501236489	12.668645853927927	1296851
1297085	NLP	reconstructing line references from optimized binary code for source-level annotation	2010	-1.5975959782487126	12.16928920301305	1297112
1297226	EDA	embedded systems technologies for application-specific architecture platforms	2001	-2.190953010842278	12.368067737822445	1297253
1297499	EDA	the intelligent approach to register-transfer level synthesis	1998	-2.894756154136439	11.314391407661931	1297526
1298008	EDA	a simulink-based hybrid codesign tool for rapid prototyping of fpga's in signal processing systems	2004	-2.3392473886940848	11.767625627884614	1298035
1298011	EDA	a remote design station for customer uncommitted logic array designs	1981	-3.10790157358132	11.539350447265555	1298038
1298480	Arch	nfp-6xxx - a 22nm high-performance network flow processor for 200gb/s software defined networking	2013	-1.57479072671833	13.097797381783359	1298507
1298512	EDA	orcc's compa-backend demonstration	2014	-1.637219325377844	12.544282420716186	1298539
1298583	EDA	comprehensive design of cyber physical systems	2012	-2.484812848790752	12.47632048082186	1298610
1299328	EDA	enabling high-level synthesis resource sharing design space exploration in fpgas through automatic internal bitwidth adjustments	2017	-2.523930735916597	13.147869847349687	1299355
1299675	Robotics	rapid prototyping of a portable hw/sw co-design on the virtual zynq platform using systemc	2013	-2.4468355154930554	11.559204594876617	1299702
1299900	EDA	a practical methodology for verifying pipelined microarchitectures	2003	-2.490850862141869	11.36327451680235	1299927
1300134	EDA	using c based logic synthesis to bridge the productivity gap	2004	-2.7069140981988253	11.41338441958002	1300161
1300416	EDA	extending openvx for model-based design of embedded vision applications	2017	-2.1274460495250582	12.229160008482973	1300443
1300418	EDA	a generic on-chip debugger for wireless sensor networks	2006	-2.5320914106539885	12.521329363106089	1300445
1300733	Embedded	reliable estimation of execution time of embedded software	2001	-2.090953406010602	12.821242391018533	1300760
1300777	EDA	valid transformations: a new class of loop transformations for high-level synthesis and pipelined scheduling applications	1996	-1.5352661774477292	12.231783873715697	1300804
1300799	SE	tecsce: hw/sw codesign framework for data parallelism based on software component	2013	-1.7825046949797936	11.879055431403449	1300826
1300804	Arch	internet nuggets	1995	-3.2352161737581064	12.975281599416268	1300831
1301337	Arch	concurrent fault simulation on message passing multicomputers	1998	-1.581932249352667	11.907549174221947	1301364
1301501	Graphics	a design methodology for creating programmable logic-based real-time image processing hardware	1997	-1.8581264581865289	12.341582971017944	1301528
1301727	Embedded	fpga hardware in the loop system for ertms-etcs train equipment testing	2016	-2.5508584751331527	11.511555934543269	1301754
1301999	HCI	software-hardware method of serial interface controller implementation	2012	-2.6506046290374563	11.918883400999349	1302026
1304844	EDA	automated conversion of systemc fixed-point data types	2003	-2.353931458486669	11.408023069426616	1304871
1304854	Embedded	the implementation of a real-time polyphase filter	2014	-1.8722599973908824	11.964062950369875	1304881
1304988	Arch	vertical migration of software functions and algorithms using enhanced microsequencing	1993	-1.5919932191321018	12.606838866839581	1305015
1305332	EDA	model-based virtual prototype acceleration	2012	-2.0352834721630533	12.257203186554214	1305359
1306316	EDA	automated exploration of datapath and unrolling factor during power-performance tradeoff in architectural synthesis using multi-dimensional pso algorithm	2014	-2.317857039855783	13.121039807046484	1306343
1307337	Arch	auto-pipe and the x language: a pipeline design tool and description language	2006	-1.5695077486218558	11.97624403757978	1307364
1307387	EDA	model-based design of embedded systems	2007	-2.533714919467102	11.486791736758144	1307414
1307798	EDA	platform tuning for embedded systems design	2001	-3.3239879306955284	12.565211598139873	1307825
1308711	EDA	linking system design tools and hardware design tools	1993	-2.7541502790897736	11.680736752136765	1308738
1309268	EDA	automated architecture exploration for low energy reconfigurable agu	2011	-2.083282399558838	13.0955780900825	1309295
1310339	EDA	windows ce for a reconfigurable system-on-a-chip processor	2004	-1.8062042437685857	12.261673699360895	1310366
1311799	Arch	design of high-performance coprocessor for color error diffusion	2004	-1.4883274276463674	12.676492121386188	1311826
1312658	EDA	a hardware/software partitioning algorithm for pipelined instruction set processor	1995	-2.084186864897082	12.465631953800964	1312685
1312722	EDA	an asynchronous approach to the risc design of a micro-controller	1993	-2.7926772027342035	12.089663985836781	1312749
1313196	EDA	a c/c++-based functional verification framework using the systemc verification library	2005	-2.518187014389838	11.645646667798069	1313223
1313436	EDA	using graph isomorphism for mapping of data flow applications on reconfigurable computing systems	2017	-1.995610260576948	12.849882357855467	1313463
1313681	DB	architectural challenges for the next decade integrated platforms	2003	-3.1099586581938072	12.61590448340338	1313708
1313946	EDA	unified flow of custom processor design and fpga implementation	2013	-2.340954293004836	11.77100241944379	1313973
1314207	EDA	asip-based reconfigurable architectures for power-efficient and real-time image/video processing	2008	-1.976999356133728	12.784201133831775	1314234
1314482	EDA	resource-shared custom instruction generation under performance/area constraints	2012	-2.0921636837895354	12.623727658179392	1314509
1314506	Embedded	a general framework for fpga-based real-time emulation of electrical machines for hil applications	2015	-2.659527192064922	11.438706150207505	1314533
1314629	EDA	rtl c-based methodology for designing and verifying a multi-threaded processor	2002	-2.1618872117825485	11.824814429153696	1314656
1314906	Arch	architecture of the pentium microprocessor	1993	-1.7702934519314382	12.483348571014162	1314933
1315442	EDA	high-level synthesis with reconfigurable datapath components	2006	-2.484625039837836	13.187240154563403	1315469
1316079	HCI	delivering error detection capabilities into a field programmable device: the horus processor case study	2002	-2.352830631372705	12.827323900853806	1316106
1316419	EDA	specification and design of embedded hardware-software systems	1995	-2.4801405699539485	11.87770829597762	1316446
1317311	Logic	design and verification of coreconnecttm ip using esterel	2003	-2.567469913305968	11.668837217394085	1317338
1317569	EDA	fuzzy logic controller for rate-adaptive heart pacemaker	2004	-3.2393219720886037	11.621972672788193	1317596
1317654	EDA	virtual rf system platform dedicated to heterogeneous complex soc design	2012	-2.610630498129748	13.053212809164659	1317681
1317970	EDA	an fpga-based experiment platform for hardware-software codesign and hardware emulation	2006	-1.8984454829657045	11.670473861472793	1317997
1318009	EDA	methodology for multi-granularity embedded processor power model generation for an esl design flow	2008	-2.6102015997420427	13.098486227133506	1318036
1318210	EDA	heterogeneous multi-processor soc: an emerging paradigm of embedded system design and its challenges	2005	-3.2596027760291864	13.117060101841085	1318237
1318528	EDA	automatic generation of bus functional models fromtransaction level models	2004	-2.785858177447954	11.332413826655593	1318555
1318563	EDA	genesis: parallel application placement onto reconfigurable architectures (invited for the special issue on runtime management)	2015	-1.489448562986145	13.197793771604927	1318590
1318697	Mobile	hardware acceleration for measurements in 100 gb/s networks	2012	-2.3781567334968043	12.817247398374324	1318724
1318865	EDA	automotive computing	2018	-2.6949724376556774	12.63589405821968	1318892
1318876	Arch	dynamic hardware multiplexing: improving adaptability with a run time reconfiguration manager	2006	-1.7991631898272533	13.06250443532625	1318903
1319343	Arch	design of a vliw architecture constructed from standard risc chips: a case study of hardware/software codesign	1993	-1.94728620774074	11.851326832429294	1319370
1319411	EDA	source-level estimation of energy consumption and execution time of embedded software	2008	-1.6697225644984663	13.149475370619452	1319438
1320037	Arch	"""""""cere"""": a cache recommendation engine: efficient evolutionary cache hierarchy design space exploration"""	2014	-1.6313929759695152	13.051618129472015	1320064
1320524	EDA	what limits the operating frequency of a soft processor design	2014	-2.261714080227734	13.04085399696533	1320551
1320657	EDA	a procedure for multimicroprocessor system testing during development	1981	-3.2668295383748456	11.493307750343881	1320684
1321608	EDA	synthesis for real time systems: solutions and challenges	1995	-2.394373959218289	11.840082314423507	1321635
1321733	Embedded	hypap: a hypervolume-based approach for refining the design of embedded systems	2017	-2.661509998417125	11.821596217942018	1321760
1321804	Arch	visa: a highly efficient slot architecture enabling multi-objective asip cores	2013	-1.8806403351677337	13.179309390245573	1321831
1322706	HCI	verilogtown: cars, crashes and hardware design	2015	-2.9068123680584836	11.63761100742902	1322733
1322786	Arch	the happy marriage of architecture and application in next-generation reconfigurable systems	2004	-2.067009771779716	13.150082510795029	1322813
1322844	EDA	design and optimization of reliable hardware accelerators: leveraging the advantages of high-level synthesis	2018	-2.296796394367685	12.63487720357922	1322871
1322980	EDA	top-down system level design methodology using specc, vcc and systemc	2002	-2.742274066005313	11.623783148242094	1323007
1323972	Embedded	a lightweight approach for embedded reconfiguration of fpgas	2003	-2.1734141837426195	12.758183093894539	1323999
1325051	EDA	dsp cores for mobile communications: where are we going?	1997	-2.493864607600456	11.997421787585113	1325078
1325145	Embedded	noc-mpsoc performance estimation with synchronous data flow (sdf) graphs	2011	-1.6043368310283366	12.312565909716199	1325172
1325413	EDA	a hardware generator for factor graph applications	2014	-2.1610384878554525	11.333328090900926	1325440
1325574	HCI	a compact cluster computer with embedded cpus and its application to rapid prototyping of fingerprint verification system	2005	-2.1048731771310454	12.37969811755018	1325601
1325813	Arch	modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation	2006	-2.1824960139311784	12.64104281943007	1325840
1326705	EDA	an effective methodology to multi-objective design of application domain-specific embedded architectures	2009	-1.9095847253340432	13.175108224577524	1326732
1326909	EDA	towards performance prediction of compositional models in industrial gals designs	2009	-2.167477037830238	12.835114561428584	1326936
1327087	Robotics	a real-time crosstalk canceller on a notebook gpu	2011	-1.8712885073469527	12.186263537513652	1327114
1327352	EDA	ultrasparc-i emulation	1995	-3.1110214962969627	12.150386673728685	1327379
1327469	Embedded	simulation and embedded software development for anton, a parallel machine with heterogeneous multicore asics	2008	-1.8307004699373848	12.145271639251538	1327496
1328234	Arch	integrating fpgas in high-performance computing: the architecture and implementation perspective	2007	-1.4294535541717401	12.490369788454414	1328261
1328779	EDA	a design methodology for dynamic reconfiguration: the caronte architecture	2005	-2.235388493778029	12.564266902088432	1328806
1328983	EDA	hardware design and simulation for verification	2006	-2.7605575056806	11.69833778868728	1329010
1329007	EDA	a hardware-software real-time operating system framework for socs	2002	-2.8705512371696287	12.513950025617998	1329034
1329576	EDA	rapid synthesis and simulation of computational circuits in an mppa	2009	-1.6959405753936618	12.568634820815566	1329603
1329661	EDA	efficient on-chip communications for data-flow ips	2004	-2.4997723976459296	12.232960618241641	1329688
1330962	EDA	arbitrating instructions in an ρμ -coded ccm	2003	-2.65300173269936	12.93498649621912	1330989
1331090	EDA	simulation framework for cycle-accurate rtl modeling of partial run-time reconfiguration in vhdl	2013	-2.39250022400969	12.586490609674225	1331117
1331495	Embedded	efficient implementation of opengl sc for avionics embedded systems	2018	-1.6655778822328309	11.742876589002664	1331522
1331660	Embedded	embedded software implementation of the siso adaptive predictive control algorithm	2017	-2.18765927141112	12.030658608886727	1331687
1332813	EDA	automated design flow for multi-functional dataflow-based platforms	2016	-2.0909053444211927	12.405743387634859	1332840
1333406	EDA	trends in silicon-on-silicon multichip modules	1993	-3.23365574253099	12.026112011223766	1333433
1333755	EDA	digital signal processing with general purpose microprocessors, dsp and rcinfigurable logic	1999	-1.754045985185613	12.716908703231168	1333782
1333971	EDA	fast dma controller for the vmebus	1988	-2.183763911562185	13.106157475581695	1333998
1333982	EDA	towards efficient design space exploration of heterogeneous embedded media systems	2002	-1.9456855442894825	12.577182415612258	1334009
1333999	EDA	x32v: a design of configurable processor core for embedded systems	2004	-1.9569450666067327	12.641851814055181	1334026
1334315	Logic	formal verification of gate-level computer systems	2009	-2.567138852222057	11.417331158246805	1334342
1334376	EDA	accelerating system integration by enhancing hardware, firmware, and co-simulation	2004	-2.9949420954310395	11.983233639225267	1334403
1334996	EDA	uwindsor nios ii: a soft-core processor for design space exploration	2009	-1.805984197063306	12.89286792049147	1335023
1335010	Arch	vision algorithms for hypercube machines	1987	-1.4577568368846638	11.366324892060375	1335037
1335033	HCI	how sme's can use analytics to support their marketing and sales, a case study	2007	-2.440812856624321	11.591214876020212	1335060
1335058	EDA	development of a run-time reconfiguration system with low reconfiguration overhead	2001	-2.1185773593336554	12.350717105726044	1335085
1335243	EDA	design space exploration for application specific fpgas in system-on-a-chip designs	2008	-2.6963764494392093	12.956642085798313	1335270
1335752	EDA	computer-aided partitioning of behavioral hardware descriptions	1983	-3.217485421454469	11.64479580124221	1335779
1335930	EDA	experiences and results in designing vlsi-chips using standard-cell techniques	1993	-2.9280136324813264	11.719132897473314	1335957
1335959	EDA	a generic design flow for application specific processor customization through instruction-set extensions (ises)	2009	-1.7975196473668569	12.390261307262636	1335986
1336134	Arch	a virtual vlsi architecture for computer hardware evolution	2010	-2.208512484652595	12.68926635714138	1336161
1336521	EDA	a survey on fpga-based sensor systems: towards intelligent and reconfigurable low-power sensors for computer vision, control and signal processing	2014	-2.2824007705232163	13.032148431232855	1336548
1336933	EDA	towards a high-level synthesis of reconfigurable bit-serial architectures	2003	-2.785944052713874	12.24613668627991	1336960
1337019	EDA	a unified scheduling model for high-level synthesis and code generation	1995	-1.8316963958832757	12.381138100758614	1337046
1337215	Arch	analysis and validation of partially dynamically reconfigurable architecture based on xilinx fpgas	2010	-2.401137134205954	12.246793697526556	1337242
1337236	EDA	temporal partitioning and scheduling data flow graphs for reconfigurable computers	1999	-1.736245167685354	13.13928775577367	1337263
1337525	EDA	an automated framework for the simulation of mapping solutions on heterogeneous mpsocs	2012	-1.8187892155052832	12.33374517766305	1337552
1338002	EDA	a design flow for partially reconfigurable hardware	2004	-3.058253908099125	12.479169927574295	1338029
1338111	DB	fault-secure algorithms for multiple-processor systems	1984	-1.6472110522347516	12.43994029392133	1338138
1338145	EDA	a web service to generate program coprocessors	2009	-1.5206550459008792	11.695211340384422	1338172
1338259	EDA	a multi-level design flow for incorporating ip cores: case study of 1d wavelet ip integration	2003	-2.3967859795641644	11.877945830869562	1338286
1338497	EDA	functional synthesis of digital systems with tass	1994	-2.2204037950235693	12.795857431754394	1338524
1338827	EDA	automatic custom instruction identification for application-specific instruction set processors	2014	-1.8792471331713607	12.17777003572251	1338854
1338893	EDA	a run time interpretation approach for creating custom accelerators	2015	-1.5497572096980918	11.999416591304838	1338920
1339172	EDA	extending universal verification methodology with fault injection capabilities	2018	-2.6207743535438794	11.633738031800613	1339199
1339215	EDA	a state-of-the-art vhdl simulator	1988	-2.6447059457944406	11.547854003070116	1339242
1341069	Mobile	interfacing inmos links to the isa bus	1995	-2.44431895461445	11.433357850733126	1341096
1341244	EDA	hardware accelerators for timing simulation of vlsi digital circuits	1988	-1.4290048597705542	11.92648174194464	1341271
1341873	EDA	adaptive controller using runtime partial hardware reconfiguration for unmanned aerial vehicles (uavs)	2015	-2.687696297224167	12.236085921062589	1341900
1342158	EDA	comparing signal processing hardware-synthesis methods based on the matlab tool-chain	2011	-1.9964187231987849	11.918167013413935	1342185
1342368	HPC	vector register design with register bypassing for embedded dsp core	2012	-1.7734269651762689	12.74175330533711	1342395
1342428	EDA	towards managing hardware - software dependencies in embedded systems	2009	-2.856741843165685	11.598798206613822	1342455
1342797	EDA	reconfigurable computing: what, why, and implications for design automation	1999	-1.8088698602753104	12.228275769971232	1342824
1342846	EDA	automated optimization of data-path design by improving circuit area and critical time through adaptive transformation	2010	-3.070384997284218	11.950905661079572	1342873
1342877	EDA	time domain multiplexed tam: implementation and comparison	2003	-2.8221362956394294	13.136864428258178	1342904
1343302	EDA	co-verification design flow for hdl languages: a complete development methodology	2017	-2.4726501564645056	11.89793034185841	1343329
1343379	EDA	a high-level debug environment for communication-centric debug	2009	-2.0686090284847283	11.850930826803484	1343406
1343556	EDA	issues in the development of a practical noc: the proteo concept	2004	-2.769081221673113	13.125134805762364	1343583
1343972	EDA	application of fifo in seismic high-speed data acquisition systems on dsp	2012	-3.0386728935710234	11.326355786412135	1343999
1344178	EDA	estimation of speed, area, and power of parameterizable, soft ip	2001	-2.793498118088254	11.971912919836047	1344205
1344370	EDA	fast prototyping of memory models in vhdl for hardware emulation	1996	-2.6020599621679845	11.425760558294673	1344397
1344589	EDA	voltage reduction of application-specific heterogeneous multiprocessor systems for power minimisation	2000	-2.9819115044108395	12.53484945688118	1344616
1344716	Arch	introducing the ia-64 architecture	2000	-2.955278538131036	12.813793398893845	1344743
1344803	Arch	a floating-point vlsi chip for the tron architecture: an architecture for reliable numerical programming	1989	-1.662202148604942	11.858506023287545	1344830
1346439	PL	infrastructure for formal and dynamic verification of peripheral programming model	2016	-2.3199282308928697	11.603239638766626	1346466
1346932	Arch	towards an automatic co-generator for manycores’ architecture and runtime: sthorm case-study☆	2015	-2.099576301331357	12.281235979141732	1346959
1347106	EDA	optimal subgraph covering for customisable vliw processors	2009	-1.4897098212507145	12.392865579508516	1347133
1347203	EDA	exploiting concurrency in system-on-chip verification	2006	-2.8087855261159245	11.944145721307214	1347230
1347220	EDA	using source-level transformations to improve high-level synthesis debug and validation on fpgas	2015	-2.0819796073204646	11.978497813617494	1347247
1347282	Embedded	cos: a configurable os for embedded soc systems	2006	-1.9938141796084812	12.674160818037748	1347309
1347670	EDA	generating high coverage tests for systemc designs using symbolic execution	2016	-3.0274316132013017	11.77287051788054	1347697
1347694	Arch	models and implementations of hardware interface modules in a multi-processor system-on-chip simulator	2011	-2.1507113627285417	12.221709454410913	1347721
1347803	EDA	platform designer: an approach for modeling multiprocessor platforms based on systemc	2005	-1.7320170411103817	12.561079273794535	1347830
1348178	EDA	implementation of an algorithm for heart rate measurement in a specialized multi-core processor	2015	-2.5821910623836777	12.71332544921318	1348205
1348623	EDA	force-directed scheduling in automatic data path synthesis	1987	-2.182578633447565	12.491556350622226	1348650
1348817	EDA	automatic workload generation for system-level exploration based on modified gcc compiler	2010	-1.4337701574029884	12.825142086582158	1348844
1349051	Logic	unshades-1: an advanced tool for in-system run-time hardware debugging	2003	-2.9521814464333263	11.77787650219448	1349078
1349074	EDA	a novel fpga design acceleration methodology supported by a unique rp platform for fast and easy system develpoment	2006	-2.7728798062400246	11.79494403053966	1349101
1349544	EDA	implementation of machine learning applications on a fixed-point dsp	2015	-1.5496470282162509	11.777542524255425	1349571
1349908	PL	high-level language and compiler for reconfigurable computing	2004	-1.450633574002221	12.029645658350375	1349935
1350729	EDA	advanced upf based voltage-aware verification for ios	2015	-3.3393172559280537	12.67685504610729	1350756
1350754	Robotics	functional verification methodology of complex electronics system based modeling and simulation	2010	-2.583116716500605	11.629723054883316	1350781
1351739	Embedded	applying runtime monitoring for automotive electronic development	2016	-2.7531809000761083	11.71039380867176	1351766
1352485	EDA	a cad suite for high-performance fpga design	1999	-2.2881950794976347	11.926590186678546	1352512
1352713	EDA	mampsx: a demonstration of rapid, predictable hmpsoc synthesis	2013	-1.9445220103669023	12.880497306785138	1352740
1353117	EDA	hw/sw codesign techniques for dynamically reconfigurable architectures	2002	-1.871763507826895	13.047988699662366	1353144
1353217	EDA	pre-architectural performance estimation for asip design based on abstract processor models	2014	-2.377239319387272	12.506212413711145	1353244
1353485	EDA	hardware/software debugging of large scale many-core architectures	2014	-2.7966697832005223	12.9296630359335	1353512
1353812	EDA	sprint: a tool to generate concurrent transaction-level models from sequential code	2007	-1.694048633646894	12.373259684289241	1353839
1353974	EDA	utilising evolutionary approaches and object oriented techniques for design space exploration	2006	-2.1973436555447177	12.317479695463623	1354001
1354336	EDA	high level extraction of soc architectural information from generic c algorithmic descriptions	2005	-1.5677058284163696	11.770762004021046	1354363
1354454	EDA	automatic visualization interface for coarse grained reconfigurable architecture	2013	-1.5085310014752251	12.203946336183842	1354481
1354485	EDA	behavioral synthesis of asynchronous systems: a methodology	1999	-3.098198900903674	11.951924263790655	1354512
1355154	EDA	implementation of processor cells for array algorithms on fpgas	1996	-1.6600304581598797	12.136228058497801	1355181
1355180	EDA	automated transformation of algorithms into register-transfer level implementations	1994	-2.413514532439176	11.535678550847988	1355207
1355289	Arch	a design methodology for application partitioning and architecture development of reconfigurable multiprocessor systems-on-chip	2010	-1.7583601048257174	12.670158635437069	1355316
1355479	Robotics	a modular real-time fieldbus architecture for mobile robotic platforms	2011	-1.9985528603260332	12.009755369604967	1355506
1355685	EDA	training ip creators and integrators	1999	-3.0799766105886714	11.903407543248393	1355712
1355715	EDA	abstraction of rtl ips into embedded software	2010	-2.037464696946309	11.993859314519275	1355742
1355843	Vision	experiences on developing computer vision hardware algorithms using xilinx system generator	2005	-2.217865225247226	12.210440233766006	1355870
1355892	Vision	evolution of ieee 1149.1 addressable shadow protocol devices	2003	-3.0494110835633585	11.629671988223205	1355919
1356107	Arch	the dsp32c: at&ts second generation floating point digital signal processor	1988	-1.9530588568181817	13.078982375196302	1356134
1356125	Embedded	high-level dataflow programming for real-time image processing on smart cameras	2014	-1.481182191840876	11.318533769646866	1356152
1357704	Visualization	synthesis steps and design models for codesign	1995	-2.3576933141176624	11.87427899294647	1357731
1357918	EDA	silicon debug of a powerpc™ microprocessor using model checking	2002	-3.2520034915179568	11.648651631965635	1357945
1357957	Arch	architectural design of an risc processor for programmable logic controllers	1998	-2.3894093856983294	11.626706897055593	1357984
1358179	EDA	data compression technology in asic cores	1998	-1.6699372121017722	11.800862251251965	1358206
1358396	Arch	a software configurable and parallelized coprocessor architecture for lqr control	2015	-2.090143073887189	12.057385695061988	1358423
1359104	EDA	jpeg, mpeg-4, and h.264 codec ip development	2005	-2.161562762624597	11.897305054959023	1359131
1359188	EDA	a demonstration of co-design and co-verification in a synchronous language	2004	-2.517136559286839	11.656320512205134	1359215
1359334	EDA	power analysis of embedded software: a first step towards software power minimization	1994	-2.7556438491047475	12.718545026485947	1359361
1359870	EDA	fast mpeg-audio layer iii algorithm for a 32-bit mcu	1999	-3.2273678810540867	12.62397197460834	1359897
1360336	EDA	xbox360 front side bus - a 21.6 gb/s end-to-end interface design	2007	-3.3505665007103023	13.183357867719948	1360363
1360461	EDA	debug of the cell processor: moving the lab into silicon	2006	-2.7872092647510582	12.644945438088772	1360488
1360615	EDA	distribution of bitstream-level ip cores for functional evaluation using fpgas	2004	-2.1615842468065067	11.841510881917724	1360642
1361808	Arch	hard block reduction and synthesis improvements in odin ii	2015	-2.8301717879343125	11.357225624965567	1361835
1362124	EDA	exploratory study about the use of new reconfigurable fpgas in space	2011	-3.0998921895181937	12.081204110950999	1362151
1362180	Arch	the erlangen slot machine: a dynamically reconfigurable fpga-based computer	2007	-1.5427995967773325	13.081043649130876	1362207
1362900	EDA	system-integration features and development tools key to fpga design	1994	-3.200925885240204	12.39226010425918	1362927
1363031	EDA	supporting composition in symbolic system synthesis	2016	-2.3327554861566004	12.861310396521715	1363058
1363319	Embedded	fuzzy automaton model with adaptive inference mechanism for intelligent decision support systems	2016	-2.277360483188447	11.290175536185226	1363346
1363407	Arch	modular crossbar switch for large-scale multiprocessor systems: structure and implementation	1981	-1.8710359460410344	11.788320896549536	1363434
1363953	EDA	methodology for the evaluation and selection of microprocessors for specific applications	1983	-1.9367135167853091	11.70187472341814	1363980
1364074	EDA	fine grain code synthesis within a block diagram oriented code generation environment	1995	-1.6092542331081334	12.125254802656018	1364101
1364148	EDA	software-friendly hw/sw co-simulation: an industrial case study	2006	-2.4946481104277707	12.003466338865593	1364175
1364208	Embedded	joint sw/hw modelling and design exploration using p-ware	2008	-1.7979079651440446	12.79881492663502	1364235
1364424	EDA	pam-blox ii: design and evaluation of c++ module generation for computing with fpgas	2002	-1.993003254213163	12.42231543338174	1364451
1364863	EDA	fully-automated synthesis of power management controllers from upf	2019	-2.4795053671010736	12.440697276707963	1364890
1364984	Embedded	tutorial on embedded system design	1992	-2.1869987064534664	12.178520807683222	1365011
1365882	EDA	improving design and verification productivity with vhdl-200x	2004	-3.108797796941825	11.445123219652945	1365909
1366035	Embedded	hardware/software partitioning using bayesian belief networks	2007	-1.784990792034154	11.83448486057255	1366062
1366691	EDA	cathedral-iii: architecture-driven high-level synthesis for high throughput dsp applications	1991	-2.000086902744153	12.23437026012142	1366718
1367025	EDA	a binary-constraint search algorithm for minimizing hardware during hardware/software partitioning	1994	-2.2457641437155633	12.117245003648375	1367052
1367625	EDA	a new approach to mapping software to coprocessor circuits	2016	-2.165748830088884	12.158706308986545	1367652
1367717	EDA	employed verilite simulation to improve soc design and verification	2012	-2.44083575416689	11.652786203787477	1367744
1368264	EDA	a partitioning algorithm for system-level synthesis	1992	-1.7234931125681303	12.303861741523036	1368291
1368473	EDA	mpsoc simulation and implementation of kpn applications	2009	-1.5796965411762065	12.681602614109488	1368500
1368524	EDA	dynamically reconfigurable analog circuit design automation through multiobjective optimization and direct execution	2005	-3.2503215793159734	12.160658758716036	1368551
1368585	EDA	micro-coded datapaths: populating the space between finite state machine and processor	2006	-2.0993950688525755	12.525255368010685	1368612
1368669	EDA	methodological framework for noc resources dimensioning on fpgas	2015	-1.805631354749737	13.196633330559864	1368696
1368766	EDA	synthesis of high-performance packet processing pipelines	2006	-2.6088339228826363	12.5443275975075	1368793
1368813	EDA	custom processor design using nisc: a case-study on dct algorithm	2005	-1.5955629010730432	13.071466523526164	1368840
1368852	Embedded	a state-based modeling approach for fast performance evaluation of embedded system architectures	2011	-1.7596676900099686	12.612458448457602	1368879
1369104	Robotics	a distributed, heterogeneous control system for the alice tpc electronics	2005	-2.991264486716717	11.969059343986304	1369131
1369375	Embedded	heroes: virtual platform driven integration of heterogeneous software components for multi-core real-time architectures	2013	-2.01782122568378	11.979324303576705	1369402
1369794	EDA	optimized rtl code generation from coarse-grain dataflow specification for fast hw/sw cosynthesis	2008	-1.8444481808652071	12.661959716597073	1369821
1370728	EDA	automatic generation of embedded memory wrapper for multiprocessor soc	2002	-2.1679846762587816	12.464479123442032	1370755
1370939	EDA	race logic synthesis for a multithreaded hdl/esl simulator for soc designs	2010	-3.00787612568105	12.051281003247759	1370966
1371023	EDA	aida: analog ic design automation based on a fully configurable design hierarchy and flow	2006	-2.7805187674664755	11.714683346899138	1371050
1371747	EDA	autonomic management of dynamically partially reconfigurable fpga architectures using discrete control	2013	-1.5838408503592527	13.16702886391011	1371774
1371828	EDA	towards effective modeling and programming multi-core tiled reconfigurable architectures	2009	-2.0455292471243864	12.196814172453651	1371855
1372297	EDA	impact of loop tiling on the controller logic of acceleration engines	2009	-1.8537795660780885	12.688550852278675	1372324
1372805	EDA	an 8-bit single-chip microcomputer for automotive engine control	1982	-2.921474747771502	11.899854920244412	1372832
1373691	EDA	a fast hierarchical approach to resource sharing in pipelined asynchronous systems	2012	-1.8942255836884725	12.424302123925171	1373718
1373703	EDA	evaluating uml2 modeling of ip-xact objects for automatic mp-soc integration onto fpga	2009	-2.369198006705864	11.886268325313747	1373730
1374369	Arch	introducing the fr500 embedded microprocessor	2000	-1.5906979679785045	12.35026785884117	1374396
1374410	Arch	a programmable state machine architecture for packet processing	2003	-2.465225088583483	12.870475290614385	1374437
1374659	EDA	modular design through component abstraction	2004	-2.642483922022038	11.48443281467227	1374686
1375164	EDA	the erlangen slot machine - an fpga-based partially reconfigurable computer	2011	-1.6221735907863597	12.958686811327492	1375191
1375319	EDA	hardware-software partitioning and pipelined scheduling of transformative applications	2002	-1.837859391363856	12.884844898291375	1375346
1375386	EDA	least-significant bit optimization techniques for fpgas	2004	-2.6141683573786394	12.239378251550093	1375413
1375460	EDA	contribution of custom instructions on sopc for iris recognition application	2006	-1.6883510823586336	12.044172478693712	1375487
1375485	EDA	interconnect system compression analysis for multi-core architectures	2010	-1.7171566560694993	11.842668956538295	1375512
1375592	Arch	analysis of a dynamically reconfigurable dataflow architecture and its scalable parallel extension for multi-fpga platforms	2008	-1.5093173028861036	13.200815147774074	1375619
1375593	EDA	fvcag: a framework for formal verification driven power modeling and verification	2016	-3.277923225663792	11.893288937867384	1375620
1375628	EDA	cascade: a computer-aided tool for low-energy high-performance multi-dsp vlsi system design	1994	-3.2236964449372483	11.588006648096615	1375655
1376051	EDA	accurate resource estimation algorithms for behavioral synthesis	1999	-3.1226398474865844	12.216573610572405	1376078
1376176	Embedded	high-level hardware-software co-design of an 802.11a transceiver system using zynq soc	2016	-2.3432231344631327	12.949884374588633	1376203
1376641	EDA	verification of integrated subsystems	1991	-2.21090407755443	11.448966491086269	1376668
1377095	EDA	impact of fpga architecture on resource sharing in high-level synthesis	2012	-2.5110815278235408	12.988513881054194	1377122
1377190	Embedded	parametrized system level design: real-time x-ray image processing case study	2016	-2.0415264022687154	11.52029975156117	1377217
1377271	Embedded	memory bounds for the distributed execution of a hierarchical synchronous data-flow graph	2012	-2.050345932712321	12.742516996005936	1377298
1377488	EDA	automated dataflow graph merging	2016	-1.5378961182223394	12.85776967570698	1377515
1378310	EDA	stoht: an sdl-to-hardware translator	1995	-2.365163218479513	11.299848938361562	1378337
1378642	EDA	kernel ada to unify hardware and software design	1998	-3.1802101301571293	12.134863524371196	1378669
1378864	EDA	design tools for implementing self-aware and fault-tolerant systems on fpgas	2014	-2.300455374432961	12.579872840384295	1378891
1379147	EDA	subsystem exchange in a concurrent design process environment	2008	-3.1994027549732285	11.938767283987973	1379174
1379918	EDA	architectural design of a dsp scripting language for mobile multimedia terminals	2004	-1.8256868625759433	12.34309312393251	1379945
1380021	Robotics	implementation and synthesis of a sorting network	2006	-2.5322586620113903	11.436263717133762	1380048
1380237	Arch	automated partial reconfiguration design for adaptive systems with copr for zynq	2014	-2.1759642197301408	12.479346146375748	1380264
1381484	Robotics	distributed real-time processing for humanoid robots	2005	-2.187545535419907	12.71399288689875	1381511
1381641	EDA	jbitstm implementations of the advanced encryption standard (rijndael)	2001	-2.2287278868281346	12.831218262265669	1381668
1381647	EDA	design aspects of multi-level reconfigurable architectures	2008	-1.9447229602578815	12.950766800456307	1381674
1382229	HCI	hierarchical interactive approach to partition large designs into fpgas	1999	-2.7292429554630324	12.244346151266203	1382256
1382365	Arch	high-level-language compilation for reconfigurable computers	2005	-1.6096814747980763	12.509686223908579	1382392
1382682	EDA	spinnaker: design and implementation of a gals multicore system-on-chip	2011	-3.1095524045401635	12.895191724443952	1382709
1382713	Arch	design and implementation trade-offs in the clipper c400 architecture	1991	-1.5007508123467719	12.564872393196307	1382740
1382813	Arch	the marion system for retargetable instruction scheduling	1991	-1.5979402331387633	11.643901183137126	1382840
1383023	Arch	intel® wireless mmxtm technology: a 64-bit simd architecture for mobile multimedia	2003	-1.6636243667249213	13.166858455525976	1383050
1383090	EDA	a platform approach for hardware/software co-design with support for rtos-based systems	2007	-2.2297010138451308	12.13636174084543	1383117
1383375	Embedded	long term trends for embedded system design	2004	-2.6723573729754726	12.895542514159127	1383402
1384531	Arch	stratus: free design of highly parametrized vlsi modules interoperable with commercial tools	2011	-2.383322911006002	11.56461520499818	1384558
1385693	EDA	hw/sw coverification performance estimation and benchmark for a 24 embedded risc core design	1998	-2.1863938518663706	12.137162208404146	1385720
1385913	EDA	an efficient task placement method for reconfigurable fpga systems	2013	-2.3150621087660213	12.822961163581185	1385940
1386267	EDA	a generic architecture model based-methodology for an efficient design of hardware/software application-specific multiprocessor system-on-chip	2004	-2.4322117697364383	11.965668414893454	1386294
1386454	EDA	multi-accuracy power and performance transaction-level modeling	2007	-1.9595826898531348	12.94346786237225	1386481
1386995	EDA	spiral: joint runtime and energy optimization of linear transforms	2006	-2.071502311420117	13.155991794509449	1387022
1387375	EDA	automating processor customisation: optimised memory access and resource sharing	2006	-1.7120046467865186	13.111112254529154	1387402
1388060	EDA	behavioral to structural translation in a bit-serial silicon compiler	1988	-3.3019170129694366	11.34432978562826	1388087
1388464	EDA	fpga design framework combined with commercial vlsi cad	2013	-3.292952661208834	11.756437585518194	1388491
1388651	EDA	personal computers in automation systems	1981	-3.012916892811184	11.722489305785226	1388678
1389388	Arch	implementation of a 2-d fast fourier transform on an fpga-based custom computing machine	1995	-1.7241417266527916	11.335714822672589	1389415
1390845	EDA	apdl: a processor description language for design space exploration of embedded processors	2007	-2.1688883049793373	11.837793889205669	1390872
1391115	EDA	hncp: a many-core microprocessor asic approach dedicated to embedded image processing applications	2016	-1.9862358663581323	12.806131822369759	1391142
1391361	EDA	real-time simulation of dynamic vehicle models using a high-performance reconfigurable platform	2012	-1.5228287817149535	12.918509485954516	1391388
1391795	EDA	the trianus system and its application to custom computing	1996	-2.2326766796015898	11.655450530405686	1391822
1391880	Arch	a 64-core platform for biomedical signal processing	2013	-2.617294434307936	12.782449810556953	1391907
1392291	PL	reducing complexity of multiobjective design space exploration in vliw-based embedded systems	2008	-2.0240068056553238	13.172876537291568	1392318
1392485	Embedded	an extensible complex fast fourier transform processor chip for real-time spectrum analysis and measurement	1998	-1.8119935643635456	11.369423671943464	1392512
1393507	EDA	modelling reconfigurable systems in event driven simulation	2012	-1.9615109091026168	13.000998929899158	1393534
1393553	EDA	fast time-parallel c-based event-driven rtl simulation	2014	-1.8070705030332237	12.372056606273752	1393580
1393654	EDA	a hardwar/software co-design environment for reconfigurable logic systems	1998	-2.288857300063141	12.168858748466961	1393681
1393825	EDA	the benefits of using variable-length pipelined operations in high-level synthesis	2013	-1.824551911171209	12.639523638756845	1393852
1393911	EDA	workload-driven floorplanning for mips optimization	1992	-2.868423929191465	12.470800296361007	1393938
1394200	Crypto	asip architecture exploration for efficient ipsec encryption: a case study	2004	-1.9051865491144373	12.305797799881251	1394227
1395142	EDA	rtl ip abstraction into optimized embedded software	2013	-1.895959099523579	12.058799480931926	1395169
1395341	EDA	a design approach to automatically synthesize ansi-c assertions during high-level synthesis of hardware accelerators	2014	-2.721673074136033	11.541814918061915	1395368
1395527	EDA	"""""""plug & test"""" at system level via testable tlm primitives"""	2008	-2.9027241434904827	11.52719591586306	1395554
1395965	EDA	turnus: an open-source design space exploration framework for dynamic stream programs	2014	-1.9070358498468456	12.626782213853025	1395992
1397342	EDA	validation coverage analysis for complex digital designs	1996	-3.291900653681473	11.982809969117485	1397369
1397524	Robotics	system model of an inertial navigation system using systemc-ams	2005	-2.778658595837672	11.425268571503244	1397551
1398345	EDA	a low-overhead monitoring ring interconnect for mpsoc parameter optimization	2012	-2.2775576357900147	12.910516885908002	1398372
1398359	EDA	c-heap: a heterogeneous multi-processor architecture template and scalable and flexible protocol for the design of embedded signal processing systems	2002	-2.150739752913878	12.520134225955694	1398386
1398586	Arch	systematic generation of executing programs for processor elements in parallel asic or fpga-based systems and their transformation into vhdl-descriptions of processor element control units	2001	-1.8982025494559476	12.250710854997273	1398613
1398975	EDA	generation of function block based designs using semantic web technologies	2009	-2.485789037021682	11.53281472076691	1399002
1399689	Arch	programmable logic controllers - architecture and applications : gilles michel	1992	-3.0151239290109886	11.604215211594678	1399716
1400197	EDA	fast and accurate resource estimation of automatically generated custom dft ip cores	2006	-2.301891070037632	12.45825956032166	1400224
1400976	Embedded	automatic generation of a real-time operating system for embedded systems	1997	-1.781467530538808	12.317516788255134	1401003
1401265	Robotics	design of a cooperative video/image multi-decoding system on a dsp	2010	-1.5400403357218448	12.353612371967197	1401292
1401346	Embedded	a novel software framework for embedded multiprocessor smart cameras	2009	-1.580782209145677	12.806140061753116	1401373
1401702	EDA	a development and simulation environment for a floating point operations fpga based accelerator	2003	-1.6676419911426004	11.978843256429482	1401729
1401708	Arch	high throughput architecture for packet classification using fpga	2009	-1.4379143446137888	13.092551136893238	1401735
1401880	EDA	bridge over troubled wrappers:automated interface synthesis	2004	-2.897759680557383	11.509690352492616	1401907
1402826	EDA	genetic algorithm driven hardware-software partitioning for dynamically reconfigurable embedded systems	2001	-2.012090400094733	12.668278197670515	1402853
1402908	EDA	using symbolic algebra in algorithmic level dsp synthesis	2001	-2.8796580484789427	11.536104229680905	1402935
1403029	EDA	uml-based hardware/software co-design platform for dynamically partially reconfigurable network security systems	2008	-2.185590089565744	12.594659035018525	1403056
1403110	Embedded	formal system-level design space exploration	2010	-1.7719933401204957	12.090464987464173	1403137
1403919	EDA	state-machine-development-tool for high-level-design entry and simulation	1993	-2.9769672798549016	11.376001154803285	1403946
1404295	EDA	resource-aware run-time elaboration of behavioural fpga specifications	2002	-2.2867761350572384	11.963523087886555	1404322
1404463	EDA	storage requirement estimation for optimized design of data intensive applications	2004	-2.209202724700156	11.999118466566456	1404490
1405350	EDA	re-use-centric architecture for a fully accelerated testbench environment	2003	-2.6449737188748164	11.8736325553992	1405377
1406672	HPC	architecture of the ns32532-a single chip vlsi high performance cpu	1988	-2.1123715519460267	13.156738154992672	1406699
1407160	EDA	spc: synthesis of pointers in c: application of pointer analysis to the behavioral synthesis from c	1998	-1.5116526956899683	12.277328248838234	1407187
1407243	EDA	creation and utilization of a virtual platform for embedded software optimization:: an industrial case study	2006	-2.1752765715411804	12.002809673447848	1407270
1407511	SE	a configurable java architecture for mobile terminal software download	2002	-2.1008428594737745	12.107342354383366	1407538
1408326	Embedded	a multiprocessor system for a small size soccer robot control system	2008	-2.5407470060077464	11.336614734556367	1408353
1409513	Embedded	hardware-software co-simulation for medical x-ray control units	2015	-2.2421865881013963	11.941405375483178	1409540
1410021	EDA	black box power estimation for digital signal processors using virtual platforms	2016	-1.949499121665612	13.041503133513286	1410048
1410026	Embedded	a case study of system level specification and software synthesis of multimode multimedia terminal	2003	-2.2190513282636606	11.770258102257962	1410053
1411230	EDA	a recurrently generated overlay architecture for rapid fpga application development	2018	-1.6678036977783919	12.508440346066624	1411257
1411427	Arch	the future of microprocessors	2005	-3.1993612741853275	12.917739087455	1411454
1412181	EDA	a workflow model for integrating ic design and testing	2005	-3.0758594077716066	11.921206083322618	1412208
1412559	EDA	the design and test of a smartcard chip using a chain self-timed network-on-chip	2004	-3.3526821006960152	12.467844461970731	1412586
1412623	EDA	abstract bus interface unit for esl design from tlm 2.0 communications to the real bus protocol	2014	-2.7381344621109824	11.57781370202816	1412650
1412761	EDA	cc4cs: an off-the-shelf unifying statement-level performance metric for hw/sw technologies	2018	-2.0779893055574474	12.488970622359192	1412788
1413184	Embedded	uwb microwave imaging for breast cancer detection: many-core, gpu, or fpga?	2014	-1.800274852217311	12.66272789975808	1413211
1413265	Theory	recent advances in the coupling of the language max with the matthews/boie radio drum	1990	-2.7594146857831094	11.884030268496824	1413292
1413278	EDA	design of a configurable and extensible tcore processor based on transport triggered architecture	2009	-2.1303310631700345	12.64704227838254	1413305
1413360	EDA	a timing-accurate hw/sw cosimulation of an iss with systemc	2004	-2.5423583298153454	11.929828944423475	1413387
1414456	EDA	an automated design flow for noc-based mpsocs on fpga	2008	-2.2819582456057894	12.161232983189993	1414483
1416324	EDA	design verification of complex microprocessors	1997	-3.0021404002000187	11.829309720104014	1416351
1416559	EDA	application mapping to a hardware platform through automated code generation targeting a rtos: a design case study	2003	-2.504766505612621	11.402298531999161	1416586
1416740	SE	dynatest and beyond: from dynamic testing to automated error-prevention and error-detection	2005	-2.61424491839171	11.784164454463316	1416767
1416864	HPC	deriving efficient control in process networks with compaan/laura	2008	-1.7598015208311428	11.319607765692297	1416891
1417341	EDA	an assembly-level execution-time model for pipelined architectures	2001	-1.6357711727568445	12.841480296717865	1417368
1417563	EDA	concepts, architectures, and run-time systems for efficient and adaptive reconfigurable processors	2011	-1.804340604959704	13.07686862525919	1417590
1418061	EDA	instruction set optimization for application specific processors	2014	-1.856988678470703	12.119958985092136	1418088
1418310	Embedded	face identification implementation in a standalone embedded system	2014	-2.232374502145681	12.476375752619331	1418337
1418565	EDA	a threat-based connect6 implementation on fpga	2011	-2.7736540567623376	11.886867246168125	1418592
1418887	EDA	synthesis of system verilog assertions	2006	-3.1095316870364904	11.3675167614288	1418914
1419326	EDA	pyverilog: a python-based hardware design processing toolkit for verilog hdl	2015	-1.8299349103565563	11.648507864405088	1419353
1419340	Embedded	task synthesis for latency-sensitive synchronous block diagram	2014	-1.7303722294639865	12.50261280328218	1419367
1420369	EDA	generation of hardware modules for run-time reconfigurable hybrid cpu/fpga systems	2007	-2.4259539875630627	12.56436097496068	1420396
1420451	Arch	microsystems interprocessor communication for multi-microcomputer systems	1977	-2.4644265906490443	12.344377445921033	1420478
1420459	EDA	a tree-based scheduling algorithm for control-dominated circuits	1993	-2.028508985855268	11.582025789093315	1420486
1420625	EDA	fast instruction set customization	2004	-1.462161322562228	12.573650164228852	1420652
1420975	Embedded	software architecture synthesis for retargetable real-time embedded systems	1997	-1.8527515548451892	12.22719831012089	1421002
1421073	EDA	improving instruction accurate simulation for parallel automotive applications	2016	-1.748726695438306	12.645316613602706	1421100
1422650	Embedded	extendable generic base verification architecture for flash memory controllers based on uvm	2017	-2.375490038896522	11.572540104159955	1422677
1423305	EDA	an adaptive communications module for on-board computers of satellites	2010	-2.4640175478233	12.075940972628658	1423332
1423418	EDA	high efficiency code optimization in arm cortex-m series processor	2013	-1.7705206385870471	11.414746849384455	1423445
1423582	EDA	customisable hardware compilation	2004	-1.5149047929697133	12.000083547658276	1423609
1424661	EDA	model-based progressive design and verification of an integrated cmos magnetic sensor for automotive applications	2012	-3.1636196353417367	11.80717002048366	1424688
1424715	EDA	vhdl implementation of wavelet packet transforms using simulink tools	2008	-2.3662009998982847	11.611535130296819	1424742
1425456	Arch	power-aware and branch-aware word-length optimization	2008	-2.4277678469562933	13.074375128461243	1425483
1425730	EDA	test setup simulation - a high-performance vhdl-based virtual test solution meeting industrial requirements	2002	-2.921490390567581	11.887856555854581	1425757
1425787	HPC	improving error resilience analysis methodology of iterative workloads for approximate computing	2017	-1.7430097819974928	12.873204343113784	1425814
1426586	EDA	power consumption management on fpga	2005	-2.621528947339281	13.164436010274818	1426613
1426598	EDA	modular hardware of reduced performance for dedicated microprocessor applications: examples and justification	1984	-1.6717194190086002	11.471548977414427	1426625
1427613	SE	software implementation issues of existing and new defuzzification methods	2006	-2.005871384522876	11.607749595490125	1427640
1427831	EDA	multipartite tables in jbits for the evaluation of functions on fpgas	2002	-2.25279263437568	11.697395914535004	1427858
1427849	EDA	web-based ip evaluation and distribution using applets	2003	-2.7881543926643997	11.604930504677816	1427876
1428258	EDA	a formal framework for modeling and analysis of system-level dynamic power management	2005	-1.8114608197242767	13.04238376903619	1428285
1428561	PL	computer generation of efficient software viterbi decoders	2010	-1.471936787914217	11.679854649945078	1428588
1428708	Embedded	systematic design flow for dynamic data management in visual texture decoder of mpeg-4	2006	-1.9585334999016215	12.779385723942756	1428735
1428983	Arch	networks on processors improve on-chip communications	2009	-3.03065716246082	12.464380658713631	1429010
1429297	Arch	an architectural approach to characterizing and eliminating sources of inefficiency in a soft processor design	2014	-2.2302447705436648	13.011559767736204	1429324
1429849	EDA	prototyping advanced control systems on fpga	2009	-2.8752252193491423	11.492247751252865	1429876
1430886	EDA	energy-efficient discrete signal processing with field programmable analog arrays (fpaas)	2015	-2.2384569077900447	12.630281840330493	1430913
1430970	EDA	c++ based design flow for reconfigurable image processing systems	2007	-2.2796021360659338	11.791043001732108	1430997
1431382	EDA	automatic model refinement for fast architecture exploration	2002	-2.5089108008914467	11.59495287153419	1431409
1431492	EDA	multicore parallel min-cost flow algorithm for cad applications	2009	-1.5726423483864194	12.48847213539856	1431519
1431579	Robotics	path concepts for a reconfigurable bit-serial synchronous architecture	2005	-3.0583341741152643	12.824654602061555	1431606
1431727	ML	architectural strategies for high-throughput applications	1993	-1.7007827118830987	13.018031431845419	1431754
1432053	EDA	the cosyma environment for hardware/software cosynthesis of small embedded systems	1996	-1.6498304520764606	12.68972910097424	1432080
1432417	EDA	the challenges of hardware synthesis from c-like languages	2005	-2.2846928491324068	11.571737285841214	1432444
1432565	EDA	swasad: an asic design for high speed dna sequence matching	2002	-1.8429440170051512	11.597738292194938	1432592
1433268	EDA	a retargetable tool-suite for the design of application specific instruction set processors using a machine description language	2002	-2.3080832347409537	11.92431207783571	1433295
1433947	EDA	fast hardware-software co-simulation using vhdl models	1999	-2.0949987946796345	11.806604154671955	1433974
1434036	EDA	interfacing high-level and assembly language with microcodes in 3-d image generation	1994	-1.5573007769408402	11.340962467254634	1434063
1434338	Embedded	mixing simulated and actual hardware devices to validate device drivers in a complex embedded platform	2009	-2.0306199963862914	12.563450267337975	1434365
1434485	Arch	ultralow-latency hardware-in-the-loop platform for rapid validation of power electronics designs	2011	-2.73565362243156	12.26377205544543	1434512
1434619	EDA	applying neural networks to performance estimation of embedded software	2008	-1.5336735799833228	13.118918364694428	1434646
1434754	EDA	the amulet chips: architectural development for asynchronous microprocessors	2009	-2.6488815448396585	12.431592110289815	1434781
1435204	EDA	a high-level compilation toolchain for heterogeneous systems	2009	-1.4970111995436717	11.994984778726606	1435231
1435296	EDA	lessons and experiences with high-level synthesis	2009	-3.13463384632674	11.808274367720589	1435323
1436131	Arch	an innovative low-power high-performance programmable signal processor for digital communications	2003	-2.15852245591733	12.581114022605373	1436158
1436142	EDA	designing with programmable logic arrays	1987	-2.9184364925250144	11.660560065847642	1436169
1436506	Robotics	usb fifo interface for fpga based daq applications	2015	-2.7279286115421306	11.822896799905616	1436533
1436729	EDA	the application accelerator illustration system	1986	-2.527799355899252	11.706419089211847	1436756
1437513	Arch	behavioural scheduling to balance the bit-level computational effort	2004	-2.938847199463132	12.552317888463795	1437540
1437743	EDA	a synthesis methodology for application-specific logic-in-memory designs	2015	-3.251899794863085	12.848640014758955	1437770
1438184	EDA	fast multi-objective algorithmic design co-exploration for fpga-based accelerators	2012	-2.463491579765541	13.04092422259224	1438211
1438451	EDA	performance evaluation of vlsi platforms using systemq.	2005	-2.358120026679507	12.180855029027192	1438478
1438893	EDA	framework for efficient cosimulation and fast prototyping on multi-components with aaa methodology: lar codec study case	2007	-1.9213524521087624	12.16986392053752	1438920
1440039	EDA	implementation of a h.264 decoder with template-based communication refinement	2006	-2.3374155770103617	12.36355861239709	1440066
1440134	EDA	an approach to functional testing of vliw architectures	2000	-3.229761339856047	11.78802452199637	1440161
1440826	EDA	a rapid prototyping environment for microprocessor based system-on-chips and its application to the development of a network processor	2000	-2.705838328910948	12.52674510734071	1440853
1440922	DB	digital hardware implementation of roi incremental algorithms	1995	-1.9197895734551416	11.607473926470055	1440949
1441130	Arch	digital's decchip 21066: the first cost-focused alpha axp chip	1993	-2.4058664351856853	12.908844018253687	1441157
1441274	Arch	the ucsc kestrel general purpose parallel processor	1999	-1.5212965090157584	11.409760581291176	1441301
1441384	Arch	automated microprocessor stressmark generation	2008	-1.4478811366595703	12.978608961133428	1441411
1442144	Arch	on horizontally microprogrammed microarchitecture description techniques	1982	-1.7310416291277733	11.315264375770795	1442171
1442835	EDA	a general hardware design model for multicontext fpgas	2002	-1.5022073905215	12.271220626401945	1442862
1443030	EDA	configuration memory based dynamic coarse grained reconfigurable multicore architecture for 8 point fft	2015	-1.5895117216696497	12.916734712446015	1443057
1443842	EDA	co-ram: combinational logic synthesis applied to software partitions for mapping to a novel memory device	2001	-2.1809740549626433	12.169639151986466	1443869
1444261	Arch	register transfer modeling and simulation for array processors	1994	-2.119265711380629	12.150806082948565	1444288
1444742	EDA	a computational reflection mechanism to support platform debugging in systemc	2007	-2.492877057073952	11.74834026851678	1444769
1444757	EDA	modules placement technique under constraint of fpga forbidden zones	2015	-2.3517680533387915	13.09982293229419	1444784
1445880	EDA	integrating communication cost estimation in embedded systems design : a pci case study	2001	-1.6387748331658352	11.421825540909088	1445907
1447640	EDA	mapping schemes of image recognition tasks onto highly parallel simd/mimd processors	2009	-1.6887560618940087	12.653320444852348	1447667
1448300	EDA	architecture synthesis methodology for run-time reconfigurable systems	2009	-2.1820301212549387	12.921890167870355	1448327
1448573	EDA	enabling effective fpga debug using overlays: opportunities and challenges	2016	-2.650820881214479	12.303045551096014	1448600
1449698	EDA	advanced features and industrial applications of fpgas—a review	2015	-2.66177767093061	12.540767356771893	1449725
1449889	EDA	potential of wdm packets	2017	-3.3344861074858136	12.92730536200089	1449916
1450709	EDA	video processing design for wireless adas applications	2014	-2.4634282781425716	11.962970928013425	1450736
1450956	EDA	microprocessor benchmarks - a detailed look at techniques, problems and solutions	2011	-1.5837300169518538	11.722989886093867	1450983
1451557	EDA	frequent-pattern-guided multilevel decomposition of behavioral specifications	2009	-2.5434834268756408	11.752001926181665	1451584
1452695	Arch	a general heap processor	1987	-1.8570172664834064	11.969218548714936	1452722
1452956	Theory	microsystems minimal storage sorting and searching techniques for ram applications: a tutorial	1977	-3.182410884559169	12.25081003917004	1452983
1453332	Arch	modeling dynamic partial reconfiguration in the dataflow paradigm	2014	-2.2076944521783317	12.460871864364364	1453359
1453508	HPC	homemade assembly and parameterization of a high performance cluster using pelicanhpc with flops testing and controlled temperature thanks to mcus arduino project	2016	-2.0776631897432867	11.898304558974404	1453535
1453629	Embedded	tta-c2, a single chip communication controller for the time-triggered-protocol	2002	-2.9028777097391805	12.380382616186164	1453656
1453636	EDA	a computer aided design automation system for developing microprogrammed processors: a design approach through hdls	1987	-2.5533267369787107	11.618002324927339	1453663
1455408	Robotics	a cosimulation approach to model-based design for complex power electronics and digital control systems	2007	-2.940816598914328	11.391402638866587	1455435
1456503	Robotics	fast parallel fft on a reconfigurable computation platform	2003	-1.67391645496176	12.20704983334831	1456530
1456588	Arch	reducing the communication bottleneck via on-chip cosimulation of gate-level hdl and c-models on a hardware accelerator	2005	-1.7414051160477009	12.716693430530624	1456615
1456651	EDA	preference-based multi-objective evolutionary algorithms for power-aware application mapping on noc platforms	2012	-2.703709115416682	13.048423950871653	1456678
1456673	EDA	a dynamic simd/mimd mode switching processor for embedded real-time image recognition systems	2011	-2.0148294520989234	13.169695038113714	1456700
1457025	HPC	system level performance simulation of distributed genesys applications on multi-core platforms	2011	-1.5326157565358376	12.42058080094351	1457052
1457042	EDA	modeling, analysis and exploration of layers: a 3d computing architecture	2014	-2.225219309442488	12.148955855316448	1457069
1457151	Embedded	matrix control-flow algorithm-based fault tolerance	2011	-1.4283444449287497	13.149202801081042	1457178
1458285	EDA	interface synthesis for embedded applications in a co design environment	1998	-2.3502677593393697	12.207644182804826	1458312
1458294	EDA	assynt: efficient assembly code generation for digital signal processors starting from a data flowgraph	1993	-2.2297699048458703	11.45001311775116	1458321
1458743	Arch	high-level bit-serial datapath synthesis for multi-fpga systems	1995	-2.1284092279055145	12.786731404300294	1458770
1459165	EDA	a hardware/software co-reconfigurable multimedia architecture	2006	-1.764768793598319	12.399483312891475	1459192
1459322	EDA	dynamic fault tolerance in fpgas via partial reconfiguration	2000	-3.278172244567254	12.945581384768824	1459349
1459794	Embedded	automatic retargeting of binary utilities for embedded code generation	2007	-1.7352005491827207	12.117008611063113	1459821
1459973	EDA	embedded system design for automotive applications	2007	-3.1041050499475817	12.008077038376213	1460000
1460369	Arch	nogapcl: a flexible common language for processor hardware description	2010	-2.489065583875515	12.349192801716182	1460396
1460373	EDA	designing digital video systems: modeling and scheduling	1999	-2.278604953426049	11.747509834740416	1460400
1460401	EDA	model-year architectures for rapid prototyping	1997	-3.0896326516336177	11.62395289039007	1460428
1460721	Arch	simultaneous scheduling and allocation for cost constrained optimal architectural synthesis	1991	-2.379263887560491	12.869904111778865	1460748
1461273	EDA	optimised synthesis of asynchronous elastic dataflows by leveraging clocked eda	2014	-2.4707685146367715	11.624303122733558	1461300
1461693	NLP	a 16-bit three port arithmetic logic and shift unit	1984	-2.7413663168741564	12.426678829222631	1461720
1462102	DB	development of on-board space computer systems	1976	-2.818627013871125	12.407600985773712	1462129
1462200	EDA	light-weight fine-grain dynamic partial reconfiguration on xilinx fpgas	2018	-2.7265569381546797	13.107677736695175	1462227
1462593	EDA	multi-million gate fpga physical design challenges	2003	-3.293204087170164	12.692294920186086	1462620
1462666	Embedded	early-phase performance exploration of embedded systems with absolut framework	2013	-2.0650516691057845	12.47242187361044	1462693
1462934	Arch	a general dsp processor at the cost of 23k gates and 1/2 a man-year design time	2003	-2.189252906891721	12.581027337095733	1462961
1462944	SE	integratest: the new wave in mixed-signal test	1995	-3.0379809166139053	11.334014792361913	1462971
1462983	HPC	models and algorithms for optical and optoelectronic parallel computers	2001	-1.560289653705696	11.415190507991435	1463010
1463282	EDA	an efficient microcode compiler for application specific dsp processors	1990	-1.93487647573234	11.962335251498674	1463309
1463380	DB	high speed optical higher order neural networks for discovering data trends and patterns in very large databases	2009	-3.2869038924075977	12.959232220973648	1463407
1463927	EDA	integration of a noc-based multimedia processing platform	2005	-1.7896985978002031	13.125495332314332	1463954
1464046	EDA	evaluating the efficiency of dsp block synthesis inference from flow graphs	2012	-2.7830717460454943	11.822053967315542	1464073
1464368	EDA	fast design space exploration method for reconfigurable architectures	2003	-2.3298276426000246	12.298718086739633	1464395
1464735	HPC	hardware realization of a java virtual machine for high performance multimedia applications	1997	-1.9946939562345651	12.93501004442752	1464762
1464860	Arch	dynamic self-reconfiguration of a mips-based soft-processor architecture	2016	-1.5379935168609826	12.992231593715573	1464887
1465048	EDA	hw/sw partitioning and code generation of embedded control applications on a reconfigurable architecture platform	2002	-2.0180647679492525	12.346893112824262	1465075
1465147	EDA	sycers: a systemc design exploration framework for soc reconfigurable architecture	2006	-2.3576706410600208	12.36088881876306	1465174
1465529	ML	combining software and hardware lcs for lightweight on-chip learning	2010	-2.4846613385273253	12.723716203275973	1465556
1465573	EDA	paper study of embedded system design based on rfid securities	2009	-2.288289258383079	11.657698104830699	1465600
1466343	EDA	signal processing domain application mapping on the brick reconfigurable array	2009	-2.180726216896652	11.95495824959738	1466370
1466348	EDA	a high-level language for design and modeling of hardware	1992	-2.6131738693854234	11.297996655783765	1466375
1466388	EDA	system-level modeling of dynamically reconfigurable co-processors	2004	-2.1785478965397367	12.06127373735405	1466415
1467270	EDA	iris: a firmware design methodology for simd architectures	2008	-1.9355128108829949	11.813076028913345	1467297
1467436	EDA	microprogrammable peripheral controller	1982	-2.468671815173584	11.379208340517893	1467463
1467445	EDA	efficient modeling and floorplanning of embedded-fpga fabric	2007	-3.0095428579174373	12.138173224055329	1467472
1467855	EDA	math2mat: from octave/matlab to vhdl	2012	-2.5331806283888603	11.665275804090896	1467882
1468247	AI	rapid prototyping of networks of asynchronous multiple functional units	1997	-2.7855800979135257	11.708970101069289	1468274
1468413	Arch	realtime mpeg video via software decompression on a pa-risc processor	1995	-1.4469273206196185	12.397162859204428	1468440
1468856	EDA	embedding of dedicated high-performance asics into reconfigurable systems providing additional multimedia functionality	2002	-1.9511505707048524	12.423223714685545	1468883
1469592	EDA	function-level partitioning of sequential programs for efficient behavioral synthesis	2007	-2.313580870956329	12.373613921826609	1469619
1470125	EDA	low-cost multiplier-based fpu for embedded processing on fpga	2014	-1.5113014590067768	12.22660936368502	1470152
1470604	EDA	optimization of processor-to-hardware module communications on spaceborne hybrid fpga-based architectures	2013	-1.5642287544614593	11.412624577167234	1470631
1470650	EDA	composable, parameterizable templates for high-level synthesis	2016	-1.5215607031630274	12.516021734671652	1470677
1471055	EDA	software support for the yorktown simulation engine	1982	-1.850555969434321	11.873981363174785	1471082
1471127	Robotics	facing up to the inevitable: intelligent error recovery in massively parallel processing in memory architectures	2006	-1.5732907972712675	13.186498283379965	1471154
1471534	EDA	still image processing on coarse-grained reconfigurable array architectures	2010	-1.8270905257569945	12.053236099931226	1471561
1471722	Arch	pll modeling and verification in a cycle- simulation	1999	-3.1760759223368145	12.945724649335828	1471749
1471911	Robotics	have we overcome the challenges associated with soc and multi-core testing?	2005	-1.8178115369314436	11.757821992027173	1471938
1472016	HPC	developing a flexible interface for rapidio, hypertransport, and pci-express	2004	-2.030454754969917	12.80281071614397	1472043
1472030	EDA	leveraging rule-based designs for automatic power domain partitioning	2013	-3.2084228635305703	12.167637869161933	1472057
1472707	EDA	rtl processor synthesis for architecture exploration and implementation	2004	-2.6036253734138293	11.76282910640944	1472734
1473083	EDA	system level testing via tlm 2.0 debug transport interface	2009	-2.869433245328634	11.655389862877302	1473110
1473085	EDA	a graph-partitioning-based approach for multi-layer constrained via minimization	1998	-3.2359464819407453	11.887768796858596	1473112
1473229	EDA	a general-purpose method for faithfully rounded floating-point function approximation in fpgas	2015	-1.7161567171325312	11.498689516750543	1473256
1473563	EDA	architectural synthesis with control data flow extraction toward an asynchronous cad tool	2008	-3.0027298696877516	11.432583875241951	1473590
1473663	EDA	early chip planning cockpit	2011	-2.980264321338725	12.126405643498002	1473690
1474277	EDA	high-level modelling and automatic generation of dynamicaly reconfigurable systems	2011	-2.3660248851452077	11.835679139769145	1474304
1474853	EDA	architecture exploration for hls-oriented fpga debug overlays	2018	-3.2048063853867883	12.278577867170235	1474880
1476168	Arch	designing for a gigahertz [guts integer processor]	1998	-3.3062035550949864	12.81288796384767	1476195
1476305	Theory	resource-constrained loop list scheduler for dsp algorithms	1995	-1.8712836548782537	11.357832928319151	1476332
1476704	Arch	architecture and technology tradeoffs in the design of next-generation multiprocessor servers	1995	-1.4711488956385808	12.604949358596272	1476731
1476912	Arch	a processor for a high-performance personal computer	1980	-1.4932729365510766	12.761441364450922	1476939
1477099	EDA	application-specific simd synthesis for reconfigurable architectures	2006	-1.5675976685996091	12.65106032213917	1477126
1477474	EDA	a hw/sw co-design methodology: an accurate power efficiency model and design metrics for embedded system	2009	-3.0187197168274658	13.10577973599402	1477501
1478026	EDA	automated isa branch coverage analysis and test case generation for retargetable instruction set simulators	2014	-2.988564742401658	11.50909081187443	1478053
1478163	Arch	an architectural framework of snoopy interconnection for heterogeneous cache systems	2015	-1.8501196233354988	12.913967281649567	1478190
1478193	EDA	fast prototyping methodology for distributed and heterogeneous architectures: application to mpeg-4 video tools	2004	-1.8525695875192725	12.10020164956506	1478220
1478255	EDA	modular design structure and high-level prototyping for novel embedded processor core	2005	-2.250994124497084	12.94135478107526	1478282
1478301	EDA	reliable gals implementation of mpeg-4 encoder with mixed clock fifo on standard fpga	2006	-2.5007300437653046	12.636640342188914	1478328
1478705	EDA	systemcodesigner: automatic design space exploration and rapid prototyping from behavioral models	2008	-2.8323925351412864	11.49686576092005	1478732
1478877	EDA	a quality-driven design approach for nocs	2008	-2.380530487439985	12.824887203018019	1478904
1478991	Arch	logic simulation system using simulation processor (sp)	1988	-2.1875926928044627	11.799982267546124	1479018
1479837	Embedded	learning for verification in embedded systems: a case study	2016	-2.957531414163169	11.410069011075056	1479864
1480092	Arch	programming language design and analysis motivated by hardware evolution	2007	-2.9789986651446005	12.53495113575885	1480119
1480294	EDA	fpga-based low-cost system for automatic tests on digital circuits	2007	-3.3439696161434047	12.088719151231105	1480321
1480440	Arch	design space exploration of near memory accelerators	2018	-1.5753835296685732	12.635372297127555	1480467
1480808	EDA	time-domain segmentation based massively parallel simulation for adcs	2013	-2.836058906183631	12.232374885562043	1480835
1481098	EDA	specifying control logic for dsp applications in fpgas	2003	-2.437453746782064	11.932307915977704	1481125
1481404	EDA	formal based methodology for inferring memory mapped registers	2016	-3.2001466340763955	11.422948447760039	1481431
1481768	EDA	simulation alternatives for the verification of networked cyber-physical systems	2015	-2.5591460143271454	12.157558921132646	1481795
1481858	EDA	compiler assisted architectural exploration framework for coarse grained reconfigurable arrays	2008	-1.8578566763083968	12.937012485398288	1481885
1482027	EDA	architectural synthesis and efficient circuit implementation for field programmable gate arrays	1996	-2.878826800021888	12.60158096656045	1482054
1482164	EDA	symbolic design space exploration for multi-mode reconfigurable systems	2011	-2.3019151575511616	12.532487595382552	1482191
1482543	Arch	a dual-issue risc processor for multimedia signal processing	1997	-1.7928456625437423	12.410070649897142	1482570
1483411	EDA	control-flow versus data-flow-based scheduling: combining both approaches in an adaptive scheduling system	1997	-1.6762645614322262	12.086979518843709	1483438
1483763	EDA	a hardware test platform in field-programmable logic for parallelized digital signal processing	2013	-3.2415640060080944	12.47829452997973	1483790
1484152	SE	integration testing of heterotic systems	2015	-3.2340319967370887	11.647159607717626	1484179
1484159	EDA	design & performance evaluation of a dual-channel based local area network (dc-lan) system	1986	-2.4980042260590967	11.651977344837892	1484186
1484197	Arch	exploiting residue number system for power-efficient digital signal processing in embedded processors	2009	-2.199228958086737	13.162868250708357	1484224
1484533	Arch	the tms390c602a floating-point coprocessor for sparc systems	1990	-1.70231904531894	12.028199843135026	1484560
1484553	Embedded	performance evaluation of matlab/simulink models for fitting embedded multicore systems	2017	-1.738443210468119	12.514258290789346	1484580
1485205	Visualization	r68-51 the design of an automatic patching system	1968	-3.25225568060144	11.424036993563291	1485232
1485207	PL	data-path synthesis using path analysis	1991	-2.525679422395854	12.240016043800876	1485234
1485311	Embedded	the design and implementation of the arithmetic cube ii, a vlsi signal processing system	1993	-2.107061639562537	11.288266934146282	1485338
1485727	Arch	a new 3-phase design exploration methodology for video processor design	2012	-2.0518185896780388	12.995103219025891	1485754
1485814	EDA	on esl verification of memory consistency for system-on-chip multiprocessing	2012	-1.7932053156926175	11.4553759152253	1485841
1485885	EDA	parallel and pipeline processing for block cipher algorithms on a network-on-chip	2009	-1.7070578337997766	12.991913437143117	1485912
1486057	EDA	reconfigurable pipelined 2-d convolvers for fast digital signal processing	1999	-1.8658980162804568	11.94964292999892	1486084
1486612	Arch	architectural simulation system for m.f.a.s.t	1996	-1.971107061998216	11.656559451854735	1486639
1487263	EDA	systemc-based reconfigurable ip modelling for system-on-chip design	2008	-2.395167939215288	12.184055448033492	1487290
1487683	EDA	a novel approach for flexible and consistent adl-driven asip design	2004	-2.0360652259349843	11.762450521944931	1487710
1488127	EDA	use of high-level design information for enabling automation of fine-grained power gating	2014	-3.104531020387121	12.287505810725994	1488154
1488716	Arch	microsystems a microprocessor architecture for a changing world: the motorola 68000	1979	-3.0228329605621584	12.055620627253285	1488743
1489219	Arch	a methodology for generating application-specific heterogeneous processor arrays	2006	-1.4428477487341091	12.444398256078735	1489246
1489551	PL	constraint-based hierarchical placement of parallel programs	1994	-1.6945541573345972	12.007190710298806	1489578
1490747	EDA	fast graph-based instruction selection for multi-output instructions	2011	-2.1375078121256554	12.259420454222449	1490774
1491289	EDA	salsa: a new approach to scheduling with timing constraints	1992	-1.7601463620536928	12.43205276148778	1491316
1491911	Arch	graphics algorithms on field programmable function arrays	1996	-2.06934211001798	12.898894791317613	1491938
1491995	EDA	optimizing fpga performance, power, and dependability with linear programming	2017	-1.8277975794510333	13.17162942194078	1492022
1492012	Arch	a risc controller with customisation facility for flexible system integration	1994	-1.7924025266073504	12.495610034072001	1492039
1492134	EDA	constructing hardware-software systems from a single description	1996	-2.2186540228432627	11.59288778530207	1492161
1492716	EDA	high level synthesis of complex applications: an h.264 video decoder	2016	-1.5086663045309785	12.407606799975051	1492743
1493040	Robotics	implementation of flexray communication controller protocol with application to a robot system	2008	-2.8811975595255466	12.232203352929295	1493067
1493350	Arch	loop-list scheduling for heterogeneous functional units	1996	-2.1856727228673183	12.596277151042171	1493377
1493794	EDA	designing asynchronous analog-to-digital converter with i2c interface	2009	-2.9641083638320187	11.484031429531571	1493821
1494908	EDA	rapiditas: rapid design-space-exploration incorporating trace-based analysis and simulation	2013	-1.911460815953168	12.991893860232748	1494935
1494970	EDA	hw/sw co-simulation platforms for vlsi design	2008	-2.5399914619272064	11.905989009022775	1494997
1495220	EDA	reconfigurable hardware implementation of a gps-based vehicle tracking system	2008	-2.6991495390587272	12.4642446102442	1495247
1495567	Vision	design of cam-e-leon, a run-time reconfigurable web camera	2002	-1.7104287580495556	12.69044752044473	1495594
1495805	Embedded	an approach to the performance and efficiency power analysis on embedded devices using asterisk	2018	-2.5931994587008247	12.965141257763099	1495832
1496473	EDA	powerdepot: integrating ip-based power modeling with esl power analysis for multi-core soc designs	2011	-2.464623823916833	12.747233988870228	1496500
1496559	EDA	the future of embedded system design	1992	-2.8872377670431133	12.467103203816901	1496586
1496690	Vision	constructive evaluation of computer architectures: a cad approach	1992	-2.734567268464685	11.656944542061016	1496717
1496714	EDA	a reuse scenario for the vhdl-based hardware design flow	1995	-2.87569306821378	11.4692999247105	1496741
1497078	EDA	optimizing dsp cores using design transformation [hardware matters]	2018	-2.2505114231991663	12.279832382382093	1497105
1498230	EDA	multiprocessing design verification methodology for motorola mpc74xx powerpc microprocessor	2000	-2.7356037275206475	12.02528112954438	1498257
1498348	EDA	fast prototyping with co-operation of simulation and emulation	2002	-2.2243790121503517	11.723965573251428	1498375
1498482	Embedded	a systematic approach to software peripherals for embedded systems	2001	-2.984749143418603	12.435137633962807	1498509
1499036	EDA	run-time self-reconfigurable 2d convolver for adaptive image processing	2011	-1.942934991132576	12.621515992603864	1499063
1499491	Arch	pipelined communications in optically interconnected arrays	1991	-1.807211835672488	11.45141705372504	1499518
1499507	Robotics	invited keynote 1: closing the gap between fpgas and asics	2006	-3.0360620785259758	12.084612740355539	1499534
1499919	Embedded	conception et contrôle de haut niveau pour les systèmes sur puce multiprocesseurs adaptatifs. (high level design and control of adaptive multiprocessor system-on-chips)	2013	-1.9644640734964711	12.845720097075036	1499946
1500099	EDA	pms2upf: an automated transition from esl to rtl power-intent specification	2017	-2.775579043227528	12.410134351506633	1500126
1500107	Arch	retargetable automatic generation of compound instructions for cgra based reconfigurable processor applications	2014	-1.5078904997148426	12.196259894777885	1500134
1500182	EDA	designing dynamically reconfigurable socs: from uml marte models to automatic code generation	2010	-2.6435491051480096	11.927670720002313	1500209
1500660	EDA	automatic generation of high throughput energy efficient streaming architectures for arbitrary fixed permutations	2015	-2.471893525255668	12.803651232858535	1500687
1500765	EDA	a new approach to implement discrete wavelet transform using collaboration of reconfigurable elements	2009	-1.4309937764786242	12.03829900031216	1500792
1500822	EDA	an interactive codesign environment for domain-specific coprocessors	2006	-1.9910452198218864	12.324916051209607	1500849
1500956	EDA	an instruction-level methodology for power estimation and optimization of embedded vliw cores	2002	-1.7559195438415671	13.147451663751225	1500983
1501254	EDA	area efficient dsp datapath synthesis	1995	-3.169961887470385	11.868756350642608	1501281
1501417	EDA	constraints-driven design space exploration for distributed embedded systems	2001	-2.055673391531409	12.230012630268696	1501444
1501438	EDA	vex - a cad toolbox	1999	-2.6346576213550947	11.671883788811526	1501465
1502739	EDA	an approach for quantitative optimization of highly efficient dedicated cordic macros as soc building blocks	2012	-2.2996189214441287	12.946141245828278	1502766
1502814	EDA	implementation approaches for reconfigurable logic applications	1995	-1.6820242836060009	12.940580793721535	1502841
1503344	EDA	design and implementation of an embedded microprocessor compatible with il language in accordance to the norm iec 61131-3	2005	-2.325579696745371	11.811683153304017	1503371
1503762	EDA	run-time reconfigurable solutions for adaptive control applications	2007	-2.3649301715360957	12.179119254765395	1503789
1503874	EDA	java technology in an fpga	2004	-2.3657547164315536	11.906914695701769	1503901
1504191	Arch	design of an integrated parallel processing system with systolic vlsi chips.	1991	-2.0695272192566683	12.155579485771925	1504218
1504660	EDA	design space exploration of dsp applications based on behavioral description models	2006	-2.167328880723669	11.773132397052974	1504687
1504907	Arch	design of a coarse-grained reconfigurable architecture with floating-point support and comparative study	2014	-2.278706866469112	13.130051091905687	1504934
1505109	Theory	toward the first sdn programming capacity theorem on realizing high-level programs on low-level datapaths	2018	-1.734817060435619	11.795146669157072	1505136
1505240	EDA	leveraging model representations for system level design tools	2005	-2.515860753905834	11.684038846860991	1505267
1505248	EDA	hyperreconfigurable architectures and the partition into hypercontexts problem	2005	-2.0226182905853616	12.832778179071813	1505275
1507271	SE	a low-power dual-mode video decoder for mobile applications	2006	-2.1994939531692355	13.083566053625054	1507298
1508227	EDA	pimm: parameterized and interfaced dataflow meta-model for mpsocs runtime reconfiguration	2013	-1.6073817125485512	12.694048270512848	1508254
1508266	EDA	a framework for rapid prototyping of embedded vision applications	2014	-2.0067265716884344	11.898170459465193	1508293
1508341	EDA	simultaneous exploration of optimal datapath and loop based high level transformation during area-delay tradeoff in architectural synthesis using swarm intelligence	2015	-2.5302946827894712	12.868731553943107	1508368
1508834	EDA	high-level power estimation and low-power design space exploration for fpgas	2007	-2.6525721981443304	13.174964934215861	1508861
1509153	EDA	a dynamically reconfigurable wavefront array architecture for evaluation of expressions	1994	-1.7098282050587603	12.430460216511824	1509180
1509395	EDA	system-level co-synthesis of dataflow dominated applications on reconfigurable hardware/software architectures	2002	-1.6719168757558358	13.181217371907088	1509422
1510204	EDA	physical design of the vci wrappers for the on-chip packet-switched network named spin	2004	-3.1308517370061497	12.564405721471875	1510231
1510691	EDA	torc: towards an open-source tool flow	2011	-2.3566329800971118	11.955477783392991	1510718
1510996	Visualization	testing embedded-core-based system chips	1999	-3.1493250166826265	12.025946984159464	1511023
1511207	EDA	high-level dsp synthesis using concurrent transformations, scheduling, and allocation	1995	-2.6799148530509265	11.700020980821408	1511234
1511421	EDA	code generation of data dominated dsp applications for fpga targets	1998	-1.8131320294144508	11.944238999563265	1511448
1511445	EDA	quantifying the cost and benefit of latency insensitive communication on fpgas	2014	-2.795461104329441	12.957789517041556	1511472
1512341	Arch	high-level synthesis of dataflow programs for signal processing systems	2013	-1.8448698011190603	12.261034357693456	1512368
1512411	EDA	a survey on application mapping strategies for network-on-chip design	2013	-2.7741690783474517	12.373876066381365	1512438
1512541	EDA	flexible function-level acceleration of embedded vision applications using the pipelined vision processor	2013	-1.5733650446326	12.881668298459132	1512568
1513079	Embedded	system verification using multilevel concurrent simulation	1999	-2.4756190305787005	11.474497673882695	1513106
1513895	EDA	hw/sw codesign of an engine management system	2000	-2.2086372994648467	11.90236077736988	1513922
1513972	Arch	guest editorial: window on the 80's	1980	-3.1694809667631576	13.05962852668057	1513999
1513986	EDA	research and implementation of embedded layout accelerator based on multi-cores system	2008	-1.755864937013614	11.85244783669394	1514013
1515014	EDA	a retargetable software timing analyzer using architecture description language	2007	-1.9787975495580228	11.77512533426498	1515041
1515490	HPC	ibm single chip risc processor (rsc)	1992	-2.2694232348573675	12.81250201963151	1515517
1516334	EDA	powermonitor: a versatile api for automated power-aware esl design	2014	-2.7292488507483412	12.221537191452963	1516361
1516703	EDA	an online tool to design highly parametrized optimized encoders and decoders	2016	-2.830422881860013	11.900968847204672	1516730
1516728	EDA	application capturing and performance estimation in an holistic design environment	2009	-2.0715715814309688	12.373406279354034	1516755
1517049	EDA	rapid prototyping design acceleration using a novel merging methodology for partial configuration streams of xilinx virtex-ii fpgas	2006	-2.3603417596433016	11.902843088306543	1517076
1517217	EDA	customizable dsp architecture for asip core design	2001	-2.1309892609443954	12.682870888692136	1517244
1517528	Arch	efficient embedded computing	2008	-1.5223574037085843	12.353419944639105	1517555
1517709	Arch	the raw microprocessor: a computational fabric for software circuits and general-purpose programs	2002	-2.5415717880507307	12.974034552391494	1517736
1518591	Arch	sectors: divide & conquer and softwarization in the design and validation of the stratix® 10 fpga	2016	-2.56170085109843	12.763188630075962	1518618
1518598	EDA	on the automatic transactor generation for tlm-based design flows	2006	-2.6558344013215307	11.35619962135914	1518625
1518878	EDA	modeling and verification of a programmable mixed-signal device using verilog	2003	-3.2706673525735623	11.709668340519194	1518905
1519369	EDA	a cycle-count-accurate simulation platform with enhanced design exploration capability	2012	-1.8596514109202589	12.6401279985469	1519396
1519646	Arch	issues of importance in designing gaas microcomputer systems	1986	-3.173665101987415	12.519280230783322	1519673
1522184	EDA	computing lower bounds on functional units before scheduling	1994	-1.887961330557644	11.643598980023505	1522211
1522406	EDA	rapid prototyping of microelectronic systems	1995	-3.333775559219952	11.909494461072716	1522433
1523573	EDA	a programmable digital filter ic employing multiple processors on a single chip	1992	-2.3311606110814993	12.73928607661467	1523600
1523962	EDA	software optimization of the jpeg2000 algorithm on a vliw cpu core for system-on-chip implementation	2005	-2.0268752640853567	11.661294741167405	1523989
1524156	EDA	protocol transducer synthesis using divide and conquer approach	2007	-3.1447535844968257	12.609681278891609	1524183
1524399	EDA	fast fpga prototyping toolbox for embedded optimization	2015	-1.5421786307550471	12.345812797132414	1524426
1524699	Networks	high-level synthesis: status, trends, and future directions	2016	-2.9387356533631905	12.97524693016091	1524726
1525193	EDA	3d exploration of software schedules for dsp algorithms	1999	-2.338510849500064	11.29869871838508	1525220
1525405	EDA	an efficient implementation of lzw decompression in the fpga	2016	-2.0282516996713005	12.554885350653555	1525432
1525510	EDA	partitioning and surmounting the software-hardware abstraction gap in an asic design project	1993	-2.7446374911201707	12.571241614731795	1525537
1525710	Arch	an algorithm of hardware unit generation for processor core synthesis with packed simd type instructions	2002	-1.731236976362175	12.902337962425506	1525737
1525924	EDA	embedded systems design using fpga	2006	-3.133448386825913	12.547434310972042	1525951
1526431	Arch	a versatile computation module for adaptable multimedia processors	2006	-1.7822431152238971	12.989856523419313	1526458
1526509	EDA	buildabong: a framework for architecture/compiler co-exploration for asips	2003	-1.759156947644172	12.077932389701454	1526536
1526540	EDA	performance modeling and interpretive simulation of pim architectures and applications (research note)	2002	-1.6506119415308584	11.638431234539526	1526567
1526737	EDA	european activities for eda standardization	1992	-3.053891060435608	11.398347826821382	1526764
1526954	EDA	seamless hardware/software performance co-monitoring in a codesign simulation environment with rtos support	2007	-1.9774165485599384	12.637655660677902	1526981
1527333	EDA	a hardware intensive approach for efficient implementation of numerical integration for fpga platforms	2014	-2.17246808784699	11.749906743761365	1527360
1527450	Robotics	a common architecture for co-simulation of systemc models in qemu and ovp virtual platforms	2014	-2.2465352088576083	11.621607041380642	1527477
1527628	EDA	architecture and design of a bluetooth low energy controller	2016	-2.8833225862073824	13.13558832011447	1527655
1527661	EDA	design and power analysis in systec of an i2c bus driver	2003	-2.947527205165763	13.123371658289626	1527688
1527682	EDA	a verilog rtl synthesis tool for heterogeneous fpgas	2005	-2.992205424773933	12.08391578348376	1527709
1528562	EDA	compiling applications for concise: an example of automatic hw/sw partitioning and synthesis	2000	-1.8074253515851568	12.331665006098955	1528589
1529100	SE	validating the itanium 2 exception control unit: a unit-level approach	2004	-2.238058538117049	12.08400226949592	1529127
1529799	EDA	model-based design of time-triggered real-time embedded systems for industrial automation	2015	-1.7836862719872268	12.271327379432233	1529826
1530020	DB	fast enumeration of maximal valid subgraphs for custom-instruction identification	2009	-2.0511633210290525	11.995341803012485	1530047
1530032	EDA	cost-effective co-verification using rtl-accurate c models	1999	-2.9813765439445983	11.922797139894044	1530059
1530460	Arch	debug support for scalable system-on-chip	2006	-2.5552108435551326	12.514452504224286	1530487
1530635	EDA	a configurable processor synthesis system	2007	-1.9543615193628765	12.685048103796609	1530662
1531342	EDA	automated power characterization for run-time power emulation of soc designs	2010	-3.277479085253803	11.930832233664534	1531369
1531565	Arch	diagnostic and computational reconfiguration in multiprocessor systems	1978	-1.6497285347414137	12.559911945700259	1531592
1532517	EDA	parallelizing fpga technology mapping through partitioning	2016	-1.980550663197228	13.181209742558273	1532544
1533725	Embedded	embedded/real-time systems	2001	-2.7119087228262164	12.811865233721402	1533752
1533748	EDA	comparing two testbench methods for hierarchical functional verification of a bluetooth baseband adaptor	2005	-3.1231720378962033	11.794521495027325	1533775
1534042	EDA	area optimization of multi-cycle operators in high-level synthesis	2007	-3.0899875176669096	12.814577763686767	1534069
1534085	EDA	rpsim: a rapid prototyping full-system simulator for soc software development	2014	-2.010024198722783	12.105015604944331	1534112
1534382	EDA	system-level design flow based on a functional reference for hw and sw	2007	-2.2655148691726987	12.059424666204471	1534409
1535289	SE	rapid development of optimized dsp code from a high level description through software estimations	1999	-1.854209478348356	12.15494374839633	1535316
1535322	Arch	the ibm 705 edpm memory system	1956	-1.6295117218301438	11.75968456299132	1535349
1535332	EDA	improving the interface performance of synthesized structural fame simulators through scheduling	2015	-1.6191389101418854	13.045172620401015	1535359
1536152	Arch	a design tool for the specification and the simulation of array processors architectures - application to image processing: the extraction of regions of interests	1995	-2.2733424140195093	11.391972350466846	1536179
1536163	EDA	functional testing approaches for “bifst-able” tlm_fifo	2008	-3.0412402265116616	11.394716217699356	1536190
1536448	EDA	run-time debugging and monitoring of fpga circuits using embedded microprocessor	2006	-2.3166098294529203	11.899762828061625	1536475
1536812	Logic	static verification based signoff - a key enabler for managing verification complexity in the modern soc	2013	-3.2003987212353686	11.527205338082538	1536839
1536859	EDA	moore's law meets shannon's law: the evolution of the communication's industry	2001	-3.201535129377042	12.650253967123268	1536886
1537024	Embedded	designing embedded systems with marte: a pim to psm converter	2012	-2.2601425020912616	11.706375082085493	1537051
1537030	EDA	an integrated partitioning and synthesis system for dynamically reconfigurable multi-fpga architectures	1998	-1.9162514300947189	12.990427114009693	1537057
1537925	EDA	module allocation for dynamically reconfigurable systems	2000	-2.1835351488358103	12.920920790252266	1537952
1538541	HCI	the impact of technological advances on programmable controller s(tutorial session)	1985	-2.9315726276046763	11.511627094315912	1538568
1538710	Arch	instruction selection for subword level parallelism optimizations for application specific instruction processors	2007	-1.4640653156243355	12.816434310245814	1538737
1539268	EDA	interfacing an fpga with an external circuit and applications	2017	-3.3222341790445675	11.606803068230914	1539295
1539396	EDA	flexcore: implementing an exposed datapath processor	2013	-1.766755706277074	12.726495125743035	1539423
1539874	EDA	introspection mechanisms for runtime verification in a system-level design environment	2009	-2.264416084999328	11.673035308314063	1539901
1540010	EDA	design space exploration for a coarse grain accelerator	2008	-1.9268911541902056	13.181037880255392	1540037
1541282	ML	kestrel: a programmable array for sequence analysis	1998	-1.7340704750483509	11.72038449686602	1541309
1542072	EDA	peace: a hardware-software codesign environment for multimedia embedded systems	2007	-2.1584242457894764	11.941694424729135	1542099
1542471	Arch	miami: a hardware software co-simulation environment	1996	-2.236121209668319	12.154764988895753	1542498
1543592	EDA	a predictive noc architecture for vision systems dedicated to image analysis	2007	-2.0621261061988	11.672466825161006	1543619
1543757	PL	constraint satisfaction for storage files with fifos or stacks during scheduling	2001	-1.5983322740865764	11.937448850717669	1543784
1543965	EDA	evaluating the model accuracy in automated design space exploration	2007	-1.825301325797847	12.781925343688659	1543992
1544340	EDA	the analysis and design of architecture systems for speech recognition on modern handheld-computing devices	2003	-1.6639892814761517	12.318998694190883	1544367
1544422	Arch	estimation needs for future networking systems interconnect	2002	-2.8519122801553	12.27161951874374	1544449
1544509	Embedded	reliable system co-design: the fir case study	2004	-3.017712117371348	12.218741273767359	1544536
1544667	EDA	building a dynamically reconfigurable system through a high development flow	2015	-2.1107512144419163	12.395099705670154	1544694
1545547	Robotics	an fpga synthesis of the distributed control systems designed with petri nets	2012	-2.6688936278473565	11.570760327885056	1545574
1546040	EDA	transaction based design: another buzzword or the solution to a design problem?	2003	-3.1621253756218897	11.978965747089946	1546067
1546084	EDA	design of a reconfigurable network interface processor	2011	-2.467221624805976	12.267629885195822	1546111
1546202	DB	area optimization of multi-functional processing units	1992	-2.745472164982859	11.99928287517096	1546229
1547976	Robotics	towards automatic partial reconfiguration in fpgas	2014	-2.8137622956496537	13.131934828590305	1548003
1548065	SE	a microprogrammed data communications procedure controller	1973	-2.222866652012107	11.448053254576681	1548092
1548148	Arch	reflections on 10 years as a commercial on-chip interconnect provider	2007	-3.1885639971998487	13.112596492654164	1548175
1548249	DB	on using ieee p1500 sect for test plug-n-play	2000	-3.2414404984465834	11.883184051595785	1548276
1548270	Visualization	the design of a microprogrammed self-checking processor of an electronic switching system	1973	-3.3156617307174394	11.387044241524745	1548297
1550031	ML	computer-sensors: spatial-temporal computers for analog array signals, dynamically integrated with sensors	1999	-2.391602913044101	11.330130939190939	1550058
1550834	Logic	si-emulation: system verification using simulation and emulation	2000	-3.1692548027636644	12.286180147840536	1550861
1551411	EDA	adaptive filters implementation performances under power dissipation constraint	1998	-3.35559483704158	12.639087260984926	1551438
1551863	Arch	an inside look at the z80, 000 cpu: zilog's new 32-bit microprocessor	1984	-2.1600364402776884	12.298892806094404	1551890
1551987	EDA	designing and validating access policies to reconfigurable resources in multiprocessor systems on chip	2010	-1.501265383588834	13.109172915281498	1552014
1552788	Arch	an architectural framework for automated streaming kernel selection	2007	-1.6544028500109438	12.9225017920756	1552815
1552885	EDA	a hybrid genetic algorithm for constrained hardware-software partitioning	2004	-1.4731725446150703	12.314592138197169	1552912
1553240	EDA	routing optimizations for component-based system design and partial run-time reconfiguration on fpgas	2010	-2.616166547279048	12.57330824348958	1553267
1554458	Embedded	design of an optimal loosely coupled heterogeneous multiprocessor system	1996	-1.6197887662483381	13.054532176508086	1554485
1554855	Arch	kung fu data energy - minimizing communication energy in fpga computations	2014	-1.4857066292580496	12.896972607228632	1554882
1555429	EDA	architecture and design automation for application-specific processors	2011	-2.036833054802091	12.28380393382097	1555456
1555959	Logic	a vhdl library to analyse fault tolerant techniques	2003	-2.9626449556131966	11.392513906797532	1555986
1557147	Embedded	the design of a rapid prototype platform for arm based embedded system	2004	-2.38285763534208	12.001902395862222	1557174
1557906	Arch	a comparison study of minimization methods of unit interconnection in vliw processors	1992	-3.236403395256356	12.391126849543335	1557933
1557911	Arch	a configurable pipelined state machine as a hybrid asic and configurable architecture	2004	-3.0758239119262796	12.484712496622032	1557938
1558340	EDA	system level design using c++	2000	-2.8421540282973985	11.48307528524515	1558367
1559094	EDA	era: evolving reconfigurable architecture	2010	-2.395108304170753	12.425713052216166	1559121
1559388	EDA	software synthesis from synchronous specifications using logic simulation techniques	2002	-2.3252815839219068	11.629667884273855	1559415
1559440	EDA	reduction operator for wide-simds reconsidered	2014	-1.5964825621365057	12.934669006302604	1559467
1559638	Arch	a high-throughput neural network accelerator	2015	-1.9679334055431783	13.076739656596697	1559665
1560253	EDA	memory design techniques for low energy embedded systems; alberto macii, luca benini, massimo poncino. kluwer academic publishers, boston, usa, 2002. hard cover, pp 144 plus xi, isbn 0-7923-7690-0	2003	-1.5319137905670699	12.887520588247595	1560280
1562122	Arch	automata-to-routing: an open-source toolchain for design-space exploration of spatial automata processing architectures	2017	-1.8273787133302477	12.548723677255385	1562149
1562162	EDA	dataflow-based multi-asip platform approach for digital control applications	2013	-2.286696556265343	12.823257230076143	1562189
1562317	EDA	are ieee-1500-compliant cores really compliant to the standard?	2009	-3.162078864247021	11.715175151093304	1562344
1562363	EDA	techniques for synthesizing binaries to an advanced register/memory structure	2005	-1.7797450604268332	12.605093506561914	1562390
1563096	Embedded	a quasi-cycle accurate timing model for binary translation based instruction set simulators	2016	-2.1821772871913283	13.108321466892061	1563123
1563104	EDA	high speed c-means clustering in reconfigurable hardware	2010	-1.523131856923655	11.358352255363634	1563131
1563360	HPC	hardware-software codesign and parallel implementation of a golomb ruler derivation engine	2000	-1.4908602476562465	11.788908298177214	1563387
1563731	Arch	structure-constrained microcode compression	2011	-2.0947803878187967	13.062813155361855	1563758
1563783	Arch	computer engineering 30 years after the ibm model 91	1998	-2.9665839802749243	13.142619356258345	1563810
1563876	EDA	fpga-based design of a high-performance and modular video processing platform	2009	-2.0201613670610934	12.548439895756298	1563903
1563916	Robotics	implementation of a flight control tower simulator using commercial off-the-shelf hardware	2010	-1.8723722062628656	11.393511136368518	1563943
1564086	EDA	an architecture independent packing method for lut-based commercial fpga	2014	-2.9268522453066903	12.841535917511544	1564113
1564405	EDA	onechip: an fpga processor with reconfigurable logic	1996	-2.035339173559628	12.937456702666344	1564432
1565708	EDA	autonomy constraint in microsensor design: from decision making to energy optimization	2012	-2.953137782462713	11.390616959970727	1565735
1565712	Arch	program transformations and memory architecture optimizations for high-level synthesis of hardware accelerators	2010	-1.622354588052113	12.280987007806303	1565739
1565748	EDA	introduction to hardware abstraction layers for soc	2003	-2.8227402342573233	11.476291920472615	1565775
1565967	Embedded	using fifos in hardware-software co-design for fpga based embedded systems	2004	-1.5917900739881512	12.626188853355574	1565994
1566831	Arch	fpga modeling of diverse superscalar processors	2012	-1.8877408622657392	12.691410020160866	1566858
1567338	Arch	a defect-tolerant systolic array implementation for real time image processing	1993	-2.9796432775936985	13.081239543930547	1567365
1567722	EDA	memory centric thread synchronization on platform fpgas	2006	-2.4179369846578864	11.687884881732687	1567749
1567743	EDA	faupu - a design framework for the development of programmable image processing architectures	2015	-1.860547512504907	12.453666057909734	1567770
1567768	Robotics	world-wide accessible ldpc encoder/decoder generator using web-based gui and api	2008	-1.4640649288042975	12.053904698927212	1567795
1568053	EDA	power, performance and area exploration of block matching algorithms mapped on programmable processors	2001	-2.12703802720659	12.702125993322785	1568080
1568165	EDA	debug support strategy for systems-on-chips with multiple processor cores	2006	-2.7411957129875546	12.598987360610698	1568192
1568409	EDA	virtual prototype based on aldebarn cpu core	2015	-1.9807736035207901	12.158382867891538	1568436
1568692	EDA	quantitative study of the impact of design and synthesis options on processor core performance	2001	-3.334013713638904	12.147794167428668	1568719
1568761	EDA	massively parallel switch-level simulation: a feasibility study	1989	-1.5020751171071491	11.639973523873095	1568788
1569349	EDA	system design of a fortran machine	1967	-1.4991920928397628	11.79231051579512	1569376
1570043	HPC	algorithmic aspects of balancing techniques for pipelined data flow code generation	1989	-1.5372016473182852	11.60910639038418	1570070
1570484	EDA	correcomm: a formal hierarchical framework for communication designs	2011	-2.5501247463644248	11.640715012131428	1570511
1570491	EDA	cycle-time aware architecture synthesis of custom hardware accelerators	2002	-2.6308169137892796	12.131348510668518	1570518
1570532	Visualization	display of molecular models with interactive graphics	1986	-1.4548791828260472	11.411820188208926	1570559
1570623	SE	multi-level fault modeling for transaction-level specifications	2009	-3.357211349647756	12.29869096662394	1570650
1571074	EDA	trends in embedded software synthesis	2011	-2.6755376217659146	11.96208842473972	1571101
1571964	HPC	yhft-qdsp: high-performance heterogeneous multi-core dsp	2010	-2.3373200147477	13.132190745686978	1571991
1572465	EDA	modeling arbitrator delay-area dependencies in customizable instruction set processors	2006	-2.063674738482263	12.886823878913539	1572492
1573306	Arch	software energy estimation based on statistical characterization of intermediate compilation code	2011	-1.836859109881685	13.015158462194915	1573333
1574226	Mobile	towards rapid development of configurable, reliable, and scalable wireless applications	2000	-2.795494691545576	12.888902668299416	1574253
1574742	EDA	a software synthesis tool for distributed embedded system design	1999	-1.820815378323117	12.757060455370626	1574769
1574944	Arch	a graphical comparison of risc processors	1992	-1.7773914958184645	11.332997827068509	1574971
1575436	Embedded	minimal physical resource allocation of pi-calculus schedules to dynamically reconfigurable platforms	2011	-1.814993442380951	12.278562570441606	1575463
1575453	Arch	primary processor and data storage equipment for the orbiting astronomical observatory	1963	-3.1417083598811177	12.475696359585882	1575480
1575521	Arch	the cosmic cube	1985	-2.171338069131599	11.380253053277535	1575548
1576347	EDA	fine-grained parallel vlsi synthesis for commercial cad on a network of workstations	2000	-2.135304062238968	12.748095135973575	1576374
1577271	EDA	a modular partitioning approach for asynchronous circuit synthesis	1994	-3.1377519227355264	12.529213113629437	1577298
1577699	Arch	strober: fast and accurate sample-based energy simulation for arbitrary rtl	2016	-1.9103570010015756	13.169237506399266	1577726
1578758	EDA	model-based verification and estimation framework for dynamically partially reconfigurable systems	2011	-2.283020507386465	12.318339682638216	1578785
1578791	EDA	formal verification of abstract systemc models	2009	-2.8240121974990418	11.383949196505785	1578818
1578954	EDA	flexible architectures for engineering successful socs	2004	-3.0183779335710335	12.522413080267635	1578981
1579383	EDA	an rtl design-space exploration method for high-level applications	2001	-2.516224751196116	12.465503338455846	1579410
1579405	EDA	design for verification with system verilog	2004	-3.1444987296226348	12.107645643488246	1579432
1579741	EDA	evaluation of on-chip interfaces for dynamically reconfigurable coprocessors	2006	-1.6211402571312832	12.89910034561372	1579768
1582039	EDA	automating hardware/software partitioning using dependency graph	2008	-1.9298912987380423	12.422228804931905	1582066
1582190	EDA	uvm based reusable verification ip for wishbone compliant spi master core	2018	-3.0109171136242967	11.68532463489774	1582217
1582542	EDA	an architectural level design methodology for embedded face detection	2005	-2.2198980330263813	12.421632412724692	1582569
1582577	Arch	lookahead control in the ibm system 370 model 165	1974	-1.5118310413382323	12.60864262738458	1582604
1583029	Arch	addressing the computing technology-capability gap: the coming golden age of design	2015	-3.00942739089562	13.186762680327199	1583056
1583120	Logic	data reallocation by exploiting fpga configuration mechanisms	2008	-2.1818502591260347	13.076244916509564	1583147
1583603	Embedded	embedded multiprocessor systems-on-chip programming	2009	-2.2218200677131223	12.345251433364673	1583630
1583966	EDA	rapid prototyping of dsp systems: requirements and solutions	1995	-2.6399903746020983	11.796238957671735	1583993
1584359	EDA	placement and routing tools for the triptych fpga	1995	-2.9550731251450584	12.535372425235286	1584386
1584361	Arch	design of a high-speed fpga-based 32-bit floating-point fft processor	2007	-1.5825960002774675	12.425885858746964	1584388
1584988	EDA	a universal pezaris array multiplier generator for sram-based fpgas	1997	-2.8000836973576075	13.074023002863655	1585015
1585315	Arch	the dynamic associative access memory chip and its application to simd processing and full-text database retrieval	1999	-1.7864612058379177	12.835641499811336	1585342
1585598	Embedded	design space exploration with automatic generation of ip-based embedded software	2004	-2.2591009530724158	12.110658600433652	1585625
1585744	EDA	roundtable: design and cad challenges for leading-edge multimedia designs	2007	-3.340664023232085	13.001681782397046	1585771
1586134	EDA	a platform for the development and the validation of hw ip components starting from reference software specifications	2008	-1.9585852963582493	12.288474538442028	1586161
1586200	EDA	design and implementation of the 'tiny risc' microprocessor	1992	-2.7523863467525636	12.858893668834467	1586227
1586521	EDA	a codesign experiment in acoustic echo cancellation gmdf	1996	-2.1556841790914816	12.272389970961957	1586548
1587171	EDA	approach to the synthesis of hw and sw in codesign	1997	-3.2098125491368736	11.794772566135268	1587198
1587497	EDA	a flexible reconfiguration manager for the erlangen slot machine	2006	-1.8565142206097596	12.727883362397785	1587524
1587525	Embedded	a component-based approach for mpsoc sw design: experience with os customization for h.264 decoder	2005	-1.9841707399483095	12.206797562656579	1587552
1587527	EDA	codesign of architectures for automotive powertrain modules	1994	-2.4308673895810093	11.991934297146516	1587554
1587557	Embedded	transparent software replication and hardware monitoring leveraging modern system-on-chip features	2013	-2.7182512449337737	13.027071522875731	1587584
1587788	EDA	increasing energy efficiency of embedded systems by application-specific memory hierarchy generation	2000	-1.5010323427338192	13.083098936194945	1587815
1587799	SE	towards a software power cost analysis framework using colored petri net	2004	-2.1414442704434298	12.115298425662687	1587826
1587881	DB	design of dds based on hybird-cordic architecture	2011	-2.8070093901834414	11.752251069373019	1587908
1587996	EDA	logic foundry: rapid prototyping of fpga-based dsp systems	2003	-2.785268420009724	11.752914695013715	1588023
1588341	EDA	a systolic array with applications to image processing and wire-routing in vlsi circuits	1991	-2.1349949506473758	11.366064515792011	1588368
1588419	EDA	perfecto: a systemc-based design-space exploration framework for dynamically reconfigurable architectures	2008	-1.8895239773423083	12.987901752333329	1588446
1588863	EDA	hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms	2013	-1.6886982213347412	12.931857161534062	1588890
1589862	EDA	applying formal verification with protocol compiler	1999	-2.7413654833858603	11.66265298055925	1589889
1590130	EDA	towards scalable fpga cad through architecture	2011	-1.912475360251423	13.026377506961811	1590157
1590338	EDA	microprocessors functional testing techniques	1989	-3.3352357575738645	11.633161004099472	1590365
1590721	EDA	efficient design exploration based on module utility selection	2000	-3.0267454430336267	11.302899344407079	1590748
1591943	Embedded	synchronization of communicating modules and processes in high level synthesis	1995	-1.9835445331115664	11.838374550678544	1591970
1592266	EDA	configuration bitstream compression for dynamically reconfigurable fpgas	2004	-3.0444373900700836	12.994409770186019	1592293
1593031	EDA	program transformation strategies for memory size and power reduction of pseudoregular multimedia subsystems	1998	-1.846268051175001	12.97628549843495	1593058
1593255	EDA	metacore: a configurable and instruction level extensible dsp core	1998	-2.3376192714860253	12.658990592957007	1593282
1593286	EDA	tool flow for automatic generation of architectures and test-cases to enable the evaluation of cgras in the context of hpc applications	2017	-1.913926570429897	11.894877985774945	1593313
1593481	EDA	fastcuda: open source fpga accelerator &amp; hardware-software codesign toolset for cuda kernels	2012	-1.6284301924724758	12.266654261835315	1593508
1593764	Embedded	a guide to migrating from microprocessor to fpga coping with the support tool limitations	2000	-2.3867687014561505	12.21510619060458	1593791
1594665	SE	resource-efficient designs using an aspect-oriented approach	2012	-2.0236779497669968	12.510197409368908	1594692
1594958	Arch	a framework for cost vs. performance tradeoffs in the design of digital signal processor cores	2000	-2.5219987210165145	12.791927738896556	1594985
1595211	EDA	rat: a methodology for predicting performance in application design migration to fpgas	2007	-1.9008206401544419	11.471950524964381	1595238
1595373	EDA	high level synthesis: a data path partitioning method dedicated to speed enhancement	1991	-3.2928661950613014	12.301380384141606	1595400
1596410	EDA	midett: microprogrammed-system design technique and tools	1986	-2.0326122084521283	11.543402720780087	1596437
1596498	Robotics	a translation method for ladder diagram with application to a manufacturing process	1999	-2.4471880553226266	11.432612216429675	1596525
1596576	EDA	high level compilation for fine grained fpgas	1997	-1.6335421628848827	12.625524483085439	1596603
1596605	Arch	blue gene/l compute chip: control, test, and bring-up infrastructure	2005	-3.0810563056919475	12.397741132367045	1596632
1596725	EDA	an architecture for a dsp field-programmable gate array	1995	-2.379930305132008	12.411280260562489	1596752
1596937	EDA	hybrid model: an efficient symmetric multiprocessor reference model	2015	-1.9414979329197988	12.188715965676826	1596964
1597131	Robotics	automatic assembly system for a large-scale modular structure - hardware design of module and assembler robot	2004	-2.1599638264083025	11.326236056944248	1597158
1597145	EDA	on-demand fpga run-time system for dynamical reconfiguration with adaptive priorities	2004	-1.8341995158230768	12.92685627362699	1597172
1597551	EDA	transformational partitioning for co-design of multiprocessor systems	1997	-2.0972760902509577	11.771377605324085	1597578
1597623	EDA	component selection in resource shared and pipelined dsp applications	1996	-1.9160614616701663	12.405783568529385	1597650
1597812	EDA	application specific processor for multi-standard video decoding	2011	-2.225273497392418	13.11454263075901	1597839
1597992	EDA	synthesis of custom processors based on extensible platforms	2002	-1.515996079974978	13.079313080724116	1598019
1598888	EDA	rapid prototyping of an atm programmable associative operator	2000	-2.7195489217006275	11.751617782019279	1598915
1599144	EDA	a quantitative methodology for rapid prototyping and high-level synthesis of signal processing algorithms	1994	-2.0286360869882767	12.652089034125453	1599171
1599264	EDA	efficient design space exploration of embedded platforms	2015	-1.9055028259392024	13.145970115972776	1599291
1599958	SE	automating system-level design: from specification to architecture	1996	-2.4431406953121457	11.322690725256141	1599985
1601068	EDA	lisa - machine description language for cycle-accurate models of programmable dsp architectures	1999	-2.2786310117441557	11.617062597892545	1601095
1601144	EDA	automatic application-specific instruction-set extensions under microarchitectural constraints	2003	-1.488862001751429	12.392708093891757	1601171
1601716	EDA	paras: system-level concurrent partitioning and scheduling	1995	-1.9660976007812865	12.88394330883235	1601743
1602168	EDA	structured analysis and vhdl in embedded asic design and verification	1990	-2.9118421405653367	11.576734786133985	1602195
1602728	EDA	determination of processor allocation in the design of processor arrays	1998	-2.495895383989966	11.779022885314847	1602755
1603167	EDA	addressing test generation challenges for configurable processor verification	2006	-2.947884304162528	11.751595194952445	1603194
1603408	EDA	desing and optimization of a programmable instruction decoder for dsp architecture	2006	-1.8451120650647836	12.326877156722018	1603435
1603572	Robotics	smartlocore: a concept for an adaptive power-aware localization processor	2014	-1.8721816615441624	12.777802115007065	1603599
1603739	EDA	using efficient path profiling to optimize memory consumption of on-chip debugging for high-level synthesis	2017	-3.1701558270162806	12.164951122266345	1603766
1603796	Arch	the connected car and its implication to the automotive chip roadmap	2014	-2.7643848095173817	13.10937129335981	1603823
1604327	EDA	hardware/software codesign and rapid prototyping of embedded systems	2000	-2.3221588104134256	11.95554998925743	1604354
1604751	EDA	symbolic verification and error prediction methodology	2007	-1.8254777513154088	11.446534660805172	1604778
1604965	EDA	fpga-based monte carlo simulation for fault tree analysis	2004	-3.200447643670962	11.719382581575005	1604992
1605000	EDA	rifle-62: a flexible environment for prototyping dynamically reconfigurable systems	1998	-2.3128409899832367	12.358837037291858	1605027
1605667	EDA	compact modeling and management of reconfiguration in digital channelizer implementation	2016	-2.4901190386223733	12.792947606097824	1605694
1606166	Arch	power consumption and performance analysis of real-time speech translator smart module	2000	-2.116375849691807	12.457388436819393	1606193
1606438	Arch	an instruction throughput model of superscalar processors	2008	-1.7740389421776834	12.990512990854526	1606465
1606629	Embedded	coverage measurement for software application level verification using symbolic trajectory evaluation techniques	2004	-3.2983802040579246	11.326711725275304	1606656
1606873	EDA	high level design: the future is now	2005	-3.354455736430656	11.552548963305053	1606900
1607070	EDA	domain-specific reconfigurable array targeting discrete wavelet transform for system-on-chip applications	2005	-2.1092376329104545	12.5673189225375	1607097
1608057	EDA	design and implementation of a time-division multiplexing scan architecture using serializer and deserializer in gpu chips	2011	-2.6028330209022386	12.784992452587693	1608084
1608319	EDA	prototyping environment for dynamically reconfigurable logic	1995	-2.1622841709583365	12.270022233202374	1608346
1608738	EDA	systemc and ocapi-xl based system-level design for reconfigurable systems-on-chip	2004	-2.22725233688227	12.853373268738553	1608765
1609082	EDA	a high-frequency custom cmos s/390 microprocessor	1997	-2.6436013018963433	13.038091871810348	1609109
1609145	EDA	an automated test framework for sram-based fpga	2015	-3.150280767478576	11.56176826552227	1609172
1609281	EDA	dynamic time warping in hardware	2012	-1.6734622690705463	11.953450617787087	1609308
1610331	EDA	a detailed power model for field-programmable gate arrays	2005	-3.2892893198998765	13.103673554904717	1610358
1610869	Arch	multi-grained reconfigurable datapath structures for online-adaptive reconfigurable hardware architectures	2005	-2.2493118068949185	12.531691023952956	1610896
1610888	EDA	architecture exploration for a reconfigurable architecture template	2005	-1.850108138270912	12.825839202186458	1610915
1610965	EDA	stream-oriented fpga computing in the streams-c high level language	2000	-1.767869456643958	12.1536008661503	1610992
1611538	EDA	separation of concerns for hardware components of embedded systems in bip	2015	-3.0566300835617097	11.385400613778597	1611565
1611689	EDA	an architecture framework for an adaptive extensible processor	2008	-1.4969005391319856	13.061284011279302	1611716
1611712	EDA	an fpga-based experiment platform for multi-core system	2008	-1.8582549493577167	12.14438628377414	1611739
1612128	EDA	effective reconfigurable design: the faster approach	2014	-1.8602113019567847	12.590275948750207	1612155
1612178	Theory	memristors: pass or fail?	2011	-3.3007819097087205	12.645847866643699	1612205
1612326	EDA	a pipelined asynchronous 8051 soft-core implemented with balsa	2008	-2.9743491460618947	12.1524173946277	1612353
1612421	EDA	synthesis of multimode digital signal processing systems	2007	-2.0343530754545562	12.937978535696823	1612448
1612710	EDA	analyzing systemc designs: systemc analysis approaches for varying applications	2015	-2.3226504601007294	11.779696555593665	1612737
1613123	Embedded	fast dse for automated parallelization of embedded legacy applications	2018	-1.6871438439631532	12.97974749415675	1613150
1614344	EDA	a system level power consumption estimation for mpsoc	2011	-1.9659341820643619	13.189297523254025	1614371
1614778	EDA	zone scheduling	1993	-2.603854632201167	12.091302399314305	1614805
1614975	EDA	effective modelling of large nocs using systemc	2010	-1.7086453050218182	12.480725308020425	1615002
1614994	EDA	an automated high-level design framework for partially reconfigurable fpgas	2015	-1.745821534763998	12.396786000243766	1615021
1615015	EDA	high-level synthesis and codesign methods: an application to a videophone codec	1995	-2.3560949539358647	12.027652433475911	1615042
1615020	EDA	a design process for hardware/software system co-design and its application to designing a reconfigurable fpga	2010	-2.7409488469521857	12.199880361599472	1615047
1615986	Robotics	alcha: introducing arbitrary fixed-point and procedural programming to fpga firmware design	2018	-1.4976546686847843	11.941596033823636	1616013
1616022	EDA	global code selection of directed acyclic graphs	1994	-1.6298630999573425	12.082814583216814	1616049
1616208	Robotics	vhdl modeling for signal processor development	1995	-2.434629396994005	11.835704604103556	1616235
1616577	PL	advantages of a modular high-level quantum programming framework	2018	-2.005554471231331	11.441851417012508	1616604
1616611	Arch	an architectural comparison of contemporary 16-bit microprocessors	1981	-2.7387805887757404	12.287700644416075	1616638
1616987	EDA	reconfigurable designs for ray tracing	2001	-1.6213995328280388	11.338643813211961	1617014
1617063	EDA	an efficient computation model for coarse grained reconfigurable architectures and its applications to a reconfigurable computer	2010	-2.2644543426440507	12.817489467021337	1617090
1617228	EDA	field programmable gate arrays and floating point arithmetic	1994	-3.2334071427199675	12.711866489703604	1617255
1617415	EDA	shrink-fit: a framework for flexible accelerator sizing	2013	-1.6200795393313596	13.14346314187925	1617442
1617562	Arch	sun's sparcstation 1: a workstation for the 1990s	1990	-2.0547223965384567	12.744754687579473	1617589
1617727	EDA	bit-length optimization method for high-level synthesis based on non-linear programming technique	2006	-2.4141118076022368	12.398355365796958	1617754
1618234	Arch	raising the abstraction level of hardware software co-designs	2015	-3.032543262666049	11.883957299975922	1618261
1618548	Graphics	quantitative analysis of floating point arithmetic on fpga based custom computing machines	1995	-1.5290140731670463	12.101542211457858	1618575
1619070	EDA	mince: matching instructions using combinational equivalence for extensible processor	2004	-2.3140443399153607	11.939029231655846	1619097
1619760	Arch	simulating a reconfigurable cache system for teaching purposes	2007	-2.1885428490005454	12.31490877487133	1619787
1619846	EDA	a top-down hardware/software co-simulation method for embedded systems based upon a component logical bus architecture	1998	-2.320151437277457	11.79916140874522	1619873
1621052	EDA	executable test definition for a state machine driven embedded test controller module	2015	-2.648986298809582	11.665975307425887	1621079
1621264	EDA	fault tolerant techniques for reconfigurable platforms	2010	-2.9105547374652185	12.993274710675848	1621291
1621614	Vision	reconfigurable streaming architectures for embedded smart cameras	2006	-1.7140658699583795	12.516598027947516	1621641
1621625	HPC	reconfigurable randomized k-way graph partitioning	2003	-2.9137676317199683	12.341927189504595	1621652
1621756	Arch	development aids for high speed microprocessor systems	1976	-2.8413589407338256	11.700297870326473	1621783
1621791	EDA	design of 2-level hierarchical ring networks	2011	-2.8653371856467915	11.841619188007627	1621818
1622218	EDA	vlsi building blocks for digital signal processing	1982	-2.9537893704251728	11.50984170417712	1622245
1622679	EDA	optimal configuration of compute nodes for synthetic aperture radar processing	1998	-2.1218430637741306	12.73851437186512	1622706
1622759	EDA	the architecture and the technology characterization of an fpga-based customizable application-specific vector processor	2012	-1.5024879475115855	12.348808896436555	1622786
1624148	EDA	behavioral synthesis with systemc and psl assertions for interface specification	2006	-3.0257850403696422	11.298171958473404	1624175
1624217	HPC	a taxonomy of performance assurance methodologies and its application in high performance computer architectures	2013	-2.9257754697605507	12.139033328510585	1624244
1624564	Visualization	graal: a framework for low-power 3d graphics accelerators	2008	-1.8830441247914007	12.223234605770257	1624591
1624639	EDA	enhancements and applications of a versatile software tool for high-level specification of single-chip systems	2006	-2.3021677964589053	11.47660448851239	1624666
1624646	Arch	efficient realization of the edge detection algorithm on a processor array with parallelism on two levels	2006	-1.461056329491141	12.54916534761568	1624673
1624757	Arch	on dynamic run-time processor pipeline reconfiguration	2012	-2.0267101036380697	12.917777251885454	1624784
1624767	EDA	synthesis and domain-specific optimization of kressarray-based reconfigurable computing engines (poster abstract)	2000	-1.9795464531088829	12.089642797925302	1624794
1625040	EDA	architecture and application partitioning for reconfigurable system design	2002	-1.8746622369251464	13.150247994036475	1625067
1625352	EDA	process scheduling for performance estimation and synthesis of hardware/software systems	1998	-1.5594489563036769	13.101447388239631	1625379
1626440	EDA	area-efficient instruction set synthesis for reconfigurable system-on-chip designs	2004	-2.03682055299439	12.757282343606708	1626467
1626581	EDA	dynamic reconfiguration and low power design : towards self-adaptive massively parallel embedded systems	2014	-1.9260993634493708	13.125405866975633	1626608
1626946	EDA	embedded computing: new directions in architecture and automation	2000	-1.706658033883771	12.1507120099885	1626973
1627862	EDA	rapid-prototyping of embedded systems via reprogrammable devices	1996	-2.6373904881342747	11.83640239624807	1627889
1628033	EDA	instructions activating conditions for hardware-based auto-scheduling	2012	-2.1067988159708904	12.38940811996611	1628060
1628086	EDA	platform for evaluation of embedded computer vision algorithms for automotive applications	2005	-2.001067043404769	11.686237471932433	1628113
1628107	EDA	self controlling dynamic reconfiguration: a case study	1999	-2.298324691529911	12.289747234599195	1628134
1628307	EDA	efficient maximal convex custom instruction enumeration for extensible processors	2011	-1.9896531238448028	11.836160340040694	1628334
1629075	Vision	on the complexity of optimal bused interconnections	1995	-3.0923124097113166	11.883779704244557	1629102
1629178	EDA	global scheduling with code-motions for high-level synthesis applications	1995	-1.8866028187310464	11.345737666928196	1629205
1629285	EDA	constraint analysis for dsp code generation	1997	-1.4780449849128412	12.935444967604345	1629312
1630327	DB	a system level implementation strategy and partitioning heuristic for lut-based applications	2005	-1.8600714115263808	12.77441084455065	1630354
1630513	Embedded	medoc: a methodology for designing and evaluating large-scale real-time systems	1982	-2.3412451055710743	11.729206730001485	1630540
1630980	Metrics	configurable rtl model for level-1 caches	2012	-1.7038451888607948	12.820266535656502	1631007
1631510	EDA	semiconductor wafer representation for tcad	1994	-3.1135595483771623	11.618412551625081	1631537
1632056	EDA	modeling and exploration of a reconfigurable architecture for digital holographic imaging	2008	-1.6879089794827151	12.866201903317744	1632083
1632199	HPC	dynamically reconfigurable dataflow architecture for high-performance digital signal processing on multi-fpga platforms	2007	-1.7149306560474158	12.652332581773539	1632226
1632688	EDA	automatic soc design flow on many-core processors: a software hardware co-design approach for fpgas	2011	-2.437916188781753	12.716839789935074	1632715
1633534	HPC	evaluation of data-parallel h.264 decoding approaches for strongly resource-restricted architectures	2010	-1.6051382890013377	13.026805338506875	1633561
1633706	EDA	complexity-constrainted partitioning of sequential programs for efficient behavioral synthesis	2007	-2.2767365750780404	12.454736857864047	1633733
1634359	EDA	a method of software development tool and hardware generation for asip with a co-processor based on the derivative asip approach	2014	-1.9579673660558845	11.854914153699882	1634386
1634426	EDA	addressing the system-on-a-chip interconnect woes through communication-based design	2001	-2.485862106228171	11.573347798253975	1634453
1634914	EDA	embedded reconfigurable array fabrics for efficient implementation of image compression techniques	2006	-1.9930621822791088	12.484381868150944	1634941
1635073	EDA	systemc noc simulation as the alternative to the hdl and high-level modeling	2016	-2.1145611693840576	12.358680348929255	1635100
1635369	Arch	an integrated memory array processor architecture for embedded image recognition systems	2005	-1.610493125245838	12.463542302178984	1635396
1635436	Arch	vertical reuse strategy for testbench components supporting memory consistency checking of an smp-capable amd64 processor	2008	-2.3079219855462427	11.539061802832489	1635463
1635975	Arch	lsi microprogrammable microprocessors	1977	-2.6513245247864323	11.307787041000081	1636002
1636393	EDA	reprogrammable platforms for high-speed data acquisition	2001	-2.5099917225180963	12.28138167605632	1636420
1636396	EDA	design of face recognition door manager system based on dsp	2005	-3.0813514227912124	11.963693853572297	1636423
1636765	EDA	a genetic approach to the design space exploration of superscalar microprocessor architectures	2001	-1.7658771972820646	12.607682836495085	1636792
1636996	EDA	a vlsi view of microprogrammed system design	1982	-1.8700744469191743	11.637002021108847	1637023
1637132	EDA	challenges and opportunities with place and route of modern fpga designs	2016	-3.1118947311035767	12.992136705720661	1637159
1638074	Mobile	wireless networks in-the-loop: creating a sdr development environment	2013	-2.806365604239918	12.547549490408873	1638101
1638393	EDA	an efficient layered abv methodology for vision system on chip based on heterogeneous parallel processors	2015	-3.004459592664701	12.292198704526971	1638420
1638395	EDA	a layer model for systematically designing dynamically reconfigurable systems	2006	-2.044432547147825	12.2760007494383	1638422
1639223	Embedded	mutable codesign for embedded protocol processing	2005	-1.5193606445597594	12.942828277551653	1639250
1639277	EDA	reusing cad tools in object oriented based framework	1999	-2.8337740039813326	11.543392512804784	1639304
1639366	Theory	a new approach to information storage	2013	-3.0946580707594467	13.092339015575496	1639393
1639395	HPC	architecture design of a high-quality speech synthesizer based on the multipulse lpc technique	1985	-2.7017518103706144	11.369411172007275	1639422
1639592	EDA	towards software performance estimation based on register-transfer level descriptions	2017	-2.3293614152126367	11.940027203767992	1639619
1639629	Arch	verification of the corenet fabric with systemverilog	2009	-1.9420163997429172	13.134849501896813	1639656
1639845	EDA	soc architectures for signal processing	2009	-2.3402898817745386	11.802797280458467	1639872
1640408	EDA	a remote fpaa system for research and education	2016	-2.9845701383946355	11.716556370995491	1640435
1640426	EDA	prototyping multiprocessor system-on-chip applications: a platform-based approach	2007	-1.6398795893601283	12.221188813682016	1640453
1640567	EDA	an fpga-based prototyping framework for networks-on-chip	2017	-1.6717794934845625	13.008035580133756	1640594
1641157	EDA	fast and resource aware image processing operators utilizing highly configurable ip blocks	2016	-2.026203365661748	11.85453689861668	1641184
1641383	Vision	cbp and art image reconstruction algorithms on media and dsp processors	2001	-1.6168710878705437	11.821602660257854	1641410
1641516	EDA	development of a high-level simulation approach and its application to multicore video decoding	2009	-1.7539874995296014	12.704872464138665	1641543
1641567	Arch	automatic generation of vhdl hardware code from data flow graphs	2011	-1.9920256672471182	12.001425842133164	1641594
1641746	Arch	a new architecture for multiple-precision floating-point multiply-add fused unit design	2007	-2.1780194373443016	13.020422801093108	1641773
1641983	EDA	teaching memory circuit elements via experiment-based learning	2012	-3.294368951235972	11.354235251146903	1642010
1642166	EDA	retiming verification using sequential equivalence checking	2005	-3.3164613242489502	11.337308594051375	1642193
1642352	Arch	optimized mapping of video applications to hardware-software for vlsi architectures	1995	-1.966211163426744	12.974972614509886	1642379
1642570	Arch	the taco protocol processor simulation environment	2001	-1.5350515089261862	13.082518690385182	1642597
1642959	EDA	distributed design-space exploration for high-level synthesis systems	1992	-1.816614485248708	12.038331411940966	1642986
1643169	EDA	co-verification as risk management: minimizing the risk of incorporating a new processor in your next embedded system design	1999	-2.70641034652296	11.911815466411841	1643196
1643210	Arch	cmos gate array implementation of the sparc architecture	1988	-2.0273539593285714	13.023576740135043	1643237
1643811	EDA	development equipment with switched memory decoding	1986	-2.177831177603512	11.312613278672712	1643838
1643921	Logic	microtesk: a tool for constrained random test program generation for microprocessors	2017	-2.91947967510901	11.316042061524842	1643948
1644109	Vision	advanced systemc tracing and analysis framework for extra-functional properties	2015	-1.8421225978149955	12.428294158930154	1644136
1644405	EDA	a power estimation methodology for systemc transaction level models	2005	-2.567377838471259	13.188652131096811	1644432
1644534	Arch	a codesign case study: implementing arithmetic functions in fpga's	1996	-1.9252564234195384	11.314447947350905	1644561
1645316	Arch	an efficient architecture for fault-tolerant atm switches	1995	-2.7778121969389376	12.254326716380039	1645343
1645418	EDA	performance predictions for speculative, synchronous, vlsi logic simulation	2001	-1.4634270968653769	11.938605149747795	1645445
1645618	EDA	a vhdl-based approach for power estimation of embedded systems	1997	-3.1106061534796905	12.54031057842078	1645645
1645691	SE	assigning time budgets to component functions in the design of time-critical automotive systems	2014	-1.6252436821926712	12.998031653042837	1645718
1645769	Embedded	a methodology for architecture exploration and performance analysis using system level design languages and rapid architecture profiling	2008	-2.077122698798708	12.541893338771693	1645796
1646111	Arch	a reconfigurable architecture for emulating large-scale bio-inspired systems	2009	-1.529752950601964	11.952018761126828	1646138
1646860	EDA	dynamic specialisation of xc6200 fpgas by parial evaluation	1998	-2.256536781327647	11.96186038678632	1646887
1647164	EDA	a comparison of embedded reconfigurable video-processing architectures	2008	-1.681417304759636	12.553274695154073	1647191
1647284	EDA	realization of wireless multimedia communication systems on reconfigurable platforms	2003	-2.540071698089407	12.828239937106467	1647311
1647662	EDA	hemps-s: a homogeneous noc-based mpsocs framework prototyped in fpgas	2011	-2.2230925954198377	12.941980524214625	1647689
1647735	EDA	exploiting reconfigurable swp operators for multimedia applications	2011	-1.7242748602861169	13.03599282147451	1647762
1648279	Arch	redundancy management technique for space shuttle computers	1976	-3.067884854080696	12.274443991088793	1648306
1648621	EDA	a heterogeneous functional verification platform	2005	-2.627516282790014	11.788904760643527	1648648
1648702	Arch	orca: a new architecture for high-performance fpls	1992	-2.2557846750574333	12.000559369626147	1648729
1648984	Embedded	5g k-simsys: open/modular/flexible system level simulator for 5g system	2018	-2.702572939803312	11.86000195241724	1649011
1650179	HCI	techniques and visualization approaches for analyzing local and global pareto optimal sets in multi-objective design space exploration	2011	-2.6910293730004002	11.791035132937814	1650206
1650403	Arch	architectural verification of processors using symbolic instruction graphs	1994	-3.045931793302955	11.454513471188355	1650430
1651110	Robotics	real-time scheduling in a programmable radar signal processor	1997	-2.05388552845324	11.440323572209143	1651137
1652027	EDA	turning coders into makers: the promise of embedded design generation	2017	-3.043644783050516	11.705597796138425	1652054
1652062	EDA	test program generation for functional verification of powepc processors in ibm	1995	-3.3064150310464777	11.754918505408096	1652089
1652066	EDA	extending the transaction level modeling approach for fast communication architecture exploration	2004	-2.095433878633057	12.608672028956265	1652093
1652273	EDA	model-checking synthesizable systemverilog descriptions of asynchronous circuits	2018	-2.8454915808708803	11.423681817984312	1652300
1653016	EDA	an efficient fpga-based dynamic partial reconfiguration design flow and environment for image and signal processing ip cores	2010	-2.1413111903348048	12.606458788509656	1653043
1653124	Arch	system/360 model 85 microdiagnostics	1970	-2.002814204221977	11.973456192665601	1653151
1653132	EDA	development methodology of asip based on java byte code using hw/sw co-design system for processor design	2004	-1.9007182155983948	11.972249550439999	1653159
1653322	Arch	the emerging power crisis in embedded processors: what can a poor compiler do?	2001	-1.4922526710801256	13.004639483139202	1653349
1653831	EDA	statistical schedule length analysis in asynchronous datapath synthesis	2005	-2.9534176057469583	11.335268301180331	1653858
1653878	EDA	identifying sequences of optimizations for hw/sw compilation	2013	-1.759238961059912	12.312694704744075	1653905
1654760	Arch	a study in rapid prototyping: leveraging software and hardware simulation tools in the bringup of system-on-a-chip based platforms	2011	-2.325424985329369	12.063234323569185	1654787
1655129	Arch	a distributed architecture model for heterogeneous multiprocessor system-on-chip design	2004	-1.7449862695522853	12.747257989153304	1655156
1655245	EDA	v-sat: a visual specification and analysis tool for system-on-chip exploration	2001	-2.4684362880167403	11.679553209042233	1655272
1655927	HPC	communications and the minicomputer	1971	-2.227890269229854	11.359334135942685	1655954
1655943	Visualization	hsr performance evaluation; a pre-specification software implementation	2009	-2.274639269065577	11.713159030515225	1655970
1656428	HPC	early-phase performance evaluation of computer systems using workload models and systemc	2012	-2.05430820640302	12.481138461240528	1656455
1656441	Arch	the 68040 integer and floating-point units	1990	-1.9060472315276047	12.639756244363987	1656468
1656883	EDA	dynamic hardware development	2008	-1.6611867480352094	12.37907286696853	1656910
1658133	Arch	a software methodology for detecting hardware faults in vliw data paths	2001	-2.347628323657249	12.633036209370161	1658160
1658297	Arch	innovative practices session 1c: post-silicon validation	2013	-3.0160340085201587	11.792932155499058	1658324
1658492	EDA	cmos gate array implementation of sparc	1988	-2.5073508352159233	12.796055589310265	1658519
1658698	Embedded	a video analysis framework for surveillance system	2008	-1.505098026327248	12.598189439577153	1658725
1658990	EDA	sdg2kpn: system dependency graph to function-level kpn generation of legacy code for mpsocs	2014	-1.4470445134415688	12.630881619950776	1659017
1659004	Embedded	automatic calibration of streaming applications for software mapping exploration	2011	-1.904901800250045	11.750190451581672	1659031
1659612	Embedded	ress: real-time embedded software synthesis and prototyping methodology	2003	-2.5151977270076107	11.574317050794788	1659639
1660230	EDA	island-based adaptable embedded system design	2011	-1.8056921789470657	13.187396747419875	1660257
1660313	Embedded	design and implementation of embedded systems in matlab&simulink environment	2009	-2.775895899485747	11.549617572021859	1660340
1660342	Arch	supplemental cryptographic hardware for smart cards	2001	-3.224237762963655	12.592603610591292	1660369
1660701	EDA	system verilog for vhdl users	2004	-2.709197336047095	11.482394128384245	1660728
1661239	EDA	area and throughput aware comparator networks optimization for parallel data processing on fpga	2007	-2.846959383481927	12.792790105748994	1661266
1661630	HPC	a parallel system for test pattern generation	1993	-1.7381401355499804	11.30333188441429	1661657
1661919	EDA	automatic topology optimization for fpga interconnect synthesis	2018	-2.6517020263332136	12.650042720173259	1661946
1662581	Embedded	communication performance models for architecture-precise prototyping of real-time embedded systems	1999	-1.8086201181767767	12.571927212199009	1662608
1663085	AI	hierarchical conditional dependency graphs for conditional resource sharing	1998	-2.128910486091665	12.144664000405244	1663112
1663325	EDA	emerging concepts in non-volatile memory technologies - era of resistance switching memories	2008	-3.2743651334692614	13.065028752759492	1663352
1663515	Arch	implementation of the v60/v70 and its frm function	1988	-2.6896549962031187	12.115580683779774	1663542
1664058	EDA	a polynomial placement algorithm for data driven coarse-grained reconfigurable architectures	2007	-1.9941193447858525	12.72619894186362	1664085
1664361	EDA	extending dsp-boards with fpga-based structures of interconnection	1995	-2.170273105894887	12.14155970840514	1664388
1665508	Embedded	splat: a standard-to-standard real-time graphical scheduling and code generation tool	1995	-2.1236761690463752	11.508791187101886	1665535
1665700	Robotics	self-organization on silicon: system integration of a fixed-point swarm coprocessor	2007	-1.5523975800256684	12.849564492291726	1665727
1665787	EDA	optimum design of the execution stage of embedded processors	2012	-2.4157733842311586	12.376511427332574	1665814
1666012	PL	a new compilation flow for software-defined radio applications on heterogeneous mpsocs	2016	-1.4491906169583502	13.13584843119258	1666039
1666070	EDA	automated timing characterization of high-performance macroblocks for latency insensitive fpga designs	2018	-2.676985477940132	12.222289174712	1666097
1666124	EDA	from algorithm graph specification to automatic synthesis of fpga circuit: a seamless flow of graphs transformations	2003	-2.2309788690417864	11.783061378914704	1666151
1666574	EDA	fpga prototyping of a risc processor core for embedded applications	2001	-2.5263526886176657	12.68992470126211	1666601
1666659	EDA	from software to accelerators with legup high-level synthesis	2013	-1.7812125725840733	12.315144738572936	1666686
1666809	EDA	using an embedded processor for efficient deterministic testing of systems-on-a-chip	1999	-2.558365592730837	12.695337998473233	1666836
1667592	Embedded	efficient hardware implementation of data-flow parallel embedded systems	2012	-1.7463854731258075	12.058499627899847	1667619
1667605	EDA	software/hardware hybrid network-on-chip simulation on fpga	2013	-1.4307576504438029	12.89548144091546	1667632
1667769	Arch	accelerated image processing on fpgas	2003	-2.0364960389567934	12.003265079367695	1667796
1668042	EDA	hardware adaptation for multimedia application case study: augmented reality	2014	-2.226818015059032	12.618400699615727	1668069
1668144	EDA	cost-efficient c-level design of an mpeg-4 video decoder	2000	-1.917255527503565	12.951673198452928	1668171
1668234	Embedded	scheduling of iterative algorithms on fpga with pipelined arithmetic unit	2004	-2.2812852907587056	11.564046319355464	1668261
1668811	Embedded	a distributed platform for integration of fpga-based embedded systems	2016	-1.7663743555529468	12.490136336916967	1668838
1670545	EDA	a retargetable framework for compiler/architecture co-development	2011	-1.7681626278459963	12.277509565085776	1670572
1670836	Visualization	grape-ii: a system-level prototyping environment for dsp applications	1995	-1.9762742567973104	11.983012840217235	1670863
1671075	HPC	keynote address wednesday: compute continuum and the nonlinear validation challenge	2013	-2.81149454173432	12.923127529869285	1671102
1671157	Arch	exploring memory hierarchy with archc	2003	-1.4878930031766724	12.631750221657148	1671184
1671284	EDA	automatic application specific floating-point unit generation	2007	-1.793561879099859	12.429613372164544	1671311
1671722	EDA	multi-video processing applications on fpga	2015	-1.7807942936340009	12.523635804854527	1671749
1671764	Arch	fft compiler: from math to efficient hardware hldvt invited short paper	2007	-2.465137046960236	11.416399083069233	1671791
1672042	EDA	distributed processing in manufacturing at gte automatic electric	1978	-3.3594849215493734	11.63782602322007	1672069
1672205	EDA	embedded system design with multiple languages: embedded tutorial	2000	-1.8443753521625632	11.777781570402643	1672232
1672287	EDA	low cost optimized trojan secured schedule at behavioral level for single & nested loop control data flow graphs (invited paper)	2017	-3.155799919808107	12.253253049740882	1672314
1672904	EDA	postsilicon validation methodology for microprocessors	2000	-3.1774647491043932	11.36574010146004	1672931
1673179	EDA	percolation based synthesis	1990	-1.8290653492918127	12.51779116635762	1673206
1673273	EDA	enhancing debug observability for hls-based fpga circuits through source-to-source compilation	2018	-3.0624084074375464	11.648218797474051	1673300
1673437	OS	datamesh parallel storage servers (abstract)	1992	-2.0103557547843245	11.641972349532876	1673464
1673500	EDA	memory specification for reconfigurable computing synthesis tools	2004	-2.2033274744273514	12.364214407148113	1673527
1674131	Logic	optimal synthesis of application specific heterogeneous pipelined multiprocessors	1994	-1.5102903450677945	11.974291721955627	1674158
1674411	EDA	advantages and accuracy of simulation tools for printed circuit board simulation	2007	-3.1056239084438797	11.65991936138624	1674438
1674424	EDA	automated dynamic throughput-constrained structural-level pipelining in streaming applications	2008	-2.0796245736366776	12.904456995669165	1674451
1674728	Arch	synchronization on heterogeneous multiprocessor systems	2009	-1.5428243852171082	13.023747611754825	1674755
1675225	EDA	concurrency in system level design: conflict between simulation and synthesis goals.	2002	-1.6027577013598082	11.87378872244038	1675252
1675426	Arch	optimization techniques for a reconfigurable, self-timed, and bit-serial architecture	2007	-2.8101065348102794	12.544539929947991	1675453
1675444	EDA	built-in functional tests for silicon validation and system integration of telecom soc designs	2011	-3.2199740497290965	12.229217297456513	1675471
1675546	Embedded	automatic software synthesis of dataflow program: an mpeg-4 simple profile decoder case study	2008	-2.0728266614415927	11.416950510066625	1675573
1675711	EDA	rapid prototyping of asic based system	1994	-2.8954506059128056	12.072103316794871	1675738
1675845	EDA	some design issues in multi-chip fpga implementation of dsp algorithms	1994	-2.2255717199566614	11.596895922928862	1675872
1676071	EDA	an automated design flow for image processing filter in embedded systems	2011	-2.545043005916505	11.85604092267841	1676098
1676239	EDA	need for large local fpga-accessible memories in the integration of bio-inspired applications into embedded systems	2006	-1.650575269506361	11.790011251755773	1676266
1676480	EDA	edit distance based instruction merging technique to improve flexibility of custom instructions toward flexible accelerator design	2014	-2.513922503285277	12.685177531025357	1676507
1677070	Robotics	real-time image processing with dynamically reconfigurable architecture	2003	-1.8475135061258472	12.741501948959614	1677097
1677877	EDA	modelling and synthesis of configuration controllers for dynamically reconfigurable logic systems using the dcs cad framework	1999	-2.348340946745604	12.297669204940851	1677904
1678517	EDA	advanced processor design using hardware description language aidl	1997	-3.2124898093052137	11.589124860889134	1678544
1679065	EDA	hardware accelerated shaders using fpgas	2009	-1.4663969104347072	11.49156283544635	1679092
1679438	Arch	polymorphous fabric-based systems: model, tools, applications	2003	-2.060338875570465	12.525699553780305	1679465
1680169	SE	hw/sw design space exploration on the production cell setup	2009	-2.2011576465030966	11.851589449631176	1680196
1680289	EDA	an image processing library for c-based high-level synthesis	2014	-1.6742944703292528	12.580948739239549	1680316
1680531	AI	using linear programming techniques for scheduling-based random test-case generation	2006	-1.9517786277912048	13.049515988018591	1680558
1680769	Embedded	towards generic embedded multiprocessing for rvc-cal dataflow programs	2013	-1.7169008169936104	12.277788823722535	1680796
1680771	Arch	network on chip for parallel dsp architectures	2005	-2.2627111885064046	12.954948122665613	1680798
1681107	EDA	cost-efficient block verification for a umts up-link chip-rate coprocessor	2004	-2.900784560518749	11.694578161798091	1681134
1681767	HPC	a scalable optical interconnection network for fine-grain parallel architectures	1993	-1.528280539687171	11.726128196260396	1681794
1682153	EDA	synthesis of vlsi systems with the camad design aid	1986	-2.6805563760843985	11.448400619759605	1682180
1683244	EDA	user defined coverage—a tool supported methodology for design verification	1998	-3.1197863752112345	11.484286440891546	1683271
1683405	EDA	relevant issues in high-level connectivity synthesis	1991	-2.918805290475037	12.556652919142053	1683432
1684518	EDA	dynamic data flow and control flow in high level dsp code synthesis	1994	-2.3365716651885147	11.960476797882777	1684545
1684547	EDA	creating a mixed-signal simulation capability for concurrent ic design and test program development	1993	-3.2717699352935763	11.731266759211529	1684574
1685918	EDA	netlist partitioning method suitable for adaptive computing systems	2013	-2.1115877307083037	11.962508308451607	1685945
1686299	EDA	iboard: a highly-capable, high-performance, reconfigurable fpga-based building block for flight instrument digital electronics	2010	-2.8339547518540376	12.363390980677302	1686326
1686773	EDA	generating the trace qualification configuration for mcds from a high level language	2009	-2.864756210100125	12.005148801538622	1686800
1687218	EDA	replica2pro: task relocation by bitstream manipulation in virtex-ii/pro fpgas	2006	-2.512061678007905	13.187218492196862	1687245
1687413	Robotics	design and implementation computing unit for laser jamming system using spatial parallelism on fpga	2015	-2.6190804010013062	12.337975738872185	1687440
1688043	EDA	esl design methodology for architecture exploration	2010	-3.2108140285498323	11.568212015746164	1688070
1689567	EDA	quteip: an ip qualification framework for system on chip	2007	-3.1877133649563287	11.908576178237706	1689594
1689781	EDA	using fpls to prototoype a self-timed computer	1992	-3.2000574989002204	12.613814949299412	1689808
1690250	EDA	video acquisition between usb 2.0 cmos camera and embedded fpga system	2011	-2.842057360231917	11.406000425088575	1690277
1690476	Networks	a universal approach to data center network design	2015	-3.1958835443439115	12.897626220646071	1690503
1690895	Robotics	development of integral environment in matlab/simulink for fpga	2013	-2.5030938669539253	11.309695578765352	1690922
1690903	Robotics	using a field programmable object array (fpoa) to accelerate image processing	2006	-2.351356020314113	11.645843864875195	1690930
1690917	Vision	interfacing multiple processors in a system-on-chip video encoder	2001	-1.939823770567688	12.457927121276304	1690944
1691093	EDA	high performance hybrid two layer router architecture for fpgas using network on chip	2010	-2.542599554803454	12.838601135169954	1691120
1691220	EDA	efficiently generating fpga configurations through a stack machine	2010	-2.6896774316731853	12.659172264284836	1691247
1691292	EDA	virtual prototyping of dsp systems using a psv-s approach	2015	-2.433084430013029	11.763772621662815	1691319
1691512	Embedded	from uml specifications to mapping and scheduling of tasks into a noc, with reliability considerations	2013	-1.8915886528685213	12.640166754959465	1691539
1691575	EDA	handling data streams while compiling c programs onto hardware	2004	-1.5680664158147717	12.6436508647295	1691602
1692075	EDA	hardware/software design space exploration for a reconfigurable processor	2003	-1.8837185353427413	12.075464381942911	1692102
1692665	EDA	design reuse through high-level library mapping	1995	-2.33041243027916	12.30868076829511	1692692
1693634	Robotics	semi-automatic hardware design using ontologies	2004	-2.4922848825934536	11.386069800296873	1693661
1694015	EDA	the implementation of synchronous dataflow graphs using reconfigurable hardware	2000	-1.8666743304999236	12.498054232576065	1694042
1694188	Arch	ecomips: an economic mips cpu design on fpga	2004	-2.1699757988596717	12.789919507867406	1694215
1694390	EDA	a practical ic design system for vlsi technology	1988	-3.0186265414446054	11.524784429192536	1694417
1694893	Visualization	processor array architectures for deep packet classification	2006	-2.4528656725349656	13.069722681985194	1694920
1695174	EDA	functional verification methodology of chameleon processor	1996	-3.0363989690186157	11.356791563469374	1695201
1695654	EDA	synthesis and optimization of interface hardware between ip's operating at different clock frequencies	2000	-3.0366468342981934	12.393905758776373	1695681
1696438	EDA	possibility of esl: a software centric system design for multicore soc in the upstream phase	2010	-2.5509374517995016	12.338843431878932	1696465
1697416	SE	generating marte allocation models from activity threads	2008	-2.1709993257729105	11.855302115368387	1697443
1697662	EDA	high level modeling and automated generation of heterogeneous soc architectures with optimized custom reconfigurable cores and on-chip communication media	2010	-2.435767149724509	13.183683298123185	1697689
1697847	EDA	performance estimation of fpga modules for modular design methodology using artificial neural network	2018	-2.5966976986459662	12.122614461342796	1697874
1698659	Arch	arm based platform soc for embedded applications	2014	-2.2004262617266224	12.631738000377053	1698686
1698880	EDA	path-based system level stimuli generation	2005	-2.7286509778850188	11.53885365887493	1698907
1699263	EDA	co-simulation framework of systemc soc virtual prototype and custom logic (abstract only)	2013	-2.212873111184201	12.493652945298502	1699290
1701713	EDA	spp1148 booth: seamless design flow for reconfigurable systems	2008	-2.4091391872702523	12.156253166391746	1701740
1702306	EDA	multiprocessor performance estimation using hybrid simulation	2008	-1.6378101871000939	12.646871284347348	1702333
1702800	Arch	an asynchronous approach to synthesizing custom architectures for efficient execution of programs on fpgas	1994	-1.4728812807422431	12.016284690578384	1702827
1702806	EDA	seamless top-down flow for quick trial of hw/sw co-design	2003	-2.248036769368607	12.224890529189706	1702833
1703414	EDA	automated synthesis of efficient binary decoders for retargetable software toolkits	2003	-1.6376273950729847	11.88069754501342	1703441
1703497	EDA	example-driven interconnect synthesis for heterogeneous coarse-grain reconfigurable logic	2012	-2.6680358920008143	12.722590497328689	1703524
1704825	EDA	configurability in ip subystems: baseband examples	2013	-2.5286109013898592	12.734647692278743	1704852
1706101	Arch	an application-specific instruction set processor for power quality monitoring	2016	-1.8370261318570285	12.111473411999285	1706128
1706250	EDA	fpga sdk for nanoscale architectures	2011	-2.3313954745054075	12.950788142052225	1706277
1706487	EDA	block-wise extraction of rent's exponents for an extensible processor	2003	-2.117943109450483	12.985188098424684	1706514
1706539	EDA	mapping and performance evaluation for heterogeneous mp-socs via packing	2007	-1.5867009859972734	12.997606247339446	1706566
1706852	HPC	automatic generation of component wrappers by composition of hardware library elements starting from communication service specification	2005	-2.135241388139647	12.225499604240374	1706879
1707349	EDA	a vhdl design methodology for fpgas	1995	-2.78629312536814	11.567602512798116	1707376
1707662	EDA	systematic design flow for fast hardware/software prototype generation from bus functional model for mpsoc	2005	-2.3806714079693854	12.005838038707413	1707689
1708242	Arch	data streaming and simd support for the microblaze architecture	2009	-1.4283344271818568	12.433285351333494	1708269
1708293	EDA	executing hardware as parallel software for picoblaze networks	2006	-2.025378994831449	12.864108292083547	1708320
1708588	EDA	a granularity-based classification model for systems-on-a-chip	2003	-3.3417473047621695	11.807559244523286	1708615
1708770	Vision	performance analysis and architecture evaluation of mpeg-4 video codec system	2000	-1.6794715159298008	13.025007519257535	1708797
1709674	EDA	using c-to-gates to program streaming image processing kernels efficiently on fpgas	2009	-1.6943871382889089	12.490466799776726	1709701
1710117	EDA	an arm-based embedded system design for speech-to-speech translation	2006	-2.5671930250007304	12.183731881437945	1710144
1711314	Embedded	implementing hierarchical scheduling to support multi-mode system	2012	-1.7101910193575225	12.52829224293097	1711341
1711573	EDA	high-level specification and efficient implementation of pipelined circuits	2001	-2.2538504077317234	11.464533679401448	1711600
1711800	EDA	a multi-level simulation approach in a simulink-based design tool for fpgas	2009	-2.8307878194794767	11.816629972991409	1711827
1711962	Embedded	a generation flow for self-reconfiguration controllers customization	2008	-2.652322466758162	12.9198780806385	1711989
1712850	Embedded	efficient field processing cores in an innovative protocol processor system-on-chip	2003	-1.7970141913457331	13.195579067209222	1712877
1713098	PL	a bnf-based automatic test program generator for compatible microprocessor verification	2004	-1.8104339949923125	11.52127552553474	1713125
1713496	EDA	case study - using stil as test pattern language	2003	-2.926812471019712	11.797260871104946	1713523
1713917	EDA	ilp method for memory mapping in high-level synthesis	2003	-2.2114751163531072	12.555420500844741	1713944
1714361	EDA	stereo vision on an arm/dsp multicore platform based on code generation using the matlab embedded coder	2016	-1.944354420598149	11.690868753779574	1714388
1714422	EDA	interface design for synthesized structural hybrid microarchitectural simulators	2012	-1.5778939799858838	13.051747129445046	1714449
1714620	Crypto	ieee p1149.5 to 1149.1 data and protocol conversion	1993	-3.3048480974201024	11.525050535429619	1714647
1714838	Robotics	optically interconnected intelligent ram multiprocessor: gigascale opto-iram.	2004	-3.1363298110605653	11.518431248331936	1714865
1715771	EDA	an automatic approach to generate haste code from simulink specifications	2009	-2.6320918293159967	11.512803417394789	1715798
1716311	Mobile	a building block approach to sensornet systems	2008	-3.2182490365263026	12.091166606006164	1716338
1716473	EDA	a scheduling algorithm for optimization and early planning in high-level synthesis	2005	-2.3706152342613445	12.404476588395275	1716500
1716549	EDA	power optimization using divide-and-conquer techniques for minimization of the number of operations	1999	-1.5192490548706037	12.844030621200805	1716576
1716666	EDA	automatic model generation for gate-level circuit pdes with reverse computation	2017	-2.8921899305517176	11.487873877268571	1716693
1716874	Arch	function proxies for improved resource sharing in high level synthesis	2015	-2.3056333704090224	11.698648482529089	1716901
1717018	Arch	automatic design of domain-specific instructions for low-power processors	2015	-1.4369711713880955	13.02250767814794	1717045
1717341	EDA	configurable processor the building block for soc (system-on-a-chip)	2005	-3.2620405006012057	12.620254956763773	1717368
1717784	EDA	synthesis of application-specific multiprocessor architectures	1991	-1.7876008221242694	12.691202943335085	1717811
1718253	EDA	performance-constrained hierarchical pipelining for behaviors, loops, and operations	2001	-2.2319202134689298	12.164767295489366	1718280
1718955	Arch	design of microprogrammed floating processor using superslice am2903	1983	-1.922782277576754	11.869445193477034	1718982
1719137	EDA	multi-schedule design space exploration: an alternative synthesis framework	1999	-1.6623436713400257	12.99105908645437	1719164
1721047	EDA	esl design and hw/sw co-verification of high-end software defined radio platforms	2007	-2.8530973580923207	12.769084735331182	1721074
1721381	EDA	design space exploration for automatically generated cryptographic hardware using functional languages	2012	-2.7607617239992392	11.62644085263577	1721408
1721841	Robotics	windsk8: a user interface for the omap-l138 dsp board	2011	-1.7089088766625475	11.7473444792835	1721868
1721960	Arch	diva: dual-issue vliw architecture with media instructions for image processing	1999	-2.350793773557617	13.165489286638351	1721987
1722188	Arch	countering power analysis attacks by exploiting characteristics of multicore processors	2018	-2.063236702066256	11.348550534810038	1722215
1722213	Embedded	coverage driven verification applied to embedded software	2007	-3.1248644585963543	11.97958747638851	1722240
1722295	Arch	implementing sparc in ecl	1990	-2.658373570816976	12.447851857838161	1722322
1723239	EDA	hw/sw co-design of reconfigurable hardware-based genetic algorithm in fpgas applicable to a variety of problems	2013	-2.5390561890627583	12.050144975549447	1723266
1723556	EDA	deploying and scheduling vision based advanced driver assistance systems (adas) on heterogeneous multicore embedded platform	2015	-1.680678932396625	12.311859845555556	1723583
1723754	EDA	the case for fine-grained re-configurable architectures: an analysis of conceived performance	2002	-3.030196009790921	12.7813420515271	1723781
1726016	NLP	a chip multiprocessor for a large-scale neural simulator	2013	-2.7150204256107133	13.161021167943785	1726043
1726260	Arch	specification and integration of software and reconfigurable hardware using hardware join java	2003	-1.4972217797860905	11.665951889935846	1726287
1726680	EDA	fpga prototyping and accelerated verification of asips	2015	-2.629484349837459	11.835050822739591	1726707
1726705	Arch	synthesizing a long latency unit within vliw processor	2001	-1.8848089598673736	12.725818588502092	1726732
1727658	EDA	model-based exploration of the design space for heterogeneous systems on chip	2002	-2.787531925310801	12.591168622578966	1727685
1727775	EDA	semi-automatic generation of mixed hardware/software prototypes from simulink models	2008	-2.253867030648337	11.458421180488186	1727802
1728038	Embedded	hardware and software prototyping for application-specific real-time systems	1991	-2.204705977636942	11.996487831333974	1728065
1728187	Vision	soc modeling for video coding with superscalar projection	2012	-2.213993666105695	12.70108421791949	1728214
1728314	EDA	instrumented multi-stage word-length optimization	2007	-2.6394629001805523	12.498647458710305	1728341
1728385	EDA	the molen femtojava engine	2006	-1.5577830201354752	12.10361915217162	1728412
1728573	Embedded	a catalog of hardware acceleration techniques for real-time reconfigurable system on chip	2003	-1.8681393064288645	12.473933394226751	1728600
1729000	EDA	model driven engineering for mpsoc design space exploration	2007	-2.0003630400743257	12.91883119521014	1729027
1729280	Arch	an associative processor array for image processing	1989	-1.9896209225072812	11.389561607106204	1729307
1730100	EDA	a systemc-based modular design and verification framework for c-model reuse in a hw/sw-codesign design flow	2004	-2.654362271404536	11.496569356917744	1730127
1731351	EDA	an lsi implementation of an intelligent crc computer and programmable character comparator	1980	-3.246557567755324	11.607288486488654	1731378
1731473	EDA	design space exploration for image processing architectures on fpga targets.	2014	-1.92106882600631	12.236290467368612	1731500
1731768	HPC	an engineering environment for hardware/software co-simulation	1992	-2.421976834237596	11.81402224898541	1731795
1732152	EDA	verification of a microcontroller ip core for system-on-a-chip designs using low-cost prototyping environments	2004	-2.913592370656607	12.178707160624931	1732179
1732662	EDA	conceptual abstraction levels (cals) for managing design complexity of market-oriented mpsocs	2015	-1.5413093530523412	12.754369155405744	1732689
1732830	EDA	power consumption characterisation of the texas instruments tms320vc5510 dsp	2005	-2.3634627642164743	13.161553575653171	1732857
1732893	EDA	dft logic verification through property based formal methods — soc to ip	2010	-3.217035285701048	11.427777356218616	1732920
1733576	Arch	interfacing hardware and software using c++ class libraries	2000	-2.3234670047068344	11.506382317196882	1733603
1733686	EDA	a family of high speed, floating point arithmetic chips	1981	-2.8905685175658613	12.511077250776765	1733713
1733768	Arch	the chipcflow: a tool to generate hardware accelerators using a static dataflow machine designed for a fpga	2014	-1.4705807018905814	12.67876207313936	1733795
1733983	EDA	formal analysis of the ace specification for cache coherent systems-on-chip	2013	-2.26085730994998	12.010645775459075	1734010
1734516	Embedded	enabling partially reconfigurable ip cores parameterisation and integration using marte and ip-xact	2012	-2.21328515819422	11.774702320016706	1734543
1734977	Visualization	adaptive memory-based single distribution resampling for particle filter	2017	-2.0110466740529307	12.68012273612926	1735004
1735757	EDA	an improved data parallel algorithm for boolean function manipulation using bdds	1995	-1.4622410908628798	11.452633581388302	1735784
1735762	EDA	accurate software performance estimation using domain classification and neural networks	2004	-1.9171843477938741	13.07061236129142	1735789
1736166	EDA	design productivity of a high level synthesis compiler versus hdl	2016	-1.5350860067650278	12.29636069006241	1736193
1736673	Embedded	a framework for implementing reusable digital signal processing modules	2004	-2.4548720758194595	11.711955126013185	1736700
1737492	Crypto	bits: a smartcard protected operating system	1994	-3.0489978205085784	12.081535487072305	1737519
1737794	Embedded	software-defined radio based on cortex-a9	2012	-2.1034975463427448	12.237387584516473	1737821
1737853	Robotics	exploiting analog and digital reconfiguration for smart sensor interfacing	2007	-2.9738890511181584	12.612146536086025	1737880
1737915	EDA	investigating simulation of hardware at various levels of abstraction and timing back-annotation of dataflow descriptions	1991	-2.980376530131964	11.547110457470842	1737942
1738189	EDA	a flexible vlsi core for an adaptable architecture	1989	-2.180795726510398	12.59728042246819	1738216
1738254	EDA	efficient synthesis of array intensive computations onto fpga based accelerators	2001	-2.4563057142998583	12.742609900445599	1738281
1738473	EDA	multi-objective module partitioning design for dynamic and partial reconfigurable system-on-chip using genetic algorithm	2014	-1.9304995662444615	13.105837590203011	1738500
1739770	AI	symbolic system synthesis using answer set programming	2013	-2.8370622363429128	11.395014499294527	1739797
1739820	EDA	an efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems	2018	-3.3149054520271437	12.150731892403435	1739847
1740003	EDA	the gluion, advantages of an fpga-based sensor interface	2006	-2.776598415556625	12.08708011015157	1740030
1740170	SE	beyond uvm for practical soc verification	2011	-2.7419709246171577	11.452542624986071	1740197
1740310	Security	tool-supported dataflow analysis of a security-critical embedded device	2012	-3.0105573898738807	11.985660001241655	1740337
1741292	EDA	profiling of gnss receiver navigation software on embedded processor	2012	-2.8591409375094754	12.089301082817313	1741319
1741948	EDA	an audio virtual dsp for multimedia frameworks	2001	-1.644469206000021	12.10156254221466	1741975
1742461	EDA	combitgen: a new approach for creating partial bitstreams in virtex-ii pro.	2006	-2.7196498642668234	13.052350657414028	1742488
1743159	EDA	field modifiable architecture with fpgas and its design methodology	2002	-2.9721151482468526	12.515596038518288	1743186
1743796	Theory	sampled fitness functions in complex problems (part 1): influence of short term memory size	2002	-1.649851285039837	11.739445237625851	1743823
1743852	EDA	soc connectivity specification extraction using incomplete rtl design: an approach for formal connectivity verification	2016	-2.8906932390637485	11.549758350200374	1743879
1743856	EDA	a scalable approach for hardware semiformal verification	2018	-2.497156065724569	12.074436531056076	1743883
1744181	EDA	synthesizing hardware from sketches	2009	-3.0554613594821425	11.412464338859243	1744208
1744267	EDA	implementing high-performance, low-power embedded processors: challenges and solutions: designer track	2012	-3.1199802132545686	12.885810995594914	1744294
1744290	EDA	speeding up hardware prototyping by incremental simulation/emulation	2000	-2.784699703314291	11.998089763314582	1744317
1745564	EDA	a configurable monitoring infrastructure for noc-based architectures	2014	-1.969607968145288	12.992292543728487	1745591
1745596	Embedded	modeling reconfiguration in a fpga with a hardwired network on chip	2009	-2.2899652185682795	13.084772890467914	1745623
1746470	EDA	evaluating the model accuracy in automated design space exploration	2008	-1.8104975672228725	12.768209731910654	1746497
1746492	EDA	design and dsp implementation of fixed-point systems	2002	-2.016012892703932	11.599482497352907	1746519
1746868	EDA	a globally asynchronous locally synchronous configurable array architecture for algorithm embeddings	1996	-2.539022606023515	12.432565193204026	1746895
1746958	EDA	layout-driven rtl binding techniques for high-level synthesis using accurate estimators	1996	-2.8147683733651654	12.886369472685418	1746985
1747021	EDA	domain-specific language for hw/sw co-design for fpgas	2009	-2.0622530308896305	12.129855146685914	1747048
1747727	EDA	long-term on-chip verification of systems with logical events scattered in time	2012	-2.718408206966397	11.81340351335693	1747754
1749103	Vision	reducing the time to market through rapid prototyping - guest editors' introduction.	1995	-3.185599635296254	11.915064403622079	1749130
1749337	EDA	hardware accelerated fpga placement	2009	-1.8462161065738016	12.26810462327849	1749364
1749503	EDA	the future of system design languages (panel session)	2000	-3.2578550675166444	11.821445655637284	1749530
1749837	SE	a prototyping environment for control-oriented hw/sw systems using state-charts, activity-charts and fpga's	1994	-2.0745824880537023	11.784098131719002	1749864
1749948	EDA	a pragma based approach for mapping matlab applications on a coarse grained reconfigurable architecture	2012	-1.687941107398154	11.978636039747727	1749975
1749953	ML	06141 executive summary -- dynamically reconfigurable architectures	2006	-2.360845178893308	13.09702444694042	1749980
1750444	EDA	efficient scheduling and instruction selection for programmable digital signal processors	1994	-1.807094807537728	11.738595691646848	1750471
1750731	EDA	the system design of a windows ce arm based micro-controller	1998	-2.6272930473792737	12.038958241463359	1750758
1750875	Arch	exploring processor parallelism: estimation methods and optimization strategies	2013	-1.6126456559918103	12.495000332538307	1750902
1750952	Arch	dedicated module access in dynamically reconfigurable systems	2006	-2.100635967580761	13.03474339982707	1750979
1751012	Logic	presentation of a software tool for synchronous/ asynchronies serial multiplexer system suitable for ibm pcs communications over lan/wan	2003	-2.173520958522541	11.332505560849222	1751039
1752476	EDA	digital receiver design using vhdl generation from data flow graphs	1995	-2.702860860890824	11.89469316108884	1752503
1752821	EDA	synthesis-driven exploration of pipelined embedded processors	2004	-2.1112538747402434	12.363195685429494	1752848
1753062	EDA	design and implementation of co-design toolset for tcore processor	2008	-1.8228249161643808	12.150550215922305	1753089
1753090	Embedded	designing wireless protocols: methodology and applications	2000	-2.460230497076465	13.125273763181806	1753117
1753290	Arch	a software development tool chain for a reconfigurable processor	2001	-1.89426692037876	12.226421062999306	1753317
1753419	EDA	high-level synthesis techniques for in-circuit assertion-based verification	2010	-3.1094395346496646	11.971125535295611	1753446
1753425	Visualization	embedded-system design plays catch-up	1998	-3.325628023299177	12.878488881315661	1753452
1754803	EDA	express-1: a dynamically reconfigurable platform using embedded processor fpga	2004	-1.5118137360444504	12.80940531604993	1754830
1754882	EDA	tr-fsm: transition-based reconfigurable finite state machine	2011	-3.16583263899165	12.297124681204956	1754909
1755640	Arch	applications of a microprogrammed microprocessor	1974	-2.8979014072840386	12.343127594977698	1755667
1755669	Arch	arm996hs: the first licensable, clockless 32-bit processor core	2007	-3.1053905448192056	12.586946761555856	1755696
1755696	EDA	parallel dsp system integration	1993	-1.741396967283806	11.79658855820864	1755723
1756304	EDA	reconfigurable hardware sat solvers: a survey of systems	2004	-1.8319858198955916	11.8989305294746	1756331
1756351	EDA	flexibility/cost-tradeoffs of platform-based systems	2002	-2.35867531445494	11.91461764297193	1756378
1756460	EDA	configurable multiprocessor platform with rtos for distributed execution of uml 2.0 designed applications	2006	-1.8248997827683608	12.86196025695925	1756487
1758064	Robotics	architecture exploration of a large scale system	2004	-2.008255321510481	12.186342487260715	1758091
1758515	SE	a digital implementation of eddystone standard using ibm 180nm cell library	2017	-3.019892239878605	12.579384105443534	1758542
1758840	EDA	a dynamic overlay supporting just-in-time assembly to construct customized hardware accelerators	2016	-1.5723674902590608	12.621338152094664	1758867
1759702	Robotics	dimmnet-2: a reconfigurable board connected into a memory slot	2006	-1.857910804523172	13.152627240721044	1759729
1759932	Arch	a design space exploration methodology for application specific mpsoc design	2011	-1.8349576373376788	13.051573796728904	1759959
1759950	EDA	design flow for embedded fpgas based on a flexible architecture template	2008	-2.260744556882194	12.862348121472658	1759977
1760317	Arch	ibm zec12: the third-generation high-frequency mainframe microprocessor	2013	-2.4400998300019405	12.328705864834268	1760344
1760608	EDA	100-hour design cycle: a test case	1994	-3.15725253411255	11.558467468242409	1760635
1760686	EDA	towards formal probabilistic power-performance design space exploration	2006	-2.813111565302972	12.905601660882745	1760713
1760826	Mobile	a model-based approach to cognitive radio design	2011	-2.4409449623708532	13.011268837663405	1760853
1761053	Embedded	hardware-software codesign of embedded systems	1994	-2.2146206399542496	11.449360251142291	1761080
1761422	Arch	a new printing principle	1967	-2.563524767604816	11.90834938067136	1761449
1761886	EDA	uml for esl design: basic principles, tools, and applications	2006	-2.5133019910785577	11.75079243589272	1761913
1761931	EDA	retargetable profiling for rapid, early system-level design space exploration	2004	-2.0253950318103224	12.62710345646153	1761958
1762084	EDA	an ieee 1500 compatible wrapper architecture for testing cores at transaction level	2008	-3.2997913841768374	12.150782141931643	1762111
1762200	EDA	a case study in co-design of communication controllers	1996	-2.7085909118015423	11.350136359082345	1762227
1762233	Arch	nvax and nvax + single-chip cmos vax microprocessors	1992	-2.063274628431946	12.533461497943811	1762260
1762305	Arch	is hardware innovation over?	2010	-3.3546780033643264	12.878518282307914	1762332
1762627	EDA	optimal scheduling and allocation of embedded vlsi chips	1992	-2.4110741978147416	12.990536735410554	1762654
1763600	ML	building and analyzing processing graphs on fpgas with strong time and hardware constraints	2018	-2.2200452288308865	11.725742623078785	1763627
1765818	EDA	power-performance modeling and tradeoff analysis for a high end microprocessor	2000	-1.6149616240480684	12.392963979433182	1765845
1765979	Embedded	system customization with configurable modules for embedded application software	2005	-2.14754614573116	12.303229237072749	1766006
1766442	EDA	model-based architecture optimization for self-adaptive networked signal processing systems	2014	-2.182039004302906	11.797893135308463	1766469
1766481	EDA	a fast hardware/software co-verification method for systern-on-a-chip by using a c/c++ simulator and fpga emulator with shared register communication	2004	-2.416734588935146	12.019251037979169	1766508
1766981	EDA	an object oriented design method for reconfigurable computing systems	2000	-2.164627846158135	11.858094947884615	1767008
1767770	Embedded	csere (cognitive system enabling radio evolution): a modular and user-friendly cognitive engine	2012	-3.0111961523404247	11.459160372394807	1767797
1767817	EDA	study on column wise design compaction for reconfigurable systems	2004	-2.4579816972738397	12.34706285756532	1767844
1768335	EDA	reconfigurable bus monitor tool suite for on-chip soc for performance and protocol monitoring	2014	-3.1135680242301644	12.026624345878828	1768362
1768807	EDA	fast exploration of bus-based on-chip communication architectures	2004	-2.1521302334970933	13.170047747923313	1768834
1769301	EDA	real-time embedded image processing applications using the a3  methodology	1996	-1.8255491409281739	11.798632426199264	1769328
1770172	Arch	the specialization of general purpose processor architecture elements for programmable digital signal processors	1999	-1.9175940150884287	12.044691854939856	1770199
1770295	EDA	design of multicore hevc decoders using actor-based dataflow models and openmp	2016	-1.6238989597825677	12.776388651497292	1770322
1771269	Arch	exploration and implementation of a highly efficient processor element for multimedia and signal processing domains	2010	-2.669857810172039	12.872747145091472	1771296
1771400	Embedded	rapid simulation and software prototyping for the architectural design of embedded multiprocessor systems	1991	-3.080059942867262	12.175288767407073	1771427
1771519	Arch	architectures and compilers for multimedia	2004	-1.9142488148902792	12.337570914913563	1771546
1771640	Embedded	a co-design methodology based on model driven architecture for real time embedded systems	2011	-2.4217071110685966	11.809179404511076	1771667
1772163	EDA	proteus-lite project: dedicated to developing a telecommunication-oriented fpga and its applications	2000	-2.9374928787100583	12.084330656788554	1772190
1772370	EDA	a design workflow for the identification of area constraints in dynamic reconfigurable systems	2008	-2.212242831771229	12.803460156897328	1772397
1772910	Embedded	integrated architecture exploration workflow: a noc-based case study	2012	-1.9331449320585423	13.018016801636774	1772937
1773062	EDA	aplace: a general analytic placement framework	2005	-3.0802302401056214	12.340040325651367	1773089
1773326	Arch	designing a scalable processor array for recurrent computations	1997	-3.0396047394346164	13.19604310248169	1773353
1773868	Robotics	fpga-based architecture for managing ultrasonic beacons in a local positioning system	2017	-2.5359739260366587	11.421873874827332	1773895
1773907	Arch	a web-cad methodology for ip-core analysis and simulation	2000	-2.242390576708303	11.835421069845758	1773934
1774479	SE	slam: slice and merge - effective test generation for large systems	2013	-3.2067715891630804	11.6971572588856	1774506
1774563	EDA	cycle-approximate retargetable performance estimation at the transaction level	2008	-1.785315328782709	12.322855489416689	1774590
1774865	Robotics	a cost-effective opengl sc solution for the consumer electronics market: an emulation library approach	2012	-1.7800403987117104	11.584590369766126	1774892
1774866	Embedded	a uml-based methodology for the system design of a wireless lan prototype	2004	-2.3592093999828934	13.189169924783974	1774893
1775430	EDA	software-defined radio design based on gals architecture for fpgas	2016	-3.3604119487978203	12.470117108869989	1775457
1775929	EDA	using a genetic algorithm approach to reduce register file pressure during instruction scheduling	2017	-1.4809639272603716	12.343515756911314	1775956
1776182	EDA	an fpga based verification platform for hypertransport 3.x	2009	-2.4535323541134018	13.084139663202373	1776209
1776244	EDA	low power design methodology for signal processing systems using lightweight dataflow techniques	2016	-1.7283370799475426	12.37306117705726	1776271
1776612	EDA	hardware-software-codesign of application specific microcontrollers with the asm environment	1994	-2.151195832394773	11.887179497132704	1776639
1777182	Embedded	architecture synthesis and partitioning of real-time systems: a comparison of three heuristic search strategies	1997	-2.5442882945894323	11.748027578892383	1777209
1777989	EDA	reproducible evaluation of system efficiency with a model of architecture: from theory to practice	2018	-1.5783642363598422	12.810880939610168	1778016
1778023	EDA	coverage closure in soc verification: are we chasing a mirage?	2011	-2.887214738528427	11.952278697931597	1778050
1778188	Networks	a macroscopic behavior model for self-timed pipeline systems	2003	-3.0581567752109184	11.556406544700884	1778215
1778480	EDA	resource-efficient acceleration of 2-dimensional fast fourier transform computations on fpgas	2009	-1.5683612666369051	12.82650134749439	1778507
1779266	Vision	illiac ii-a short description and annotated bibliography	1965	-1.9365080449598118	11.75590563948816	1779293
1779584	EDA	automating reconfiguration chain generation for srl-based run-time reconfiguration	2012	-2.9441210393488584	12.588925800378686	1779611
1779686	EDA	a generalized technique for register counting and its application to cost-optimal dsp architecture synthesis	1997	-2.6019910468571967	12.559282567092605	1779713
1779734	EDA	implementing sigma delta modulator prototype designs on an fpga	1996	-3.344469859719912	11.444686934861211	1779761
1779793	EDA	memory subsystem simulation in software tlm/t models	2009	-2.2766006314547425	12.775195208626045	1779820
1780189	Arch	on implementation of mpeg-2 like real-time parallel media applications on mdsp soc cradle architecture	2004	-1.7835636687806309	12.807393012277664	1780216
1780463	Arch	the inevitability of reconfigurable systems	2003	-1.8454486232405032	12.153333273270386	1780490
1780501	EDA	radio frequency identification prototyping	2008	-2.8859727826120465	11.802662827206127	1780528
1780528	HPC	hardware implementation of the fapec lossless data compressor for space	2010	-1.5685061403681764	12.265850924367525	1780555
1781245	Crypto	on the portability of side-channel attacks - an analysis of the xilinx virtex 4 and virtex 5 bitstream encryption mechanism	2011	-2.1336315440134723	11.810014999130864	1781272
1782081	EDA	an analogue video interface for general-purpose dsp	2001	-2.189567636762453	12.33450302983743	1782108
1782261	EDA	real time prototyping method and a case study	1998	-3.152993857911328	12.654644977223079	1782288
1782839	EDA	ibist/sup tm/ (interconnect built-in self-test) architecture and methodology for pci express: intel's next-generation test and validation methodology for performance io	2003	-2.7684239320578743	12.549143991747384	1782866
1782886	Arch	new aes software speed records	2008	-1.9538061137740823	12.045021852966116	1782913
1783418	EDA	a 128-way fpga platform for the acceleration of klms algorithm	2015	-2.1780171588826307	11.871385151733884	1783445
1784119	EDA	vlsi design for massively parallel signal processors	1983	-1.5319358613212568	11.413170170354665	1784146
1784280	EDA	exhaustive enumeration of legal custom instructions for extensible processors	2008	-1.81506208976764	12.29391654034804	1784307
1784494	HPC	implementation of a 32-bit risc processor for the data-intensive architecture processing-in-memory chip	2002	-1.5877515905963826	12.965774915260205	1784521
1785068	EDA	system architecture for software peripherals	2007	-1.865922965388093	12.81038504894744	1785095
1785469	EDA	an accurate system architecture refinement methodology with mixed abstraction-level virtual platform	2010	-2.0136706095593	12.857264999069375	1785496
1785690	EDA	reducing soc simulation and development time	2002	-2.954999805963217	12.937294273718846	1785717
1786546	Arch	designing area and performance constrained simd/vliw image processing architectures	2005	-1.4461731860233848	12.36623929420464	1786573
1786591	EDA	framework for simulation of the verilog/spice mixed model: interoperation of verilog and spice simulators using hla/rti for model reusability	2014	-2.8253227595741923	11.430062718977158	1786618
1787566	EDA	interface optimization: an algorithm for the detection of data path redundancy and reconfigurability towards obtaining minimal bus interfaces	1989	-3.235082182687766	12.149385334571585	1787593
1787793	Arch	hardware/software co-reconfigurable instruction decoder for adaptive multi-core dsp architectures	2011	-1.687194632089245	12.478212255677787	1787820
1788070	EDA	cad challenges for leading-edge multimedia designs	2006	-3.2218332447196976	12.731910312405144	1788097
1788156	EDA	synthesis of array architectures for block matching motion estimation: design exploration using the tool dg2vhdl	1999	-2.225685283142492	11.65314629110978	1788183
1788932	EDA	program implementation schemes for hardware-software systems	1994	-2.482213659239708	11.591017810370095	1788959
1789196	EDA	pr-hmpsoc: a versatile partially reconfigurable heterogeneous multiprocessor system-on-chip for dynamic fpga-based embedded systems	2014	-1.7960051193999182	13.133192020570615	1789223
1789498	EDA	effective built-in self test for booth multipliers	1998	-3.062024527998853	12.29517980271472	1789525
1789889	EDA	self-reconfiguration of communication interfaces	2004	-2.225338932557112	12.753147048904884	1789916
1790316	EDA	a layered methodology for the simulation of extra-functional properties in smart systems	2017	-2.8371572795734883	12.80465568041648	1790343
1790344	EDA	an automated technique to generate relocatable partial bitstreams for xilinx fpgas	2015	-2.3421078543718843	12.799748573050758	1790371
1790534	EDA	dynamic memory management methodology applied to embedded telecom network systems	2002	-2.1753377262338187	12.264747029514869	1790561
1790991	Arch	plasma: an fpga for million gate systems	1996	-2.306581966819695	12.201204339851165	1791018
1791896	EDA	floorplanning for partial reconfiguration in fpgas	2009	-2.745937344243646	13.032576728760905	1791923
1791939	EDA	a survey of da techniques for pld and fpga based systems	1994	-3.047542733776892	11.725218205372435	1791966
1791956	EDA	correct-by-construction generation of device drivers based on rtl testbenches	2009	-2.7291008443400595	11.404861410569787	1791983
1792242	Robotics	notice of violation of ieee publication principlesusing matlab and simulink in systemc verification environment by jpeg algorithm	2009	-2.271505256965111	11.903548352646176	1792269
1793249	EDA	global hardware synthesis guided by realistic probability computation	1993	-2.1226853449653658	11.673371231808147	1793276
1794592	EDA	formulating customized specifications for resource allocation problem of distributed embedded systems	2016	-1.824502736591281	12.176512247701089	1794619
1794806	SE	lotos code generation for model checking of stbus based soc: the stbus interconnection	2003	-2.1085742205813847	11.455164171893875	1794833
1794839	EDA	design space exploration for massively parallel processor arrays	2001	-1.516355922627585	12.720720819011824	1794866
1794921	EDA	hierarchical compiled event-driven logic simulation	1989	-1.5718912130740348	12.264278485481524	1794948
1796355	Arch	wafer-scale optimization using computational availability	1992	-2.3765462508854687	12.349691817624285	1796382
1797435	EDA	understanding the architectural characteristics of eda algorithms	2016	-1.9014743250765629	12.994987298925114	1797462
1798306	Arch	high-level simulation for spiking neuromorphic computing systems	2018	-3.168511473676201	12.814197323112955	1798333
1798403	HPC	a new simulator workbench for comparing simd processing element architectures	1992	-1.5745963928374027	13.022493337363295	1798430
1798720	EDA	fpga implementation of a reconfigurable spiht coprocessor	2003	-2.5042213576424213	13.176920432485636	1798747
1798771	EDA	a framework for integrated monitoring of real-time embedded soc	2015	-1.9101158649433323	12.234761337671733	1798798
1798839	EDA	sensor platform design for automotive applications	2003	-2.6226523021173183	11.934853541231275	1798866
1798905	EDA	guest editorial capa'08 configurable computing: configuring algorithms, processes, and architecture issue ii: configuring hardware architecture	2009	-1.9749026816541635	12.803034608131476	1798932
1799204	EDA	reconoc: a reconfigurable network-on-chip	2011	-2.320719469417444	13.097986897399421	1799231
1799245	EDA	using reconfigurable computing techniques to accelerate problems in the cad domain: a case study with boolean satisfiability	1998	-2.776512632516244	11.956526889464905	1799272
1799535	EDA	soc design for wireless communications	2010	-2.7291051454440582	12.406213977068944	1799562
1799575	EDA	automatic hdl-based generation of homogeneous hard macros for fpgas	2011	-2.687969736039396	12.551297324354314	1799602
1800213	EDA	fcuda-hb: hierarchical and scalable bus architecture generation on fpgas with the fcuda flow	2016	-1.582439141756885	13.200010569770448	1800240
1800250	EDA	a high-performance embedded dsp core with novel simd features	2003	-1.8208929201762012	12.668515952355914	1800277
1800517	EDA	hd-bist: a hierarchical framework for bist scheduling and diagnosis in socs	1999	-3.292100091237048	11.653958519247814	1800544
1802038	Arch	a left-edge algorithm approach for scheduling and allocation of hardware contexts in dynamically reconfigurable architectures	2004	-1.6451747196158812	13.143751785338955	1802065
1802232	Arch	the modeling and design of multiple function-unit processors	1976	-2.2301390033369626	12.739802017684605	1802259
1802434	EDA	a force-directed scheduling based architecture generation algorithm and design tool for fpgas	2010	-2.335642665543751	12.835505909651976	1802461
1803231	EDA	opentimer: a high-performance timing analysis tool	2015	-1.6110786674263953	12.416221599883	1803258
1803985	EDA	what will system level design be when it grows up?	2005	-2.486634257843029	12.241746998529587	1804012
1804539	EDA	a dual digital signal processor vme board for instrumentation and control applications	2001	-2.7173645933886594	11.628078058420186	1804566
1805350	EDA	a testing methodology for new-generation specialty memory devices	1989	-2.6315305091219456	12.148862468813428	1805377
1805475	EDA	cache resident functional microprocessor testing: avoiding high speed io issues	2006	-3.023631614500128	11.842988899700792	1805502
1805906	HCI	circuitstack: supporting rapid prototyping and evolution of electronic circuits	2016	-3.2363608186979738	11.552587698332735	1805933
1806085	Arch	'ste' eurocard bus, p1000	1983	-2.284738452762641	11.99749576038918	1806112
1807107	HPC	a vlsi i/o chip for multiple signal processor architectures	1982	-2.193983477547762	12.598776803259971	1807134
1807227	EDA	low power pipelining of linear systems: a common operand centric approach	2001	-2.1957820095654847	13.179890023426115	1807254
1807374	Arch	the gmicro/300 32-bit microprocessor	1990	-2.0438817222345587	12.627365590336705	1807401
1808444	Arch	me3d: a model-driven methodology expediting embedded device driver development	2011	-2.2236433446399158	12.027158824900965	1808471
1808809	EDA	integrated scheduling and binding : a synthesis approach for design space exploration	1989	-2.364019743253162	12.525239448627653	1808836
1808887	EDA	quality-driven design by bitwidth optimization for video applications	2003	-2.1204972749364943	12.721814388272994	1808914
1809209	EDA	predicting energy and performance overhead of real-time operating systems	2010	-1.7404076386091714	12.639820772590227	1809236
1809399	Arch	a microcoded risc	1986	-1.5942448224132841	12.303307803791142	1809426
1809535	EDA	microarchitecture development via metropolis successive platform refinement	2004	-2.784402479182626	12.046983427709028	1809562
1809747	Embedded	from the prototype to the final embedded system using the ocarina aadl tool suite	2008	-2.1911768535817773	11.788037092947896	1809774
1810154	EDA	execution time optimization using delayed multidimensional retiming	2012	-1.7845187062928072	11.41370340461843	1810181
1810220	Embedded	the effect of hardware platform selection on safety-critical software in embedded systems: empirical evaluations	2007	-2.3746102114281897	12.169763466488039	1810247
1810849	EDA	integrating logic analyzer functionality into vhdl designs	2008	-2.5596905820604525	11.35823323711501	1810876
1811267	Arch	fft/ifft implementation using vivado™ hls	2016	-2.1750362007942488	12.573388820205436	1811294
1811964	EDA	design of 1553 protocol controller for reliable data transfer in aircrafts	2012	-2.747665597299061	11.975147277920554	1811991
1812511	EDA	experience in designing a large-scale multiprocessor using field-programmable devices and advanced cad tools	1996	-3.3292766948071564	12.17269622849602	1812538
1813762	EDA	using traditional loop unrolling to fit application on a new hybrid reconfigurable architecture	2008	-2.0450895922887806	12.340857729920998	1813789
1813902	Arch	a large scale cellular array processor: aap-1	1985	-2.990868940872752	13.077166520872636	1813929
1815719	EDA	a run-time system for partially reconfigurable fpgas: the case of stmicroelectronics spear board.	2015	-1.5414138555253138	12.547119741421747	1815746
1816048	Arch	efficient multiprocessor architecture for digital signal processing	1982	-1.6972794030172544	11.908926445988682	1816075
1816541	Robotics	a new intelligent programmable logic controller based on switched networks	2013	-2.465849208414747	11.40145576007887	1816568
1816863	EDA	legacy systemc co-simulation of multi-processor systems-on-chip	2002	-1.6676065902195685	12.376468148780225	1816890
1817419	EDA	design-for-adaptivity of microarchitectures	2013	-3.1449193261747377	13.129037061329827	1817446
1817682	EDA	an architecture-independent approach to fpga routing based on multi-weighted graphs	1994	-2.0369438416241743	13.15972794588449	1817709
1817751	HPC	application-driven dimensioning of a coarse-grain reconfigurable array	2011	-2.0986320293560627	12.9197041034777	1817778
1817968	EDA	a physical design methodology for 1.3ghz sparc64 microprocessor	2003	-2.812715820118936	11.511880777137652	1817995
1817981	Arch	configurable microcontroller array	2002	-2.456317516221243	11.567042549668505	1818008
1818064	EDA	rapid prototyping of real-time information processing units for mechatronic systems	1998	-2.723893249530415	11.954140597948985	1818091
1818406	Embedded	asynchronous wrappers configuration within gals systems specified by petri nets	2012	-2.189483678705827	11.979222985470715	1818433
1818951	Arch	a prototyping environment for hardware/software codesign in the cobra project	1994	-1.9871708051948256	12.029562634744186	1818978
1819569	EDA	performance analysis and design of a logic simulation machine	1987	-2.2914877999891696	11.904881166201305	1819596
1819745	Theory	scheduling using mixed arithmetic: an ilp formulation	1997	-2.483553653979173	11.330549731852688	1819772
1820313	Robotics	adpcm codec: from system level description to versatile hdl model	1997	-2.4183560697875803	12.338451894332492	1820340
1820515	EDA	the gannet service manager: a distributed dataflow controller for heterogeneous multi-core socs	2008	-1.4761011228381506	13.03244096165956	1820542
1820779	EDA	i models and tools for the dynamic reconfiguration of fpgas	2005	-2.5099388689167617	11.995363375004935	1820806
1820945	EDA	a methodology for design of scalable architectures in software radio networks: a unified device and network perspective	2013	-2.2355190697477783	13.155266777079019	1820972
1821100	HPC	dibsim: a parallel functional logic simulator allowing dynamic load balancing	2001	-1.4864933947639605	13.068135659755454	1821127
1821123	EDA	high-level synthesis: past, present, and future	2009	-2.8619868368195687	12.148201972581008	1821150
1821276	DB	automated composition and execution of hardware-accelerated operator graphs	2015	-1.4668519000652709	12.456710089763973	1821303
1821478	EDA	a software/hardware co-debug platform for multi-core systems	2011	-2.287999023706642	12.303737393897073	1821505
1821838	EDA	high level synthesis of integrated heterogeneous pipelined processing elements for dsp applications	2004	-1.7941575212411651	12.806596215508804	1821865
1822088	EDA	design and implementation of a suitable core for on-chip long-term verification	2010	-2.7052351197647435	11.848280517632935	1822115
1822263	EDA	implementation of a umts turbo decoder on a dynamically reconfigurable platform	2004	-2.170214337405521	12.621261279274698	1822290
1822322	EDA	ip delivery for fpgas using applets and jhdl	2002	-3.1053596623897817	11.707954894276561	1822349
1822795	EDA	spp1148 booth: hyperreconfigurable architectures	2008	-1.9021440562127705	12.999278729209664	1822822
1822811	EDA	cpipq: a common platform for silicon ip qualification	2011	-3.151991143475571	12.315407782713239	1822838
1823049	Embedded	simulation and emulation of mimo wireless baseband transceivers	2010	-2.8222452413870025	12.745261410418275	1823076
1823218	EDA	can we really do without the support of formal methods in the verification of large designs?	2005	-3.143949138541826	11.4955440682145	1823245
1823584	EDA	escaping the academic sandbox: realizing vpr circuits on xilinx devices	2013	-3.0860295421427635	12.394735681830952	1823611
1823816	Arch	trade-offs in the configuration of a network on chip for multiple use-cases	2007	-1.5573179161456805	13.169167657094777	1823843
1824089	HPC	quad asynchronous communication element (ace) with fifo	1992	-3.037207930915704	12.506514258341337	1824116
1824094	EDA	a comprehensive integration infrastructure for embedded system design	2012	-2.2592387771837674	11.33932059181426	1824121
1824203	Arch	optimal selection of functional components for microprogrammable central processing units	1972	-1.5106595687925894	11.462375137901072	1824230
1824406	Arch	a model of implementable smt processor on fpga	2006	-1.9213744562582968	12.852907437379049	1824433
1824588	EDA	fpga based prototyping for verification and evaluation in hardware-software cosynthesis	1994	-1.979838496629867	12.390086820098553	1824615
1824593	EDA	communication software synthesis from uml-esl models	2012	-2.2185071856285967	11.899057292261881	1824620
1824872	Arch	coarse-grained reconfigurable array architectures	2013	-1.653590094343221	12.055169167985039	1824899
1824987	EDA	function unit specialization through code analysis	1999	-1.4802456018773358	12.247449459598698	1825014
1825041	EDA	c-based design of a flexible wrapper for tiled networks on chip	2006	-1.9042536500420002	11.339217413099913	1825068
1825498	EDA	reducing dynamic dispatch overhead (ddo) of sldl-synthesized embedded software	2015	-2.3814138607332227	12.19002009974713	1825525
1826155	EDA	two-dimensional retiming [vlsi design]	1999	-2.937157347244705	12.160503053874272	1826182
1826246	Robotics	increased fpga capacity enables scalable, flexible ccms: an example from image processing	1997	-1.4397235598683795	12.712688940303352	1826273
1826383	EDA	quad: design and analysis of quality-area optimal low-latency approximate adders	2017	-2.471779890510377	13.014177705443409	1826410
1826425	EDA	a vlsi design verification strategy	1982	-2.8277949408091634	11.771533481910485	1826452
1826538	Logic	customizable precision of floating-point arithmetic with bitslice vector types	2016	-2.0619364894419516	11.990413041908246	1826565
1826539	EDA	a framework for run-time reconfigurable systems	2002	-2.130858068829115	12.032156004391318	1826566
1827362	EDA	behavioral description model bdm for design space exploration: a case study of his algorithm for mc-cdma system	2007	-2.4348116968138727	11.937920727729733	1827389
1827583	EDA	an open source circuit library with benchmarking facilities	2010	-2.590001977344122	12.402696925958756	1827610
1827705	EDA	user selectable feature support for an embedded processor	1999	-2.6318541732289518	12.314280663992992	1827732
1828109	Arch	slim-ii: a linear array simd processor for real-time image processing	1997	-2.578733833477122	12.929049439820375	1828136
1828145	EDA	speedups in embedded systems with a high-performance coprocessor datapath	2007	-1.7183840803514994	13.068826476987038	1828172
1828476	Arch	deterministic parallel processing	2006	-2.0848767515896047	12.911467492461105	1828503
1828933	EDA	hardware/software co-design of a key point detector on fpga	2007	-1.862932310809072	12.378177246243427	1828960
1829905	EDA	rapid prototyping of noc architectures from a systemc specification	2008	-2.199175263939439	12.446987010560019	1829932
1830392	HPC	fast bit-true simulation	2001	-2.0255870460341248	11.437893348075646	1830419
1830473	EDA	image processing on an fpga based custom computing platform	1996	-2.0779451914853238	11.68457183336812	1830500
1831445	SE	managing performance vs. accuracy trade-offs with loop perforation	2011	-1.4560801118335474	12.955291013977359	1831472
1831452	EDA	precis: a usercentric word-length optimization tool	2005	-1.8909309890928387	11.670543161593425	1831479
1831524	Robotics	dynamic loading of peripherals on reconfigurable system-on-chip	2005	-2.3897878421906067	12.565203253945842	1831551
1832097	Vision	virtual instrument cluster for enhancing the configurability of an automotive simulator	2012	-2.5850020736726558	11.483773242656502	1832124
1832190	EDA	machine-description driven compilers for epic and vliw processors	1999	-1.6487101850228092	12.157304379603712	1832217
1832268	EDA	power reduction on embedded systems achieved by a synchronous finite state machine design technique	2012	-2.5535055261974304	13.18742648937191	1832295
1832562	HPC	a new flexible coupler for earth system modeling developed for ccsm4 and cesm1	2012	-2.3725264526869707	11.640057923348696	1832589
1832641	EDA	field programmable multi chip modules using programmable laser interconnects	1999	-3.114805094404048	13.149728246411865	1832668
1832681	Embedded	k-ways partitioning of polyhedral process networks: a multi-level approach	2015	-1.8859731135606757	12.298936655561905	1832708
1832891	EDA	automated method to generate bitstream intellectual property cores for virtex fpgas	2004	-2.7341523008503144	12.555702391840606	1832918
1833020	EDA	framed complexity analysis in systemc for multi-level design space exploration	2003	-2.3334760738036238	12.410826116490824	1833047
1833039	EDA	result-oriented modeling—a novel technique for fast and accurate tlm	2007	-3.2345673298459072	11.854085684670698	1833066
1833240	Arch	power efficient rapid hardware development using codel and automated clock gating	2006	-2.7706468030875118	13.155015451463814	1833267
1833647	EDA	architectural modifications to enhance the floating-point performance of fpgas	2008	-1.9517003358123517	13.180372565432522	1833674
1833726	EDA	using vhdl for board level simulation	1996	-3.2792359735751644	11.897639665333266	1833753
1834125	EDA	rapid prototyping of application-specific signal processors (rassp) in-progress report	1997	-3.1133280295577435	11.726321898043626	1834152
1834409	EDA	adapting an soc to ate concurrent test capabilities	2002	-2.6073882778696853	12.354988889617314	1834436
1834898	EDA	a noc-based multi-{soft}core with 16 cores	2010	-2.355409747132281	12.420813501905956	1834925
1836044	EDA	implementation of a coarse-grained reconfigurable media processor for avc decoder	2008	-2.0072705667086543	12.673023359016318	1836071
1836811	SE	icaru-fb: an iec 61499 compliant multiplatform software infrastructure	2016	-1.8643558441488182	12.426772114183436	1836838
1837834	Embedded	real-time signal processor software support	1982	-1.716893541108948	11.842970669112114	1837861
1838092	EDA	a hw/sw design methodology for embedded simd vector signal processors	2008	-1.5221554794754957	11.85671434643809	1838119
1838689	EDA	xdl-based module generators for rapid fpga design implementation	2011	-2.384435216833551	12.332186618653068	1838716
1839025	EDA	source-level debugging for fpga high-level synthesis	2014	-2.49162766769357	11.803957099888644	1839052
1839519	EDA	a model for hardware realization of kernel loops	2003	-1.4372444829261155	12.792456231584511	1839546
1839552	Embedded	performance-complexity analysis in hardware-software codesign for real-time systems	1995	-1.9184050654358555	12.174083446296187	1839579
1839555	EDA	controlling hardware synthesis with aspects	2012	-1.51256307242081	12.240252912524964	1839582
1840146	Arch	high level synthesis with a dataflow architectural template	2016	-1.4371698747059296	12.725833783839267	1840173
1841042	Arch	a power-efficient fpga-based self-adaptive software defined radio	2014	-1.5075500204685877	12.677108574096579	1841069
1841198	EDA	tackling the bottleneck of delay tables in 3d ultrasound imaging	2015	-2.9743301242435205	11.63115053134302	1841225
1842072	EDA	how rapid is rapid prototyping? analysis of espadon programme results	2003	-2.884518337730829	12.342555711382413	1842099
1842553	Arch	augmenting dr-asip flexibility through multi-mode custom instructions	2011	-1.8419464613777723	13.006627276071553	1842580
1842616	EDA	a refactoring method for cache-efficient swarm intelligence algorithms	2012	-1.7099684543832023	12.772294465057481	1842643
1845889	EDA	the hardware architecture and device for accurate time signal processing	2013	-2.7423865971172696	11.887738676009926	1845916
1846250	EDA	generic netlist representation for system and pe level design exploration	2006	-2.241234782585065	12.256009091722335	1846277
1846339	EDA	frequency-aware esl power estimation for arm cortex-a9 using a black box processor model	2016	-2.6817992810357887	12.9940962968825	1846366
1846356	EDA	synthesizable systemverilog assertions as a methodology for soc	2009	-2.6907495960043883	11.737494948951886	1846383
1847270	EDA	the egret platform for reconfigurable system on chip	2003	-2.54200026544531	12.318001651571944	1847297
1847388	EDA	formal specification of an asynchronous processor via action refinement	2004	-2.073470868544084	11.498032865338116	1847415
1848275	EDA	generating efficient custom fpga soft-cores for control-dominated applications	2005	-1.5453752225529098	12.66380633120754	1848302
1849189	EDA	on the use of desertfd to generate custom architectures for h.264 motion estimation	2008	-1.9638696327468863	12.865501945723095	1849216
1849243	EDA	fridge: a fixed-point design and simulation environment	1998	-2.252813724618191	12.256878437272967	1849270
1849941	EDA	custom-instruction synthesis for extensible-processor platforms	2004	-1.52051368079952	13.084053880076885	1849968
1850469	EDA	functional design verification by multi-level simulation	1984	-3.1148113876921513	11.503376579421435	1850496
1850616	EDA	enhancement of hardware-software partition for embedded multiprocessor fpga systems	2007	-1.7234803343205878	11.33319495959126	1850643
1851148	EDA	a modular fpga-based implementation of the unscented kalman filter	2014	-2.25088361075962	12.304521591299567	1851175
1851352	EDA	model based test generation for microprocessor architecture validation	2007	-2.691404954329026	11.341448753892847	1851379
1851355	Arch	parallel architecture hardware and general purpose operating system co-design	2018	-1.6068114391549908	12.36879061613043	1851382
1851449	EDA	dynamic specialization of xc6200 fpgas by partial evaluation	1998	-2.2080863306367995	12.012022209347911	1851476
1851469	PL	evaluating address register assignment and offset assignment algorithms	2011	-2.28188867448208	12.647700717949627	1851496
1852014	Arch	automatic task scheduling/loop unrolling using dedicated rtr controllers in coarse grain reconfigurable architectures	2005	-1.5357483894556674	13.093001198393393	1852041
1852185	Arch	the vax 6000 model 600 processor	1992	-3.0640744195718552	12.944232774467066	1852212
1852278	EDA	performance estimation of streaming media applications for reconfigurable platforms	2004	-1.7220411383016605	12.645179653523341	1852305
1852449	EDA	formal methods for coverage analysis of power management logic with mixed-signal components	2018	-3.1123681742032314	11.847566306300864	1852476
1852529	Arch	a flexible code generation framework for the design of application specific programmable processors	1999	-1.4812997412921265	12.006043151724956	1852556
1852539	EDA	automating the layout of reconfigurable subsystems via template reduction	2004	-2.8951492509250767	12.507079024676395	1852566
1853510	EDA	a functional test framework to observe mpsoc power management techniques in virtual platforms	2017	-2.3001866935307658	13.156401966902786	1853537
1853519	EDA	a scheduling method by stepwise expansion in high-level synthesis	1992	-2.746159705283896	11.9280783999099	1853546
1854463	EDA	legup: high-level synthesis for fpga-based processor/accelerator systems	2011	-1.84435868705722	12.229583332838422	1854490
1854720	Embedded	practical course of embedded systems based on xupv2p development boards	2013	-2.2697398276700977	11.621958741757824	1854747
1854805	Embedded	massively parallel signal processing challenges within a driver assistant prototype framework first case study results with a novel mimo-radar	2014	-2.223054023706261	12.145152725957663	1854832
1854997	EDA	turbo decoding on tailored opencl processor	2013	-2.0970862325343638	13.160178006058171	1855024
1855000	OS	a design for high-performance low-cost solid-state disks	2010	-2.6380458925222725	12.769366063691633	1855027
1855054	EDA	system lsi design with c-based behavioral synthesis and verification	2005	-2.9446744706644	11.844453141380153	1855081
1855179	EDA	real time simulation in floating point precision using fpga computing	2009	-1.764269412493605	12.307411255413495	1855206
1856368	EDA	spatio-temporally-shared reconfigurable fast fourier transform architecture design	2013	-2.2574884867266083	13.025079590228868	1856395
1856584	Arch	m5 based edge architecture modeling	2010	-1.4409681713372484	12.549010204867205	1856611
1856858	Embedded	the industrial process control simulator with programmable logic control	2016	-2.9173032342783163	11.465249602168768	1856885
1857776	EDA	object-oriented approach to rapid custom instruction design	2012	-2.2619240446148865	11.809196171785851	1857803
1858297	EDA	modeling of data adaptable reconfigurable embedded systems	2011	-1.5354650254847322	12.421167771060315	1858324
1859307	EDA	automatic compilation flow for a coarse-grained reconfigurable processor	2011	-1.4979789364980576	12.373689359404723	1859334
1859789	Vision	a preliminary approach to the design and evaluation of a reconfigurable architecture for computer vision	1988	-1.7027938734822856	11.955991263134305	1859816
1860069	Embedded	instrumentation-driven model detection for dataflow graphs	2012	-2.147817046052968	11.565666224865561	1860096
1861213	EDA	reusable internal hardware templates	1999	-1.9363495483141784	12.224641464017113	1861240
1861414	EDA	multiobjective optimization for reconfigurable implementation of medical image registration	2008	-2.1720210340501045	12.321830237679894	1861441
1861478	EDA	automatic high-level programs mapping onto programmable architectures	2015	-2.0784923721865254	11.895394599017074	1861505
1861632	EDA	temporal partitioning for image processing based on time-space complexity in reconfigurable architectures	2006	-1.7254551259226707	12.97752557902111	1861659
1862387	Arch	simulation and profiling of virtual instruction set architectures for hw/sw co design	2008	-1.5127555018849272	11.45002127405467	1862414
1862838	EDA	system level design for system on a chip	1998	-2.4075291048699627	11.928581376237917	1862865
1862979	EDA	accelerating verification with reusable testbench	2006	-2.765676951996225	12.026221814532285	1863006
1863027	HPC	custom implementation of the coarse-grained reconfigurable adres architecture for multimedia purposes	2005	-1.8174670630263472	12.798885923887465	1863054
1863571	EDA	concurrent design methodology and configuration management of the siemens ewsd - ccs7e processor system simulation	1995	-2.843792032919468	11.682880565054171	1863598
1864478	EDA	a formal approach to mpsoc performance verification	2003	-2.8213873243243586	12.644059476455595	1864505
1864981	Mobile	hardware/software co-design of an atm network interface card: a case study	1998	-2.1116618367354483	12.219216530216364	1865008
1865294	Robotics	the design of intelligent monitoring system based on davinci platform	2012	-1.958083102443238	11.657906693183882	1865321
1865452	EDA	tlm virtual platform for fast and accurate power estimation	2017	-2.1636844442414667	12.837503054408858	1865479
1866130	HPC	overview of the blue gene/l system architecture	2005	-2.5669514478171065	12.880245458161175	1866157
1867769	EDA	formal verification methods for industrial hardware design	2001	-3.3114291493759604	11.554511975918913	1867796
1868785	Embedded	a systemc refinement methodology for embedded software	2006	-2.057344036182037	11.76328113850477	1868812
1868935	Arch	intel 870: a building block for cost-effective, scalable servers	2002	-2.1451650125863915	12.95459512866558	1868962
1869064	EDA	early iss integration into network-on-chip designs	2004	-2.046768638316482	12.621385189506695	1869091
1869361	EDA	reducing test time with processor reuse in network-on-chip based systems	2004	-2.995946554130569	13.193271749903936	1869388
1869450	EDA	exploration of loop unroll factors in high level synthesis	2018	-3.0104684871220715	12.471981349613829	1869477
1869844	EDA	early-stage verification of power-management specification in low-power systems design	2016	-3.053534594534248	12.911933896918814	1869871
1869849	Arch	reducing system cost with software modems	1997	-1.7863267064428212	11.978902713618224	1869876
1870037	EDA	design and implementation of a peripheral bus based on a new kind of reconfigurable system	2011	-2.9294931002314457	12.553836571899	1870064
1870944	HCI	co-design tool construction using apices	1999	-2.0851912163631563	11.477852328125367	1870971
1871059	EDA	sociology of design and eda	2006	-3.1140950990178555	12.082890551850653	1871086
1871329	Embedded	a fault tolerant journalized stack processor architecture	2009	-2.9303665259047205	12.803104490735569	1871356
1871351	HPC	spitfire: scalable parallel algorithms for test set partitioned fault simulation	1997	-1.473893084441121	11.316862583633213	1871378
1871396	Arch	analysis and design of a context adaptable sad/mse architecture	2009	-2.0378991499896446	13.158861887378954	1871423
1871774	EDA	repabit: automated generation of relocatable partial bitstreams for xilinx zynq fpgas	2016	-2.2660596953562693	12.66546900513057	1871801
1872511	EDA	a high level fpga-based abstract machine for image processing	1999	-1.6740849265802151	11.586299951872206	1872538
1873433	HCI	trends in building a sparc compatible system: a case study in methods and tools	1991	-1.8032007539854908	12.504880128602307	1873460
1873440	EDA	design methodology and system for a configurable media embedded processor extensible to vliw architecture	2002	-1.818217978119615	12.26569721832815	1873467
1873555	SE	hardware compilation for software engineers: an atm example	2001	-2.703379610391652	12.246195904951804	1873582
1873600	EDA	system level modeling methodology of noc design from uml-marte to vhdl	2012	-2.5521949611712156	11.809681871276345	1873627
1873930	Embedded	an application-specific processor hard macro for real-time control	2004	-2.2018902182027205	12.910552792430362	1873957
1874369	Arch	a high performance microprocessor with dsp extensions optimized for the virtex-4 fpga	2008	-1.9549483470427835	13.005742322361096	1874396
1875180	HPC	simulation and verification of associative processor arrays	1992	-2.461798835981146	11.691091172542572	1875207
1875404	EDA	optimizations for a simulator construction system supporting reusable components	2003	-2.5199653714439454	11.784983570165107	1875431
1875695	DB	bil: a tool-chain for bitstream reverse-engineering	2012	-2.597457737782883	11.692676043414462	1875722
1875890	EDA	a low-cost pipelineed multi-lingual e-dictionary using a pipelined ctam	2007	-1.4592705195099656	13.029110614603558	1875917
1876075	EDA	a flexible framework for communication evaluation in soc design	2005	-1.9997634175135863	12.62665729003197	1876102
1876314	OS	multifunction system based on a state-of-the-art microcontroller	2006	-2.4555732055398485	11.421581358901427	1876341
1876798	EDA	multiple abstraction views of fpga to map parallel applications	2007	-1.8881457638817098	11.932648191570651	1876825
1877226	EDA	factory capacity and throughput planning: discrete-event simulation using systemc: interactive semic	2003	-2.9180142796966533	11.713680855670429	1877253
1877240	Arch	assertion-based power/performance analysis of network processor architectures	2004	-2.5500108442967906	12.955499184287946	1877267
1877464	EDA	exploring redundant arithmetics in computer-aided design of arithmetic datapaths	2013	-3.2149159384689208	12.294439973458712	1877491
1877784	EDA	a probabilistic power prediction tool for the xilinx 4000-series fpga	2000	-2.9511513614931513	12.83880404172781	1877811
1877959	EDA	domain-specific high-level modeling and synthesis for atm switch design using vhdl	1996	-2.6166030091538457	11.683161246044474	1877986
1877981	EDA	architecture exploration of standard-cell and fpga-overlay cgras using the open-source cgra-me framework	2018	-1.9514287279596736	12.280511625359487	1878008
1878287	EDA	efficient communication between the embedded processor and the reconfigurable logic on an fpga	2008	-2.8321988981848367	12.617700343461348	1878314
1878426	EDA	clocking design automation in intel's core i7 and future designs	2011	-2.702988159361532	12.528185191044425	1878453
1878920	EDA	rotation scheduling on synchronous data flow graphs	2009	-1.6233175641809665	11.467465791636204	1878947
1878999	Arch	a reconfigurable wsi massively data-parallel processing device for cost-effective 3d sensor data processing	2000	-1.5135869107713456	12.796833749929412	1879026
1879076	EDA	asic design and verification in an fpga environment	2007	-2.9102100252157235	12.032022798847732	1879103
1879216	EDA	fpld hdl synthesis employing high-level evolutionary algorithm optimisation	1997	-3.0743458264719568	11.537577476129778	1879243
1879913	EDA	automatic conversion of simulink models to systemoc actor networks	2017	-2.2633404682664007	11.716062701882212	1879940
1879945	EDA	static and dynamic reconfigurable designs for a 2d shape-adaptive dct	2000	-2.690288473693605	12.115789199960474	1879972
1880022	EDA	designing high-quality hardware on a development effort budget: a study of the current state of high-level synthesis	2016	-2.090779767931543	12.128514419741645	1880049
1880156	EDA	a scalable hardware library for the rapid prototyping of sdl specifications	1999	-2.5684543403117583	11.519847372008932	1880183
1881227	EDA	hardware/software co-verification in atm	1994	-2.5051355492003333	11.95303171284016	1881254
1881752	EDA	using design patterns to overcome image processing constraints on fpgas	2006	-1.4840775156310175	11.651726573090215	1881779
1882034	HPC	bee technology overview	2012	-2.135437314835292	12.379830486673177	1882061
1883009	EDA	synthesis of power efficient systems-on-silicon	1998	-3.0665139930620264	12.115555738019696	1883036
1883137	DB	architecture and implementation of a reduced epic processor	2013	-3.108942467994316	13.131124539861418	1883164
1883208	Embedded	generation and calibration of compositional performance analysis models for multi-processor systems	2009	-1.7709213414115734	12.394212527932046	1883235
1884362	EDA	a cdfg generating method from c program for lsi design	2008	-2.199482002495419	11.432443833426035	1884389
1884523	Vision	wavelet-based image compression on the reconfigurable computer ace-v	2004	-1.6573650744504074	11.428970182511696	1884550
1885170	ML	software-defined radio prospects for multistandard mobile phones	2007	-3.2498783424710385	13.155889961862723	1885197
1885217	EDA	synthesizable assertion checkers in high levels of abstraction	2013	-3.268112356668275	11.315213435477796	1885244
1885305	Embedded	distributed synchronous control units for dataflow graphs under allocation of telescopic arithmetic units	2003	-1.7452590139392743	12.420152069571811	1885332
1885640	EDA	an ecl risc microprocessor designed for two level cache	1990	-1.6498759470009785	11.821723648150936	1885667
1885681	HPC	high performance space computing with system-on-chip instrument avionics for space-based next generation imaging spectrometers (ngis)	2018	-2.859484359032141	12.614592878705164	1885708
1885827	Arch	the floating-point unit of the jaguar x86 core	2013	-1.9942988936235195	12.632781908677071	1885854
1886612	EDA	incremental elaboration for run-time reconfigurable hardware designs	2006	-2.0467112886439103	11.749758924348123	1886639
1886928	Robotics	reconfigurable parallel vlsi co-processor for space robot using fpga	2006	-2.621673015095161	12.20980215132947	1886955
1887049	Robotics	configurable spare processors: a new approach to system level-fault tolerance	1996	-2.851132200627668	13.07610729021888	1887076
1887053	EDA	portability in silicon cae	1985	-3.0317451813961918	12.20820593196645	1887080
1888230	EDA	a platform-based design framework to boost many-core software development	2015	-1.5904825038580943	12.835630425865133	1888257
1889064	DB	a recursive misd architecture for pattern matching	2004	-2.6149384274805247	11.465839486814447	1889091
1889096	EDA	a generic framework for rapid prototyping of system-on-chip designs	2006	-2.2903166382117384	11.96673138881034	1889123
1889179	EDA	seamless integration of hw/sw components in a hls-based soc design environment	2013	-2.1964007708044395	12.07913171548168	1889206
1889318	EDA	optimizing hardware design by composing utility-directed transformations	2012	-1.5549522377592928	12.651517577185269	1889345
1889363	EDA	the openaccess coalition - the drive to an open industry standard information model, api, and reference implementation for ic design data (invited)	2002	-3.2593282792585416	12.122269069763188	1889390
1889513	EDA	go functional model for a risc-v asynchronous organisation — arv	2017	-2.4274877760432867	11.523197770248075	1889540
1890308	SE	generating synchronous timed descriptions of digital receivers from dynamic data flow system level configurations	1994	-2.6839584656883484	12.672624199435141	1890335
1890652	EDA	fpga with improved routability and robustness in 130nm cmos with open-source cad targetability	2016	-3.206086435818944	12.561541359346787	1890679
1891380	Arch	a hybrid computer interface for microprocessors	1977	-2.6285746920110418	11.508773029743367	1891407
1891491	Arch	functional verification of the z990 superscalar, multibook microprocessor complex	2004	-3.1926075944145285	11.51220742979832	1891518
1891496	SE	a reference-based specification tool for creating reliable library development specifications	2014	-2.953453212783679	11.288871809960453	1891523
1891507	EDA	automated extraction of run-time parameterizable cores from programmable device configurations	2000	-2.4707206145707974	12.614592702193773	1891534
1891528	SE	using dynamic runtime testing for rapid development of architectural simulators	2012	-2.3927779641762754	12.130685531661964	1891555
1891952	EDA	a methodology and toolset to enable systemc and vhdl co-simulation	2007	-2.7052234869452625	11.790730181636656	1891979
1892294	EDA	system design tools for broadband telecom network applications	1996	-2.6073184588244662	11.695137753774825	1892321
1892970	EDA	application specific hardware design simulation for high performance embedded system	2014	-1.7878863217949423	12.095618279461265	1892997
1893130	EDA	cmos processor circuit design in hewlett-packard's series 700 workstations	1991	-2.4687517761272466	13.052040934384587	1893157
1893266	Theory	a low cost fft chip set	1984	-2.8592970296439253	11.390253684776873	1893293
1893542	Arch	development of digital's pci chip sets and evaluation kit for the decchip 21064 microprocessor	1994	-2.4072362783589516	12.16754377995728	1893569
1893744	EDA	an integrated cad system for algorithm-specific ic design	1991	-2.709546871598814	11.629722295006713	1893771
1893760	EDA	on hiding latency in reconfigurable systems: the case of merge-sort for an fpga-based system	2003	-1.83164875144498	12.605533145318706	1893787
1894331	EDA	power efficient data path synthesis of sum-of-products computations	2003	-2.8878532344007115	12.83675952910007	1894358
1894741	Arch	automated exploration of the design space for register transfer (rt) systems	1973	-3.352106041272587	11.545881540791266	1894768
1895177	EDA	methodology to derive context adaptable architectures for fpgas	2009	-1.9616698443068643	12.381213476704366	1895204
1895251	EDA	automatic design flow for creating a custom multi-fpga board netlist	2013	-3.3589067227624816	12.914994155364006	1895278
1895640	EDA	simulation experiences in the development of software for digital signal processors	1986	-2.360432155784125	11.528076789612498	1895667
1896063	Arch	a programmable processor with multiple functional units and banked registers for general purpose numerical processing	1999	-1.7051712846438714	12.575820127355357	1896090
1896447	SE	automatic tlm generation for early validation of multicore systems	2011	-1.5687261139672164	12.363808805613164	1896474
1897318	EDA	automated pathfinding tool chain for 3d-stacked integrated circuits: practical case study	2009	-3.1053958809947817	12.637589949808572	1897345
1897370	EDA	automatic generation of validation stimuli for application-specific processors	2004	-2.462452639195683	12.018846725481396	1897397
1897754	EDA	bolt - a block oriented design specification language	1981	-3.2389881389762185	11.349006779069805	1897781
1897765	Logic	single chip pci bridge and memory controller for powerpctm microprocessors	1994	-2.752862121081975	12.64742801821707	1897792
1898120	EDA	a methodology for architecture-oriented rapid prototyping	2001	-2.9655957124684864	12.0619057513686	1898147
1898127	EDA	power modeling and analysis in early design phases	2014	-3.0219034547349453	12.780158602369466	1898154
1898147	EDA	formal modelling and transformations of processor instruction sets	2011	-2.307732589804476	12.045000483225994	1898174
1898537	EDA	towards a theory for hardware/software codesign	1994	-2.5169665277386453	11.622462142501693	1898564
1898551	HPC	real-time signal processing for fm-based passive bistatic radar using gpus	2014	-1.4549854873670995	11.66650080181831	1898578
1898983	EDA	high level programming for real time fpga based video processing	2000	-1.7069779121438058	11.901125004192775	1899010
1899091	EDA	instruction-based system-level power evaluation of system-on-a-chip peripheral cores	2002	-2.876929943857529	12.85606721573465	1899118
1899449	Arch	a bus-oriented multiprocessor fast fourier transform	1991	-1.7958629862588338	11.508458278956097	1899476
1899677	EDA	systemc modelling of lossless compression ip cores for space applications	2016	-2.0587700484168296	12.438654302964457	1899704
1899759	EDA	exploring the speedups of embedded microprocessor systems utilizing a high-performance coprocessor data-path	2006	-1.6078100941898033	12.990872414291315	1899786
1900310	Robotics	hardware/software co-design of an fpga-based embedded tracking system	2006	-2.056715605941807	12.286353101440668	1900337
1900437	EDA	implementation of a jpeg object-oriented asip: a case study on a system-level design methodology	2007	-2.198357398001714	12.211665264648753	1900464
1900581	Arch	power4 system microarchitecture	2002	-1.6113443270214751	11.712576349220214	1900608
1900648	Embedded	designing a real-time coprocessor for ada tasking	1991	-2.040930860201508	11.72656238485392	1900675
1900797	EDA	exploring exploration: a tutorial introduction to embedded systems design space exploration	2017	-2.4494362025079317	12.298046533826172	1900824
1901322	HPC	efficient cache exploration method for a tiled chip multiprocessor	2012	-1.6244156909844334	13.107916791748634	1901349
1901385	Arch	application-driven optimization of vliw architectures: a hardware-software approach	2005	-1.455702218965094	12.816927935267422	1901412
1902042	EDA	design of low cost fpga based pci bus sniffer	2003	-3.1522201085844883	11.921276398899375	1902069
1902388	EDA	reconfigurable computing and hardware/software codesign	2008	-1.9533242944497813	13.140246492598365	1902415
1902629	HPC	massive parallelism and massive storage: trends and predictions for 1995 to 2000	1993	-2.339939100760415	12.646549210317126	1902656
1902915	EDA	32-bit risc cpu based on mips instruction fetch module design	2009	-1.5376733834889782	12.704075538255873	1902942
1903120	EDA	asynchronous data-driven circuit synthesis	2010	-3.2301638867361246	11.352429230317519	1903147
1904297	EDA	a 100-gops programmable processor for vehicle vision systems	2003	-1.840802327088294	11.551820562044961	1904324
1905110	EDA	area-time estimation of c-based functions for design space exploration	2012	-2.257264289033023	12.76075065192672	1905137
1905871	HCI	symmetric extension at image boundaries of quincunx wavelet transform	2009	-2.4173454878030567	11.819674738197955	1905898
1905932	Logic	odin ii - an open-source verilog hdl synthesis tool for cad research	2010	-2.4161146902459563	11.411362173238746	1905959
1906314	EDA	design of a low-power embedded processor architecture using asynchronous function units	2007	-2.606003481868893	12.991840197694188	1906341
1906372	EDA	towards an esl framework for timing and power aware rapid prototyping of hw/sw systems	2010	-2.2355345566380005	12.308507803029736	1906399
1906670	EDA	design and implementation of an object tracker on a reconfigurable system on chip	2006	-1.826341750277838	12.3737082035008	1906697
1906940	NLP	modelling tools built upon the hardware description language foundation	2007	-2.7628146089061567	11.323665801143017	1906967
1907080	EDA	parallel mixed-technology simulation	2000	-2.9654738404554712	11.332661098117287	1907107
1907099	DB	low power data format converter design using semi-static register allocation	1995	-3.2441999566819315	12.635804596718373	1907126
1907198	EDA	parallel software-based self-test suite for multi-core system-on-chip: migration from single-core to multi-core automotive microcontrollers	2018	-2.4749543319131195	12.873705004394578	1907225
1907715	EDA	multi-kernel simulation description within vhdl	1992	-2.3086829700458984	11.37236949871234	1907742
1907844	Embedded	prototyping networked embedded systems	1999	-3.236372968830461	12.997092845278633	1907871
1908626	EDA	a security-enhanced design methodology for embedded systems	2013	-2.8014218849999204	12.32182747278034	1908653
1908756	EDA	verification of generated rtl from p4 source code	2018	-2.1335335969646443	11.710803299521404	1908783
1908917	EDA	a database for the integration of power data on system level	2013	-2.7713081524775194	12.918465636766115	1908944
1909559	Vision	how vsia answers the soc dilemma	1999	-3.299936857491789	12.802385514910965	1909586
1909641	EDA	evaluating dynamic partial reconfiguration in the integer pipeline of a fpga-based opensource processor	2008	-1.7470019272355046	12.895778863424544	1909668
1910470	EDA	leveraging pre-silicon verification resources for the post-silicon validation of the ibm power7 processor	2011	-3.237283834245331	12.140875749291265	1910497
1910816	EDA	datapath optimization using feedback	1991	-2.981696282544458	12.080330917332034	1910843
1911604	EDA	designing isa card with easy interface	2011	-2.8193708147542833	11.47689015478668	1911631
1912033	EDA	architecture template and design flow to support applications parallelism on reconfigurable platforms	2003	-1.6184243921862538	12.501545113522269	1912060
1913305	EDA	system level design with spade: an m-jpeg case study	2001	-2.2189528778668817	11.965095658007556	1913332
1913664	EDA	formal verification of systemc by automatic hardware/software partitioning	2005	-1.959683159629108	11.63609256726313	1913691
1913908	EDA	vpart: an automatic partitioning tool for dynamic reconfiguration (abstract only)	2005	-2.5479230694200403	12.149007099847369	1913935
1913936	EDA	a low cost reconfigurable soft processor for multimedia applications: design synthesis and programming model	2009	-1.7154659940784522	12.669599628173804	1913963
1915664	EDA	high-speed logic simulation on vector processors	1987	-1.4502952974375531	11.594878768335251	1915691
1915717	Arch	effects of large arrays on machine organization and hardware/software tradeoffs	1966	-3.3390554573805136	12.880575813501418	1915744
1915830	EDA	use of partial reconfiguration for the implementation and embedding of the artificial neural network (ann) in fpga	2014	-3.1128171213333737	12.315752256229365	1915857
1915972	EDA	closeness metrics for system-level functional partitioning	1995	-2.0181746200655786	12.370949409636605	1915999
1916895	EDA	erdb: an embedded routing database for reconfigurable systems	2011	-2.5698825642090117	13.073415472087431	1916922
1916969	EDA	the integration of systemc and hardware-assisted verification	2002	-2.3186637602551947	11.899451231658055	1916996
1916979	EDA	high-level software synthesis for the design of communication systems	1993	-2.3969000885794682	12.125980392391773	1917006
1917031	EDA	hardware/software co-simulation	1994	-2.7759310028739512	11.909858857640126	1917058
1917509	EDA	challenging problems in industrial formal verification	2014	-3.3378689513557918	12.527937001007395	1917536
1917805	Arch	graph-matching-based simulation-region selection for multiple binaries	2015	-1.6007571021088698	12.250556717861992	1917832
1918396	EDA	a prototyping system for mobile devices	2007	-2.2711950137610444	12.277336765274168	1918423
1918434	Arch	two-level pipelining of systolic array graphics engines	1989	-1.6936680180339605	11.293364202416232	1918461
1918465	Arch	instruction set emulation for rapid prototyping of socs	2003	-2.1985451859788965	12.20829091216028	1918492
1919273	Embedded	integrating formal verification and high-level processor pipeline synthesis	2011	-2.7046445709422113	11.307587127582018	1919300
1919640	EDA	learning-based, fine-grain power modeling of system-level hardware ips	2018	-2.282343939878009	13.141632788787884	1919667
1919924	EDA	using source-to-source compilation to instrument circuits for debug with high level synthesis	2015	-3.055735387580543	11.68828259403183	1919951
1920269	HPC	an interface for a decentralized 2d reconfiguration on xilinx virtex-fpgas for organic computing	2009	-2.158436290231238	13.164475189894087	1920296
1920282	EDA	implementation optimization techniques for architecture synthesis of application-specific processors	1991	-2.035932053804836	11.712807527853824	1920309
1921015	Arch	the evolution of architecture exploration of programmable devices	2009	-3.3481169843092733	12.466617744698071	1921042
1922180	EDA	experiences with vhdl and fpgas	1996	-2.5303094325353968	11.855125403416016	1922207
1922610	EDA	challenges in code generation for embedded processors	1994	-3.203320975992584	12.6964082160052	1922637
1922879	EDA	automated architecture synthesis for parallel programs on fpga multiprocessor systems	2009	-1.8668284675631504	13.196272801290414	1922906
1924838	Arch	verification of coarse-grained reconfigurable arrays through random test programs	2018	-2.9285815263845008	11.979820196078546	1924865
1925321	Arch	a communication structure for a multiprocessor computer with distributed global memory	1983	-1.578776243985052	12.016379968517167	1925348
1925860	EDA	what input-language is the best choice for high level synthesis (hls)?	2010	-2.659480452665497	12.29242802795333	1925887
1925999	EDA	infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip	2003	-1.99908740940172	12.834330550284633	1926026
1926032	EDA	automatic generation of high performance embedded memory models for powerpc microprocessors	2005	-3.244536906584189	11.891085630112029	1926059
1926104	Arch	multi processor systems on chip with configurable hardware acceleration	2012	-1.8122284176057504	13.01951421771633	1926131
1926358	Arch	architectural innovations in the crisp microprocessor	1987	-2.4614094254616226	12.383852150084119	1926385
1926667	EDA	simulink-based mpsoc design flow: case study of motion-jpeg and h.264	2007	-2.1230931996949147	12.19880910898732	1926694
1927688	EDA	design variability: challenges and solutions at microarchitecture-architecture level	2008	-2.7809188229871133	12.574882109832178	1927715
1927920	EDA	balancing design options with sherpa	2004	-2.502329117511953	12.232923754289567	1927947
1928198	EDA	generation and validation of custom multiplication ip blocks from the web.	2015	-3.144152736773961	11.985715837154544	1928225
1928216	EDA	latency-insensitive hardware/software interfaces	2008	-2.0388373345244464	12.457547502792163	1928243
1928835	EDA	new era for digital signal processors	1998	-3.307850390498281	13.00351985063815	1928862
1928952	EDA	jpg - a partial bitstream generation tool to support partial reconfiguration in virtex fpgas	2002	-2.1583420833899174	12.034048206306027	1928979
1929088	DB	core-based reusable architecture for slave circuits with extensive data exchange requirements	2003	-2.581657065665631	12.563423029243904	1929115
1929342	EDA	isomer: integrated selection, partitioning, and placement methodology for reconfigurable architectures	2013	-1.9382370857275548	13.199770651458072	1929369
1929364	EDA	fpga-based discrete wavelet transforms system	2001	-2.083541113323061	11.748200027486575	1929391
1929463	Visualization	high performance risc microprocessors	1999	-3.001742222006392	12.908431519947136	1929490
1929799	EDA	a framework for modular analysis and exploration of heterogeneous embedded systems	2006	-1.9938675522115563	12.92741332412922	1929826
1930501	EDA	dynamic module partitioning for library based placement on heterogeneous fpgas	2017	-3.1153664766408236	12.926206710841607	1930528
1930542	Arch	the adsp-2100 dsp microprocessor	1986	-2.536446931825294	11.850415711749768	1930569
1930904	EDA	template-based qc-ldpc decoder architecture generation	2015	-2.1499614431985967	12.25694983473706	1930931
1931701	Arch	soc multiprocessor debugging and synchronisation using generic dynamic-connect debugger frontends	2008	-2.021803011485173	12.164588892444286	1931728
1932065	EDA	generating fpga-accelerated dft libraries	2007	-1.4740293828536293	12.740208599378539	1932092
1932095	EDA	research and innovation on advanced computing - an eu perspective	2012	-2.4572759308515457	12.956217469568971	1932122
1932569	EDA	template generation and selection algorithms	2003	-2.50915126551581	12.142601460191328	1932596
1932590	EDA	a retargetable compiler based on graph representation for dynamically reconfigurable processor arrays	2008	-1.875299120887896	12.032101611919199	1932617
1932759	EDA	data reuse exploration for fpga based platforms applied to the full search motion estimation algorithm	2006	-1.58155499792558	12.770972195383056	1932786
1933225	EDA	design of a dynamically reconfigurable architecture for the 3d image synthesis	2017	-2.0115223071951847	12.308208314584961	1933252
1933430	EDA	design of a high complexity superscalar microprocessor with the portable idps asic library	1994	-3.1834024182523764	12.654093612853307	1933457
1933442	EDA	measurement and analysis of sequential design processes	1998	-3.1235004273425955	11.442404790662115	1933469
1933632	EDA	analyzing system-level information's correlation to fpga placement	2013	-3.2144225807024576	12.68972984060946	1933659
1934173	EDA	multi-objective optimization of generalized reliability design problems using feature models - a concept for early design stages	2008	-2.7267962566679222	11.306817627936598	1934200
1934334	EDA	implementation and performance evaluation of an image pre-processing chain on fpga	1994	-2.6334865995556984	12.42653810508004	1934361
1934708	EDA	a resource optimized processor core for fpga based socs	2007	-2.0328712768283452	12.369048705039795	1934735
1935153	EDA	verification methodologies in a tlm-to-rtl design flow	2007	-2.674273983427649	11.506875745548664	1935180
1935666	EDA	application of multi-domain and multi-language cosimulation to an optical mem switch design	2002	-2.360773443401716	11.798390989475912	1935693
1935795	HPC	a block-floating-point processor for rapid application development	2007	-1.6475333264706498	11.96020601621778	1935822
1936378	EDA	area estimation and optimisation of fpga routing fabrics	2009	-2.4505388132006387	13.012328200595356	1936405
1936589	EDA	ctl the language for describing core-based test	2001	-2.8483453993387364	11.448069238990035	1936616
1936673	EDA	accelerating cycle-accurate system-level simulations through behavioral templates	2018	-2.004103577825875	12.975223283015385	1936700
1936681	Mobile	an 8-mode reconfigurable sensor-independent readout circuit for trillion sensors era	2015	-3.343710904896344	12.672182894554233	1936708
1936760	EDA	power analysis of embedded software: a first step towards software power minimization	1994	-2.7563972091469617	12.800295642128859	1936787
1937237	EDA	on the automatic integration of hardware accelerators into fpga-based embedded systems	2012	-1.5579243735185628	12.296251340385265	1937264
1937766	Arch	an integrated microspacecraft avionics architecture using 3d multichip module building blocks	1996	-3.0572819063575363	11.866248890830267	1937793
1938130	Arch	programming models and architectures for fpga platforms	2004	-1.5271483225129965	12.258263628849274	1938157
1938388	EDA	partial dynamic reconfiguration: the caronte approach. a new degree of freedom in the hw/sw codesign	2006	-1.9450985461825991	12.183967189578256	1938415
1938447	Metrics	comparison of trace-port-designs for on-chip-instruction-trace	2012	-1.6944179851636336	12.403747184914202	1938474
1939307	EDA	power estimation of an ecdsa core applied in v2x scenarios using heterogeneous distributed simulation	2015	-2.2896729288225943	12.726971687450249	1939334
1939604	Arch	sonic - a plug-in architecture for video processing	1999	-1.5778045869039419	11.98162189745743	1939631
1939608	Arch	a flexible heterogeneous video processor system for television applications.	1998	-1.97235200237434	12.599284822967643	1939635
1939804	EDA	mssm - a design aid for multi-stage systolic mapping	1992	-2.1053387965916004	12.166049909022867	1939831
1939839	EDA	dsp processor/compiler co-design: a quantitative approach	1996	-1.7259956714944154	12.05893937839456	1939866
1940683	Arch	flexilicon: a reconfigurable architecture for multimedia and wireless communications	2006	-2.538794320554729	13.111229604825766	1940710
1940693	EDA	hardware/firmware verification of graphic ip	2007	-2.5576427020359294	11.572882892559404	1940720
1940851	EDA	hypervised transient spice simulations of large netlists & workloads on multi-processor systems	2013	-3.2761630853292893	12.601175363583259	1940878
1940917	EDA	an automated design approach to map applications on cgras	2014	-1.9765464531555719	12.949746563888404	1940944
1940990	EDA	hardware project management - what we can learn from the software development process for hardware design?	2007	-3.2312719414214617	11.651864982739712	1941017
1941025	EDA	pre-rtl formal verification: an intel experience	2008	-2.9551832781486214	11.673278630250302	1941052
1941911	EDA	partitioning and optimizing controllers synthesized from hierarchical high-level descriptions	1998	-3.229821962603036	11.421509322913554	1941938
1941951	Arch	operas in a dsp cad environment	1994	-2.6335588856604684	11.537352905472634	1941978
1941963	EDA	synthesis of instruction sets for pipelined microprocessors	1994	-1.5470104683527768	12.675805438914782	1941990
1943057	Robotics	a hardware retargetable distributed layered architecture for mobile robot control	1987	-1.5306108400334055	11.602450714424947	1943084
1944576	EDA	a microeconomic model for simultaneous gate sizing and voltage scaling for power optimization	2003	-3.098008990303154	13.131581734016631	1944603
1944625	EDA	architecture-aware reconfiguration-centric floorplanning for partial reconfiguration	2012	-2.6787729241530625	12.697238653536232	1944652
1945544	EDA	efficient low-complexity mpeg-2 to h.264/avc video transcoding system architectures and optimization techniques susceptible to dynamic partial reconfiguration	2015	-2.114904740470154	12.661878241853746	1945571
1947445	Networks	challenges: automated design of networking protocols	2008	-3.043860316027655	11.856019281971454	1947472
1947665	EDA	a technique for synthesizing distributed burst-mode circuits	1996	-2.418395952830588	11.302515280111306	1947692
1947909	Arch	floating-point arithmetic on a reduced-instruction-set processor	1985	-1.6803878806463708	11.846245142625413	1947936
1947970	EDA	a hardware/software concurrent design for a real-time sp@ml mpeg2 video-encoder chip set	1996	-2.3436102251755733	12.229501037326141	1947997
1947988	Embedded	mapping dags on heterogeneous platforms using logic-based benders decompostion	2015	-1.6714922702784043	11.622823871711473	1948015
1948092	EDA	set top box soc design methodology at stmicroelectronics	2003	-2.5778700385992117	12.258532375627118	1948119
1948124	EDA	soc modeling methodology for architectural exploration and software development	2004	-2.4262548013381493	12.153093535525825	1948151
1948239	EDA	metamodeling-driven ip reuse for soc integration and microprocessor design	2009	-3.258863190200304	12.204510539686739	1948266
1948663	NLP	multi task hyperreconfigurable architectures: models and reconfiguration problems	2005	-1.986742542625174	12.724859419145085	1948690
1949050	EDA	model based synthesis of embedded software	2008	-2.0312834212388053	11.971204931466056	1949077
1949825	EDA	design of emmc controller with multiple channels	2016	-2.2218798138047675	11.82120993845706	1949852
1949899	EDA	towards a guided design flow for heterogeneous reconfigurable architectures	2015	-1.9798732530971987	12.557963711000536	1949926
1950163	EDA	a system level exploration platform and methodology for network applications based on configurable processors	2004	-2.090508402339887	12.59409444548553	1950190
1950406	EDA	fine grain precision scaling for datapath approximations in digital signal processing systems	2013	-2.2666554852138425	13.191110721569517	1950433
1950411	Theory	a microprocessor chip designed with the user in mind	1977	-2.779506445842685	11.822087045091193	1950438
1950488	EDA	requirements for and design of a processor with predictable timing	2004	-2.0794112052973404	11.932565290407872	1950515
1950552	EDA	optimizing equivalence checking for behavioral synthesis	2010	-3.295207848906247	11.436538994739509	1950579
1951077	EDA	linking codesign and reuse in embedded systems design	2000	-2.3185574754533667	12.294113207604795	1951104
1951125	EDA	c5m - a control logic layout synthesis system for high-performance microprocessors	1997	-3.1494355845914512	12.460427943614668	1951152
1951909	EDA	guest editorial capa'08 configurable computing: configuring algorithms, processes, and architecture issue i: configuring algorithms and processes	2009	-2.428205100841017	13.108712460074393	1951936
1952492	EDA	dfiant: a dataflow hardware description language	2017	-1.7851104152262818	11.950724722071982	1952519
1952542	EDA	a lifting instruction for performing dwt in leon3 processor based system-on-chip	2017	-2.127046938287867	12.574743838013818	1952569
1952852	Networks	fpga implementation of a prototype hierarchical control network for large-scale signal processing applications	2006	-2.4122948994071107	11.57493886731545	1952879
1953296	Arch	single chip dsp array processor: 100 million + transistors with multithreading approach	1998	-1.5005580149793465	12.36539535837789	1953323
1953467	EDA	an instruction-level power analysis model with data dependency	2001	-2.5357784474469853	13.149254056286788	1953494
1953591	Arch	an interactive approach to timing accurate pci-x simulation	2009	-2.0358571462294925	12.799661888606954	1953618
1954075	EDA	a serial tram: design and testing	1992	-2.5469902962348483	11.393970206749284	1954102
1954828	HPC	modelling, analysis and parallel implementation of an on-line video encoder	2005	-1.4546116738982535	12.868188168805089	1954855
1955785	Embedded	systemic embedded software generation from systemc	2003	-2.4077573974794277	11.79665537737108	1955812
1956167	Embedded	c-based system development of asynchronous distributed systems.	2007	-1.8822522708341491	12.061314480267914	1956194
1956355	AI	high-level technology mapping for memories	2003	-2.3476750546800726	12.631358083595153	1956382
1956446	EDA	jpure - a purified java execution environment for controller networks	2000	-2.064187287175832	11.667008254823413	1956473
1956866	EDA	method for improving performance in online routing of reconfigurable nano architectures	2009	-2.2146599595812853	13.160665340166636	1956893
1957261	Arch	exploring dynamic reconfigurable cordic co-processors tightly coupled with a vliw-simd soft-processor architecture	2015	-2.0364801068507874	12.782220422785132	1957288
1957783	EDA	reducing latency times by accelerated routing mechanisms for an fpga gateway in the automotive domain	2008	-2.258929221011801	12.215785590932308	1957810
1957959	Embedded	a flexible virtual development environment for embedded systems	2007	-2.2228280521029253	11.94676747952653	1957986
1958037	EDA	analog test bus infrastructure for rf/ams modules in core-based design	2008	-3.2920439934052284	11.851742492114056	1958064
1959133	EDA	fast and scalable hybrid functional verification and debug with dynamically reconfigurable co-simulation	2012	-3.1053037867761635	12.105081499558787	1959160
1959144	EDA	impact of high level transforms on high level synthesis for motion detection algorithm	2012	-2.288274986667341	12.498285013764205	1959171
1959168	EDA	enforcing architectural contracts in high-level synthesis	2011	-2.3658505937999674	11.682248308413534	1959195
1959402	Arch	quku: a fpga based flexible coarse grain architecture design paradigm using process networks	2007	-1.897813741034388	11.48107935051034	1959429
1959496	Arch	design and implementation of fpga-based systolic array for lz data compression	2007	-2.1918916184186066	12.869691558950189	1959523
1960200	Arch	towards supporting fault-tolerance in fpgas	2010	-2.7584842595186583	12.277939239834108	1960227
1961267	EDA	industrial ip integration flows based on ip-xact standards	2008	-2.5364008893278305	11.955135634384735	1961294
1961745	Arch	instruction set extension in the nios ii: a floating point divider for complex numbers	2010	-2.459017482123206	13.085054558694482	1961772
1962414	EDA	on the placement and granularity of fpga configurations	2004	-2.87306948659648	13.061107820476256	1962441
1962996	EDA	floating-to-fixed-point conversion for digital signal processors	2006	-2.0531165158933344	12.295491263767126	1963023
1963145	EDA	pebble: a language for parametrised and reconfigurable hardware design	1998	-2.0636332525654346	11.649593850252712	1963172
1963394	EDA	string natching on nulticontext fpgas using self-reconfiguration	1999	-1.9800188263295382	12.067529085428069	1963421
1963501	EDA	pipelined floating point arithmetic optimized for fpga architectures	1999	-1.7175848012550383	11.75088189685045	1963528
1964091	Arch	the sh microprocessor: 16-bit fixed length instruction set provides better power and die size	1994	-1.5660774197786251	12.058608960057821	1964118
1964366	EDA	automatic generation of memory consistency tests for chip multiprocessing	2011	-1.7247613777377764	12.023108579000242	1964393
1964643	EDA	a case study in design space exploration: the tosca environment applied to a telecommunication link controller	2000	-1.7463384539231894	12.476640188300006	1964670
1964708	EDA	video chain demonstrator on xilinx kintex7 fpga with edkdsp floating point accelerators	2015	-2.21845226580048	12.255486798840089	1964735
1964757	SE	integrating robust technologies for mixed-signal system level test	2006	-3.1001122513395716	11.68377918182097	1964784
1965086	EDA	system-level modeling and design with the specc language	2000	-3.0844045401884457	11.727535916967573	1965113
1965588	Arch	an analysis tool set for reconfigurable media processing	2003	-2.061842931291213	12.789570565695074	1965615
1965636	EDA	building a common esl design and verification methodology - is it just a dream?	2006	-3.1015043583581	12.050180664653098	1965663
1965833	EDA	efficient heterogeneous architecture floorplan optimization using analytical methods	2010	-2.4521756236579906	12.828392544117193	1965860
1965897	Arch	low-level flexible architecture with hybrid reconfiguration for evolvable hardware	2015	-2.3929773781382955	13.004910817273725	1965924
1966018	EDA	multicore parallelization of min-cost flow for cad applications	2010	-1.6271862214134554	12.474289635603864	1966045
1966878	SE	v-sat: a visual specification and analysis tool for system-on-chip exploration	1999	-2.412681824810235	11.769223243404985	1966905
1966905	Arch	a low-cost graphics and multimedia workstation chip set	1994	-1.7516369378790817	12.046885961632213	1966932
1966942	EDA	introduction of system level architecture exploration using the specc methodology	2001	-2.595262357965745	11.654985194482725	1966969
1967018	EDA	the system verification methodology for advanced tlm verification	2012	-2.7738679804123265	11.37634145054459	1967045
1967237	Metrics	the priority queue as an example of hardware/software codesign	1994	-1.9426687250215355	11.617343073924351	1967264
1967301	Arch	formal security verification of concurrent firmware in socs using instruction-level abstraction for hardware	2018	-2.492394860458631	11.671054615034963	1967328
1967675	SE	a new functional test program generation methodology	2001	-2.8312459429333057	11.296443944766086	1967702
1967919	SE	efficient metacomputation using self-reconfiguration	2002	-1.8652280973346973	12.801914818659125	1967946
1967973	EDA	formally specifying and mechanically verifying programs for the motorola complex arithmetic processor dsp	1997	-1.4310692606372628	12.007877037988301	1968000
1968514	EDA	building asynchronous circuits with jbits	2001	-2.9094720607532705	11.811466723319853	1968541
1968533	Arch	simulation and performance evaluation of a modularly configurable attached processor	1994	-2.2223065942756604	12.683095021554994	1968560
1969547	HPC	the htcomp research project: an overview	2015	-1.752052530821782	12.305414923074114	1969574
1969554	Arch	evolvable hardware control for dynamic reconfigurable and adaptive computing	1998	-2.1970822488419164	12.565603011962823	1969581
1969693	EDA	a skill-based library for retargetable embedded analog cores	2001	-3.1873638452343807	11.589386834083715	1969720
1970656	SE	injecting floating-point testing knowledge into test generators	2011	-3.3270867296951874	11.506938258764707	1970683
1970658	EDA	high-level synthesis of accelerators in embedded scalable platforms	2016	-1.7000549854797629	12.485291195914463	1970685
1971063	EDA	automated generation of the register set of a soc and its verification environment	2014	-2.735608517666737	11.788112956787552	1971090
1971724	Arch	retargetable assembly code generation by bootstrapping	1994	-1.899199001423118	11.769771079620376	1971751
1971740	EDA	acceleration of complex algorithms on a fast reconfigurable embedded system on spartan-3	2009	-1.879620653457829	12.769266948166964	1971767
1971745	EDA	a mapping framework for guided design space exploration of heterogeneous mp-socs	2008	-2.7516420616431283	11.911527924246595	1971772
1973239	Arch	the design of the fixed point unit for the z990 microprocessor	2004	-1.8922991537036282	12.220455766748893	1973266
1973613	Embedded	an automated infrastructure for real-time monitoring of multi-core systems-on-chip	2012	-2.115713948393916	12.746618633405394	1973640
1973937	EDA	system level power and performance modeling of gals point-to-point communication interfaces	2005	-2.245556993630954	12.455282504091356	1973964
1973984	EDA	rephasing: a transformation technique for the manipulation of timing constraints	1995	-2.0881801541403493	11.518568256361144	1974011
1974078	EDA	fpga hardware synthesis from matlab	2001	-1.9235417062887048	11.74342937664045	1974105
1974360	EDA	using static scheduling techniques for the retargeting of high speed, compiled simulators for embedded processors from an abstract machine description	2001	-1.5964861505437915	12.260976970963494	1974387
1974828	Arch	system utilization of large-scale integration	1967	-2.549079275571021	12.192545195417676	1974855
1974869	Vision	an evaluation of the suitability of fpgas for embedded vision systems	2005	-1.5995889397576757	12.237516979558492	1974896
1975493	EDA	predictability in rt-level designs	2002	-3.210791954878502	13.096755651057727	1975520
1975803	EDA	mapping for maximum performance on fpga dsp blocks	2016	-1.6055257067632471	12.7449770831149	1975830
1975852	Arch	fast simulation of systemc synthesizable subset	2015	-2.154071138888205	12.286002350719915	1975879
1976040	Logic	formal hardware verification methods: a survey	1992	-3.3467235040019743	11.568921605543995	1976067
1976174	EDA	combining architecture exploration and a path to implementation to build a complete soc design flow from system specification to rtl	2003	-2.925912147724067	11.684491135574426	1976201
1976278	EDA	designing parameterized signal processing ips for high level synthesis in a model based design environment	2012	-2.3350680069164755	12.122886127684211	1976305
1976282	EDA	automatic synthesis of embedded sw for evaluating physical implementation alternatives from uml/marte models supporting memory space separation	2014	-1.888579434496525	12.610591594924779	1976309
1976338	EDA	processor modeling for hardware software codesign	1999	-2.1037161165699656	11.880741723878822	1976365
1976453	EDA	a web eda tool for the automatic generation of synthesizable vhdl architectures for a rapid design space exploration	2014	-2.699107775828073	11.62774704448284	1976480
1976550	EDA	software development and system testing techniques	1979	-3.2480855625223017	11.981600603817927	1976577
1978034	EDA	mapping embedded applications on mpsocs: the mnemee approach	2010	-1.4568211224306613	12.845265865538535	1978061
1978137	Arch	optimal address register allocation for arrays in dsp applications	2008	-1.5674333131598117	12.876733289127696	1978164
1979127	HPC	effective code generation for distributed and ping-pong register files: a case study on pac vliw dsp cores	2008	-1.584360799950416	12.938811565105073	1979154
1979254	HPC	software component model for network processor based system	2005	-1.5968998469324722	12.77470800727262	1979281
1979787	Arch	rapid vliw processor customization for signal processing applications using combinational hardware functions	2006	-1.579760700045748	12.949565841000624	1979814
1979987	EDA	a prototype-based gate-level cycle-accurate methodology for soc performance exploration and estimation	2013	-3.2245054412100136	12.010307303935257	1980014
1980239	EDA	a synchronization method for register traces of pipelined processors	2009	-2.168252057723136	11.976582626945968	1980266
1980305	EDA	advances in component-based system design and partial run-time reconfiguration	2010	-2.4290544786661434	12.707795462501858	1980332
1980570	EDA	i-codesign: a codesign methodology for reconfigurable embedded systems	2016	-2.174327396057908	12.513694236092258	1980597
1981398	Robotics	an fpga dynamically reconfigurable framework for modular robotics	2005	-2.4096161698527787	12.144085289367931	1981425
1981495	HCI	trimedia cpu64 design space exploration	1999	-1.4885183437342908	12.480984553869533	1981522
1981508	EDA	multi-core/multi-ip technology for embedded applications	2009	-2.352075331876	12.898257882431164	1981535
1981777	EDA	aspro-216: a standard-cell q.d.i. 16-bit risc asynchronous microprocessor	1998	-3.200104047654218	12.769848308236687	1981804
1981990	Logic	specification and synthesis of complex arithmetic operators for fpgas	1994	-2.2806991679839275	12.283983606323819	1982017
1982210	EDA	unified component integration flow for multi-processor soc design and validation	2004	-2.406212548931016	11.81874886989666	1982237
1982334	EDA	synchronization of analogue and digital solvers in mixed-signal simulation on a systemc platform	2003	-3.0167413720345504	11.35090352588464	1982361
1982349	PL	logarithmic-time fpga bitstream analysis: a step towards jit hardware compilation	2011	-1.829769099601863	12.472207656063665	1982376
1982533	Embedded	analysis and improvement of task schedulability in hardware/software codesign	1995	-2.282875199863484	11.976867279258835	1982560
1982827	Arch	the architecture of the lr33000: a mips compatible risc processor for embedded control applications	1991	-2.3908445186853804	13.033158562084294	1982854
1983060	EDA	automated design of high performance integer arithmetic cores on fpga	2015	-3.0441235589797704	12.079541613733811	1983087
1983621	EDA	an soc architecture and its design methodology using unifunctional heterogeneous processor array	2004	-2.256751113119624	12.791657075970294	1983648
1983811	EDA	assertion-based verification for system-level designs	2014	-3.14483745791026	11.323115116066655	1983838
1983857	EDA	a fault-tolerant layer for dynamically reconfigurable multi-processor system-on-chip	2009	-2.298201974711976	12.650472900808433	1983884
1985336	EDA	jumble: a hardware-in-the-loop simulation system for jhdl	2007	-2.679735124388552	11.639758812004885	1985363
1985920	EDA	design visualisation for dynamically reconfigurable systems	2000	-2.0173780166906874	12.541886179332293	1985947
1985937	EDA	run-time scalable systolic coprocessors for flexible multimedia sopcs	2010	-1.8082759784758085	13.150147802736676	1985964
1986270	EDA	the design and verification of a vlsi chip for electrocardiogram data compression	1990	-3.2936443057372733	12.909514038962437	1986297
1986723	EDA	rapid prototyping of dsp algorithms on vliw tms320c6701 dsp	2002	-1.753600448629489	11.809609859311845	1986750
1987262	EDA	efficient dynamic optimisation heuristics for dataflow pipelines	2018	-3.3164814321981635	12.04293913565315	1987289
1987327	EDA	floating-point bit-width optimization for low-power signal processing applications	2002	-2.0686247486772027	12.882421791751087	1987354
1987594	Robotics	automation objects for product service system enabler device	2008	-3.2097976071543948	12.199881290059974	1987621
1987698	EDA	vmodex: a visualization tool for multi-objective design space exploration	2010	-2.700282685224586	11.744983653845726	1987725
1988326	EDA	transaction level modeling for early verification on embedded system design	2009	-2.8243822830073064	11.882238068430436	1988353
1988501	EDA	system validation by three-level modeling synthesis	1971	-2.65244239631538	11.510829065761865	1988528
1988838	Arch	hyperreconfigurable systems: formal concepts, architectures, and applications	2008	-1.859521152678249	12.76799590545685	1988865
1988933	Arch	from application to asip-based fpga prototype: a case study on turbo decoding	2008	-2.2229126053448507	12.091681413895733	1988960
1989062	EDA	system modeling, hardware-software codesign, and mixed modeling with hardware description languages	1995	-2.1697443647814487	11.447116776099586	1989089
1989291	EDA	design exploration and hw/sw rapid prototyping for real-time system design	2005	-2.6087064230327286	12.254033419385074	1989318
1989427	HCI	automatic adl-based assembler generation for asip programming support	2005	-1.726577969793016	11.972613708876345	1989454
1989782	EDA	a new performance evaluation approach for system level design space exploration	2002	-1.6913723974699435	12.98312617185234	1989809
1989951	HCI	yawn: yet another wearable toolkit	2018	-2.612696411846432	11.718819735110936	1989978
1990062	Arch	rapid hardware prototyping on rpm-2	1998	-2.1255274704179365	12.328578433216359	1990089
1990194	EDA	hardware/software resolution of pipeline hazards in pipeline synthesis of instruction set processors	1993	-1.9320734832570583	12.377149093797769	1990221
1990291	EDA	a development and validation platform for communication soc design	2006	-2.588870269847184	12.14249558416626	1990318
1990313	EDA	development of portable sound effector	2011	-2.6560903766787822	12.067703738542617	1990340
1990648	EDA	instructionless general purpose coarse-grained reconfigurable processor performance in encryption	2017	-1.7678590124798197	13.101463166634796	1990675
1991620	EDA	an xdl alternative for interfacing rapidsmith and vivado	2016	-2.6317682142205108	11.686283171540026	1991647
1992018	Arch	impulse c vs. vhdl for accelerating tomographic reconstruction	2010	-1.772529002643193	12.12585479869977	1992045
1993072	EDA	a domain-specific cell based asic design methodology for digital signal processing applications	2004	-2.98513433300646	12.687742438353267	1993099
1994267	Arch	simulation of a horizontal bit-sliced processor using the isps architecture simulation facility	1981	-1.4865063640657983	11.621324772980106	1994294
1995055	Arch	architecture-based software designs for sdr's	2015	-2.331904048039612	13.142243809846532	1995082
1995480	Arch	a compiler-friendly and low-power dsp architecture	2005	-1.7535161368243877	12.331918463575047	1995507
1995557	Arch	performance of the ramlink memory architecture	1994	-2.701535976414435	11.946573052227563	1995584
1995972	Arch	efficient execution of programs with pipeline configuration of reconfigurable multiprocessor.	1986	-1.510172676896387	12.849954070264847	1995999
1996463	EDA	automatic c code manipulation and transformation to rapid embedded systems design	2015	-1.7678311297819433	11.743963643325465	1996490
1996574	EDA	a vlsi architect's assistant (abstract)	1986	-2.7376064174487214	12.066481576729126	1996601
1996753	Arch	a double-data rate (ddr) processing-in-memory (pim) device with wideword floating-point capability	2006	-1.943161941098985	13.088586141380356	1996780
1996874	Robotics	automation system architecture for barcode region detection algorithm	2016	-1.7954971872874161	11.539429125970425	1996901
1996985	EDA	efficient use of communications between an fpga's embedded processor and its reconfigurable logic	2006	-1.7951332491110332	12.468839120933435	1997012
1997077	EDA	a new integer linear programming formulation for the scheduling problem in data path synthesis	1989	-2.590400675280537	12.353260515899635	1997104
1997097	EDA	evaluation of high-level synthesis techniques for memory and datapath tradeoffs in fpga based soc architectures	2015	-1.58394289804941	13.106910799846412	1997124
1997441	EDA	continuous live-tracing as debugging approach on fpgas	2017	-3.0233096682182623	12.324142285584983	1997468
1999874	EDA	an efficient performance improvement method utilizing specialized functional units in behavioral synthesis	2008	-2.5003697262078823	12.906115766375756	1999901
2000164	EDA	noc-based hardware function libraries for running multiple dsp algorithms	2013	-2.547811455941123	13.009767348498904	2000191
2000987	EDA	system level performance assessment of soc processors with systemc	2007	-2.1368865172981746	12.599677367963402	2001014
2001398	EDA	a runtime relocation based workflow for self dynamic reconfigurable systems design	2009	-2.3389801409278	12.405344675630994	2001425
2001483	EDA	design of ip media accelerator	2007	-1.8577029764810518	12.401356248139665	2001510
2001803	EDA	an optimization method focusing on fixed-point arithmetic in applications for dynamically reconfigurable processor	2007	-1.4418647951401518	11.75077557831882	2001830
2002220	EDA	interactive system-level partitioning with partif	1994	-2.496281599677601	11.842493734647007	2002247
2002582	EDA	an interactive design space exploration tool for dependable integrated circuits	2016	-3.3614071223650845	12.759999568234294	2002609
2002748	EDA	adl-based specification of implementation styles for functional simulators	2011	-1.935127643958757	11.896647478330042	2002775
2002963	EDA	architectural exploration in biomedical hardware design using a novel behavioral synthesis methodology	2009	-2.7884900660683383	12.743316856350186	2002990
2003729	EDA	high-level synthesis of hw tasks targeting run-time reconfigurable fpgas	2007	-2.1886249286882777	12.449230025310989	2003756
2003919	EDA	implementation of a 1oo2-risc-architecture on fpga for safety systems	2008	-2.8386344539280737	12.435565722369914	2003946
2004184	EDA	apices - rapid application development with graph pattern	1998	-2.2049005006457127	11.833308404259453	2004211
2004204	EDA	an efficient logic emulation system	1993	-2.7108873589297824	13.096432753818526	2004231
2004249	PL	linear analysis and optimization of stream programs	2003	-1.5026169332636194	12.056599145039403	2004276
2004496	EDA	design and development of high-speed data acquisition system with cyclone fpga	2016	-2.8023975040816773	11.753220139882808	2004523
2004649	Arch	parallel hardware/software architecture for the bwt and lz77 lossless data compression algorithms	2006	-1.4456499787793302	12.85925522211126	2004676
2004788	EDA	rapido: a modular, multi-board, heterogeneous multi-processor, pci bus based prototyping framework for the validation of soc vlsi designs	2002	-2.8765090797823287	12.598844167907028	2004815
2006139	EDA	coarse-grained reconfigurable architecture design space exploration	2001	-2.028622121710226	11.482958998517267	2006166
2006165	EDA	power-efficient re-gridding architecture for accelerating non-uniform fast fourier transform	2014	-1.464476735271905	11.455489877750509	2006192
2006299	EDA	new advanced library format standard approved	2003	-3.289268119284692	11.654376475061516	2006326
2006547	EDA	a system on chip dedicated to pipeline neighborhood processing for mathematical morphology	2008	-1.8409205455737416	12.21422371945271	2006574
2006896	EDA	impact: a high-level synthesis system for low power control-flow intensive circuits	1998	-2.8424108163065496	12.87479834934578	2006923
2007515	EDA	a mapping methodology for code trees onto lut-based fpgas	2000	-1.839144558048096	12.344396622574589	2007542
2007568	Arch	multi-core: adding a new dimension to computing	2010	-3.061450623001563	13.149294188120356	2007595
2007745	SE	an integrated platform for heterogeneous reconfigurable computing	2007	-1.9337853560214688	12.199927700087454	2007772
2008505	Robotics	minimalistic architecture for reconfigurable audio beamforming	2010	-1.835651606209832	12.266291629588931	2008532
2009053	NLP	high level pre-synthesis optimization steps using hierarchical conditional dependency graphs	1999	-2.6329345746831967	11.58684728799274	2009080
2009148	EDA	just in time assembly of accelerators	2016	-1.7380365652077896	12.259360098717972	2009175
2009178	EDA	automatic synthesizable hdl generator for nogap	2012	-1.9198324103122997	12.34077831189978	2009205
2009251	EDA	fpga debugging by a device start and stop approach	2016	-2.9258679144144577	12.110192609225287	2009278
2009330	ML	a reusable inner product unit for dsp applications	1999	-3.0206278124653707	11.616687913812413	2009357
2009668	EDA	maha: a program for datapath synthesis	1986	-2.111079592624108	11.693882973760164	2009695
2010900	Arch	data processing in the firmware systems for logic control based on search networks	2017	-2.156733229037067	11.402875910213305	2010927
2011162	EDA	a multi-processor noc-based architecture for real-time image/video enhancement	2011	-1.6649170184988826	12.93479066596908	2011189
2011192	EDA	systemc-ams requirements, design objectives and rationale	2003	-3.261715487676096	11.412421772091724	2011219
2011739	EDA	an application mapping methodology and case study for multi-processor on-chip architectures	2006	-1.8780518980323568	12.768911819244606	2011766
2012912	EDA	declaratively programmable ultra low-latency audio effects processing on fpga	2014	-1.8667767195461973	12.645786650075367	2012939
2014525	Vision	object oriented prototyping at the system level: an image reconstruction application example	1996	-2.103461117275659	11.927108128234632	2014552
2014983	EDA	a high level soc power estimation based on ip modeling	2006	-2.9019276609549434	12.592407932795483	2015010
2016430	EDA	integrating perl, tcl and c++ into simulation-based asic verification environments	2001	-2.296002810153495	11.770445628979804	2016457
2016641	Robotics	a bayesian network-based framework with constraint satisfaction problem (csp) formulations for fpga system design	2010	-3.1865486501382576	11.793961615769579	2016668
2017390	EDA	hardware-software cosynthesis for run-time incrementally reconfigurable fpgas	2000	-2.433208694505283	13.087946673910912	2017417
2017513	EDA	framework for hardware/software partitioning utilizing bayesian belief networks	1998	-1.783853438608891	11.96212856187908	2017540
2017789	Arch	design of a user-microprogrammable building block	1980	-1.992510707737157	12.382528132798807	2017816
2017898	PL	stream: object-oriented programming of stream architectures using pam-blox	2000	-1.6593815549404334	12.978351060902035	2017925
2017936	EDA	falpem: framework for architectural-level power estimation and optimization for large memory sub-systems	2015	-2.820499278562438	12.91333264982496	2017963
2018209	EDA	from vhdl register transfer level to systemc transaction level modeling: a comparative case study	2003	-2.6721065602449268	11.576362026794095	2018236
2018387	EDA	a workstation environment for boundary scan interconnect testing	1991	-3.303343852764275	11.80325760593573	2018414
2018463	EDA	performance tuning of iterative algorithms in signal processing	2005	-1.7574466388981755	12.550861360320125	2018490
2020093	Arch	application specific adaptive double buffer managed on chip simd co-processor architecture	2003	-1.7067016456648367	11.630992272630289	2020120
2020538	Embedded	assertion-based verification of rtos properties	2010	-2.2032016280833235	11.975704674771139	2020565
2021089	EDA	a collaborative framework for fpga-based cnn design modeling and optimization	2018	-1.4872330571001782	12.420811408687225	2021116
2021278	EDA	a scalable model based rtl framework zamiacad for static analysis	2012	-2.5680343423552148	11.78032951287201	2021305
2021340	EDA	iccad-2013 cad contest in technology mapping for macro blocks and benchmark suite	2013	-2.6934221284566116	11.674625893199424	2021367
2021489	EDA	logic verification methodology for powerpc microprocessors	1995	-3.0830911894375963	12.000475603504755	2021516
2021952	Arch	microcode generation for flexible parallel target architectures	1994	-1.9137983853225893	12.028893366757993	2021979
2022004	EDA	gics: generic interconnection system	2008	-1.6375098441555156	13.14153530665452	2022031
2022049	EDA	r-codesign: codesign methodology for real-time reconfigurable embedded systems under energy constraints	2018	-1.9176898557079167	12.90964027134166	2022076
2023040	HPC	open tiled manycore system-on-chip	2013	-1.5174308311384213	12.712738748535914	2023067
2023041	Embedded	an automated flow to map throughput constrained applications to a mpsoc	2011	-1.6770251358068555	12.427133292406975	2023068
2024687	Arch	a modular wrapper enabling high speed bist and repair for small wide memories	2004	-3.2100854392386893	12.249536094034053	2024714
2025700	HPC	the nov-ii super parallel computer for signal processing	1989	-1.8514955954459087	11.979048443929756	2025727
2025887	EDA	hercules - a system for high-level synthesis	1988	-2.0905067044862653	11.96317043182107	2025914
2026081	Embedded	building real-time embedded applications on qduinomc: a web-connected 3d printer case study (outstanding paper)	2017	-1.7493976167823844	11.64598194568395	2026108
2026115	Arch	asics, processors, and configurable computing	1997	-1.8899623671983747	12.449019127698953	2026142
2026207	EDA	uniform systemc co-simulation methodology for system-on-chip designs	2012	-2.032829198018651	12.287515159559858	2026234
2027382	EDA	a layered adaptive verification platform for simulation, test, and emulation	2004	-2.4478433311309056	12.251770476556635	2027409
2027914	HCI	fpga design productivity - a discussion of the state of the art and a research agenda	2009	-2.2788259754041134	12.310647260362892	2027941
2027935	EDA	automatic formal verification of reconfigurable dsps	2011	-1.7457154393954073	11.86496392918628	2027962
2029664	Arch	rapidsoc: short turnaround creation of fpga based socs	2016	-1.9006586549690832	13.16321132619968	2029691
2029727	Embedded	reconfigurable pipelined sensing for image-based control	2016	-1.4775716781516943	12.729070088060045	2029754
2029823	HPC	scalable communication architectures for massively parallel hardware multi-processors	2012	-2.0108507665074025	13.171919913839	2029850
2030183	Vision	computer vision hardware using the radon transform	1991	-2.246700691175629	12.050015110659544	2030210
2030293	EDA	design of a pseudo-log image transform hardware accelerator in a high-level synthesis-based memory management framework	2014	-1.9272351787807385	12.66492888846314	2030320
2030748	Arch	hyper-acceleration and hw/sw co-verification as an essential part of ibm eserver z900 verification	2002	-2.064700532532341	12.329021954324473	2030775
2030765	EDA	design methodology for construction of asynchronous pipelines with handel-c	2003	-2.3948579533960954	11.825240664527335	2030792
2031526	Arch	future wireless convergence platforms	2005	-2.031550840224124	12.797399439806421	2031553
2031556	Embedded	design of microprogrammed controllers with address converter implemented on programmable systems with embedded memories	2011	-2.7558765104021905	11.734186075176074	2031583
2031827	HPC	machine learning approach for loop unrolling factor prediction in high level synthesis	2018	-1.87619108743541	13.056807371796653	2031854
2031950	EDA	a trace-driven validation methodology for multi-processor socs	2006	-1.96426452409172	12.412632332986725	2031977
2032073	EDA	aspect-oriented rtl hw design using systemc	2014	-2.6250421865305884	11.526895209199235	2032100
2032149	EDA	hardware dwt accelerator for multiprocessor system-on-chip on fpga	2006	-1.866074873415324	12.451776848953529	2032176
2032586	Arch	a useful micropipeline architecture to implement dsp algorithms	1998	-2.635568786487388	12.095898443495223	2032613
2032630	EDA	xdsl systems prototyping using a flexible emulation environment	2003	-2.536923855734102	12.410592586002407	2032657
2032688	EDA	performance-driven clustering of asynchronous circuits	2011	-3.283383869459637	11.922134408949079	2032715
2032716	EDA	using dynamic reconfiguration to reduce the area of a jpeg decoder on fpga	2015	-2.370910904614292	13.041531468413513	2032743
2033427	EDA	hierarchical partitioning in a rapid prototyping environment	1996	-2.9569807100052703	11.887871152755542	2033454
2033619	EDA	cad tool autogeneration of vhdl fft for fpga/asic implementation	2012	-2.10059702235573	12.44280815678956	2033646
2034003	Embedded	face detection on embedded systems	2007	-1.720692010524796	12.324837366633822	2034030
2034550	EDA	specification, implementation and testing of hfsms in dynamically reconfigurable fpgas	1999	-2.6795881307166862	11.355265734457008	2034577
2034865	NLP	systemc ams extensions: new language - new methods - new applications	2009	-2.9988506034723144	11.548361964716932	2034892
2035977	EDA	developing micropipeline wavefront arbiters	1994	-1.7144048228418503	11.768500821125267	2036004
2036061	EDA	a customizable monitoring infrastructure for hardware/software embedded systems	2014	-2.120727437579116	12.095107625894055	2036088
2036163	EDA	data memory power optimization and performance exploration of embedded systems for implementing motion estimation algorithms	2003	-1.801047768826176	12.953240704265962	2036190
2036597	EDA	high-bandwidth address generation unit	2009	-1.5411560867572085	11.99406213479354	2036624
2036707	EDA	generic architecture description for retargetable compilation and synthesis of application-specific pipelined ips	2006	-2.3686103093377815	12.16794910507093	2036734
2036977	EDA	design of instruction decode logic for dual-issue superscalar processor based on leon2	2013	-1.8111124867838	11.676742835952489	2037004
2037225	Visualization	algorithm clustering for multi-algorithm processor design	2013	-1.7171759772031059	12.497633469826024	2037252
2037322	EDA	global optimization approach for architectural synthesis	1993	-2.383572609769569	12.647064511915081	2037349
2037361	EDA	verification-aware microprocessor design	2007	-2.7278861146840843	11.51851086966601	2037388
2038294	EDA	advanced dma controller for 16-bit microcomputer systems	1984	-2.443093689907463	12.669577840462027	2038321
2038332	EDA	membrane-based design and management methodology for parallel dynamically reconfigurable embedded systems	2012	-1.8629494830960944	12.615397414475474	2038359
2040080	Visualization	application design for configurable computing	1997	-2.936881031021493	12.668881011435206	2040107
2040354	EDA	synthesis of systems specified as interacting vhdl processes	1996	-2.2644062057036	11.480651561955137	2040381
2040767	Logic	hardware synthesis of high-level c constructs	2015	-2.3477407680519087	11.32405022169317	2040794
2040859	EDA	the redundant cell adder	1991	-2.6655547506868245	12.508459027258347	2040886
2042270	HPC	integrating multiple parallel simulation engines for mix-technogy parallel simulatio	2002	-3.0239512678016007	11.695354461243806	2042297
2043079	ML	bit-sliced vlsi algorithm for search and sort	1984	-2.235209090217607	11.529582306434705	2043106
2043083	EDA	reachability analysis for formal verification of systemc	2002	-2.8298036336970056	11.51174547035199	2043110
2043232	EDA	systemverilogcsp: modeling digital asynchronous circuits using systemverilog interfaces	2011	-2.699466030753148	11.435989515874212	2043259
2043256	HCI	hw/sw specification using oom techniques	1996	-2.666689192629011	11.855653005493624	2043283
2043623	EDA	automated generation of an efficient mpeg-4 reconfigurable video coding decoder implementation	2010	-1.9142013764789072	11.900719636872456	2043650
2043859	EDA	high level synthesis design methodologies for rapid prototyping digital control systems	2012	-2.6056928814972884	12.071686079417367	2043886
2044415	Arch	design of special-purpose vlsi chips: example and opinions	1980	-1.7935692003585202	11.3042902041194	2044442
2044477	EDA	a platform-based methodology for system-level mixed-signal design	2010	-3.1259278145590508	12.02453765855061	2044504
2044716	Arch	presilicon modeling: challenges in the late cmos era	2005	-2.5490868565072886	13.14170537609117	2044743
2044915	EDA	buffer controller-based multiple processing element utilization for dataflow synthesis	2011	-1.6943541882991684	12.872103333973875	2044942
2045095	Embedded	performance/energy optimization of dsp transforms on the xscale processor	2007	-1.7813073313955805	12.712912183608214	2045122
2045676	Arch	custom instruction hardware integration within a soc hybrid environment	2011	-1.7672538843150019	12.651527158199293	2045703
2046477	EDA	a hierarchical test scheme for system-on-chip designs	2002	-3.2944509807454803	12.241134131229524	2046504
2047308	Arch	designing and validating process-variation-aware cell libraries	2007	-3.123362873004061	11.781677021655526	2047335
2048225	Embedded	synthesis of optimal interfaces for hierarchical scheduling with resources	2008	-1.4504140295277488	13.147049969223616	2048252
2048415	SE	managing the asic design to test process	1988	-3.2261325461430035	11.688291172975056	2048442
2048484	HCI	the yate fail-safe interface: the user's point of view	2002	-3.1638257441996136	12.206822154332139	2048511
2049004	EDA	communication-driven automatic virtual prototyping for networked embedded systems	2014	-2.473670380748207	11.877268888690988	2049031
2049008	EDA	rapid design space exploration of a reconfigurable instruction-set processor	2009	-1.979777125752496	11.532200939953313	2049035
2049034	Arch	an fpga-based rfid baseband processor using a risc-v platform	2018	-2.8094442910481505	12.29975943444108	2049061
2049553	EDA	embedded software generation from system level specification for multi-tasking embedded systems	2005	-1.9784005014361303	12.024967591524634	2049580
2050405	Arch	xtensa: a configurable and extensible processor	2000	-2.1140917200496507	12.262786961227405	2050432
2050520	Robotics	an agent-based mobile robot system using configurable soc technique	2006	-1.6073948325829819	13.125964162104149	2050547
2051077	HPC	network on chip based multi-function image processing system using fpga	2015	-1.8448677623945042	12.750179918056872	2051104
2051443	EDA	design validation of multithreaded architectures using concurrent threads evolution	2009	-2.1797508251239184	12.06684011850932	2051470
2051875	EDA	the new framework of applications: the aladdin system	2003	-1.7516731230330078	11.377001197370602	2051902
2051938	EDA	opensparc processor evaluation using virtex-5 fpga and high performance embedded computing (hpec) benchmark suite	2014	-1.7872054789898353	12.185648394877761	2051965
2052683	Logic	memory aware hls and the implementation of ageing vectors	2004	-2.054398259905498	12.554034263761766	2052710
2052774	EDA	a processor for iot applications: an assessment of design space and trade-offs	2016	-2.293333301284419	13.186997077254627	2052801
2052846	EDA	early performance-cost estimation of application-specific data path pipelining	2010	-2.2543320976186854	12.612138800028069	2052873
2052920	Arch	using the intel 8741 universal peripheral interface	1978	-1.920179830247845	11.783673200112435	2052947
2053677	Arch	new directions for micro- and system architectures in the 1980s	1981	-3.2910162261208438	12.629027623443902	2053704
2053949	Arch	architecture and design of ge1, a fccm for golomb ruler derivation	1998	-1.9587506163121848	11.846224392763329	2053976
2054357	EDA	system level specification in lava	2003	-2.4289266911500054	11.722806574634626	2054384
2054406	Embedded	hardware reduction for compositional microprogram control unit dedicated for cpld systems	2013	-2.796317585333183	11.308944962667036	2054433
2055403	Embedded	towards automatic synthesis of a class of application-specific sensor networks	2002	-1.8604539393731103	13.063695324739339	2055430
2055977	EDA	multi-granularity metrics for the era of strongly personalized socs	2003	-1.5078958443495571	12.512579448680219	2056004
2056098	EDA	an example of integrated circuit design based on silicon compilation: the scpc1 (silicon compiler pyramidal chip)	1989	-3.1029763732624467	11.293392663010993	2056125
2056196	EDA	superpipelined control and data path synthesis	1992	-2.126438703606968	12.455329039310644	2056223
2056494	Embedded	duplicated control unit based embedded fault-masking systems	2017	-2.8141717240101327	12.122497650672605	2056521
2056685	Theory	systolic traffic modelling in network on chip	2014	-2.6852692160082663	11.566447601510651	2056712
2057045	Arch	specifying and compiling applications for rapid	1998	-2.0508579265319566	11.445144932794001	2057072
2057167	SE	a software-based methodology for the generation of peripheral test sets based on high-level descriptions	2007	-3.2939968896205913	12.079120945635696	2057194
2057178	EDA	system synthesis using behavioural descriptions	1990	-1.6497469291972109	12.349499900807853	2057205
2057253	AI	life expectancy of standards (panel abstract).	1993	-3.184428232357265	12.183001365969856	2057280
2057381	EDA	a discrete fourier-cosine transform chip	1986	-2.924222146745272	12.27432121970237	2057408
2057405	EDA	tlm: crossing over from buzz to adoption	2007	-3.0869827593384502	11.990110130425869	2057432
2057473	EDA	a systemc-based verification methodology for complex wireless software ip	2004	-2.7597300839506267	12.247104465922927	2057500
2057595	EDA	a methodology and algorithms for the design of hard real-time multitasking asics	1999	-2.10457894055217	12.940721684437252	2057622
2057703	SE	component reuse in b using acl2	2005	-2.3434881192983075	11.321708165302816	2057730
2057737	EDA	optimized architecture of high order cic filters	2013	-2.7517117400435227	12.104318463205233	2057764
2057785	EDA	automating formal verification of customized soft-processors	2011	-1.8522175985750824	11.88159818607101	2057812
2058051	EDA	a dynamic reconfigurable hardware/software architecture for object tracking in video streams	2006	-1.7877280346271074	12.30015729503532	2058078
2058102	Arch	fast evolution of custom machine representations	2005	-1.460427535857764	11.642502355124645	2058129
2058126	Embedded	automatic building of executable models from abstract soc architectures made of heterogeneous subsystems	2004	-2.1561909694328962	11.921046964826305	2058153
2058327	EDA	panel: future soc verification methodology: uvm evolution or revolution?	2014	-3.3260317091757634	12.409180740473285	2058354
2058343	Robotics	special computer architectures for robotics: tutorial and survey	1989	-1.862621299148548	11.699236271193822	2058370
2058665	HPC	exploration of compiler optimization sequences using clustering-based selection	2014	-1.4954506926112296	12.484152214529553	2058692
2060009	Embedded	from the eic: building and verifying hardware at a higher level of abstraction	2009	-2.6171619558472754	12.133806502319516	2060036
2060212	EDA	unifying wire and time scheduling for highlevel synthesis	2018	-1.8416541784101883	11.913019677757092	2060239
2060285	Arch	pinnacle: ibm mxt in a memory controller chip	2001	-1.6176797595468169	13.18888357528347	2060312
2060364	EDA	functional modeling techniques for efficient sw code generation of video codec applications	2006	-1.7226506808399202	12.583791747351734	2060391
2060470	Logic	a coverage-driven constraint random-based functional verification method of memory controller	2008	-2.702469386950066	11.878453445079082	2060497
2060703	Embedded	a mapping methodology for space-time adaptive processing in heterogeneous processors environment	2006	-1.8436438551516348	12.365997567627142	2060730
2061467	EDA	exact and heuristic methods of assignment driven scheduling for data-path synthesis applications	2000	-2.812723167848952	12.366269612318414	2061494
2061523	EDA	parametric design for reconfigurable software-defined radio	2009	-2.6300944114009908	12.424870836910069	2061550
2061634	EDA	automatic insertion of low power annotations in rtl for pipelined microprocessors	2006	-3.252936293541876	12.302900215024131	2061661
2061747	Arch	synthesising an asynchronous dma controller with balsa	2000	-2.9842349567278625	11.709928763810467	2061774
2062145	Embedded	idea1: a systemc-based system-level simulator for wireless sensor networks	2010	-2.151843353181322	12.2963731814203	2062172
2062366	EDA	supporting system-level power exploration for dsp applications	2000	-2.758165442205538	12.525676812846624	2062393
2062467	EDA	high performance and area efficiency design of global register file for coarse-grained reconfigurable cryptographic processor	2016	-2.2683958747522226	11.422999132572473	2062494
2062491	EDA	a reconfigurable asip-based approach for high performance image signal processing	2012	-2.092350918572832	12.57456578804416	2062518
2062648	EDA	a methodology for hardware architecture trade-off at different levels of abstraction	1997	-2.4579551312961296	11.708773290846604	2062675
2062741	Arch	micro-task processing in heterogeneous reconfigurable systems	2005	-2.0852002442688016	13.13853070578617	2062768
2062767	EDA	design of fixed-point rounding operators for the vhdl-2008 standard	2012	-1.9185910119699576	11.993499730012898	2062794
2063224	Arch	automated design space exploration for dsp applications	2009	-2.704329860923574	12.055437744464855	2063251
2063733	HPC	generalized graph connections for dataflow modeling of dsp applications	2018	-1.7705911845157334	12.507603157579355	2063760
2063774	EDA	improving design turnaround time via two-levels hw/sw co-simulation	1997	-2.2275690341186603	12.34134703550817	2063801
2063783	EDA	replacing testing with formal verification in intel coretm i7 processor execution engine validation	2009	-2.6319697624622056	11.450811876303101	2063810
2063853	HPC	a complete development environment for image processing applications on adaptive computing systems	1999	-1.6831609250626103	11.707000585597635	2063880
2064148	EDA	digital circuit testing on a network of workstations	1994	-2.8911370398938963	11.615133270899953	2064175
2065127	Arch	robox: an end-to-end solution to accelerate autonomous control in robotics	2018	-1.4416223113887057	12.133524278119069	2065154
2065588	Arch	the role of engineering in the evolving technology/automation interface	1981	-3.2919726089375496	12.792427629592993	2065615
2065649	EDA	from specification to hardware device: a synthesis algorithm	2003	-2.923461983433772	11.3904270826839	2065676
2066273	Arch	denver: nvidia's first 64-bit arm processor	2015	-2.037916500421169	13.12546392433164	2066300
2066525	Embedded	socrocket - a virtual platform for the european space agency's soc development	2014	-2.0017193796149186	12.394857152533508	2066552
2066533	EDA	a methodology for design space exploration in embedded dsp applications	2006	-2.2591152812209754	11.988204428329079	2066560
2066923	Arch	a historical overview of computer architecture	1988	-3.3497660876997037	12.73659779739197	2066950
2067221	SE	design of h.264/avc-based software decoder for mobile phone	2006	-2.4639854656186118	12.966522864479499	2067248
2068000	EDA	timing analysis in high-level synthesis	1992	-3.283442668436675	11.687606275858224	2068027
2068930	EDA	high-level algorithm and architecture transformations for dsp synthesis	1995	-2.2855147154499997	11.859714236480027	2068957
2069275	EDA	scalable core-based methodology and synthesizable core for systematic design environment in multicore soc (mcsoc)	2006	-1.9278377138309517	12.655490625288158	2069302
2069341	EDA	system-level modeling and simulation with intel® cofluent™ studio	2015	-1.8900587543056744	11.834623536542082	2069368
2069366	EDA	evolutionary ip assignment for efficient noc-based system design using multi-objective optimization	2009	-2.5673867909101267	13.137377601833705	2069393
2069598	EDA	architectural exploration using verilog-based power estimation: a case study of the idct	1997	-3.296861474164185	12.726639801391105	2069625
2070371	EDA	cloud-based design and virtual prototyping environment for embedded systems	2016	-1.7298271682985766	12.082534162186954	2070398
2070380	EDA	in-system fpga prototyping of an itanium microarchitecture	2000	-2.5617562051680296	11.755433911191785	2070407
2070391	EDA	temporal floorplanning using the three-dimensional transitive closure subgraph	2007	-2.345190559577724	12.313415422375837	2070418
2071165	EDA	design of an fpga-based ip using spartan-3e embedded system	2011	-2.7860613122043936	12.580849048944595	2071192
2071560	EDA	automatic generation of s-lam descriptions from uml/marte for the dse of massively parallel embedded systems	2015	-1.854232866543037	11.88690346205709	2071587
2071739	EDA	exploration of an adaptive noc architecture on fpga dedicated to multi and hysperspectral algorithm for art authentication	2010	-2.120062650037583	12.695691774197604	2071766
2071763	EDA	systematic design space exploration of floating-point expressions on fpga	2017	-2.5193697412662277	12.855130305290825	2071790
2071928	Visualization	architecture of the we32200 chip set	1988	-1.5709259892045733	11.859587767724804	2071955
2072057	Arch	a prototype engineering tester for microcode and hardware debugging	1984	-2.305421427149972	11.474025637737324	2072084
2072575	Arch	high performance 3d-fft implementation	2013	-1.5161782164427164	13.116741305784457	2072602
2073224	Visualization	systolic fft processors: past, present and future	2006	-3.2379310714360563	12.815186390187929	2073251
2073642	EDA	floorplanning for partially reconfigurable fpgas	2011	-2.7691260826676043	13.054755396992473	2073669
2073873	EDA	alternatives in fpga-based sad implementations	2002	-2.637955413944189	11.902804614714618	2073900
2073909	Robotics	a model-based self-adaptive approach to image processing	2004	-1.4947792314720023	11.556679677186933	2073936
2074147	EDA	development of soc virtual platform for iot terminals based on onem2m	2017	-3.051223140291613	12.224980609992109	2074174
2074944	EDA	a new event driven testbench synthesis engine for fpga emulation	2011	-2.5747244068914314	11.67122549102491	2074971
2075765	EDA	guest editorial: special issue on self-aware systems on chip	2018	-2.7651966720376326	13.183458447020788	2075792
2076446	Arch	a digital signal processor with ieee floating-point arithmetic	1988	-2.2508029837232817	12.648923368329834	2076473
2076642	EDA	the minimization of hardware size in reconfigurable embedded platforms	2008	-1.7305620611031256	13.012782400670314	2076669
2076981	EDA	automated energy/performance macromodeling of embedded software	2004	-1.7943503885966712	13.178896450514175	2077008
2077254	EDA	specification and synthesis of real-time embedded distributed and parallel multiprocessor-based signal processing systems	2000	-2.0463670454782363	12.184461942256437	2077281
2077569	EDA	design flow improvements for embedded wireless receivers	2004	-2.8685836669744336	12.536318013164639	2077596
2077711	EDA	the yorktown simulation engine: introduction	1982	-1.830466332306812	11.856950791822436	2077738
2077730	EDA	an alternate wire database for xilinx fpgas	2004	-2.602943702133872	12.45647741863529	2077757
2078701	EDA	over-clocking of linear projection designs through device specific optimisations	2014	-2.503976625609924	12.970117571304113	2078728
2079322	EDA	cim: hardware support for multi-cos isolation of rf-ucard	2008	-2.5705311564196376	13.120737344772733	2079349
2079420	Arch	a multicomputer system with dynamic architecture	1979	-1.5442316634904851	12.071315068455286	2079447
2080053	PL	programmatic control of a compiler for generating high-performance spatial hardware	2017	-1.5823398355917833	11.844776146509034	2080080
2081207	EDA	optimal temporal partitioning based on slowdown and retiming	2006	-1.9726153811019616	12.777864876314965	2081234
2081310	EDA	race: a rapid, architectural simulation and synthesis framework for embedded processors	2010	-2.6863229887301703	12.13694712993216	2081337
2081648	EDA	a gradual scheduling framework for problem size reduction and cross basic block parallelism exploitation in high-level synthesis	2013	-1.7280779692316768	12.06664132105797	2081675
2082120	EDA	internal and external bitstream relocation for partial dynamic reconfiguration	2009	-2.439571886181601	13.044711451572633	2082147
2083503	EDA	flexible design of sparc cores: a quantitative study	1999	-3.318388452080669	12.168109803978178	2083530
2084756	DB	"""book review: """"complexity management in fuzzy systems: a rule base compression approach"""", alexander gegov"""	2008	-2.694518925831567	12.062746082619176	2084783
2084873	EDA	influence of fixed-point dsp architecture on computation accuracy	2002	-1.990665085247573	11.761280156397946	2084900
2085312	EDA	extensible open-source framework for translating rtl vhdl ip cores to systemc	2013	-2.2285358554009624	11.755494285655065	2085339
2085940	EDA	rapid prototyping of a co-processor based engine knock detection system	1998	-2.20054505065072	12.199445337551118	2085967
2086027	EDA	metacore: an application specific dsp development system	1998	-2.207753224723963	12.078887204639981	2086054
2086202	EDA	vhdl system-level specification and partitioning in a hardware/software co-synthesis environment	1994	-1.905413379396288	11.752472892415467	2086229
2086713	EDA	automatic generation of application-specific systems based on a micro-programmed java core	2005	-1.8074467639963587	12.251408548397515	2086740
2087445	EDA	fast and accurate performance simulation of embedded software for mpsoc	2009	-1.6589096255879083	12.667001492468595	2087472
2087905	Visualization	the iris workstation	1984	-1.6468762701936162	11.318725160515651	2087932
2088462	EDA	platform modeling for exploration and synthesis	2010	-2.4754028556839103	11.845779965572712	2088489
2088730	EDA	uml design for dynamically reconfigurable multiprocessor embedded systems	2010	-2.0062739135860688	12.439366053787214	2088757
2088836	EDA	tool-supported design space exploration of a processor system for sift-feature detection	2017	-1.9895106484522656	12.143280353432232	2088863
2088971	Robotics	power: a parallel-optimization-based framework towards edge intelligent image recognition and a case study	2018	-2.3005839492842988	11.652543929467713	2088998
2089052	EDA	overview of applying reachability analysis to verifying a physical microprocessor	2011	-2.6983722927632505	11.402710703754268	2089079
2089570	EDA	a reconfigurable dsp board based on cordic elements	1994	-2.0575056153881537	11.838592298823176	2089597
2090946	EDA	enabling dynamic and partial reconfiguration in xilinx sdsoc	2016	-1.6767235546816357	12.503363130571215	2090973
2091332	EDA	operation set customization in retargetable compilers	2011	-1.9275936571382228	12.020061341183018	2091359
2091469	EDA	a global mode instruction minimization technique for embedded dsps	1996	-2.3523184962723174	11.433489973076243	2091496
2091525	EDA	autonft: architecture synthesis for hardware dft of length-of-coprime-number products	2017	-1.5799405640234747	11.535742740705409	2091552
2091535	EDA	fpga-based lookup circuit for session-based ip packet classification	2007	-2.12958828210927	12.22887211030061	2091562
2091544	EDA	combining serialisation and reconfiguration for fpga designs	2000	-2.122987593168221	12.180280453566912	2091571
2091672	EDA	the design context of concurrent computation systems	2002	-2.501368115728118	11.777813209966965	2091699
2091676	EDA	a programmable telephone rate meter: a hardware/software codesign case study	1997	-2.7953619125269493	11.563197886486318	2091703
2091868	Embedded	implementation of embedded linux systems on fpga based circuits for real time process control	2015	-2.2571777116067886	11.78794730361856	2091895
2091900	Arch	a unified uvm architecture for flash-based memory	2017	-2.7935336076363098	12.356779254585796	2091927
2091926	Arch	intel nehalem processor core made fpga synthesizable	2010	-2.3604719164805013	12.82907169715866	2091953
2092116	EDA	design and use of a system-level specification and verification methodology	1995	-2.418443724758935	11.312273349703226	2092143
2092366	EDA	a low-power image convolution algorithm for variable voltage processors	2003	-1.4544621214449192	12.899893010940565	2092393
2092457	Metrics	design methodology and software tool for estimation of multi-level instruction cache memory miss rate	2007	-1.7486296534022876	12.84420719139543	2092484
2092580	Robotics	design and development of multi-wavelet image fusion system based on rf5 framework	2016	-2.312829760921461	11.613615193673684	2092607
2092772	EDA	implementation of an embedded dual-core processor for portable medical electronics applications	2013	-2.7974891681869614	12.633746167427988	2092799
2093288	EDA	vhdl-based rapid hardware prototyping using fpga technology	1995	-2.5971625367642184	11.915293910632911	2093315
2094991	Embedded	introduction to the two special issues on memory	2002	-2.6778382645185363	13.194474896740733	2095018
2095293	Embedded	a low-cost emulation system for fast co-verification and debug	2011	-2.598044449605426	11.943203368473537	2095320
2095442	EDA	an integrated design environment for performance and dependability analysis	1997	-3.0914329714915403	11.561993475071008	2095469
2096013	EDA	object-oriented modeling and co-simulation of embedded systems	1999	-2.7813869606791384	11.546677805377787	2096040
2096168	EDA	flexible modeling environment for embedded systems design	1994	-2.4136218079329006	11.683739756320984	2096195
2096329	EDA	the implementation of a fpga hardware debugger system with minimal system overhead	2004	-3.2487632712857595	11.717368040265525	2096356
2096574	HPC	power tile optimization and packaging for efficient temperature management of asic's in networking applications	2015	-3.3388360452235557	11.365895448067553	2096601
2096746	EDA	a high density and high data transfer rate flexible disk drive for insertion to the pcmcia type-ii slot	2002	-2.2905894013820665	11.484860910500073	2096773
2096906	EDA	towards evolvable ip cores for fpgas	2003	-3.0116136096869077	11.470943626442102	2096933
2097994	EDA	design architecture of generic dft/dct 1d and 2d engine controlled by sw instructions	2010	-2.1507345914321547	12.409658768466608	2098021
2098093	EDA	building real-time hdtv applications in fpgas using processors, axi interfaces and high level synthesis tools	2011	-2.420462126449209	11.8904543755796	2098120
2098325	EDA	hypermedia processors: design space exploration	1998	-1.5138221357200237	12.799999555522339	2098352
2098469	Arch	harp: an open architecture for parallel matrix and signal processing	1993	-1.8619879620756667	12.375841296540434	2098496
2098875	EDA	open systemc simulator with support for power gating design	2012	-3.3099020524705023	12.301589843980349	2098902
2099638	EDA	a comparison of fpga and fpaa technologies for a signal processing application	2009	-3.2412300926068567	11.487019254718486	2099665
2100558	EDA	flexibility measurement of domain-specific reconfigurable hardware	2004	-2.3457341326937384	12.128949676451251	2100585
2101192	EDA	optimal contexts for the self-test of coarse grain dynamically reconfigurable processors	2007	-3.106096884690136	12.506747737764005	2101219
2101756	HPC	fpga based high performance double-precision matrix multiplication	2009	-1.9048354933486196	13.019983125356354	2101783
2101834	EDA	modeling and verification of pipelined embedded processors in the presence of hazards and exceptions	2002	-2.6070695392031573	11.609148771623733	2101861
2102082	EDA	implementing the best processor cores	2008	-3.1277585961308616	12.540636158636028	2102109
2102671	EDA	a fast and accurate methodology for power estimation and reduction of programmable architectures	2013	-2.3758409372821427	13.187562961449899	2102698
2102704	Arch	optimizing opencl applications on xilinx fpga	2016	-1.9162521938111816	12.474106847089734	2102731
2103457	EDA	a hypertransport chip-to-chip interconnect tunnel developed using systemc	2005	-3.3332702722466894	13.127939321102824	2103484
2103487	EDA	rvc: a multi-decoder cal composer tool	2010	-2.0998733161097376	11.305319889338715	2103514
2103984	EDA	fast sta prediction-based gate-level timing simulation	2014	-1.9989354666733985	13.113439161959755	2104011
2104161	EDA	a new computing model for c-like hardware description languages	2006	-2.5946864056613648	11.698167447758632	2104188
2104578	Arch	improving fpga performance and area using an adaptive logic module	2004	-2.935076089853685	12.976010499884445	2104605
2104763	EDA	a hardware/software co-design system using configurable computing technology	1998	-2.460118813558445	11.706451832018931	2104790
2104888	EDA	impede: a multidimensional design-space exploration framework for biomedical-implant processors	2010	-2.0344938922114504	12.748174665909927	2104915
2105210	EDA	multiple modular very long instruction word processors based on field programmable gate arrays	2007	-1.9134899044737124	12.246261759179745	2105237
2105275	EDA	fpga technology snapshot: current devices and design tools	2000	-2.6060865751560094	12.088822872868295	2105302
2105616	Arch	single cycle risc-v micro architecture processor and its fpga prototype	2017	-2.326462686168276	12.531236790559568	2105643
2106177	EDA	automated synthesis of fsmd-based accelerators for hardware compilation	2012	-1.5171674555485095	12.356241919321851	2106204
2106228	EDA	on mixed abstraction, languages, and simulation approach to refinement with systemc ams	2010	-2.268207316297334	11.622553287382292	2106255
2106496	SE	design management requirements for hardware description languages	1995	-2.9009442968666765	11.354897145735535	2106523
2106823	Arch	guest editors' introduction: multiprocessor systems-on-chips	2005	-2.2222777184774447	11.968239311495994	2106850
2106895	EDA	power/energy estimation in socs by multi-level parametric modeling	2005	-2.99692778784574	12.549429407386794	2106922
2106948	EDA	a system verification strategy based on the bst infrastructure	1999	-2.8488533580338857	11.708864092840347	2106975
2107019	EDA	high-level model of sensor architecture for hardware and software design space exploration	2012	-2.2736162731995013	12.988229407285312	2107046
2107031	EDA	peas-i: a hardware/software co-design system for asips	1993	-1.8795458669782477	12.480536006224794	2107058
2107676	EDA	efficient mapping of an image processing application for a network-on-chip based implementation	2009	-2.2440664920379056	12.790492548136992	2107703
2108193	EDA	implementation of the communication protocols spi and i2c using a fpga by the hdl-verilog language	2014	-2.750433945860483	12.302153805095386	2108220
2108440	Robotics	soc debug challenges and tools	2006	-3.287729390588869	12.053776305317285	2108467
2108676	HPC	data-driven regular reconfigurable arrays: design space exploration and mapping	2005	-2.049214335642474	12.645499181861524	2108703
2109442	SE	automatic functional test program generation for pipelined processors using model checking	2002	-2.8913856836831444	11.285391833894554	2109469
2109765	EDA	design methodology and trade-offs analysis for parameterized dynamically reconfigurable processor arrays	2007	-2.97504022555762	12.802628902626926	2109792
2109906	EDA	using fpga-soc interface for low cost iot based image processing	2016	-2.2321830739729323	12.399504138453839	2109933
2109930	EDA	on hardware synthesis and implementation of plc programs in fpgas	2016	-1.8640612996851211	12.017579381212885	2109957
2111057	HPC	the suprenum vector floating-point unit	1988	-1.6458430217481108	11.72878450633701	2111084
2111916	EDA	metronomy: a function-architecture co-simulation framework for timing verification of cyber-physical systems	2014	-2.804831850085061	12.055059951257567	2111943
2112208	HPC	major capacity, data rate, and reliability advances in ibm longitudinal magnetic tape recording technology	1994	-3.0985393319754646	13.130244330011285	2112235
2112851	EDA	multi-objective co-exploration of source code transformations and design space architectures for low-power embedded systems	2004	-2.1232951005167187	13.162009180855256	2112878
2113075	EDA	integration of sdl and vhdl for high-level digital design	1992	-2.711763614800472	11.291693847639296	2113102
2113241	EDA	tpar: place and route tools for the dynamic reconfiguration of the fpga's interconnect network	2014	-2.9434763107476303	13.0659139046696	2113268
2113466	EDA	a low power asynchronous java processor for contactless smart card	2004	-2.8821614711811088	12.565203879960224	2113493
2114146	EDA	data coding functions for software defined radios implemented on r3tos	2012	-2.1548626885314666	12.758267195273962	2114173
2114344	EDA	schedulers as model-based design elements in programmable heterogeneous multiprocessors	2003	-1.8982788447684276	12.843895101984039	2114371
2115155	EDA	the dome embedded 64 bit microserver demonstrator	2013	-2.692786555622877	13.083708150688855	2115182
2115195	EDA	fpga implementation and integration of a reconfigurable can-based co-processor to the coffee risc processor	2016	-2.5196800297262807	12.706820827484727	2115222
2115394	EDA	automatic test generation for micro-architectural verification of configurable microprocessor cores with user extensions	2001	-1.7907816876652018	11.973944744096556	2115421
2115432	Arch	extended core storage for the control data 64/6600 systems	1967	-2.543500639048108	12.223402794773625	2115459
2115783	Arch	an auto-adaptative reconfigurable architecture for the control	2004	-2.0021133324112683	12.726131693447535	2115810
2116917	Theory	hardware compilation: translating programs into circuits	1998	-2.5314083892837327	11.564585821843414	2116944
2117633	Robotics	an efficient pattern match architecture for production systems using content-addressable memory	1991	-1.5693226955917658	11.311337182689956	2117660
2118289	EDA	an embedded debugging/performance monitoring engine for a tile-based 3d graphics soc development	2010	-2.0411343291334063	12.683384544832625	2118316
2119549	Embedded	mdsp: a modular dsp architecture for a real-time 3d laser range sensor	2002	-2.168799013888482	11.362921220552852	2119576
2119883	PL	scalable custom instructions identification for instruction-set extensible processors	2004	-1.9205627944993608	12.00919554041564	2119910
2120531	Arch	agate - towards designing a low-power chip multithreading processor for mobile software defined radio systems	2012	-2.2541351895718944	12.805175444989025	2120558
2120638	Embedded	fpga emulation and prototyping of a cyberphysical-system-on-chip (cpsoc)	2014	-1.7379896148373264	13.1738255451713	2120665
2120989	Embedded	fast and unified systemc ams - hdl simulation	2009	-2.195994949027454	12.011198114223285	2121016
2121071	EDA	an ip core integration tool-flow for prototyping software-defined radios using static dataflow with access patterns	2017	-2.4410193591680387	11.983365646782644	2121098
2121344	EDA	heterogeneous systems design: a uml-based approach	1999	-2.111201567430277	12.033917457545414	2121371
2121719	EDA	exploiting binary translation for fast asip design space exploration on fpgas	2012	-1.8333985265906592	12.900508791876133	2121746
2121865	EDA	exploiting early partial reconfiguration of run-time reconfigurable fpgas in embedded systems design	1999	-2.546092431998234	11.4802598624087	2121892
2122694	EDA	high-level modeling and simulation of single-chip programmable heterogeneous multiprocessors	2005	-1.5424682172199151	12.506521031195804	2122721
2124691	Arch	the xilinx design language (xdl): tutorial and use cases	2011	-2.3105923169352907	11.895144489762693	2124718
2126372	Arch	the gmicro/100 32-bit microprocessor	1991	-1.664255244564688	12.348678905314607	2126399
2126421	Arch	applications of small-scale reconfigurability to graphics processors	2006	-1.4640947950690368	12.294386358858304	2126448
2126433	EDA	designing application specific circuits with concurrent c# programs	2010	-1.9927923243790688	11.446263131660752	2126460
2127462	EDA	automatic mapping of c to fpgas with the defacto compilation and synthesis system	2005	-2.0440945805365662	11.606030046811465	2127489
2127637	EDA	verification and management of a multimillion-gate embedded core design	1999	-3.1815428335137836	11.738544181158428	2127664
2129781	EDA	overview of a compiler for synthesizing matlab programs onto fpgas	2004	-2.0264318721977554	12.013443734047694	2129808
2129984	EDA	concurrent hierarchical fault simulation: a performance model and two optimizations	1987	-1.6871564233441103	12.211877240345606	2130011
2129991	EDA	adopt: efficient hardware address generation in distributed memory architectures	1996	-1.6202567655390794	13.071391377960715	2130018
2130479	Arch	a programmable processor with 4096 processing units for media applications	2001	-2.3448824593265325	12.868822786558955	2130506
2130494	EDA	colif: a multilevel design representation for application-specific multiprocessor system-on-chip design	2001	-2.1629046079626666	12.221965628194845	2130521
2130597	EDA	resource-constrained pipelining based on loop transformations	1993	-1.7920161738999834	11.739200849750967	2130624
2130606	Arch	a fpga-based library for on-line signal processing	2001	-2.05897733991416	11.396161165705815	2130633
2130918	EDA	the effect of fpga granularity on video codec implementations	2001	-1.932295640252728	12.752505770861877	2130945
2131231	Arch	a bit-serial floating-point unit for a massively parallel system on a chip	2004	-2.142195938965273	12.260229553648715	2131258
2131273	EDA	refinement of mixed-signal systems with systemc	2003	-2.602500527868232	11.418173588279615	2131300
2131318	EDA	co-synthesis of a configurable soc platform based on a network on chip architecture	2006	-2.213143599397379	12.96383613894032	2131345
2131444	EDA	run-time management of dynamically recongigurable designs	1998	-1.9412481223516715	12.857374056615837	2131471
2131478	EDA	efficient asip design for configurable processors with fine-grained resource sharing	2008	-1.6626766070908938	12.949713420429887	2131505
2131729	EDA	self-reconfigurable pervasive platform for cryptographic application	2006	-1.6079787997394779	12.773344012078786	2131756
2131872	EDA	scheduling and binding algorithms for high-level synthesis	1989	-2.4899119134128376	12.655768982107752	2131899
2132108	SE	model checking and co-simulation of a dynamic task dispatcher circuit using cadp	2011	-1.9475405609247864	11.606852743477747	2132135
2132153	EDA	an efficient technique for mapping rtl structures onto fpgas	1994	-3.2506278424787776	12.315611027286167	2132180
2132498	EDA	signal processor architecture for high-performance real-time applications	1989	-2.4223298076236244	12.604719556960365	2132525
2132897	EDA	high-level design tools for fpga-based combinatorial accelerators	2003	-2.5171661959466567	11.366225869644325	2132924
2133527	EDA	conversion of reference c code to dataflow model h.264 encoder case study	2006	-2.230398602658052	12.229582036516913	2133554
2133550	EDA	code-based test generation for validation of functional processor descriptions	2003	-2.9657577042941714	11.29766367918142	2133577
2133669	Robotics	combining background memory management and regular array co-partitioning, illustrated on a full motion estimation kernel	2000	-1.5092802798648683	12.620593461631383	2133696
2134260	EDA	application specific instruction set dsp processors	2010	-1.7376702497918914	12.280971234024294	2134287
2134391	Embedded	embedded system design : topics, techniques and trends : ifip tc10 working conference : international embedded systems symposium (iess), may 30-june 1, 2007, irvine (ca), usa	2007	-2.1964009571372007	12.232943831537735	2134418
2134512	Arch	the hazard-free superscalar pipeline fast fourier transform architecture and algorithm	2007	-1.7146809230171165	12.69500874601514	2134539
2134595	Arch	automatic machine code generation for a transport triggered architecture using cartesian genetic programming	2012	-2.40330461989065	12.891160125800353	2134622
2135238	EDA	prototype design and synthesis of cluster mpsoc architecture for multiple applications	2012	-2.1680858944306007	12.706745345918856	2135265
2137180	EDA	designing a reorder buffer in bluespec	2004	-2.977190343142962	11.656218579847383	2137207
2137807	EDA	a branch-and-bound method for optimal transformation of data flow graphs for observing hardware constraints	1990	-2.0654898217478364	11.496558724243192	2137834
2138224	EDA	automatic instruction set extension and utilization for embedded processors	2003	-1.958150989834124	12.19880552028052	2138251
2138507	Visualization	toward ip-based system-level soc design	2003	-2.692538876925274	11.649132046521466	2138534
2138682	Arch	application-specific product generics	2009	-2.4415252828545917	12.428303447495795	2138709
2138799	EDA	a system-on-chip for wireless body area sensor network node	2008	-2.5812342323709503	12.606566381442509	2138826
2139444	EDA	guest editors' introduction: multicore soc validation with transaction-level models	2011	-2.320238966748463	12.13821072198689	2139471
2139473	Arch	the micro-architecture of the eclipse® mv/8000: conception and implementation	1980	-2.3576423015869925	11.9644585545179	2139500
2139568	EDA	emulation of analog components for the rapid prototyping of wireless baseband systems	2003	-2.8238894955225997	12.430893549119865	2139595
2139837	Arch	trace-driven rapid pipeline architecture evaluation scheme for asip design	2003	-1.813864287630898	12.65302773815751	2139864
2140840	HPC	trends in semiconductor hardware for graphics systems (panel)	1984	-1.8671178217155129	11.508075913358915	2140867
2141310	EDA	a model-driven automatically-retargetable debug tool for embedded systems	2007	-1.8835093074170677	11.704248633247314	2141337
2141453	EDA	static resource models for code-size efficient embedded processors	2003	-1.553176939405808	12.660700612057715	2141480
2142090	Embedded	a portable specification of zero-overhead looping control hardware applied to embedded processors	2006	-1.6054185814492992	12.21433474137326	2142117
2142119	EDA	vhdl core for 1024-point radix-4 fft computation	2005	-2.6072397469100927	12.77162728896241	2142146
2142352	EDA	object oriented circuit-generators in java	1998	-2.2641498782681357	11.325204506035496	2142379
2142387	EDA	reconfigurable computing for future vision-capable devices	2015	-1.5040098945386655	12.968944623527165	2142414
2143094	SE	generic discrete event simulations using degas: application to logic design and digital signal processing	2007	-2.2732303603730166	11.488951006375482	2143121
2143308	EDA	oc-48 configurable ip traffic generator with dwdm capability	2006	-2.52835993277792	13.096781212319831	2143335
2143721	Arch	mapping algorithms to the amalgam programmable-reconfigurable processor	2002	-1.9029602191828887	13.133178174970553	2143748
2143862	EDA	in-flight reconfigurable fpga-based space systems	2015	-3.0119946276991856	12.777590526767339	2143889
2144345	Arch	rapid prototyping of opencv image processing applications using asp	2011	-1.8810447007530016	12.070006913942374	2144372
2144389	Arch	influence of input/output operations on processor performance	2006	-1.5628740849129372	12.087958578543804	2144416
2144554	Vision	the implementation of an evolvable hardware system for real time image registration on a system-on-chip platform	2002	-2.324183556738292	12.440401151931924	2144581
2144566	EDA	high performance multiprocessor architecture design methodology for application-specific embedded systems	2002	-1.8463751687810863	12.50684921384995	2144593
2145990	EDA	overview of the ieee p1500 standard	2003	-3.140618607941174	11.902590720541587	2146017
2146086	EDA	an automatic testbench generation tool for a systemc functional verification methodology	2004	-3.2609476047779418	11.549410570338926	2146113
2146207	EDA	loop pipelining in high-level synthesis with ccc	2017	-1.6769972890065	12.102716468675961	2146234
2146210	EDA	low-level space optimization of an aes implementation for a bit-serial fully pipelined architecture	2009	-2.9573322886387827	11.901366710082364	2146237
2146577	EDA	ilp-based cost-optimal dsp synthesis with module selection and data format conversion	1998	-2.3050360347072534	12.486025901978664	2146604
2146987	EDA	from uml state machine diagram into fpga implementation	2013	-2.81774253555615	11.32273111718336	2147014
2147053	EDA	datapath oriented codesign method of application specific dsps using retargetable compiler	2002	-1.961510214409796	12.31476529808774	2147080
2147786	EDA	a scheduling algorithm for multiport memory minimization in datapath synthesis	1995	-2.4505443779354965	12.8406708149531	2147813
2147859	EDA	hierarchical verification framework for samsung reconfigurable processor video system	2013	-1.5385886713818582	12.770935834949954	2147886
2147990	EDA	design flow on a chip - an evolvable hw/sw platform	2005	-2.3383510006440753	12.776408074787755	2148017
2148016	EDA	architectural synthesis of digital signal processing algorithms using iris	1997	-2.6672052096614607	11.622249922305805	2148043
2148507	EDA	a system level resource estimation tool for fpgas	2004	-2.1237768523289304	12.340866280410287	2148534
2148598	EDA	implementation of floating-point operations for 3d graphics on a coarse-grained reconfigurable architecture	2007	-1.5393454196117793	12.46652327134975	2148625
2148989	EDA	modeling a reconfigurable system for computing the fft in place via rewriting-logic	2003	-2.25906620636429	11.973871782392823	2149016
2149652	EDA	new advances in reconfigurable computing and its applications	2007	-2.2250455747274254	12.879241370306987	2149679
2149802	Arch	"""simulation processor """"sp"""""""	1989	-2.7370186598364192	12.28139342143307	2149829
2149883	PL	evaluating heuristics in automatically mapping multi-loop applications to fpgas	2005	-1.5593581453604115	12.369455118297449	2149910
2150052	Arch	programming models and languages for soc-implemented architectures	2006	-1.7011567628270852	11.53947005176766	2150079
2150102	EDA	a novel simulation-based verification pattern for parallel executions in the cloud	2016	-2.365996239708989	12.176459116828234	2150129
2150716	EDA	heterogeneous design in functional dif	2011	-1.6376867355305988	12.240652130113453	2150743
2151157	Embedded	efficient parallel testing: a configurable and scalable broadcast network design using ijtag	2018	-2.9962761991480686	12.7872962163646	2151184
2151195	Robotics	heterogeneous cots product integration to allow the comprehensive development of image processing systems	2005	-1.9644451155124227	11.726346773040529	2151222
2152307	EDA	hardware synthesis from coarse-grained dataflow specification for fast hw/sw cosynthesis	1984	-1.6543790222327743	12.612942351542063	2152334
2152466	EDA	next-generation consumer audio application specific embedded processor	2010	-1.860819843530854	13.103486096470435	2152493
2152607	EDA	a comparison of serial interfaces on energy critical systems	2015	-2.5710613396205533	13.090387071575826	2152634
2153028	EDA	formal techniques for systemc verification; position paper	2007	-2.8649173551905482	11.527651958697732	2153055
2153109	Arch	sonic - a plug-in architecture for video processing	1999	-1.6210835667669758	11.898388962038489	2153136
2153458	Crypto	real-time speech coder implementation at 9.6 and 16 kb/s	1981	-2.4003043133960014	11.34336961466846	2153485
2153620	Arch	high level power and energy exploration using archc	2010	-2.626206609013321	13.054300477670033	2153647
2153945	Robotics	field programmable gate array technology for robotics applications	2005	-3.049416380768532	12.361407246337452	2153972
2154763	EDA	a quantitative study and estimation models for extensible instructions in embedded processors	2004	-1.8195827069846715	13.096390755813816	2154790
2154851	EDA	architecture synthesis methodology for cost-effective run-time reconfigurable systems	2010	-2.3016773396061256	12.585563967219318	2154878
2155521	Embedded	scalable open-source architecture for real-time monitoring of adaptive wiring panels	2014	-2.658899479454412	13.147970186650676	2155548
2155657	Embedded	dynamic partial reconfiguration of concurrent control systems specified by petri nets and implemented in xilinx fpga devices	2018	-2.536592372115761	11.468443810572452	2155684
2157428	EDA	a framework for compiler driven design space exploration for embedded system customization	2004	-2.556998070238712	12.548396191269882	2157455
2157626	EDA	fine grain analysis of simulators accuracy for calibrating performance models	2010	-1.7729561848980224	13.097809734569363	2157653
2158740	Embedded	softenit: a methodology for boosting the software content of system-on-chip designs	2005	-2.395350098577336	12.602056769069257	2158767
2159458	EDA	transaction monitoring in networks on chip: the on-chip run-time perspective	2006	-3.1595024241649865	12.653454160629424	2159485
2159666	Robotics	tosnet: an easy-to-use, real-time communications protocol for modular, distributed robot controllers	2009	-2.479343927986199	12.925256659714728	2159693
2160927	EDA	a hardware-software codesign strategy for loop intensive applications	2009	-1.7813757836444586	12.161939517944276	2160954
2161362	Graphics	a general purpose, expandable processor for real-time computer graphics	1975	-1.5746373233177464	11.551883550526972	2161389
2161612	Arch	automatic compilation of c applications for fpga-based hardware acceleration	2011	-1.9184865057709688	12.322825236623519	2161639
2161947	Visualization	high throughput 2d spatial image filters on fpgas	2017	-1.866965785408593	12.487113982242201	2161974
2162054	EDA	fpga low power technology mapping for reuse module design under the time constraint	2008	-2.5275995215207354	13.18525741119895	2162081
2162082	EDA	automatic generation of control circuits in pipelined dsp architectures	1990	-2.9553843689262007	11.901398703626196	2162109
2162229	EDA	design and implementation of reconfigurable and flexible test access mechanism for system-on-chip	2007	-2.9056911396573435	13.037611553317833	2162256
2162273	Robotics	design and implementation of real-time wireless sensor network based on ata5823/4	2011	-2.6442596755712797	11.328945516553164	2162300
2162918	Arch	control schemes for vlsi microprocessors	1982	-3.1600852962035155	11.593830977710896	2162945
2163580	EDA	power aware architecture exploration for field programmable gate arrays	2014	-2.3891543504085715	12.353523620692206	2163607
2163766	EDA	automatic structuring and optimization of hierarchical designs	1996	-2.444640531742108	12.102659939943605	2163793
2163904	Arch	an application-specific architecture for the rbn-coder with efficient memory organization	1993	-1.6812704820791011	12.950788818727752	2163931
2164230	EDA	early-stage definition of lpx: a low power issue-execute processor	2002	-3.065730176586876	12.973933753009767	2164257
2164297	Embedded	recode: the design and re-design of the instruction codes for embedded instruction-set processors	1997	-1.9718146467966002	12.106240585149125	2164324
2164698	EDA	compiled code in distributed logic simulation	2006	-1.5003695822890637	12.067514648667874	2164725
2164746	Embedded	design challenges in building an advanced nand flash array controller for 19/20 nm mlc	2013	-3.313423882839241	12.6631039942469	2164773
2166013	Arch	performance of a gals single-chip multiprocessor	2004	-3.1494086362380944	12.36392883540776	2166040
2166323	EDA	design space exploration of parametric pipelined designs	2010	-2.9701876144696087	12.618569601266982	2166350
2166676	HCI	visualization and interaction metaphors for large high-resolution displays	2011	-3.354063623694898	13.185901878146732	2166703
2166696	EDA	guest editorial: special issue on self-aware systems on chip	2017	-2.7443966798232524	13.16321947134444	2166723
2167379	EDA	a high-performance data path for synthesizing dsp kernels	2006	-2.378783330456111	12.679487413442502	2167406
2167458	Embedded	multiprocessor performance for real-time processing of video coding applications	1992	-1.5078237381368451	12.671287246691575	2167485
2167503	EDA	combined control flow dominated and data flow dominated high-level synthesis	1996	-2.2228575422377044	11.808783848018168	2167530
2168036	EDA	a universal low cost run-time and programming environment for reconfigurable computing	2003	-2.0554098913722654	11.653161911064014	2168063
2168775	EDA	mtp: a petri net-based framework for the analysis and transformation of systemc designs	2005	-2.550099503407338	11.419435954800324	2168802
2168948	EDA	task-level data model for hardware synthesis based on concurrent collections	2012	-2.041892396633944	12.041828707570662	2168975
2169010	EDA	a novel asynchronous interface with pausible clock for partitioned synchronous modules	2015	-3.173947332872214	12.658814385283597	2169037
2169043	EDA	domain specific reconfigurable fabric targeting viterbi algorithm	2004	-2.172429795740755	13.021838500034015	2169070
2169606	EDA	embedded application prototyping on a communication-restricted reconfigurable	2003	-2.402532951467246	11.922478239782698	2169633
2170380	EDA	embedded test environment	1996	-2.434476124602332	11.634899391449913	2170407
2170499	Arch	pipeline and parallel-pipeline fft processors for vlsi implementations	1984	-2.1543663050770383	11.528690474252748	2170526
2171050	Arch	modeling instruction semantics in adl processor descriptions for c compiler retargeting	2004	-1.8357889191891388	12.043230660199919	2171077
2171244	EDA	hanna: a tool for hardware prototyping and benchmarking of anns	2007	-2.762424919521581	11.423925660546455	2171271
2171402	EDA	fabsyn: floorplan-aware bus architecture synthesis	2006	-3.3233567829181787	12.427140920875926	2171429
2171977	Arch	the alpha demonstration unit: a high-performance multiprocessor for software and chip development	1992	-2.6195903398745792	12.290310348522306	2172004
2173036	EDA	performance prediction and verification environment for super-integrated data-driven processors; rescue	2001	-1.8704747882241393	11.795083679756805	2173063
2173222	EDA	functional validation of programmable architectures	2004	-2.6272039100335247	11.57458168908044	2173249
2173235	EDA	an overview of structured digital asic xpressarray/spl reg/-ii i/o	2005	-3.1884610194456733	12.183944731238771	2173262
2173355	EDA	generalized high-level synthesis of wavelet-based digital systems via nonlinear i/o data space transformations	2001	-2.4004512744738378	11.322865767164133	2173382
2173450	EDA	in-system partial run-time reconfiguration for fault recovery applications on spacecrafts	2005	-3.2589376008910773	12.79540221733352	2173477
2174396	HPC	a vhdl sgram model for the validation environment of a high performance graphic processor	1998	-1.9571148745884892	11.642343603915437	2174423
2175157	EDA	new cad framework extends simulation of dynamically reconfigurable logic	1998	-2.826238712161361	12.389306603950407	2175184
2175273	EDA	the design and implementation of a context switching fpga	1998	-2.313746078498354	12.843823944163056	2175300
2175660	Arch	virtual prototyping of a synthetic aperture radar processor and rassp benchmark 1	1995	-2.751194084226711	11.44685307848931	2175687
2175924	EDA	template-based synthesis of instruction-level abstractions for soc verification	2015	-2.7236025711300758	11.353000937208344	2175951
2176150	Arch	the microprocessor of the year 2014: do pentium 4, pentium m, and power 5 provide any hints?	2005	-3.3129625492768597	13.044692458755883	2176177
2176637	EDA	automatic distributed asynchronous control circuit generation from data flow graph for asynchronous high-level synthesis	2000	-3.01462362895922	11.548105681247742	2176664
2177150	EDA	soft dsp design methodology of face recognition system on nios ii embedded platform	2009	-2.121619222194441	12.423190651761196	2177177
2177409	EDA	a design space exploration scheme for data-path synthesis	1999	-2.6170953025764674	12.509345856156195	2177436
2178329	ML	reconfigurable hardware-based acceleration for machine learning and signal processing	2015	-1.9077973359236464	11.986658622035202	2178356
2178650	EDA	building zynq® accelerators with vivado® high level synthesis	2013	-2.1151708735148733	12.561646478818533	2178677
2179142	EDA	formal and virtual multi-level design space exploration	2017	-2.2167486378377745	11.963967868238885	2179169
2179382	Arch	mums&#8211;a reconfigurable microprocessor architecture	1977	-2.0919080291397907	11.998223497446418	2179409
2180087	EDA	the ordering of events in a prototyping platform	2005	-2.5436022343793656	12.244574246214874	2180114
2180145	Embedded	synthesis of application specific instructions for embedded dsp software	1998	-1.7099138009069157	12.48329459460643	2180172
2180494	EDA	a novel soc platform based multi-ip verification and performance measurement	2008	-2.57913971876983	12.094393161265376	2180521
2180599	EDA	automatic generation of dataflow-based reconfigurable co-processing units	2014	-1.5879259113521158	12.445249783608663	2180626
2180779	EDA	a high performance lsi digital signal processor for communication	1985	-2.5111422989223087	11.867984731417096	2180806
2180926	Logic	cryptography with asynchronous logic automata	2012	-2.463048125940088	11.3450326492209	2180953
2180947	Arch	survey of spacecraft memory technologies	1985	-3.124261504521044	12.472718655059133	2180974
2181251	Embedded	evaluation of an integrated pci express io expansion and clustering fabric	2008	-2.2265414008044893	11.630709562504391	2181278
2181328	EDA	the transc process model and interprocess communication	2010	-1.4782793151822493	11.820993909418581	2181355
2181382	Logic	pseudorandom verification and emulation of an mpeg-2 transport demultiplexor	1999	-3.307408426982712	11.665021693480478	2181409
2181825	EDA	the applicability of hardware design strategies to improve software application performance in multi-core architectures	2014	-1.778399377748673	11.407500459389894	2181852
2182597	EDA	feasibility study of implementing multi-channel correlation for dsp applications on reconfigurable cpu+fpga platform	2008	-2.249587489045847	12.828838982631295	2182624
2184108	Arch	the microarchitecture of fpga-based soft processors	2005	-1.8891927581926533	12.812526146815655	2184135
2184170	Arch	synthesizing hardware from dataflow programs: an mpeg-4 simple profile decoder case study	2008	-2.170335253922056	11.854561398954392	2184197
2184440	EDA	systemc-based modelling, seamless refinement, and synthesis of a jpeg 2000 decoder	2008	-2.10194740086907	11.791986725439624	2184467
2184492	EDA	towards the simulatable specification of a highly customisable systemc ams alternator model in its multi-domain environment	2016	-2.2644531948589357	11.78056409984115	2184519
2184744	HPC	highly efficient representation of reconfigurable code based on a radio virtual machine: optimization to any target platform	2017	-2.369852436401103	13.101232665640724	2184771
2184827	HPC	software implementation of shdsl transceivers on a novel dsp architecture	2004	-2.3855691638037477	12.02303866744887	2184854
2185081	EDA	fpga architecture design and toolset for logic implementation	2003	-2.837862006709964	11.826311469971161	2185108
2185440	Arch	cycle-true simulation of the st10 microcontroller	2000	-2.4638793206591343	11.504000494030569	2185467
2185974	EDA	soft core processor generated based on the machine code of the application	2016	-2.119275572141755	11.923675427466128	2186001
2186125	Crypto	an analysis framework for hardware and software implementations with applications from cryptography	2018	-1.969924920910504	12.294415406167733	2186152
2186203	EDA	high-level parameterizable area estimation modeling for asic designs	2014	-3.3522044135827898	11.899594742328631	2186230
2186379	EDA	teraflop fpga design	2011	-2.501574190274229	12.324178362880087	2186406
2186478	Embedded	a tiny processing system for education and small embedded systems on the fpgas	2008	-1.6797456019628518	12.001048483391912	2186505
2186668	EDA	a simulation tool for dynamically reconfigurable field programmable gate arrays	1996	-2.797002725932985	12.449932588180086	2186695
2186733	Arch	application of microprogramming to medium scale computer design	1974	-1.7809649745071998	11.58896313143452	2186760
2186929	EDA	high frequency trading acceleration using fpgas	2011	-1.5264340452500529	13.139799291992246	2186956
2187593	EDA	high level programming for fpga based image and video processing using hardware skeletons	2001	-1.8369507120526436	11.69933395271512	2187620
2188350	EDA	keynote address iii: microelectronics and embedded systems for space applications	2012	-2.90742446126616	12.935656954570954	2188377
2188808	HPC	is there a smarter way to use 100 billion transistors?	2012	-3.2802953266662698	12.728526039020887	2188835
2189120	EDA	hw/sw cosynthesis using statecharts and symbolic timing diagrams	1998	-2.3160443916493736	11.464214621997868	2189147
2189211	Arch	realization of digital filter algorithms by use of a high speed parallel processing architecture	1983	-1.8478414440031548	11.709450656810002	2189238
2189744	EDA	design methods and tools for improved partial dynamic reconfiguration	2010	-2.989769656343636	12.587004975553578	2189771
2190379	EDA	new schemes in clustered vliw processors applied to turbo decoding	2006	-2.162819647118549	12.839624463476564	2190406
2190435	Robotics	a methodology for power-aware transaction-level models of systems-on-chip using upf standard concepts	2011	-2.6881268962385088	12.195984535756454	2190462
2190792	DB	storage allocation for diverse fpga memory specifications	2004	-1.6186451006827909	13.201829668684109	2190819
2191362	Embedded	spot - development tool for software pipeline optimization for vliw-dsps used in real-time image processing	2003	-1.743860686487494	11.751695985272816	2191389
2191655	Arch	a methodology for rapid optimization of handelc specifications	2009	-2.274999672536421	12.208938813221707	2191682
2191886	EDA	toward the design of a low cost reconfigurable real time augmented reality system	2012	-1.8257064043789542	11.619312965750494	2191913
2192156	EDA	media processing challenges in today's (and tomorrow's) consumer socs	2009	-2.912764339374687	12.338592833118858	2192183
2192168	EDA	st: perl package for simulation and test environment	2001	-2.487852494411195	11.296066170966535	2192195
2192504	SE	a java framework for the static reflection, composition and synthesis of software components	2003	-2.068940295621849	11.979128490780734	2192531
2192636	Arch	integration of code optimization and hardware exploration for a vliw architecture by using fuzzy control system	2011	-1.546878679500716	12.90074011506284	2192663
2192687	EDA	bit-serial pipeline synthesis for multi-fpga systems with c++ design capture	1996	-2.080147582032984	12.353652180085573	2192714
2192708	EDA	modular partial reconfigurable in virtex fpgas	2005	-2.278836468995651	12.476522132053278	2192735
2192761	Embedded	a oma dm based software defined radio proof-of-concept demonstration platform	2007	-2.1643292124550086	12.073187204578822	2192788
2193382	EDA	the realtime image processing demonstration with cma-1: an ultra low-power reconfigurable accelerator	2011	-2.50625348840876	13.108359462142769	2193409
2194423	HPC	simulated evolutionary code generation for heterogeneous memory-register dsp-architectures	2000	-1.7667535204065121	11.333950817955365	2194450
2194948	Arch	reliability estimations of large circuits in massively-parallel gpu-spice	2018	-1.7398164207615308	13.07637983865972	2194975
2195354	Robotics	on design strategies for parallel algorithms in signal processing using graph models	1980	-1.6563552785751312	12.272845056182375	2195381
2195593	EDA	functional validation of aadl models via model transformation to systemc with atl	2012	-2.519162192349267	11.591403402010238	2195620
2195688	Arch	lightweight floating-point arithmetic: case study of inverse discrete cosine transform	2002	-2.085361453887277	12.52044670297282	2195715
2195692	EDA	comparing register-transfer-, c-, and system-level implementations of an image enhancement algorithm	2016	-1.709029425835079	12.262484301227353	2195719
2195931	Embedded	on board processor development for nasa's spaceborne imaging radar with vlsi system-on-chip technology	2004	-2.7181098094282383	12.213934061836207	2195958
2196534	Arch	a logic-in-memory computer	1970	-2.8482555712494486	12.654261708847105	2196561
2196925	Embedded	porting an autosar-compliant operating system to a high performance embedded platform	2014	-1.9398224015016299	11.971202720491636	2196952
2197156	EDA	architectural support for runtime 2d partial reconfiguration.	2006	-2.9937689139673633	12.891071140130663	2197183
2198019	EDA	a snapshot method to provide full visibility for functional debugging using fpga	2004	-3.1432460150479	11.973530498754492	2198046
2198285	Arch	formal verification of firmware-based system-on-chip modules	2017	-2.687983849509489	11.957387914388507	2198312
2198340	EDA	systemc-defined simd instructions for high performance soc architectures	2006	-2.0194887450530135	12.566345277793102	2198367
2198529	Arch	pact hdl: a compiler targeting asics and fpgas with power and performance optimizations	2002	-2.5639930985116743	12.33932230980968	2198556
2198878	EDA	bitwidth-aware scheduling and binding in high-level synthesis	2005	-2.119541944839061	12.698944732000706	2198905
2199258	EDA	a multi-layered xml schema and design tool for reusing and integrating fpga ip	2009	-2.3501107237586627	11.408196480584106	2199285
2199488	Arch	future networking: reconfiguration heartland, challenge and revolution	2014	-2.9321024564886464	13.026322731461232	2199515
2199759	EDA	brave ng-medium fpga reconfiguration through spacewire: example use case and performance analysis	2018	-2.2060303518934505	12.968912780226647	2199786
2199805	EDA	a formal approach to context scheduling for multicontext reconfigurable architectures	2001	-2.4223317115588348	12.381371452203169	2199832
2199845	EDA	a novel local interconnect architecture for variable grain logic cell	2009	-2.7885824816020066	13.161276141377108	2199872
2199930	EDA	different approaches to add reconfigurability in a soc architecture	2003	-3.30420403861837	12.923203825846993	2199957
2200666	EDA	a formal model for specification and optimization of flexible communication systems	2010	-2.633786503948376	12.008985093289125	2200693
2201312	EDA	datapath: a cmos data path silicon assembler	1986	-3.1180310161380644	11.582705752543001	2201339
2201329	EDA	dapr: design automation for partially reconfigurable fpgas.	2010	-1.8573434255200032	12.518681642281331	2201356
2201332	Arch	wildfire heterogeneous adaptive parallel processing systems	1998	-1.5637613818906102	12.614035295255716	2201359
2201369	Embedded	architecture-level performance evaluation of component-based embedded systems	2003	-1.9066770225214105	12.754279581594082	2201396
2201464	Arch	generating the next wave of custom silicon	2018	-3.1895814772507443	12.800438677684056	2201491
2201591	Arch	array processor featuring an effective fifo-based data stream management	2008	-1.708356041729961	12.285147199247465	2201618
2201620	EDA	an integrated development toolset and implementation methodology for partially reconfigurable system-on-chips	2011	-2.601644798175528	12.26259539758587	2201647
2202058	EDA	system-level verification - a comparison of approaches	1999	-2.788051420646959	11.865661733901382	2202085
2202448	EDA	trade-off evaluation in embedded system design via co-simulation	1997	-2.2644418682350533	11.974509960676006	2202475
2202990	SE	a simplified 8 × 8 transformation and quantization real-time ip-block for mpeg-4 h.264/avc applications: a new design flow approach	2007	-2.3542507376296293	12.194439240686268	2203017
2203271	EDA	design and implementation of dma transfers in wishbone interface	2015	-2.026268791113381	12.889174271314154	2203298
2203562	EDA	a d&t roundtable: asic alternatives for system design	1991	-3.163746309306128	11.412026611332664	2203589
2204213	Arch	what price smalltalk?	1987	-2.559864651491083	11.940933864015742	2204240
2204431	HPC	evaluation of data-parallel splitting approaches for h.264 decoding	2008	-1.568240237636096	12.96530883994217	2204458
2204630	EDA	a performance evaluator for parameterized asic architectures	1994	-1.5878314828555289	12.417511386458695	2204657
2204914	EDA	a scalable hybrid verification system based on hdl slicing	2011	-3.0612948465607266	12.164262361392565	2204941
2205272	EDA	r3tos: a novel reliable reconfigurable real-time operating system for highly adaptive, efficient, and dependable computing on fpgas	2013	-2.175211927363609	12.955421337752572	2205299
2205292	EDA	fpga design and implementation of a matrix multiplier based accelerator for 3d ekf slam	2014	-2.457981885230102	12.449991026528535	2205319
2205719	Embedded	exploration of a digital audio processing platform using a compositional system level performance estimation framework	2009	-2.400649085215726	11.524710461488107	2205746
2206001	EDA	a fast placement algorithm for embedded just-in-time reconfigurable extensible processing platform	2014	-1.5795658090577471	13.201577896537485	2206028
2206108	EDA	exploiting redundancy to speedup reconfiguration of an fpga	2003	-2.0606141127392066	13.005445525465445	2206135
2206591	SE	extending stil 1450 standard for test program flow	2004	-3.055683261965478	11.696924375707967	2206618
2207083	EDA	rosetta: a realistic high-level synthesis benchmark suite for software programmable fpgas	2018	-1.5540232164372885	12.425809002553306	2207110
2207515	EDA	muir hardware synthesis for multimedia applications	2006	-1.777836279470567	12.66282402533519	2207542
2207647	EDA	some considerations on field-programmable gate arrays and their impact on system design	1992	-3.1650955584649507	12.405336278779435	2207674
2207757	Graphics	mux, a simple approach to on-line computing	1972	-2.2361627647294893	11.402681467658073	2207784
2207833	EDA	prototyping a fault-tolerant multiprocessor soc with run-time fault recovery	2006	-1.8450072441465937	13.08250577238184	2207860
2207857	EDA	capturing and analyzing ic design productivity metrics	2008	-3.1532565490955187	11.865030247260096	2207884
2207858	EDA	system-level modeling of dynamically reconfigurable hardware with systemc	2003	-2.3036205625434696	12.501811696905428	2207885
2208627	Embedded	a simple and efficient fully automatic worst-case execution time analysis for model-based application development	2003	-1.6953227920659897	12.272080077616279	2208654
2209370	EDA	"""a good excuse for reuse: """"open"""" tap controller design"""	2000	-3.3065530019514253	11.806906174714415	2209397
2209858	EDA	dual synthesis of petri net based dependable logic controllers for safety critical systems	2014	-3.001201568190069	11.34792450650622	2209885
2210512	EDA	a factorization / defactorization methodology based on data flow petri nets for an efficient hardware/software codesign	2007	-2.090829223380141	11.578991987207615	2210539
2210603	EDA	a coarse-grain reconfigurable architecture for multimedia applications featuring subword computation capabilities	2008	-1.846072217032328	12.500172297461411	2210630
2210913	EDA	don't forget memories: a case study redesigning a pattern counting asic circuit for fpgas	2008	-2.4864832782291133	12.835232465921516	2210940
2212173	EDA	interconnect-aware pipeline synthesis for array based reconfigurable architectures	2007	-2.845589387580406	12.625439730127267	2212200
2212311	EDA	macro-instruction generation for dynamic logic caching	1997	-2.0776986563811652	11.688837028220382	2212338
2212566	EDA	verification of dynamically reconfigurable logic	2000	-2.8646783123513297	12.30751771243192	2212593
2212688	EDA	high level functional verification closure	2002	-2.8158664918384377	11.959917434617507	2212715
2213122	HPC	a versatile linear insertion sorter based on an fifo scheme	2009	-2.255436139870998	11.657607232973154	2213149
2213589	EDA	combining retiming and recycling to optimize the performance of synchronous circuits	2003	-2.8742917815489277	12.960562240505016	2213616
2214517	EDA	communication model exploration for distributed embedded systems and system level interpretations	2007	-2.246515494491905	11.7131273482497	2214544
2214812	EDA	gate-level simulation with gpu computing	2011	-2.6963466365477404	12.06921067339765	2214839
2214889	EDA	system level synthesis of hardware for dsp applications using pre-characterized function implementations	2013	-2.328009713568044	12.25508060862746	2214916
2215387	EDA	insyn: integrated scheduling for dsp applications	1993	-1.5900487687561276	12.68444318500466	2215414
2215422	EDA	parallel logic simulation of vlsi systems	1994	-2.385494369509802	12.064421883239547	2215449
2216026	EDA	hitachi - pa/50, sh series microcontroller	1994	-3.165968015273037	12.836223041832554	2216053
2216163	EDA	looking ahead at the role of electronic design automation in synthetic biology [from the eic]	2012	-3.1398573122456006	12.832124490632006	2216190
2216253	Embedded	synchronous programming of a real-time microcontroller	1992	-2.376010892145869	11.49600950255265	2216280
2216596	EDA	microprocessor i/o emulation facilities	1985	-2.3886172069540037	11.693529589254124	2216623
2216793	EDA	a behavioral synthesis method with special functional units	2008	-2.891132181754878	12.643928271157279	2216820
2216940	EDA	smart card terminal systems using iso/iec 7816-3 interface and 8051 microprocessor based on the system-on-chip	2003	-2.8690024381178416	11.869840654729295	2216967
2217029	EDA	universal module management controller for microtca.4 systems	2017	-2.6764691283111195	12.795886148921788	2217056
2217611	EDA	a framework for fast design space exploration using fuzzy search for vlsi computing architectures	2010	-2.4920653935826373	12.820074348031705	2217638
2217752	EDA	system level virtual prototyping of dsp socs using grammar based approach	2000	-2.945968392857293	11.655713220639427	2217779
2218142	EDA	architectural petri nets: basic concepts, methodology and examples of applications	2005	-1.9209806673330048	12.219299844406011	2218169
2218718	EDA	accelerating the design process by using architectural synthesis	1994	-2.853798372877404	11.517980131131857	2218745
2219165	EDA	using the altera up 1 board for prototyping and vga video display generation	1999	-2.8060206076844847	11.713233994018678	2219192
2219175	EDA	what is beyond the rtl horizon for microprocessor and system design	2003	-2.7042437656313045	11.406836476614295	2219202
2219241	EDA	rohit kapur, ctl for test information of digital ics hardcover. kluwer academic publisher, boston, 2003. pp 173, plus xi, isbn 1-4020-7293-7	2003	-3.206799622496673	11.59870080119898	2219268
2219462	EDA	asip design methodologies : survey and issues	2001	-2.364331213871581	12.300240468537796	2219489
2219694	EDA	architectural descriptions for fpga circuits	1995	-2.9793399233204747	11.525920572963969	2219721
2220175	Embedded	unix-like operating system extension for real-time fpga-based sccs support	2017	-1.8934247336071477	12.343532544720702	2220202
2220425	HPC	fft computation with linear processor arrays using a data-driven control scheme	1996	-1.6068454228226787	12.913198791835448	2220452
2220734	Embedded	real-time capable retargeting of xilinx microblaze binaries using qemu: a feasibility study	2018	-1.6719279584891888	12.5131871456618	2220761
2220957	EDA	smart technologies for effective reconfiguration: the faster approach	2012	-2.069676414440353	12.84551505389273	2220984
2221281	EDA	configuration merging for adaptive computer applications	2005	-1.5978321314997035	11.89488230214308	2221308
2221448	Arch	time transformed machine for high speed computer network performance measurement	2000	-2.418624935027732	11.861523093207015	2221475
2222127	EDA	tool-aided performance analysis and optimization of multimedia applications	2004	-1.6706022665730074	12.949844853290596	2222154
2222379	HPC	a 3d graphics processor with fast 4d vector inner product units and power aware texture cache	2008	-1.7745368049894783	13.065370737395414	2222406
2223187	EDA	on-the-fly verification of reconfigurable image processing modules based on a proof-carrying hardware approach	2015	-2.117863317150162	12.285058948158548	2223214
2223305	Embedded	speeding-up simulation-based fault injection of complex hdl models	2016	-3.3465010644688418	12.518570979396351	2223332
2224045	EDA	architecture-driven synthesis of reconfigurable cells	2009	-2.0987721572161298	12.675467588556035	2224072
2225145	EDA	exploiting power-area tradeoffs in behavioural synthesis through clock and operations throughput selection	2007	-3.1492964116630846	12.445145288264726	2225172
2225539	EDA	performance evaluation for system-on-chip architectures using trace-based transaction level simulation	2006	-2.066521089520723	12.404057012077773	2225566
2225584	EDA	enhanced methodology and tools for exploring domain-specific coarse-grained fpgas	2008	-2.2575736584903123	12.287343544504676	2225611
2225703	EDA	mathematical models applied to on-chip network on fpga for resource estimation	2014	-2.3093619037597035	13.155164013250728	2225730
2225747	Security	practical feasibility evaluation and improvement of a pay-per-use licensing scheme for hardware ip cores in xilinx fpgas	2014	-2.8037481449762924	13.125913622249026	2225774
2226594	Arch	pixel pipe - a new bus concept for a high speed image processor	1987	-1.974162213760024	11.50222366234028	2226621
2226712	EDA	modular multi-level converter hardware-in-the-loop simulation on low-cost system-on-chip devices	2018	-2.5574724771385013	11.817714471449005	2226739
2227057	EDA	towards a standard flow for system level power modeling	2014	-3.028671541457185	12.68621995696887	2227084
2228325	EDA	a novel data format for approximate arithmetic computing	2017	-1.6534414721969852	12.466683268395178	2228352
2228434	EDA	communication performance estimation and communication synthesis for architecture-precise prototyping of real-time embedded systems	2000	-2.1835239619642324	11.495868716654275	2228461
2228837	EDA	guest editors' introduction: field programmable logic and applications	2004	-2.434429119846561	12.929413786565222	2228864
2228914	HPC	high performance data processor (hpdp)	2008	-2.722006505833994	12.635414008307256	2228941
2229871	Arch	rapid prototyping of mixed hardware and software systems	2002	-2.281880255055607	11.599272514950988	2229898
2230016	EDA	3d-softchip: a novel 3d vertically integrated adaptive computing system	2005	-3.1619860602799066	12.67366343174316	2230043
2230322	EDA	dg2vhdl: a tool to facilitate the high level synthesisof parallel processing array architectures	2000	-1.9908776343532104	11.715064710311887	2230349
2230393	Embedded	system level modeling of real-time embedded software	2012	-2.0270330014773736	12.061164775667883	2230420
2230669	Robotics	linux-based experimental boundary scan environment	2002	-2.267309366254236	12.295788799998805	2230696
2231561	EDA	fast design exploration for performance, power and accuracy tradeoffs in fpga-based accelerators	2014	-2.383327218668959	13.064021174823766	2231588
2231600	PL	a compiler approach to fast hardware design space exploration in fpga-based systems	2002	-1.4709438552038208	12.63455979365736	2231627
2232510	HPC	xenoc - an experimental network-on-chip environment for parallel distributed computing on noc-based mpsoc architectures	2008	-1.6301952211844335	12.713100958870815	2232537
2232925	Arch	microcode processing: positioning and directions	2003	-1.501659994434284	11.48154493802333	2232952
2233068	HCI	rassp: methods and tools for rapid signal processor development, upgrading and life cycle support	1995	-2.9143873045614264	12.207644210317754	2233095
2233333	Arch	hardware/software codesign: a perspective	1991	-2.608420868212696	12.172869689721324	2233360
2234012	EDA	symbolic methods applied to formal verification and synthesis in embedded systems design	2000	-2.9062650867825703	11.654248524815007	2234039
2234116	SE	modeling for image processing system validation, verification and testing	2005	-2.508270756144648	11.643966116236744	2234143
2234461	EDA	fast custom instruction identification by convex subgraph enumeration	2008	-1.9679184713658449	12.135500669331545	2234488
2235268	EDA	esl design with rtl-verified predesigned abstract communication channels	2016	-2.7841059409796407	11.577276419633383	2235295
2235282	EDA	mapping of dsp algorithms on field programmable function arrays	2000	-2.090435787290207	12.806836383621881	2235309
2235726	EDA	hardware-software analysis of pole model features	2011	-2.6805948082278337	11.576539448830154	2235753
2235808	EDA	implementation of a 2-d 8×8 idct on the reconfigurable montium core	2007	-2.1806541859239603	12.743231816261211	2235835
2236490	Embedded	a method and industrial case: replacement of an fpga component in a legacy control system	2015	-3.2678344131639885	12.402531375996446	2236517
2236599	EDA	overview of powerpctm 620 multiprocessor verification strategy	1995	-2.1331591950506805	11.558624192714387	2236626
2236667	EDA	design of embedded system for video coding with logic-enhanced dram and configurable process	2002	-2.0966014198499803	12.395730730000414	2236694
2236848	EDA	deep: an iterative fpga-based many-core emulation system for chip verification and architecture research	2011	-1.7894978519012317	12.541575521081965	2236875
2237000	EDA	imorc: an infrastructure and architecture template for implementing high-performance reconfigurable fpga accelerators	2012	-1.5814497613870342	13.056527874785813	2237027
2237220	EDA	edif: the standard for workstation intercommunication	1985	-2.7375051214134367	11.858708555631313	2237247
2237622	Arch	shim: a language for hardware/software integration	2004	-1.6688418860265901	11.716271609455431	2237649
2237762	Arch	a fine-grain phased logic cpu	2003	-2.513530736630328	13.103239645646347	2237789
2237790	EDA	matlab/simulink based methodology for rapid-fpga-prototyping	2003	-2.5379171979710597	11.594755928036466	2237817
2238413	EDA	flix environment for generation of custom-configurable machines in fplds for embedded applications	1999	-1.9207388864873989	12.214423474260347	2238440
2238669	HPC	big data and hpc acceleration with vivado hls	2016	-1.5373551765541358	12.592761222298211	2238696
2238816	EDA	pfelib - a performance primitives library for embedded vision	2007	-1.5217396207198075	12.368523672177918	2238843
2238840	Arch	rapid design of application specific fft cores	1999	-1.981160169201523	12.13345411385576	2238867
2238981	EDA	distributing systemc structures in parallel simulations	2009	-2.234139322832178	12.0361773546081	2239008
2239232	Arch	an fpga-based implementation and simulation of the aal type 2 receiver	1999	-2.5785218407912147	12.400170732900426	2239259
2239338	EDA	datapath scheduling for two-level pipelining	1991	-1.8688204830588155	12.358134796014042	2239365
2239464	HPC	a dual-shader 3-d graphics processor with fast 4-d vector inner product units and power-aware texture cache	2011	-2.0372723887207056	13.200385384202676	2239491
2240407	EDA	interface design and qos performance of video monitor system	2006	-2.2519628181243814	12.823361188572733	2240434
2240847	Arch	microprogramming heritage of risc design	1990	-2.3274741396326384	12.567137155535605	2240874
2240877	OS	vadi: gpu virtualization for an automotive platform	2016	-1.6437449971791158	11.329838190031845	2240904
2241027	Arch	reconfigurable machine and its application to logic diagnosis	1992	-1.8132608174779925	12.190769867825976	2241054
2241454	SE	system level testability analysis using petri nets	2000	-2.685204164516057	11.531778648281785	2241481
2241998	Arch	abstract communication model and automatic interface generation for ip integration in hardware/software co-design	2001	-2.103523690319149	11.554603650866387	2242025
2242094	EDA	model-driven design and generation of new multi-facet arbiters: from the design model to the hardware synthesis	2011	-2.5604779147334105	11.908933449607554	2242121
2242246	EDA	pdas: processor design automation system	1993	-2.25393316695368	11.818307441150674	2242273
2242487	EDA	improving external memory access for avalon systems on programmable chips	2007	-1.7774448338039013	12.882139887477269	2242514
2242854	EDA	increasing reliability of safety critical applications through functional based solutions	2018	-2.9964067713288265	11.885170919851749	2242881
2243003	SE	energy metric for software systems	2002	-2.7479628490910133	12.616274108248207	2243030
2243235	EDA	multiprocessor systems synthesis for multiple use-cases of multiple applications on fpga	2008	-2.064620214534251	12.535766452027705	2243262
2243916	EDA	design methodology for soc architectures based on reusable virtual cores	2004	-2.477964250235599	12.06075864592988	2243943
2244100	Arch	behavioral simulation of array processors in the apes environment	1992	-2.113733765676113	11.488770373201554	2244127
2244674	Arch	area & time limitations of fpga-based virtual hardware	1994	-1.9759088702071093	12.68929112919457	2244701
2244892	EDA	generation of deterministic mcu/fpga hybrid systems from uml activities	2010	-2.1044620967842085	11.807070584568242	2244919
2244920	EDA	using compilers for heterogeneous system design	1995	-2.072351477673488	12.492142924848931	2244947
2244938	Embedded	vrtx: a real-time operating system for embedded microprocessor applications	1986	-1.743936968212633	11.859226880589066	2244965
2245768	Arch	barriers to technology	1979	-2.9974902004610784	13.024793833915124	2245795
2245834	EDA	high-level area and performance estimation of hardware building blocks on fpgas	2000	-1.9752007119964483	12.405801056994727	2245861
2246339	Arch	optimization of portable system architecture for real-time 3d graphics	2002	-1.53112042806103	12.547893829696939	2246366
2246670	EDA	verification of streaming hardware and software codesigns	2012	-2.151182057003972	11.467406982167835	2246697
2247437	Arch	allocation of multiple precision behaviors for maximal bit level reuse of hardware resources	2003	-2.94337785900852	12.384262409997325	2247464
2248171	EDA	register-transfer level digital design automation: the allocation process	1978	-3.0044980124857013	11.352156306249665	2248198
2248367	EDA	a vhdl based approach for fast and accurate energy consumption estimations	2007	-2.8224862040040555	13.129795192389631	2248394
2248533	Embedded	european ict research: 2011-2012 outlook for components and systems	2010	-2.7215233498741584	13.010490332429375	2248560
2249376	Arch	wavefront array processor for video applications	1990	-2.5767257659646106	12.929648310656633	2249403
2249902	EDA	a constraints programming approach for fabric cell synthesis	2005	-2.0528973558256416	12.636981352444279	2249929
2250185	EDA	protos - a microcontroller/fpga-based prototyping system for embedded applications	1997	-2.4233649434927256	12.08316924806364	2250212
2250907	EDA	combining software and hardware test generation methods to verify vhdl models	2013	-2.7120781416043944	11.349762407726116	2250934
2250971	EDA	efficient integration of pipelined ip blocks into automatically compiled datapaths	2007	-1.8811367719043932	12.233846204011964	2250998
2251372	EDA	model-based design for selecting fingerprint recognition algorithms for embedded systems	2012	-2.4897662867267223	11.724104131808224	2251399
2251784	Arch	multiprocessor on chip: beating the simulation wall through multiobjective design space exploration with direct execution	2006	-1.7334205590548335	12.88592293352753	2251811
2251970	EDA	research on the architecture and behavior model of high-speed channel for thermal image processing	2018	-2.4361668337711224	11.846956618655607	2251997
2252050	Arch	pain versus gain in the hardware design of fpus and supercomputers	2005	-1.9641959458570597	12.838763318327944	2252077
2252084	Arch	high speed simulation of microprocessor systems using ltu dynamic binary translation	2010	-1.9663093328783068	11.798711786767257	2252111
2253424	EDA	an adaptive and predictive architecture for parameterised piv algorithms	2006	-2.32762570370998	11.584234686629094	2253451
2253829	EDA	an area estimation methodology for fpga based designs at systemc-level	2004	-2.98019614479861	11.38071367050462	2253856
2253954	EDA	tutorial t7b: optimally addressing verification constraint complexity for effective functional convergence	2012	-3.1750522503885645	11.686333586472594	2253981
2254089	EDA	rotation scheduling: a loop pipelining algorithm	1993	-1.5440125267771156	11.361179017311851	2254116
2254261	EDA	design space exploration in multi-level computing systems	2014	-2.2625801969715864	12.350425457366404	2254288
2254364	Arch	product families on-chip - combining the software product family paradigm with run-time reprogrammable hardware technology	2005	-2.037706044068324	12.443534908455932	2254391
2254617	Embedded	dynamic reconfiguration of mechatronic real-time systems based on configuration state machines	2005	-2.3124785001046333	11.673664328885472	2254644
2255019	EDA	application-specific instruction generation for soc processors	2007	-1.6651066173816909	12.972523935565588	2255046
2255336	EDA	design of efficient sparc cores for embedded systems	1999	-3.289820655482657	12.180717174099309	2255363
2255472	EDA	early modeling of linux-based rtos platforms in a systemc time-approximate co-simulation environment	2010	-1.470642298995819	12.592639280742471	2255499
2255969	EDA	field programmable logic and application	2004	-3.3540412548831955	13.0139545260121	2255996
2256027	EDA	high-level synthesis for fpgas: from prototyping to deployment	2011	-1.8947415557507192	12.664825759534814	2256054
2257222	EDA	automatic construction of large-scale regular expression matching engines on fpga	2008	-2.6387529229367304	11.894642186841207	2257249
2257368	EDA	design of h.264 video encoder with c to rtl design tool	2012	-2.471232161401625	12.237480192157287	2257395
2257410	Theory	the navy's new standard digital signal processor, the an/uys-2	1990	-2.817423310538913	12.110131578316286	2257437
2257500	EDA	matrix inversion on reconfigurable hardware using binary-coded z-path cordic	2006	-1.5814594040592969	11.43910619251806	2257527
2257612	Theory	the impact of new technology on the analog hybrid art-i	1967	-2.575381923095821	11.723088998769368	2257639
2258033	EDA	solving sat with a context-switching virtual clause pipeline and an fpga embedded processor	2004	-2.5352249842389174	11.92728884926398	2258060
2258543	EDA	a2b: an integrated framework for designing heterogeneous and reconfigurable systems	2013	-1.9064071210617493	11.96043311342371	2258570
2258736	Arch	exploiting parallelism of mpeg-4 decoder with dataflow programming on multicore processor	2010	-1.5103075693888417	12.817813244578922	2258763
2258961	EDA	systemc-based loose models for simulation speed-up by abstraction of rtl ip cores	2015	-2.6501586972468867	11.55900202504726	2258988
2259669	EDA	hardware accelerated constrained random test generation	2007	-3.2936962028427583	11.377711841600055	2259696
2260115	PL	unified access to heterogeneous module generators	1999	-2.8261916039427115	12.244023963076925	2260142
2260376	EDA	a transaction level modeling of network-on-chip architecture for energy estimation	2007	-3.108219068601356	12.995645311403393	2260403
2260710	EDA	a flexible approach to automated development of cross toolkits for embedded systems	2009	-2.350205718488254	11.890917606955886	2260737
2261302	EDA	the next generation of virtual prototyping: ultra-fast yet accurate simulation of hw/sw systems	2015	-1.9770910120345493	12.944208703254974	2261329
2261608	EDA	sw/hw co-design of a java-based asip for pervasive computing in mobile applications	2004	-2.240105152862768	12.52812676361814	2261635
2261707	EDA	lp-hls: automatic power-intent generation for high-level synthesis based hardware implementation flow	2017	-2.358235488545961	12.729093114710812	2261734
2262072	HCI	application modelling and hardware description for network-on-chip benchmarking	2009	-2.1681367095316717	12.144525172386635	2262099
2263219	EDA	flexible dsp accelerator architecture exploiting carry-save arithmetic	2016	-1.7655557172315284	12.774833654463476	2263246
2263246	Arch	self-assembled architectures and the temporal aspects of computing	2005	-3.3263381494786346	13.167185512445025	2263273
2263310	EDA	evaluating system dependability in a co-design framework	2000	-2.7577744418815984	12.162328237831455	2263337
2264187	EDA	selectable grained reconfigurable architecture (sgra) and its design automation	2017	-2.867070823373413	13.013425526203948	2264214
2264263	EDA	drma: dynamically reconfigurable mpsoc architecture	2013	-2.2981676099034383	13.125948800492996	2264290
2264633	Vision	reconfigurable fpga architecture for computer vision applications in smart camera networks	2013	-1.8072788102113293	12.826301526669189	2264660
2264875	Arch	exploring the design space of programmable regular expression matching accelerators	2013	-1.5339381268200294	13.012129704419491	2264902
2265089	EDA	run-time system for an extensible embedded processor with dynamic instruction set	2008	-1.5285166234287544	12.709080165194647	2265116
2265491	HPC	a comparison of heuristics for scheduling multiprocessor tasks on three dedicated processors	1999	-1.6614791217790923	11.753451269463762	2265518
2266570	EDA	automatic generation of fpga hardware accelerators for graphics applications	2012	-2.182416205005032	11.885252608147391	2266597
2266624	DB	a state-based modeling approach for efficient performance evaluation of embedded system architectures at transaction level	2012	-1.99438066019972	12.739811214981074	2266651
2266695	EDA	a fpga based fast runtime reconfigurable real-time multi-object-tracker	2011	-2.1577051821500475	13.188443070833731	2266722
2266867	EDA	pd-xml: extensible markup language for processor description	2002	-2.010992959674507	11.619038023650242	2266894
2267704	EDA	a temporal bipartitioning algorithm for dynamically reconfigurable fpgas	2001	-2.0679451702786347	12.120359903172634	2267731
2267739	EDA	a highly dense, low power, programmable analog vector-matrix multiplier: the fpaa implementation	2011	-3.3235533879514167	12.576509901444831	2267766
2268083	PL	floating point unit generation and evaluation for fpgas	2003	-1.9754650143702024	12.769066624786037	2268110
2268770	EDA	practical and efficient soc verification flow by reusing ip testcase and testbench	2012	-2.8988187427398326	11.765051381626876	2268797
2268940	EDA	retiming finite state machines to control hardened data-paths	2003	-2.9851533896453457	12.32336025772855	2268967
2269331	EDA	power-management specification in systemc	2015	-2.8015919682956127	12.963396262018525	2269358
2269625	EDA	the intertool profile interchange format: a technology cad environment approach [semiconductor technology]	1991	-2.956712298585324	11.367703304257315	2269652
2269796	Embedded	real-time operating systems for small microcontrollers	2009	-2.1051114751476967	12.040822698088567	2269823
2270992	EDA	synchro-tokens: eliminating nondeterminism to enable chip-level test of globally-asynchronous locally-synchronous soc?s	2004	-3.1262323998183983	11.55072167048725	2271019
2271024	EDA	debugging techniques for dynamically reconfigurable hardware	1999	-2.2560070016915037	11.764117714565675	2271051
2271424	Embedded	a simulink-based rapid prototyping workflow for optimizing software/hardware programming	2018	-2.0169177419324678	12.279247829881834	2271451
2272293	EDA	multilevel mpsoc simulation using an mde approach	2007	-2.3865193748988798	12.138634795533692	2272320
2272345	EDA	the design and implementation of a dvb receiving chip with pci interface	2005	-2.8791281890811016	12.486805326011472	2272372
2272627	Embedded	formalized three-layer system-level model and reuse methodology for embedded data-dominated applications	2000	-2.327549707326073	11.925657611330594	2272654
2272884	EDA	hardware accelerated power estimation	2005	-2.173710062148144	13.108929948648797	2272911
2273213	Logic	formal verification of an iterative low-power x86 floating-point multiplier with redundant feedback	2011	-2.6002308876619864	11.310949732821564	2273240
2273525	Arch	an analysis of fpga-based custom computers for dsp applications	1994	-2.090408000967067	12.288707292156491	2273552
2273679	Logic	efficient analysis of mixed-signal asics for smart sensors	2003	-3.2619968416074867	12.483888858266425	2273706
2273699	EDA	gcs: high-performance gate-level simulation with gpgpus	2009	-3.1283068557013856	12.048581892934106	2273726
2273865	EDA	using formal techniques to debug the amba system-on-chip bus protocol	2003	-2.775818414093832	11.4875231938801	2273892
2274192	Embedded	fast software performance evaluation for embedded hardware in componentbased embedded systems	2015	-1.5964956863911035	12.146441893401553	2274219
2274309	EDA	microcomputer software design: a checkpoint	1975	-2.8335441461075663	11.784818200688202	2274336
2274941	EDA	an overview of vhdl language and technology	1986	-3.051643029699341	11.357289157242244	2274968
2274965	EDA	a note on system-on-chip test scheduling formulation	2004	-2.7805692865856813	11.955345314191108	2274992
2275097	EDA	power estimation for cycle-accurate functional descriptions of hardware	2004	-2.8384894343659717	12.380366877995169	2275124
2275168	EDA	virtual chip: making functional models work on real target systems	1998	-2.8405727929623885	11.850593518472134	2275195
2275700	EDA	jvx - a rapid prototyping system based on java and fpgas	1998	-1.6723438199563536	11.945789477352491	2275727
2275778	EDA	performance optimization of a data transfer controller for parallel matrix multiplication in fpgas	2012	-1.8917090239811107	12.91453125209368	2275805
2275880	EDA	an interactive model re-coder for efficient soc specification	2007	-2.4977642806573983	11.795794710516851	2275907
2276790	Embedded	an automatized methodology design for real-time signal processing applications in multiple multi-core platforms	2009	-1.5639414650673094	12.359117481235346	2276817
2277017	EDA	modeling and refining heterogeneous systems with systemc-ams: application to wsn	2008	-3.3491905327505385	11.303423959054953	2277044
2277883	EDA	top down approach: simulink mixed hardware / software design	2012	-2.441606467689498	11.816770910084152	2277910
2278309	EDA	efficient high-level power estimation for multi-standard wireless systems	2008	-2.6744022415381368	13.100629932447145	2278336
2278553	Arch	an 8x8 idct implementation on an fpga-augmented trimedia	2001	-2.1494371802300467	13.18918524367837	2278580
2278561	EDA	area-efficient instruction set extension exploration with hardware design space exploration	2011	-2.002340879130006	13.1580733811466	2278588
2278907	EDA	commercial design verification: methodology and tools	1996	-3.315341990808561	11.396361163663867	2278934
2279079	EDA	functional safety soc for autonomous driving	2018	-3.163475545728564	12.021315776642936	2279106
2279284	Arch	quick piping:  a fast, high-level model for describing processor pipelines	2002	-1.6432404612187126	11.728914149982064	2279311
2279862	Embedded	driver assistance system design and its optimization for fpga based mpsoc	2009	-1.8125514432783008	12.34457340781967	2279889
2279916	EDA	an mpeg-2 decoder case study as a driver for a system level design methodology	1999	-1.7417418777452098	12.651821129478913	2279943
2280173	HPC	reconfigurable execution core for high performance dsp applications	2002	-1.7203778648335089	12.283896276164315	2280200
2280219	SE	designer-in-the-loop recoding of esl models using static parallel access conflict analysis	2013	-1.7553669095441564	11.445017337926538	2280246
2280856	Arch	a micropipelined arm	1993	-1.9209906462326483	11.997771938332729	2280883
2281766	EDA	a data path synthesis method for self-testable designs	1991	-2.755173087109235	12.186468191926904	2281793
2282617	EDA	an ocp-ahb bus wrapper with built-in ice support for soc integration	2012	-3.030531723853833	12.010710666875912	2282644
2282640	EDA	special purpose architectures for real-time imaging	1996	-2.9810339217068766	12.260849471067786	2282667
2282972	HCI	hardware in-the-loop simulation-a rapid prototyping approach for designing mechatronics systems	1997	-2.3337712177117877	11.613217028045248	2282999
2284819	EDA	racer - a rapid prototyping accelerator for pulsed neural networks	2002	-2.1168170011471994	12.28245824604964	2284846
2285035	EDA	interfacing a simulation engine to an embedded runtime environment	2000	-2.0852749794292613	11.661605360149856	2285062
2286174	EDA	spinnaker: the design automation problem	2008	-2.087532248831665	12.357548748269831	2286201
2286944	Arch	a general-purpose cmos associative processor ic and system	1992	-2.3144701204077216	12.37298772529346	2286971
2287161	Logic	a new allocation method for the synthesis of partitioned busses	1990	-3.306429282958482	12.386982677632375	2287188
2287343	EDA	performance driven floorplanning for fpga based designs	1997	-3.1505212984427784	12.55752752469099	2287370
2287762	Arch	chipwhisperer: an open-source platform for hardware embedded security research	2014	-2.849305304373635	12.059334152387875	2287789
2288145	PL	optimal software pipelining with rational initiation interval	2002	-1.7563681890264946	11.376173263650296	2288172
2288425	Arch	microcode optimization: examples and approaches	1986	-1.5194216830315015	11.460706733425386	2288452
2288686	EDA	scalar arithmetic multiple data: customizable precision for deep neural networks	2018	-1.5345447992709011	11.768358323640303	2288713
2288936	EDA	embedded real-time application prototyping using a hybrid multiprocessing platform	2013	-1.6113880972729446	12.709213450610356	2288963
2289177	Arch	an xml-based adl framework for automatic generation of multithreaded computer architecture simulators	2009	-1.9282207334011985	11.750141040985362	2289204
2289293	EDA	a framework for partitioning computational intensive applications in hybrid reconfigurable platforms	2005	-2.1536148179327874	12.888344507888696	2289320
2289883	EDA	modeling and synthesis of a modified floating point fused multiply-add (fma) arithmetic unit using vhdl and fpgas	2005	-2.625633644884294	11.488270836871314	2289910
2290146	HPC	study and integration of a parametric neighbouring interconnection network in a massively parallel architecture on fpga	2009	-1.7376255058510537	12.987315636786546	2290173
2290191	SE	automated generation of core test description file for hierarchical test	2016	-2.695969506746649	12.147391705400915	2290218
2290223	SE	an assistance tool employing a systematic methodology for gcc retargeting	2012	-1.5820463759639842	11.91637303588222	2290250
2290505	HPC	parallel memory architecture for application-specific instruction-set processors	2009	-2.0088053860442696	12.765129190917056	2290532
2290673	EDA	a prototyping system for hardware distributed objects with diversity of programming languages design and preliminary evaluation	2013	-1.9947072299394728	12.192530310944777	2290700
2290697	HPC	auto-design systematic methodology of cluster mpsoc for multiple concurrent applications	2013	-2.351099617820501	12.280209858097436	2290724
2290739	EDA	automatic generation of transducer models for bus-based mpsoc design	2013	-2.100487866922629	12.167793668276724	2290766
2290835	EDA	system-level simulation modeling with mldesigner	2003	-2.5978252536378657	11.569364738944648	2290862
2290881	EDA	fpga implementation of a cordic-based radix-4 fft processor for real-time harmonic analyzer	2011	-2.475858830648767	11.905188774988561	2290908
2290983	EDA	identification of dynamic circuit specialization opportunities in rtl code	2015	-3.1697210698216547	12.805454221216142	2291010
2291009	EDA	a scheduling postprocessor to exploit morphable rtl components during high-level synthesis	2008	-2.0552685359372997	13.139285980565974	2291036
2291487	EDA	design of an automotive traffic sign recognition system targeting a multi-core soc implementation	2010	-2.1024259835566537	12.131754147054579	2291514
2291644	EDA	configurable amba on-chip real-time signal tracer	2007	-2.2008063060076317	12.717054560725494	2291671
2292307	EDA	optimizing finite state machines for system-on-chip communication	2002	-2.9635181404674897	12.219042196227534	2292334
2292503	EDA	organizing design alternatives using vhdl configurations	1990	-2.9395885739123844	11.447973792275903	2292530
2292679	Arch	cellular array processor cap and applications	1989	-1.4919323040940309	11.454808066825066	2292706
2293124	EDA	architectural exploration and optimization for counter based hardware address generation	1997	-2.8419393234549712	12.1291686087264	2293151
2293323	EDA	pad: a design space exploration model for reconfigurable systems	2007	-2.9154611572565674	12.863979454711348	2293350
2293713	EDA	rapid estimation of dsps utilization for efficient high-level synthesis	2015	-2.4190220124010846	12.787876709441285	2293740
2293793	EDA	transaction level power modeling (tlpm) methodology	2016	-2.6933989260622604	12.991400419033985	2293820
2294214	Arch	static and dynamic configurable systems	1999	-1.9060098734641884	12.75804042119691	2294241
2294334	EDA	high volume colour image processing with massively parallel embedded processors	2005	-1.857966168587848	11.804810823677421	2294361
2294995	EDA	a simulation and exploration technology for multimedia-application-driven architectures	2005	-1.854782145659552	12.78593765870728	2295022
2295623	EDA	rapid prototyping of multimedia chip sets	1999	-2.2767912386383418	11.884660010894976	2295650
2295888	EDA	special session on “what's next for esl”	2011	-2.2516596573214214	12.440353542785076	2295915
2295890	EDA	gabriel: a design environment for dsp	1990	-1.8040779333514647	11.725844874559884	2295917
2296419	EDA	epicure: a partitioning and co-design framework for reconfigurable computing	2006	-2.1548029708332628	12.086588650751224	2296446
2297351	EDA	framework for high-level power estimation of signal processing architectures	2000	-2.3869333367031955	12.107853522234548	2297378
2297406	Embedded	design and test of a real-time floating point lpc vocoder	1983	-2.514590303226046	11.481752938794322	2297433
2298065	EDA	a unified model for co-simulation and co-synthesis of mixed hardware/software systems	1995	-2.246182129477752	11.876058466089894	2298092
2298179	Crypto	the design and implementation of a certain communications gateway with sopc	2012	-2.571079134497932	11.593575327996525	2298206
2298578	Embedded	quality-driven architecture synthesis and power aware design of embedded socs	2007	-3.190602107017086	13.038681396496505	2298605
2298630	EDA	high-level verifiable data-path synthesis for dsp systems	2012	-2.6749931033670897	11.758830303954985	2298657
2298712	Arch	efficient rapid prototyping of image and video processing algorithms	2004	-1.6779884473230067	11.930152561432516	2298739
2298774	EDA	communication costs driven design space exploration for reconfigurable architectures	2003	-2.2550507533750976	12.527288884980214	2298801
2298910	EDA	gart: a new, flexible placement and routing tool for research on fpga architectures (abstract)	1998	-2.9925643558298693	12.204670664322505	2298937
2298960	Embedded	a low-cost embedded controller for complex control systems	2008	-2.2475080241250387	11.632243787445073	2298987
2299009	EDA	flexible decision support system using dynamic partial reconfiguration technology	2014	-2.2836159884390534	11.442718951210232	2299036
2300163	EDA	high-level synthesis of multiple word-length dsp algorithms using heterogeneous-resource fpgas	2006	-2.24508322907328	12.622808645032336	2300190
2300485	EDA	automated feature localization for dynamically generated systemc designs	2015	-3.217360237312264	11.32499526960118	2300512
2300764	SE	isa configurability of an fpga test-processor used for board-level interconnection testing	2013	-3.1376437812196367	12.532371292526223	2300791
2301016	EDA	verification problems in reusing internal design components	2009	-3.0471756483476558	12.230564308906779	2301043
2301172	EDA	a multi structure genetic algorithm for integrated design space exploration of scheduling and allocation in high level synthesis for dsp kernels	2012	-3.052494583369281	12.314179885645206	2301199
2301487	Arch	an fpga based configurable i/o system for ac drive controllers	1994	-1.9637864704834125	11.819803330419946	2301514
2302543	Embedded	fine-grain adaptation for real time embedded systems using uml/marte profile	2013	-1.861284222671125	13.186377540251048	2302570
2303878	Arch	a two-stage reconfigurable image processing system	2005	-1.8953406283751224	11.650534121163375	2303905
2304091	DB	quantitative analysis of run-time reconfigurable database search	1999	-2.8383257636879016	13.127373258053133	2304118
2304228	EDA	hardware accelerator for self adaptive augmented reality systems	2012	-1.7612924503833909	12.497343248483045	2304255
2304510	EDA	assertion-based verification of industrial wlan system	2016	-2.941338105910181	11.766567939134607	2304537
2304634	NLP	modeling scalable simd dsps in lisa	2009	-1.5905410175774586	12.062143530711653	2304661
2304751	EDA	hal; a block level hardware logic simulator	1983	-2.1520333439928647	11.913787166065033	2304778
2304879	EDA	chess: a comprehensive tool for cdfg extraction and synthesis of low power designs from vhdl	2006	-3.0057643644904197	12.13266686382068	2304906
2305056	EDA	teaching and research in fpga based digital signal processing using xilinx system generator	2012	-3.2106536524035434	11.485421340400848	2305083
2305079	EDA	simulation of fault-tolerant space systems based on cots devices with gpss	2016	-3.1445435808452613	13.01616210420414	2305106
2305169	Embedded	m&s-based design of embedded controllers on network processors	2012	-2.1949543762100387	11.862159011273592	2305196
2305367	EDA	description-level optimisation of synthesisable asynchronous circuits	2010	-3.0963292252635397	11.35147771162307	2305394
2305827	EDA	the complex methodology for uml/marte modeling and design space exploration of embedded systems	2014	-2.1320263985509165	11.917141850689664	2305854
2305907	Arch	the microarchitecture of a multi-threaded risc-v compliant processing core family for iot end-nodes	2017	-1.8743203107643511	12.791740133032866	2305934
2306040	EDA	racecheck: a race logic audit program for esl-based soc designs	2008	-2.798119566101561	11.396891382396534	2306067
2306073	EDA	computation model based automatic design space exploration	2014	-2.1243480948516718	12.491325867344074	2306100
2306092	EDA	self-reconfigurable embedded systems on low-cost fpgas	2007	-2.252324964215622	12.563647855459456	2306119
2306162	SE	teaching dsp software development: from design to fixed-point implementations	2006	-2.31211810783995	11.299111991594891	2306189
2306232	OS	open-standard development environment for ibm system z9 host firmware	2007	-1.5484720377263994	11.899225967377651	2306259
2306290	EDA	partitioning conditional data flow graphs for embedded system design	2000	-2.2762170702613598	12.285149542963884	2306317
2306426	EDA	automatic floating-point to fixed-point conversion for dsp code generation	2002	-2.2712957632264317	11.792931985418742	2306453
2306460	HPC	parallel dedicated hardware devices for heterogeneous computations	2001	-2.0728893271338924	11.730799150999925	2306487
2307627	EDA	hierarchical synthesis of complex dsp functions using iris	2006	-2.8840143064087576	11.552591257965734	2307654
2307895	EDA	resim: a reusable library for rtl simulation of dynamic partial reconfiguration	2011	-2.498681156420271	11.909710839064436	2307922
2309178	EDA	system level design and debug of high-performance embedded media systems (tutorial)	1999	-2.106455806042765	12.111438795607322	2309205
2309377	EDA	testing environment for embedded software product lines	2015	-3.166331995519986	11.645539002959405	2309404
2309453	EDA	space: a hardware/software systemc modeling platform including an rtos.	2003	-2.13351043764864	11.758526262775804	2309480
2309684	EDA	from quartus to vpr: converting hdl to blif with the titan flow	2013	-2.4898025198584857	11.996264232086725	2309711
2309804	EDA	asynchronous dataflow de-elastisation for efficient heterogeneous synthesis	2016	-2.062293675120672	12.444862331661739	2309831
2310739	EDA	complexity challenges towards 4th generation communication solutions	2007	-3.1499786027406382	13.032543328571155	2310766
2310740	EDA	the case for embedded networks on chip on field-programmable gate arrays	2014	-2.447968268709736	12.878903519629619	2310767
2311327	Arch	the splash 2 software environment	1995	-1.47994880493918	11.977044318330927	2311354
2311775	EDA	systemc-based performance optimization in embedded system design: a synthetic-aperture-radar (sar) case study	2011	-1.9996752489079288	11.459951723895012	2311802
2312353	EDA	combining fpga prototyping and high-level simulation approaches for design space exploration of mpsocs	2012	-1.9748710098660076	12.853560451655712	2312380
2312460	EDA	a methodology for energy efficient application synthesis using platform fpgas.	2004	-2.2654375835237603	13.088184573937495	2312487
2312524	EDA	synthesis of optimized hardware transactors from abstract communication specifications	2012	-1.677890564865124	12.7225714526932	2312551
2312748	HPC	towards a generic and adaptive system-on-chip controller for space exploration instrumentation	2015	-2.745254117816543	12.518734355307148	2312775
2312855	Robotics	an event controlled reconfigurable multi-chip fft	1994	-2.443225982951581	11.359360083665793	2312882
2312880	Arch	automatic sliding window operation optimization for fpga-based	2006	-1.4833393489186166	12.952097824190862	2312907
2313321	EDA	self-reconfigurable implementation for a switched beam smart antenna	2018	-2.3944647760166715	12.565006896301222	2313348
2313884	EDA	automatic generation of an fpga based embedded test system for printed circuit board testing	2012	-3.3061427387394984	11.787690919876681	2313911
2314208	EDA	adam: automated design analysis and merging for speeding up fpga development	2018	-2.2136538917997117	11.787960194484874	2314235
2315568	Arch	finite-state-machine overlay architectures for fast fpga compilation and application portability	2015	-2.2663480932055498	12.654088174325915	2315595
2315608	EDA	exploration and tuning of custom noc topologies using an fpga-based framework.	2005	-2.3944058973611395	11.574160922592089	2315635
2315677	EDA	fsm based functional test generation framework for vhdl	2012	-3.2060672610024645	11.352838951875874	2315704
2316276	EDA	formal verification of an ibm coreconnect processor local bus arbiter core	2000	-2.7543304690283894	11.414738185739619	2316303
2316551	EDA	toward the interfacing of systemc-ams models with hardware-emulated platforms	2015	-2.29852844928018	12.12731015973542	2316578
2317035	Embedded	modeling of mixed control and dataflow systems in mascot	2001	-2.0867633264970187	11.519337966747932	2317062
2317127	EDA	extensible and configurable risc-v based virtual prototype	2018	-2.2744320588107976	12.142064193695473	2317154
2317609	EDA	embedded context aware hardware component generation for dataflow system exploration	2004	-1.8977039026347315	12.636374002339759	2317636
2317783	EDA	design and implementation of a 64-bit risc processor using vhdl	2009	-2.6825855363412785	11.793383718445703	2317810
2317832	Embedded	virtual reality for 2.5 g wireless communication modem software development	2008	-2.462618289022615	11.84439387735694	2317859
2318008	EDA	exploiting configuration dependencies for rapid area-efficient customization of soft-core processors	2016	-1.8329915063055535	12.842427934842824	2318035
2318064	SE	fail*: an open and versatile fault-injection framework for the assessment of software-implemented hardware fault tolerance	2015	-3.339084870336135	12.988376039110724	2318091
2318293	Robotics	towards an embedded real-time high resolution vision system	2014	-1.7462389474997009	12.471779246008476	2318320
2318495	EDA	a system-level co-verification environment for atm hardware design	1998	-2.7538786572050475	11.70449643964719	2318522
2318696	EDA	a dynamically reconfigurable weakly programmable processor array architecture template	2006	-2.155260257496242	12.840796344617278	2318723
2319040	EDA	integrated development environment for logic synthesis based on dynamically reconfigurable fpgas	1998	-2.966038331892777	11.58362852267129	2319067
2320047	EDA	actor-oriented design of embedded hardware and software systems	2003	-2.381731351627109	11.444639801684358	2320074
2320196	EDA	architectural simulation for a programmable dsp chip set	1995	-2.2737045288860416	12.169453600518182	2320223
2320658	EDA	a novel methodology for the design of application-specific instruction-set processors (asips) using a machine description language	2001	-2.576781248284288	11.818960450484068	2320685
2320943	OS	orcc: multimedia development made easy	2013	-1.496048614274585	12.248802350619927	2320970
2321155	EDA	integrating hardware/firmware verification efforts using systemc high-level models	2010	-2.625679925396124	11.731851793569538	2321182
2321169	EDA	verifying correct pipeline implementation for microprocessors	1997	-2.3551949799503	11.425792346089857	2321196
2321270	Arch	two-dimensional dynamic multigrained reconfigurable hardware	2010	-2.2567053945519446	13.18399875659112	2321297
2322178	EDA	automated instruction-set extension of embedded processors with application to mpeg-4 video encoding	2005	-1.654437119465209	12.618684709141213	2322205
2322197	EDA	high-level synthesis for model-based design with automatic folding including combined common subcircuits	2017	-3.2721917882497067	11.505796176869705	2322224
2322498	EDA	system-level exploration with specsyn	1998	-2.8204528468917243	11.554465954571556	2322525
2322588	EDA	hardware acceleration for constraint solving for random simulation	2012	-2.646633090655435	12.236045881148172	2322615
2323038	EDA	functional model exploration for multimedia applications via algebraic operators	2006	-2.245956627504398	12.159827862904194	2323065
2323089	Arch	an open architecture for semiconductor test: enablers and challenges	2002	-3.3474308933494763	12.751574299102293	2323116
2323916	Embedded	configurable protocol engine for runtime-configurable communication subsystems on multiprocessor soc	2006	-2.176462861947173	12.574986801063256	2323943
2324621	EDA	fast protocol decoding in parallel with fpga hardware	2014	-2.4891043834414552	11.654121597834251	2324648
2324990	EDA	a fast hdl model for full-custom fpga verification	2017	-2.9759235872309	12.238655932146536	2325017
2325077	EDA	synthesizable ram-alternative to low configuration compiler memory for die area reduction	2000	-3.276214488625941	12.509703876717214	2325104
2325965	EDA	visual exploration of changing fpga architectures in the vtr project	2013	-3.1378531664622376	11.46067797783746	2325992
2326004	EDA	a system-level modeling and design for cyber-physical-social systems	2016	-2.4813136616280764	11.817238502527161	2326031
2327581	EDA	an object oriented environment for modeling and synthesis of hardware circuits	1994	-2.949810848734656	11.332931894043766	2327608
2327626	EDA	high performance connected components labeling on fpga	2010	-1.970226472495436	12.269139556583998	2327653
2328610	EDA	an integer programming approach to instruction implementation method selection problem	1992	-2.0083388081406226	12.77574200433186	2328637
2328871	EDA	automated modeling and emulation of interconnect designs for many-core chip multiprocessors	2010	-1.5769940847554536	12.804863626965652	2328898
2329562	Arch	implementation and validation of architectural space exploration techniques for domain-specific reconfigurable computing	2013	-1.8441903906980779	12.849520518272062	2329589
2329608	SE	design of system interface modules	1992	-2.8669078722270123	11.929848318672564	2329635
2329638	EDA	a regular expression matching circuit based on a decomposed automaton	2011	-3.0692187979585617	11.328077987249436	2329665
2330612	Robotics	real-time dks on a single chip	1987	-2.5685180272795773	12.460305527641443	2330639
2331315	EDA	development system for fpga-based digital circuits	1999	-2.962357487702399	11.28568663218724	2331342
2331361	EDA	run-time mapping for dynamic reconfiguration management in embedded systems	2010	-1.8694323159763893	12.92547584903724	2331388
2332578	EDA	an integrated temporal partitioning and physical design framework for static compilation of reconfigurable computing systems	2006	-1.8116193974350945	13.052364887148617	2332605
2332599	Embedded	new frontiers for embedded computing	2004	-2.312651364098537	12.171854554166089	2332626
2334090	Visualization	shared i/o-cell structures: a framework for extending the ieee 1149.1 boundary-scan standard	1998	-3.285039108438579	11.711555254460725	2334117
2335081	EDA	zambezi: a parallel pattern parallel fault sequential circuit fault simulator	1996	-1.7297425863380989	11.40225203101368	2335108
2335235	EDA	heterogeneous system level co-simulation for the design of telecommunication systems	2005	-2.213863684893023	12.462803938682358	2335262
2335292	EDA	a simulation-based approach for automated feature localization	2014	-2.871494238639252	11.820687700845244	2335319
2335591	Arch	a new on-line robust approach to design noise-immune speech recognition systems	2003	-2.8251099905448545	11.488217088468284	2335618
2335681	EDA	memory testing with a risc microcontroller	2010	-3.000705910817951	12.742393642373298	2335708
2335799	EDA	clustering method for the identification of convex disconnected multiple input multiple output instructions	2008	-2.267383307423453	12.167569388398409	2335826
2336002	Logic	functional verification of the ibm zseries eserver z900 system	2002	-2.4287775145256343	11.876813979891054	2336029
2336187	EDA	hardware support for dynamic reconfiguration in reconfigurable soc architectures	2004	-2.1145198643322587	12.821549156349292	2336214
2336949	EDA	a parameterized architecture model in high level synthesis for image processing applications	2007	-1.4540255999283156	12.012454058276642	2336976
2337168	EDA	model-based system design and evaluation of image processing architectures with simtany framework	2018	-1.720479341748482	12.110699859427685	2337195
2337253	EDA	validating scheduling transformation for behavioral synthesis	2016	-2.6276849532333126	11.500683768874655	2337280
2338007	EDA	a generic timing mechanism for using the apples gate-level simulator in a mixed-level simulation environment	2004	-2.114972435947929	11.897886271408545	2338034
2338147	EDA	modelling and simulation of dynamic and partially reconfigurable systems using systemc	2007	-2.4958420169180173	12.192213192670096	2338174
2338205	Arch	demand driven assembly of fpga configurations using partial reconfiguration, ubuntu linux, and pynq	2018	-2.0804992905293007	12.406442972429561	2338232
2338579	Robotics	task-based hardware reconfiguration in mobile robots using fpgas	2007	-1.826706642640162	12.921720961237355	2338606
2339089	EDA	automatic generation of asics	2007	-3.0644725619776865	11.567168225096134	2339116
2339318	NLP	characteristics of a programmable logic unit	1987	-1.4461069503653394	11.343589310056036	2339345
2339487	Arch	emulating peripheral chips using a risc core	1990	-2.108887168037612	12.712953886287034	2339514
2339518	Arch	c for system level design	1999	-2.4272940554003033	11.909428286957368	2339545
2339777	EDA	quick estimation of resources of fpgas and asics using neural networks	2005	-2.8876767313227796	12.242225496456658	2339804
2340335	ML	special-purpose parallel architectures for high-performance machine learning	1995	-1.5514669302045088	11.979787709065425	2340362
2341315	Arch	embedded compilation for multimedia applications	2000	-1.584685285907412	12.454085890242386	2341342
2341404	EDA	library-based placement and routing in fpgas with support of partial reconfiguration	2016	-2.5889747937826124	13.082943234990651	2341431
2341984	EDA	performance estimators for hardware/software co-design	2001	-1.7409147600263075	11.947542962259373	2342011
2342268	Arch	instruction-set matching and selection for dsp and asip code generation	1994	-1.9275590388921855	11.952077089504382	2342295
2342556	EDA	parallel and distributed processing	2000	-2.7493436955293875	12.836505980032765	2342583
2342997	Arch	a distributed computer architecture for qualitative simulation based on a multi-dsp and fpgas	1995	-2.049572205489459	11.952783180462127	2343024
2343013	EDA	a heuristic algorithm for high level synthesis of decimal arithmetic circuits using systemc	2015	-2.497696880012312	12.112447668326835	2343040
2343291	Arch	high-performance, high-capacity single-chip microcomputers	1982	-2.4757653487546185	11.64664663403631	2343318
2343559	Embedded	parameterized core functional dataflow graphs and their application to design and implementation of wireless communication systems	2013	-2.258345713389095	12.401265001625982	2343586
2343781	Arch	mc3a: markov chain monte carlo manycore accelerator	2018	-1.953536588911929	12.944697502576275	2343808
2344430	EDA	a tutorial introduction to the electronic design interchange format	1986	-3.117776354438622	11.346592262509578	2344457
2344465	Logic	reconfigurable hardware sat solvers: a survey of systems	2003	-1.8799479408489403	11.846345881470695	2344492
2344608	EDA	analysis and evaluation of address arithmetic capabilities in custom dsp architectures	1999	-1.4860185817336753	12.849806078396973	2344635
2344713	Arch	[2009] exploring the possible past futures of a single part type multi-core pim chip	2010	-1.5061376838698637	12.45843700888118	2344740
2344733	Arch	an abstraction mechanism to maximize stimulus portability across rtl, fpga, software models and silicon of socs	2009	-2.6604274062996733	12.02401026807727	2344760
2344851	Arch	automated design of finite state machine predictors for customized processors	2001	-2.203851425889311	12.570094185537071	2344878
2344947	EDA	design and verification methodology for reconfigurable designs in atmel fpslic	2006	-2.7188304050025396	11.818302638843914	2344974
2345178	EDA	network-on-chip for reconfigurable systems: from high-level design down to implementation	2004	-2.0454085969254616	12.856539636035864	2345205
2345241	PL	exploiting symmetries for optimal integrated code generation	2004	-1.6709224952173682	11.528974477596446	2345268
2345450	EDA	architecture synthesis for adaptive multiprocessor systems on chip	2009	-1.8263256150884424	12.937980125893455	2345477
2345532	Arch	the gmicro/500 superscalar microprocessor with branch buffers	1993	-2.051408606347699	12.680616028790267	2345559
2345565	EDA	generation of design suggestions for coarse-grain reconfigurable architectures	2000	-2.3110271040188355	12.004860605310107	2345592
2345921	Graphics	interactive exploration of design trade-offs	2018	-2.9934946817160886	11.558189770395336	2345948
2346119	Arch	special issue on networks on chip - guest editor’s introduction	2004	-1.6991466610061932	12.349293168349805	2346146
2346147	EDA	implementing a wlan video terminal using uml and fully automated design flow	2007	-2.6003820175686667	12.283451594627476	2346174
2346171	Arch	a computer architecture for high pin count testers	1991	-3.3029022350237103	12.019215774545168	2346198
2346182	Embedded	the t9000 transputer	1992	-2.3492083454920833	11.378437301394525	2346209
2346509	Arch	design considerations for 32-bit microprocessor tx3	1988	-1.533796694675638	12.989416477316675	2346536
2346607	Arch	neural network stream processing core (nnsp) for embedded systems	2006	-1.7135311673351916	12.688385922480093	2346634
2346990	Arch	a methodology for efficient space-time adapter design space exploration: a case study of an ultra wide band interleaver	2007	-2.3080555670020644	13.058331517366698	2347017
2347589	Arch	a vlsi architecture for software structure: the intel 8086	1981	-1.6446501207595317	11.741470315134006	2347616
2348182	EDA	efficient c level hardware design for floating point biomedical dsp applications	2013	-1.6849708547638345	12.274482010396376	2348209
2348487	EDA	rapanui: rapid prototyping for media processor architecture exploration	2005	-2.358194820825796	11.956902681233313	2348514
2349094	EDA	dynamically reconfigurable hardware-software architecture for partitioning networking functions on the soc platform	2009	-1.6515478007958817	12.95778746296327	2349121
2349788	DB	a novel architecture for embedded database management system on chip	2007	-2.43692456255832	12.487800225274626	2349815
2350273	EDA	low-power systems on chips (socs)	2001	-2.353526698631625	12.718519737028457	2350300
2351146	EDA	very fast co-simulation model and accurate on-the-fly performance estimation methodology for heterogeneous mpsoc	2014	-1.673811132243353	12.655154233431885	2351173
2351746	Robotics	a fpga-based bit-word plc cpus development platform	2010	-2.116282775759696	12.198502429676294	2351773
2352564	EDA	improved abstractions and turnaround time for fpga design validation and debug	2011	-2.565524507639645	11.980368433612828	2352591
2352644	Embedded	programmable soc platform for deep packet inspection using enhanced boyer-moore algorithm	2017	-1.9428451330715817	12.882619290853787	2352671
2354609	Arch	techniques for verifying superscalar microprocessors	1996	-2.430875807479401	11.422168269423668	2354636
2355106	HPC	a high-performance computing module for a low earth orbit satellite using reconfigurable logic	1998	-2.277712006036064	12.319420907003016	2355133
2355225	EDA	an evaluation of model-based software synthesis from simulink models for embedded video applications	2005	-2.014866404305954	12.131593076740186	2355252
2355752	Robotics	digital control simulation system	1969	-2.962233839894212	11.438050676347652	2355779
2355927	EDA	impact of hardware/software partitioning and microblaze fpga configurations on the embedded systems performances	2015	-2.3112985945640068	12.593828268292539	2355954
2355967	Web+IR	speculative document evaluation	2007	-3.151544216931005	11.531752497968617	2355994
2356324	EDA	cgra tool flow for fast run-time reconfiguration	2018	-2.436831314122744	12.743151432502515	2356351
2356466	Arch	fast and flexible pipelined multi-processor architecture for multimedia device	2010	-1.6430764997927747	12.995858724284297	2356493
2357146	EDA	tutorial ind2a: embedded systems design with xilinx virtex-5 series fpga	2007	-3.121117074874167	12.578864422627394	2357173
2358634	EDA	signature-based microprocessor power modeling for rapid system-level design space exploration	2007	-2.0715205958148144	13.187850255528224	2358661
2358997	EDA	design exploration with imprecise latency and register constraints	2006	-2.146168593582519	12.84301838539078	2359024
2359464	EDA	fpga-memory tradeoff in the high-level synthesis of fpga-based reconfigurable systems	1994	-2.5429581434276765	12.18279158224972	2359491
2359471	EDA	verification of a microprocessor using real world applications	1999	-3.04994061534962	11.520465384951155	2359498
2359501	EDA	a high level synthesis algorithm including control constraints	1992	-2.2027863409821085	11.812183441243276	2359528
2360166	EDA	agarsoc: automated test and coverage-model generation for verification of accelerator-rich socs	2017	-2.5148095370308363	12.150941939852625	2360193
2360374	EDA	multi-purpose systems: a novel dataflow-based generation and mapping strategy	2012	-2.10173209701431	12.176559539768435	2360401
2360728	Robotics	a hardware in the loop emulator for a satellite control system	2018	-2.6150504028675354	12.538193571893473	2360755
2360827	EDA	temporal parallel gate-level timing simulation	2008	-2.8139727300581105	11.816868539864187	2360854
2360831	Arch	pact xpp—a self-reconfigurable data processing architecture	2003	-1.7842334499993215	12.895620259230528	2360858
2361301	Embedded	egret: a flexible platform for real-time reconfigurable systems on chip	2003	-2.3252428980555098	12.35818145828749	2361328
2362442	ML	dynamically reconfigurable architectures for digital signal processing applications	2001	-2.5769872564519836	13.155947161597336	2362469
2363870	EDA	performance estimation framework for fpga-based processors	2010	-1.7659066189693182	13.006821324809833	2363897
2365431	EDA	a future of customizable processors: are we there yet?	2007	-2.0922508558445383	12.154889072885634	2365458
2366018	Arch	design methodology for gmicro tm /500 tron microprocessor.	1993	-2.9337574345533186	12.235434769818635	2366045
2366062	Arch	power-efficient flexible processor architecture for embedded applications	2003	-1.8617800645850524	13.14162322053593	2366089
2366173	EDA	automatic uvm environment generation for assertion-based and functional verification of systemc designs	2014	-2.8891580363502047	11.44482582276225	2366200
2366401	Arch	design and implementation of a fast general purpose fuzzy processor	2013	-2.654104922958052	11.424982366924374	2366428
2367011	EDA	success in processor multiuse	2002	-3.115832372250744	12.502334793247194	2367038
2367114	EDA	hybrid functional and instruction level power modeling for embedded processors	2006	-1.7539335183584135	12.126434441425516	2367141
2367690	Robotics	towards accuracy-adaptive simulation for efficient design-space optimization	2011	-1.7108840805397758	13.102602605128903	2367717
2367724	Arch	high-performance multiprocessor system on chip: trends in chip architecture for the mass market	2011	-3.0835145822850434	12.943872135904055	2367751
2367887	EDA	resource optimization and deadlock prevention while generating streaming architectures from ordinary programs	2011	-1.4386796672281081	12.94458621482865	2367914
2368179	EDA	high level synthesis through folding of data flow graphs: optimal intra-node scheduling	1993	-2.073411885837197	12.300498292871762	2368206
2368186	PL	using c# attributes to describe hardware artefacts within kiwi	2008	-1.920640677546557	11.359677583426214	2368213
2368388	Arch	dynamic adaptive runtime routing techniques in multigrain reconfigurable hardware architectures	2004	-2.2196675061646296	12.452503289383404	2368415
2369395	EDA	hardware-software codesign of ekf-based motor control for domain-specific reconfigurable platform	2013	-2.2526837860762337	12.27549229432821	2369422
2369465	Robotics	performance evaluation of a fft using adpative clocking	2008	-2.371557669082597	12.465152333265936	2369492
2369548	EDA	a li-ion cell testbench for fast characterization and modeling	2014	-3.1282699864680894	12.224012292065414	2369575
2369813	EDA	efficient retiming of multirate dsp algorithms	2012	-1.8139679195470957	11.388537251664903	2369840
2369926	EDA	quantitative hardware prediction modeling for hardware/software co-design	2012	-1.8902185387952184	12.901061439259731	2369953
2369944	EDA	high-level power optimization for digital signal processing in reconfigurable logic	2006	-2.8037840893925723	12.873878782132685	2369971
2370202	Arch	target-independent high-level microprogramming	1985	-1.5130755514550112	11.867056294418418	2370229
2370268	EDA	telecommunication-oriented fpga and dedicated cad system	1995	-2.5381208672702025	11.622551991709926	2370295
2370512	EDA	design space exploration with evolutionary multi-objective optimisation	2007	-2.2539096411012203	12.87318610888052	2370539
2370551	EDA	timing-abstract circuit design in transaction-level verilog	2017	-2.578341754360109	11.514736487728724	2370578
2370787	EDA	using design hierarchy to improve quality of results in fpgas	2002	-3.096525720728473	12.08221267883285	2370814
2371665	Embedded	comparison of implementations of real arithmetic in ella and vhdl	1990	-2.7179277990951003	11.435960415960686	2371692
2371785	Arch	design of a hardware architecture based on microcontrollers for the implementation of membrane systems	2006	-1.6233626190269557	11.49462103128086	2371812
2371810	EDA	smecy: smart multi-core embedded systems	2011	-2.0076071938358524	12.680927607273874	2371837
2371848	HCI	automated generation of basic custom sensor-based embedded computing systems guided by end-user optimization criteria	2006	-3.0372156752237487	11.633424200442814	2371875
2371949	Arch	an instruction set for the efficient implementation of the cordic algorithm	2004	-1.6859367330537167	12.598295969796224	2371976
2372189	EDA	fast-gp: an rtl functional verification framework based on fault simulation on gp-gpus	2012	-2.9303786421901385	11.931222212552598	2372216
2372344	EDA	a parallel systematic resampling algorithm for high-speed particle filters in embedded systems	2014	-1.7843386745334024	11.971855582934921	2372371
2372391	EDA	dynamic co-processor architecture for software acceleration on csocs	2006	-1.5453895761599017	12.405677747369376	2372418
2372813	EDA	hardware/software co-design with the hms framework	1996	-2.4320912909094017	12.487131516444327	2372840
2373241	EDA	effectiveness of the asip design system peas-iii in design of pipelined processors	2001	-2.2206956055126508	12.333803533787187	2373268
2373291	HPC	ip based configurable simd massively parallel soc	2010	-1.9416031861994456	11.513129773232244	2373318
2373615	Arch	synthesis of efficient pipelined architectures for implementing dsp operations	1985	-1.9601081883015297	12.19483362188994	2373642
2373793	Robotics	the dynamic properties investigation of the plc cpu implemented in fpga	2012	-1.9776314692652488	11.833321584629829	2373820
2374098	EDA	openaccess overview: industrial experience	2006	-3.106104298059132	11.943150985016592	2374125
2374345	EDA	automated least-significant bit datapath optimization for fpgas	2004	-2.7442764703016125	12.281833468807822	2374372
2374607	EDA	dsp-based real time 3-phase signal generator	2006	-2.4566004629223444	11.450612522412765	2374634
2374878	EDA	actor-oriented modeling and simulation of sliding window image processing algorithms	2007	-1.6517079668558876	11.62252945988305	2374905
2374944	EDA	automated architectural exploration for signal processing algorithms	2006	-2.4878292474359056	12.120835281485878	2374971
2374966	EDA	a networks-on-chip emulation/verification framework	2011	-2.122898139323416	12.895466935201988	2374993
2375006	EDA	array synthesis in systemc hardware compilation	2007	-1.8476777254002803	12.779349622359279	2375033
2375287	Robotics	nymph: a multiprocessor for manipulation applications	1986	-1.526858725900579	11.372029919127119	2375314
2375619	EDA	a floorplan-aware high-level synthesis algorithm for multiplexer reduction targeting fpga designs	2014	-2.8837969649801063	12.89438208751166	2375646
2376245	EDA	instruction set synthesis with efficient instruction encoding for configurable processors	2007	-1.6662366180380768	12.966407315633695	2376272
2376366	EDA	a novel specification model for ip-based design	2003	-2.1171745458560123	11.566993859889793	2376393
2376497	EDA	an object-oriented hardware/software co-design paradigm	1998	-2.3642155631296022	11.784401325524133	2376524
2376759	EDA	embedded uml design flow to the configurable le1 multicore vliw processor	2012	-1.9855715296724008	12.232716626453616	2376786
2377266	EDA	programmable multichip modules	1993	-3.3470648360933497	11.985426874785128	2377293
2377315	EDA	towards a declarative framework for hardware-software codesign	1994	-1.58690863626117	11.581790893153856	2377342
2377782	HPC	generic systolic array for run-time scalable cores	2010	-2.09276117820948	12.814394214152427	2377809
2378156	EDA	a process-based reconfigurable systemc module for simulation speedup	2013	-1.5213920637759186	12.998947338091213	2378183
2378174	EDA	network application driven instruction set extensions for embedded processing clusters	2004	-2.029734588381596	12.442222992106373	2378201
2378204	EDA	low-cost, customized and flexible sram mbist engine	2010	-2.948411536559828	12.673756851101361	2378231
2378996	Arch	the intel 80386 - architecture and implementation	1985	-1.90416651041962	12.619776462419539	2379023
2379280	Graphics	implementing graphics shaders using fpgas	2004	-1.4528968142729952	11.714790803068947	2379307
2380255	EDA	gpu-accelerated time-domain circuit simulation	2009	-1.5550217625045673	11.750804948009836	2380282
2380278	Theory	the cube-connected-cycles: a versatile network for parallel computation	1979	-2.9821588159608416	11.669764571394111	2380305
2380450	Embedded	freacsim: a framework for creating and simulating real-time capable network on chip systems and applications	2015	-1.4858008477343485	12.729405261399947	2380477
2380731	Crypto	a fast implementation of the optimal ate pairing over bn curve on intel haswell processor	2013	-1.4952564050781745	11.99597667401136	2380758
2380906	EDA	automatic generation of embedded communication sw for heterogeneous mpsoc platforms	2007	-2.4376846815295545	11.949536927222926	2380933
2381468	EDA	external interrupt verification for microprocessor design	2011	-2.7704080323169387	11.493696071949065	2381495
2381666	Arch	the proteus processor - a conventional cpu with reconfigurable functionality	1999	-1.4696735558252887	12.30762761591726	2381693
2381701	EDA	communications infrastructure generation for modular fpga reconfiguration	2006	-3.161748454584291	13.142501114127455	2381728
2381884	HPC	seamless high speed simulation of vhdl components in the context of comprehensive computing systems using the virtual machine faumachine	2010	-2.255268077855185	12.170959901183805	2381911
2382039	Arch	the consequences of an open ate architecture	2002	-3.010666555250665	11.817607617647932	2382066
2382131	Arch	a fpga based forth microprocessor	1998	-1.8551638054390192	12.281582351853688	2382158
2382219	Embedded	design of the different multi-processors system based on tfg model	2009	-2.5009244719111035	11.33762769040221	2382246
2382582	EDA	bkvex: an adaptable vliw processor and design framework for reconfigurable computing platforms	2017	-2.1076039760177423	12.988827584782396	2382609
2383008	EDA	modeling for synthesis with system#	2012	-2.3559983062602616	11.86247322282818	2383035
2383049	EDA	automatic operator configuration in the synthesis of pipelined architectures	1990	-2.9524969460199904	12.273646448580182	2383076
2383144	EDA	practical vhdl optimization for timing critical fpga applications	1999	-2.4615122188328424	11.705989068813446	2383171
2383151	EDA	interface synthesis in heterogeneous system-level dsp design tools	1996	-2.0863904896831382	11.744938196926107	2383178
2383304	EDA	instruction set and functional unit synthesis for simd processor cores	2004	-1.5341967704121424	12.827054645246596	2383331
2383607	EDA	abstract, multifaceted modeling of embedded processors for system level design	2007	-2.0739477571072684	12.511056225185806	2383634
2383749	EDA	statistical analysis driven synthesis of asynchronous systems	2005	-3.311054746753649	11.992874476237144	2383776
2384350	EDA	high-level system synthesis and optimization of dataflow programs for mpsocs	2016	-1.429231757562617	12.394305766023274	2384377
2384352	EDA	using parbit to implement partial run-time reconfigurable systems	2002	-1.9200416842512589	11.817262020920452	2384379
2384618	EDA	optimization of conjugate-pair split-radix fft algorithm for simd platforms	2014	-1.4430902476099992	11.44863903124556	2384645
2385040	HPC	some patterns of technological change in high-performance computers	1988	-3.1829078595941445	13.009604434347684	2385067
2385470	EDA	an open-source vhdl ip library with plug&play configuration	2004	-2.411163821417752	11.872426474027947	2385497
2386124	OS	active disks for large-scale data processing	2001	-1.7524330729113555	12.223893457758505	2386151
2386286	EDA	polar format synthetic aperture radar in energy efficient application-specific logic-in-memory	2012	-2.1035694469305573	13.044837788525589	2386313
2386311	Embedded	generating reliable embedded processors	1998	-2.8743589382479464	12.295476968768199	2386338
2386764	Arch	a network-on-chip based h.264 video decoder prototype implemented on fpgas	2017	-2.166432952377668	11.529034962891805	2386791
2387407	EDA	partial reconfiguration on fpgas in practice — tools and applications	2012	-2.6842690377419207	12.575294701940324	2387434
2387514	Arch	vhdl design and simulation of mam memory for lapcam parallel architecture for image processing	2002	-2.1122029626589214	11.425744532411802	2387541
2387764	AI	optimum and heuristic data path scheduling under resource constraints	1990	-2.608654114232445	12.073083319108415	2387791
2387789	Arch	synthesis of multiple bus/functional unit architectures implementing neural networks	1992	-2.9167255442925937	12.289987863250273	2387816
2387936	Arch	profile-driven program synthesis for evaluation of system power dissipation	1997	-1.8080547291264777	13.129746219508133	2387963
2388160	EDA	quality-driven synthesis of embedded multi-mode control systems	2009	-2.2665630174028024	12.759786896928835	2388187
2388208	EDA	timing macro modeling for efficient hierarchical timing analysis	2018	-3.3419959062616846	11.350904940273322	2388235
2388495	EDA	patterns system for the design of partial reconfigurable applications on fpga	2017	-2.3818585622688606	12.194891775153296	2388522
2388925	Arch	collaborative work: the web as enabling technology for software development and distribution	1997	-3.309388487907623	12.61300756580309	2388952
2388933	EDA	using symbolic functional decomposition to implement fsms in heterogenous fpgas	2014	-2.3776176152383117	11.858314502759203	2388960
2388947	PL	an ega approach to the compile-time assignment of data to multiple memories in digital-signal processors	2003	-1.682287098492667	12.243504290231707	2388974
2389253	EDA	comparison of on-chip communications in zynq-7000 all programmable systems-on-chip	2015	-1.5996763055149197	12.899726855833626	2389280
2389339	Arch	16-bit floating point instructions for embedded multimedia applications	2005	-1.6246833738016069	12.513193596970787	2389366
2389514	EDA	measuring the quality of a systemc testbench by using code coverage techniques	2007	-3.00817152189439	11.37201809274351	2389541
2389639	EDA	bitwidth-aware high-level synthesis for designing low-power dsp applications	2010	-2.3130810403795112	12.784540414783027	2389666
2390143	EDA	system-level design of networks-on-chip for heterogeneous systems-on-chip	2017	-2.240837213929582	12.794414239653324	2390170
2390211	Arch	a reconfigurable java accelerator with software compatibility for embedded systems	2013	-1.7207881016012556	11.294004999165685	2390238
2390342	HPC	on the computing power of arrays of processors with optical pipelined buses	1998	-1.504767664486865	12.12670574155698	2390369
2390409	EDA	tutorial t1: design of mixed-signal systems using systemc ams extensions	2012	-3.0829066165982937	11.444745235749815	2390436
2390676	EDA	detecting kernels suitable for c-based high-level hardware synthesis	2016	-1.5077975929009564	12.016100461177402	2390703
2390962	Arch	new products	1981	-2.8056688537150576	12.571699964158535	2390989
2391544	EDA	languages and compilers for parallel computing	2003	-1.570580398230845	12.275765627002652	2391571
2392592	EDA	embedded concurrent computing architecture using fpga	2012	-2.1865619722277625	12.53546444644136	2392619
2392830	Arch	design considerations of implementing a superscalar cpu in fpga.	2003	-2.5167065389703085	13.057032126211677	2392857
2392994	EDA	hardware/software co-design methodology for design of embedded systems	1998	-2.3760531108879346	11.979470460406244	2393021
2393363	EDA	synthesis of application-specific highly efficient multi-mode cores for embedded systems	2005	-2.5124907948530417	13.181957935247945	2393390
2393367	EDA	a coarse-grain phased logic cpu	2003	-3.2842579736548263	12.474230806703188	2393394
2393512	Arch	a proposed avs decoder configuration in the reconfigurable video coding framework	2009	-2.1342857907398844	11.290687442540126	2393539
2393641	EDA	validation of executable application models mapped onto network-on-chip platforms	2008	-2.1446302280886007	12.60929855025178	2393668
2393780	Arch	synthesis of processor instruction sets from high-level isa specifications	2014	-2.1663910581048134	11.888737993273141	2393807
2394606	EDA	implementation and verification of a generic universal memory controller based on uvm	2015	-2.790725969342448	12.701046042177207	2394633
2394632	Mobile	fpga-based cherenkov ring recognition in nuclear and particle physics experiments	2011	-1.582704282673767	11.40394759236944	2394659
2394988	EDA	technical decisions on several key problems in vhdl high level synthesis system	1999	-2.6547195236083017	11.66594740211167	2395015
2395028	SE	fault diagnosis using test primitives in random access memories	2009	-2.9844020647372327	11.465797754960015	2395055
2395686	EDA	integration of mixed-signal components into virtual platforms for holistic simulation of smart systems	2016	-2.8600136584097386	11.743450469598635	2395713
2395721	EDA	interfacing incompatible protocols using interface process generation	1995	-2.8988485074151744	11.286195032910962	2395748
2396197	EDA	speed-up of asics derived from fpgas by transistor network synthesis including reordering	2008	-3.178069440283091	12.636585520021287	2396224
2396971	Arch	mixed precision processing in reconfigurable systems	2011	-1.5580585435596288	12.7795603823536	2396998
2397082	Arch	a display-optimized processor	1974	-1.7564769740525563	11.607367665212244	2397109
2397275	Embedded	on the representation of mappings to multicores	2018	-1.681302348519963	12.555229367008971	2397302
2397316	EDA	hierarchical modeling and simulation in vista	1979	-3.135378025307213	11.329166066867694	2397343
2398689	EDA	power-aware design of electronic system level using interoperation of hybrid and distributed simulations	2015	-2.0646194407688783	12.762215354388129	2398716
2398887	EDA	system verilog assertions synthesis based compiler	2016	-2.349992418450029	11.52855948190035	2398914
2398997	Arch	general-purpose computer architecture based on fully programmable logic	1998	-2.5045458696180414	11.753226654647715	2399024
2399328	EDA	recent trends in embedded system software performance estimation	2013	-1.5665744450812866	12.43158070654558	2399355
2399788	EDA	flex5gware: flexible and efficient hardware and software platforms for 5g network elements and devices	2016	-2.458059516003872	13.129447427881233	2399815
2400044	EDA	fpga-centric design process for avionic simulation and test	2018	-2.3630363078872945	12.715622879305869	2400071
2401185	EDA	modeling risc-v processor in ip-xact	2018	-2.877445066464148	11.470895088185465	2401212
2401487	Visualization	software implementation for multi-protocol 13.56 mhz rfid reader	2008	-2.8008947107835414	12.746400887123494	2401514
2401633	EDA	cgadl: an architecture description language for coarse-grained reconfigurable arrays	2009	-2.12941511754416	12.000670919822571	2401660
2401737	SE	open source software-defined radio tools for education, research, and rapid prototyping	2012	-2.8206081122546185	12.349181886444015	2401764
2402191	Robotics	hardware/software co-design of a high-end mixed signal microcontroller	1998	-2.64322774032134	12.571846205504484	2402218
2402238	EDA	vector matrix multiplier on field programmable analog array	2010	-2.37367824646049	11.892737414793112	2402265
2402412	EDA	fly - a modifiable hardware compiler	2002	-2.2151413150290638	11.409411347702816	2402439
2402521	EDA	an application-centered design flow for self reconfigurable systems implementation	2009	-2.6964027645205597	11.970744979072785	2402548
2402568	Robotics	a control design approach for controlling an autonomous vehicle with fpgas	2010	-2.50169943679035	11.294725329743375	2402595
2403721	Arch	tradeoffs in the design space exploration of application-specific processors	2003	-1.886247583159804	12.90257229461607	2403748
2403753	EDA	multimedia terminal system-on-chip design and simulation	2005	-2.043231344587228	12.611410891367392	2403780
2404000	Arch	hipar-dsp 16, a scalable highly parallel dsp core for system on a chip video- and image processing applications	2002	-1.9175616024803457	12.45692040911374	2404027
2404036	EDA	analysis of an associative array parallel logic simulator	1999	-1.540140634292877	12.247971955286882	2404063
2404217	EDA	manifestations of heterogeneity in hardware/software codesign	1994	-1.499777492237382	11.52520840385005	2404244
2404452	EDA	autosar-based communication coprocessor for automotive ecus	2016	-2.315959808421143	12.257772116472434	2404479
2404713	Graphics	reconfigurable hardware for efficient implementation of programmable fir filters	1998	-2.2104687512674084	12.460027268748874	2404740
2404791	EDA	hartes design flow for heterogeneous platforms	2009	-2.3771243651625045	12.153627321548331	2404818
2405023	EDA	introducing model-of-things (mot) and model-of-design (mod) for simpler and more efficient hardware generators	2016	-2.3035217130973558	11.710139205259292	2405050
2405086	Arch	hardware for multiconnected networks: the design flow	2004	-2.8934880369683533	11.760041944719793	2405113
2405206	EDA	high speed 32bit image processor system dspt 9506	1988	-2.403565678088515	11.45691178547973	2405233
2405677	Arch	a retargetable very long instruction word compiler framework for digital signal processors	2007	-1.7947499197509535	11.348474926859856	2405704
2405750	Networks	distributed control in a key telephone system	1985	-2.3811206882428015	11.288134655158538	2405777
2406327	EDA	the modular architecture of synthup, fpfa based pci board for real-time sound synthesis and digital signal processing	2000	-2.1393187489556587	12.25896989265896	2406354
2406796	EDA	designing a custom architecture for dct using nisc technology	2006	-1.847542561946378	12.940618276462796	2406823
2407046	OS	special feature: memory extension techniques for minicomputers	1977	-2.2334440181818653	11.710057648569247	2407073
2407073	Embedded	complex instruction and software library mapping for embedded software using symbolic algebra	2003	-1.943896308655162	12.13437812449652	2407100
2407109	SE	cost evaluation of coverage directed test generation for the ibm mainframe	2001	-3.2611053280224613	11.470892328429274	2407136
2408271	Arch	dual-dsp system for signal and image processing	1993	-1.9150201508834848	11.522974275737381	2408298
2409220	EDA	a novel architectural approach for control architectures in rf transceivers	2010	-3.2905711913220914	13.100757817572354	2409247
2409261	EDA	partitioning in time: a paradigm for reconfigurable computing	1998	-1.5717923599962649	12.730707062728245	2409288
2410310	EDA	analysis and evaluation of address arithmetic capabilities in custom dsp architectures	1997	-1.6537471556434662	12.352870329987585	2410337
2410313	EDA	domain-specific optimisation for the high-level synthesis of cellml-based simulation accelerators	2015	-1.8397507248057148	12.387860263123047	2410340
2410643	EDA	estimating implementation bounds for real time dsp application specific circuits	1994	-1.7173817693616198	12.573302985306986	2410670
2411827	Logic	asic verification: integrating formal verification with hdl-based courses	2010	-3.3275619421889404	11.625049951643186	2411854
2412871	Visualization	an integrated multicomponent synthesis for mcms	1993	-3.2598535428626847	11.360623566792658	2412898
2412922	NLP	the development and evaluation of shoke2000: the pci-based fpga card	2002	-2.293704058158953	11.71644818851197	2412949
2413698	EDA	dynamic reconfiguration of modular i/o ip cores for avionic applications	2012	-2.052955654707836	12.891083948137025	2413725
2413904	EDA	a new approach to evaluating internal xilinx fpga resources	2011	-2.483646898368632	12.735920008847355	2413931
2414019	EDA	automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip	2001	-1.9100909235389616	12.67296420631319	2414046
2414217	EDA	efficient co-simulation framework enhancing system-level power estimation for a platform-based soc design	2011	-2.499237022160014	13.14926724299826	2414244
2414311	EDA	artificial neural networks on a reconfigurable, fault-tolerant, multi-processor system	1994	-1.544835318051687	12.669871857266287	2414338
2414455	EDA	using codesign techniques to support analog functionality	1999	-2.8094271028295235	12.36800140175416	2414482
2414692	Arch	an ntsc and pal closed caption processor	1997	-3.03221983624475	11.589895004687905	2414719
2415371	Arch	strategic directions towards multicore application specific computing	2009	-2.757120235984444	13.094634961289346	2415398
2416135	EDA	a novel fault tolerant and runtime reconfigurable platform for satellite payload processing	2013	-2.9718580522567275	13.138952296959404	2416162
2416750	EDA	methodology and technology for virtual component driven hardware/software co-design on the system-level	1999	-2.980384419437359	12.5983118173577	2416777
2418205	Arch	modeling and design description of hierarchical hardware/software systems	1975	-2.7186152281725504	11.593687714556653	2418232
2418463	Arch	issues in debugging highly parallel fpga-based applications derived from source code	2003	-2.2777512722974844	11.764619745576482	2418490
2419057	EDA	build fast, trade fast: fpga-based high-frequency trading using high-level synthesis	2017	-1.4311919829110589	12.771868101958468	2419084
2419614	ML	requirements for interfacing ip-components in re-configurable platforms	2006	-2.056855588515848	12.069112372182564	2419641
2419680	Robotics	a vlsi implementation of a state variable filter algorithm	1991	-2.7787714957152385	11.608703204706481	2419707
2420094	PL	adaptive microphone array beamforming for teleconferencing using vhdl and parallel architectures	1999	-2.1464397571030585	11.46119303243124	2420121
2420212	Arch	the intel 8086 microprocessor: a 16-bit evolution of the 8080	1978	-1.922755518905629	11.836962489603946	2420239
2420295	EDA	design space exploration in the microthreaded many-core architecture.	2013	-1.874334285703379	12.629699763209127	2420322
2420509	EDA	high-level modeling and exploration of reconfigurable mpsocs	2008	-2.008369443979319	12.501675718467764	2420536
2420746	Arch	vlsi processor architecture	1984	-2.409109286251306	13.010030954125574	2420773
2420781	EDA	an extendible design exploration tool for supporting approximate computing techniques	2016	-2.6555534892562656	12.826407409003082	2420808
2421415	EDA	generating high-performance custom floating-point pipelines	2009	-1.4339659172809132	12.136387312636133	2421442
2421664	Logic	design and verification of peripheral control circuits in esterel	2009	-2.038175377354051	11.453955634429406	2421691
2421815	EDA	a comprehensive study of digital signal processing devices	1995	-1.7177321967448105	11.810390263409905	2421842
2421992	EDA	an fpga-based high-speed, low-latency trigger processor for high-energy physics	2008	-2.196899653819675	12.603318570320738	2422019
2422151	EDA	issues and approaches to coarse-grain reconfigurable architecture development	2003	-1.9964619962868435	12.768725357894127	2422178
2422448	HPC	computation of storage requirements for multi-dimensional signal processing applications	2007	-2.6838985209759425	12.453586925685586	2422475
2422688	Arch	a scalable pipelined associative simd array with reconfigurable pe interconnection network for embedded applications.	2005	-1.4587679034257477	11.642996487522593	2422715
2423203	Arch	performance simulation tools	2002	-2.47592686064832	12.159332796224037	2423230
2423917	EDA	a simulation environment for core based embedded systems	1997	-2.6238418547763063	12.138283511628499	2423944
2424318	HPC	new tool support and architectures in adaptive reconfigurable computing	2007	-2.111987123849402	12.696221545845466	2424345
2424357	EDA	power reduction for fpga implementations : design optimisation and high level modelling	2006	-2.5826195800677114	12.620255374117972	2424384
2425174	EDA	a powerful system design methodology combining ocapi and handel-c for concept engineering	2002	-1.9862058542348908	11.936571521102984	2425201
2425492	EDA	a reusable verification environment for noc platforms using uvm	2017	-2.7315162683516387	12.66309632836303	2425519
2425905	HPC	high level prototyping and fpga implementation of the orthogonal matching pursuit algorithm	2012	-1.5014723994703398	11.456636251145088	2425932
2426889	Embedded	refinement of model specifications in embedded systems design	2002	-2.214124928977276	11.72590021686424	2426916
2427159	SE	tuning synthesis flags to optimize implementation goals: performance and robustness of the leon3 processor as a case study	2018	-2.4056292417013667	12.236169008859207	2427186
2427425	EDA	a logic simulation machine	1982	-2.181598518493179	12.087477596389242	2427452
2427832	Arch	the m/spl middot/core/sup tm/ m340 unified cache architecture	2000	-2.241105153226355	12.531922309054794	2427859
2428244	EDA	a design methodology for the exploitation of high level communication synthesis	2004	-2.4184152402965937	11.43364407663192	2428271
2428471	EDA	dual-core reconfigurable demosaicing engine for next generation of portable camera systems	2010	-1.5050641399076137	12.649400777868607	2428498
2429265	Embedded	research on web server application on multi-core embedded system	2009	-1.7366909993023059	12.299884856986164	2429292
2429758	HCI	high performance dsps - what's hot and what's not?	1998	-2.932500333381716	12.68002279287816	2429785
2430047	EDA	dvgen: a test generator for the transmeta efficeon vliw processor	2005	-2.2169244274805284	11.743234418849829	2430074
2430171	Embedded	poly-dwt: polymorphic wavelet hardware support for dynamic image compression	2012	-1.9723752122194624	12.76853711973629	2430198
2430252	EDA	general methodology for mapping iterative approximation algorithms to adaptive dynamically partially reconfigurable systems	2009	-1.8898857563209237	12.433051412665431	2430279
2431286	EDA	robust vera coding techniques for gate-level and tester-compliant soc verification environments	2004	-3.246956680561179	11.933328653467095	2431313
2432243	EDA	dvs: an object-oriented framework for distributed verilog simulation	2003	-2.1903653989910823	12.419901206617336	2432270
2432581	Arch	a technique for monitoring run-time dynamics of an operating system and a microprocessor executing user applications	1994	-2.240869782637368	12.109122012816849	2432608
2433355	EDA	a generic architecture for integrated smart transducers	2003	-2.517562277683416	12.114537180766002	2433382
2433383	EDA	static power modeling of 32-bit microprocessors	2002	-2.594395287987846	12.701802263850244	2433410
2433599	EDA	fast and accurate source-level simulation of software timing considering complex code optimizations	2011	-1.506228092948361	12.360880982148185	2433626
2433731	Embedded	formal modeling and scheduling of datapaths of digital document printers	2008	-2.338300210825347	11.612654308486814	2433758
2434334	EDA	a programmable fft/ifft/windowing processor for multi standard dsl applications	2007	-2.2850195172313947	13.149311808368251	2434361
2434370	EDA	performance simulator based on hardware resources constraints for ion trap quantum computer	2013	-3.1388835043700136	12.176405716134974	2434397
2434649	DB	using an xml schema to validate a formal hardware compiler	2010	-2.265903568559919	11.381007319876671	2434676
2434685	HPC	a new methodology for low delay real-time videophone software architecture design	2002	-1.5432797689655242	13.1998535578099	2434712
2435246	EDA	fine-grain reconfigurable functional unit for embedded processors	2011	-2.9474507733782995	13.056204643454526	2435273
2435499	HPC	models for specification and anaysis of parallel computing systems	1979	-1.9310963816598377	11.650149973592848	2435526
2435504	Robotics	quality-delay-and-computation trade-off analysis of acoustic echo cancellation on general-purpose cpu	2003	-2.0632307375168346	11.723645410158177	2435531
2435635	EDA	design and maintenance of physical processing for reconfigurable radio systems	2002	-2.4409954805366283	12.465562666112126	2435662
2435987	EDA	addiguration: exploring configuration behavior of spartan-3 devices	2013	-2.2290088706006808	12.634620966679256	2436014
2436236	EDA	fpgen - a test generation framework for datapath floating-point verification	2003	-3.1960132852358805	11.360770232375483	2436263
2436424	Theory	accelerating computation bounded ip lookup methods by adding simple instructions	2004	-1.5526185975880162	11.710732157757715	2436451
2436596	EDA	scheduling under resource constraints and module assignment	1991	-1.905177069013935	12.491193781493811	2436623
2436828	HPC	implementation of a ranlux based pseudo-random number generator in fpga using vhdl and impulse c	2013	-1.4782687319381247	11.737285764409766	2436855
2436970	EDA	a comparison of high level synthesis and register transfer level design techniques for custom computing machines	1998	-1.7369144086622024	11.949822788307376	2436997
2437290	EDA	a high-level synthesis approach to optimum design of self-checking circuits	1996	-2.6033693757873344	12.775490240070381	2437317
2437722	EDA	implementation of embedded cores-based digital devices in jbits java simulation environment	2004	-3.138721298179864	11.849390555192914	2437749
2439060	EDA	high-level synthesis of nonprogrammable hardware accelerators	2000	-1.5749410146300775	12.420621418673694	2439087
2439272	Arch	seeing chip testability through a systems person's eyes	2003	-3.1513182484028843	12.525667355445757	2439299
2439417	EDA	design of a multimedia processor based on metrics computation	2005	-1.8246073901042212	13.106518963191702	2439444
2439730	EDA	fluid pipelines: elastic circuitry meets out-of-order execution	2016	-3.226663201921677	13.122979113325815	2439757
2439837	EDA	methodical low-power asip design space exploration	2003	-2.1637126846744965	12.909113340975287	2439864
2439932	EDA	rapid design space exploration for soft core processor customization and selection	2016	-1.7137489906257026	13.067230339917884	2439959
2440563	Networks	the spectrumware approach to wireless signal processing	1996	-2.3511811916711616	11.879758024288087	2440590
2441411	EDA	fast prototyping: a system design flow for fast design, prototyping and efficient ip reuse	1999	-2.6895417361747187	12.156623813072038	2441438
2442272	EDA	verification of in-order execution in pipelined processors	2000	-1.928778135746104	12.24681080720258	2442299
2442387	EDA	run-time reconfigurable instruments for advanced board-level testing	2016	-3.2817340418289165	12.640228201750565	2442414
2443096	EDA	low power image processing applications on fpgas using dynamic voltage scaling and partial reconfiguration	2018	-2.025331146027592	12.51052533287064	2443123
2443950	EDA	design flow for hardware/software cosynthesis of a video compression system	1994	-2.270944069471744	11.926732066460907	2443977
2444294	EDA	reconfigurable computing for imaging systems	2014	-1.9768440578072644	12.068476404655256	2444321
2444456	EDA	power efficient semi-automatic instruction encoding for application specific instruction set processors	2001	-2.2850965178436966	12.330928737772329	2444483
2444777	HPC	fault table generation using graphics processing units	2009	-2.6265775128394404	11.379792141509625	2444804
2445033	EDA	software optimization for mpsoc: a mpeg-2 decoder case study	2008	-1.5650107292080202	12.832804249854842	2445060
2445359	HPC	a visual dataflow programming environment for a real time parallel vision machine	1995	-1.725337679311099	11.87615217668189	2445386
2445439	EDA	architecture and synthesis issues in psoc	2010	-3.1490512078195603	11.901329414011256	2445466
2445457	Security	the programmable protocol vlsi engine (prove)	1994	-2.5245510737756502	12.682758983220127	2445484
2445582	EDA	introspection mechanisms for semi-formal verification in a system-level design environment	2006	-2.228942321555348	11.737286378083324	2445609
2445616	EDA	bram-based function reuse for multi-core architectures in fpgas	2018	-1.450450255949498	13.092847845607109	2445643
2446126	EDA	design automation for battery systems	2018	-2.7757361039462087	12.961435063706027	2446153
2446617	EDA	a pipelined configurable gate array for embedded processors	2003	-2.39374560148384	13.148144346903214	2446644
2446632	Embedded	real-time audio processing on the t-crest multicore platform	2017	-1.5021059893554916	12.917986754437802	2446659
2446808	EDA	vhdl-based communication and synchronization synthesis	1995	-2.4894494350581833	11.897858345108034	2446835
2446822	EDA	area-oriented iterative method for design space exploration with high-level synthesis	2015	-2.0006950826522267	12.967507168496056	2446849
2446838	EDA	a run-time reconfigurable network-on-chip for streaming dsp applications	2007	-2.397891858743449	12.668839131995627	2446865
2446907	Embedded	reconfigurable address generators for stream-based computation implemented on fpgas	2005	-1.8997582476609889	12.594486467859484	2446934
2447564	Vision	a field programmable sequencer and memory with middle grained programmability optimized for mcu peripherals	2016	-2.8231996215999566	11.507981336550632	2447591
2447722	EDA	a systemc ams/tlm platform for cmos video sensors	2011	-3.2705072345165687	11.944558217467318	2447749
2447734	EDA	scalable auto-tuning of synthesis parameters for optimizing high-performance processors	2016	-2.4032587936629057	12.973977839070539	2447761
2448147	HPC	a high performance reliable dataflow based processor for space applications	2013	-2.6911754870063715	12.658991003115439	2448174
2448393	EDA	debug architecture for the en-ii system chip	2007	-2.4334044783731628	12.444728808519022	2448420
2448885	Embedded	operating system support for dynamically reconfigurable soc architectures	2005	-1.9512850471470369	12.498079653852935	2448912
2449434	EDA	generation of embedded hardware/software from systemc	2006	-2.3925582596752046	11.923169263250534	2449461
2449610	EDA	architecture-level performance estimation for ip-based embedded systems	2004	-1.9927602744604327	13.09872612503375	2449637
2450100	EDA	cappartx: computer aided prototyping partitioning for xilinx fpgas, a hierarchical partitioning tool for rapid prototyping	1996	-2.7936250477812643	11.93117847721529	2450127
2450521	EDA	design and simulation of runtime reconfigurable systems	2008	-2.0936377363342844	12.314407104424307	2450548
2451474	EDA	exploring delay/area trade-offs of an ldi filter using a natural based algorithm	1994	-3.284035002905126	11.719413698739336	2451501
2451628	EDA	towards a tighter integration of generated and custom-made hardware	2010	-1.76601742176337	11.722606007901067	2451655
2451776	Arch	integrating custom instruction specifications into c development processes	2006	-1.7774859831395886	11.974113464402791	2451803
2451971	EDA	optimal synthesis of multichip architectures	1992	-2.60127118518356	12.948612887340108	2451998
2451984	EDA	design and development of a flexible multi-purpose controller hardware system for power electronics and other industrial applications	2008	-2.6816355140803503	12.115435781759512	2452011
2452340	Arch	interactive development environment for single-board computers	1986	-1.88499776554948	11.442078257853913	2452367
2452852	EDA	new architecture of the object-oriented functional coverage mechanism for digital verification	2016	-2.5817396475774204	11.321699932505574	2452879
2452881	EDA	quality attribute taxonomies for dsp software architecture design	2001	-2.8095703315571883	12.143495528796112	2452908
2452941	EDA	mapping a domain specific language to a platform fpga	2004	-2.0467223831370096	12.139912423565304	2452968
2453160	HPC	achieving efficient realization of kalman filter on cgra through algorithm-architecture co-design	2018	-2.098814608277717	12.711709180468313	2453187
2453273	Embedded	dynamic reconfiguration of distributed arithmetic controllers: design space exploration and trade-off analysis	2004	-2.1875435877400773	12.769195710303993	2453300
2453338	Arch	radar signal processing using pipelined optical hypercube interconnects	2001	-2.070464556383546	11.302380726884143	2453365
2453678	Embedded	dagger: a novel generic methodology for fpga bitstream generation and its software tool implementation	2005	-1.892864038309132	12.373121448948217	2453705
2453746	EDA	fpga technology to minimize extended life-cycle development	2004	-3.3296694188173253	12.290373444617922	2453773
2453823	EDA	on the reuse of rtl ips for sysml model generation	2012	-2.5117617884855665	11.312998463103563	2453850
2453885	Robotics	composable and persistent-state application swapping on fpgas using hardwired network on chip	2009	-2.193466374742464	13.10888615616307	2453912
2454230	EDA	high bandwidth rdram technology reduces system cost	1996	-3.2738082214934288	12.920356577265597	2454257
2454881	EDA	system-level design for fpgas	2007	-2.5856300720999834	12.216105635184562	2454908
2455954	EDA	area and delay estimation for fpga implementation of coarse-grained reconfigurable architectures	2006	-2.1304312301490294	13.162073768471009	2455981
2456395	EDA	multiple scenario approach for pre-silicon hardware/software co-verification	2009	-3.0241277945725917	11.878590582125462	2456422
2456584	EDA	design, synthesis and verification of a smart imaging core using systemc	2005	-1.9771553352917723	12.08770409892358	2456611
2456859	Arch	generating an efficient instruction set simulator from a complete property suite	2009	-2.5277878153351736	11.686068088482731	2456886
2457343	EDA	structured design methodology for high-level design	1994	-2.9196240436800025	11.419624957726187	2457370
2458522	SE	tester independent support software system (tisss)	1985	-3.1967409934351685	11.557993562147875	2458549
2459167	EDA	a novel design flow for a 3d heterogeneous system prototyping platform	2012	-3.1280895114450025	13.124454097250036	2459194
2459674	Vision	design considerations for a general-pupose microprocessor (ns32532)	1989	-2.34701314927909	12.844745581611047	2459701
2459832	Crypto	a vhdl generator for elliptic curve cryptography	2004	-2.933771497850212	11.437331928701846	2459859
2459921	EDA	high-level specification of runtime reconfigurable designs	2007	-2.1707975444670837	11.824732697606395	2459948
2461015	Arch	towards automatic validation of dynamic behavior in pipelined processor specifications	2003	-2.654430744851853	11.371907776873295	2461042
2461190	SE	a low cost and flexible approach to can conformance testing	2009	-3.115048814007842	12.059322067174874	2461217
2461245	Arch	new products	1983	-1.6817510163045155	12.109520850029512	2461272
2461275	EDA	accelerating in-system fpga debug of high-level synthesis circuits using incremental compilation techniques	2017	-2.6766656918414062	12.678785625720801	2461302
2461883	Visualization	streamlining programmable device and system test using ieee std 1532	2000	-3.2282548282667487	11.978246068865445	2461910
2462234	EDA	integrated solutions for testing wireless communication systems	2011	-3.2796495528367564	12.825565108255766	2462261
2462922	EDA	simulated annealing based datapath synthesis	1994	-2.377310868776332	12.1312112077694	2462949
2463346	Embedded	distributed arithmetic fpga design with online scalable size and performance	2004	-1.6525978877359433	12.724859335502325	2463373
2464144	EDA	an efficient algorithm for isomorphism-aware custom instruction identification for extensible processors	2011	-1.7869740914138483	12.208334202434996	2464171
2464843	EDA	full system simulation with qemu: an approach to multi-view 3d gpu design	2010	-1.8684669410067396	12.44139206361741	2464870
2465213	ML	a clustering approach to explore grain-sizes in the definitionof processing elements in dataflow architectures	1999	-1.5218358155869192	12.343869570892684	2465240
2465326	EDA	open-ended system for high-level synthesis of flexible signal processors	1990	-1.934281805044772	11.837267618000855	2465353
2465661	Arch	power7 multi-core processor design	2009	-2.717986183908818	13.128143705062385	2465688
2465784	EDA	on chip instrument application to soc analysis	2008	-2.7446138506761337	12.012533400096881	2465811
2465977	Arch	a review paper on microprocessor based controller programming	2012	-2.5944895077070247	11.430420964218992	2466004
2466780	EDA	design technology for networked reconfigurable fpga platforms	2002	-2.1136724358308303	11.809177117663314	2466807
2466820	EDA	very rapid prototyping of wearable computers: a case study of custom versus off-the-shelf design methodologies	1997	-2.238484030847116	11.58414594633713	2466847
2467410	Robotics	have we overcome the challenges associated with soc and multi-core testing?	2005	-1.6466449440624586	11.66342108277462	2467437
2467907	EDA	microarchitecture evaluation with physical planning	2003	-2.846708772180308	13.110553164536126	2467934
2468340	EDA	simulating hardware, software and electromechanical parts using communicating simulators	1998	-2.6137288140258406	11.655833201189065	2468367
2468809	EDA	a unified emulation/simulation environment for reconfigurable system-on-chip development	2011	-2.163344102970231	12.217076647776313	2468836
2469309	EDA	memory unit design for real time dsp applications	1999	-2.3267613055051357	12.033527503274861	2469336
2469656	EDA	mpsoc communication architecture exploration using an abstraction refinement method	2008	-2.441653088834048	12.242957405378785	2469683
2469808	EDA	compilation methods for the address calculation units of embedded processor systems	1997	-1.5934208631974491	12.386750011507747	2469835
2470563	Arch	hardware-accelerated software library drivers generation for ip-centric soc designs	2016	-1.8275944787168656	12.542771745216546	2470590
2470734	EDA	an integrated high-level hardware/software partitioning methodology	2011	-2.215803010039638	12.81695278652306	2470761
2471011	Arch	a building block approach to multiprocessing	1971	-1.4428072715164282	12.471382737859907	2471038
2471247	EDA	analysis and comparison of two different implementations of mcs-51 compatible microcontrollers	2011	-2.8181923727072893	11.814104518619395	2471274
2471432	Logic	gaut: an architectural synthesis tool for dedicated signal processors	1993	-2.528030888001167	11.7064446678136	2471459
2471483	Arch	design — time configurable processor basic structure	2010	-1.82972871973434	11.619960961654332	2471510
2471784	EDA	a novel collaborative verification environment for soc co-verification	2007	-1.816888007817292	12.249155413919336	2471811
2471871	EDA	a generalized scheduling approach for dynamic dataflow applications	2009	-1.5434002901520665	12.552910861448591	2471898
2471933	EDA	a layered architecture for noc design methodology	2005	-1.653261892672326	12.994651116209932	2471960
2472031	Arch	modelling and architecture exploration of a medium voltage protection device	2009	-3.254955979917152	12.311162055637492	2472058
2472496	EDA	exploration and customization of fpga-based soft processors	2007	-1.7411911851611042	13.081365517812836	2472523
2472570	EDA	datapath-oriented fpga mapping and placement for configurable computing	1997	-2.1757823616359038	11.869153374655614	2472597
2472981	EDA	daedalus: toward composable multimedia mp-soc design	2008	-1.8697245252040329	12.612417411655144	2473008
2473989	EDA	an overview of today's high-level synthesis tools	2012	-2.9241376893746227	12.313822506261976	2474016
2474041	EDA	system specification experiments on a common benchmark	2000	-2.7002441434255298	11.498553185384006	2474068
2474082	EDA	performance-driven clustering of asynchronous circuits	2014	-3.28241396155403	11.898329847916365	2474109
2474797	Robotics	models and reconfiguration problems for multi task hyperreconfigurable architectures	2004	-2.0176240998491624	12.65506302551552	2474824
2475082	EDA	a demonstration of the guinness: a gui based neural network synthesizer for an fpga	2017	-1.9193893630797445	11.666150767311613	2475109
2475155	EDA	parameterized mac unit generation for a scalable embedded dsp core	2008	-2.0262996868399386	12.841363040702062	2475182
2476353	EDA	design of coarse-grained dynamically reconfigurable architecture for dsp applications	2009	-1.6420882642232222	12.978095426495473	2476380
2476427	Embedded	the lx-1 microprocessor and its application to real-time signal processing	1970	-2.9560352682476467	11.4188989668165	2476454
2476524	EDA	interleaving methods for hybrid system-level mpsoc design space exploration	2012	-1.9544932972784184	13.180934138252931	2476551
2476979	Arch	a “metasimulator” for microcoded processors	1984	-1.9847228439555236	11.340730085528891	2477006
2477028	Embedded	fast and efficient real-time gpu based implementation of wave field synthesis	2014	-1.7244155398420271	12.164683694146568	2477055
2477718	EDA	a systemc-based transaction level modeling of on-chip-bus	2008	-2.733136691748776	12.351738061198187	2477745
2477747	EDA	an assessment of the suitability of fpga-based systems for use in digital signal processing	1995	-2.5870175759288623	12.903836131481473	2477774
2477822	Robotics	unity-link: a software-gateware interface for rapid prototyping of experimental robot controllers on fpgas	2013	-1.87251397801465	11.969450615760035	2477849
2478088	Arch	systematic objective-driven computer architecture optimization	1995	-3.0126216671946384	12.885878951432279	2478115
2478652	EDA	functional level power analysis: an efficient approach for modeling the power consumption of complex processors	2004	-2.175261857723092	12.828016176519851	2478679
2479321	Arch	enhancing a simulation environment for computer architecture to a systemc based testbench tool for design verification	2011	-2.363284696717511	11.715034260742373	2479348
2479546	HPC	the design and implementation of a vlsi chess move generator	1984	-2.2141955459657487	12.06655587929616	2479573
2480338	EDA	system-level modelling and analysis of embedded reconfigurable cores for wireless systems	2007	-2.524742970748429	12.841498345755141	2480365
2480824	Embedded	real-time development system for image processing engines	2009	-2.004807611239386	11.919533390546029	2480851
2481695	EDA	early development of uvm based verification environment of image signal processing designs using tlm reference model of rtl	2014	-2.9544342768975094	11.827588792449866	2481722
2481970	EDA	code generation for core processors	1997	-1.7351300554646336	11.913439945526955	2481997
2482134	EDA	a codesign tool for high level systhesis of vision models on fpl	2006	-2.4281398866482418	11.853164004048883	2482161
2482165	Arch	implementation studies for a vlsi prolog coprocessor	1989	-2.2377032034118227	11.667497583786435	2482192
2482372	Arch	advances in hardware: chips to systems	1981	-3.254648345939777	12.755199364528947	2482399
2482422	HPC	hibric-mem, a memory controller for powerpc based systems	1997	-2.7824748264828907	13.007814975103742	2482449
2482605	Arch	what's ahead in computer design?	1997	-3.334745546923921	12.859421298013524	2482632
2483680	EDA	embedded tutorial: trp: integrating embedded test and ate	2001	-2.4957104778365706	11.942078575867233	2483707
2483889	Theory	special-purpose computer for two-dimensional fft	2008	-2.0322800863361232	11.86233768352907	2483916
2484490	EDA	hardware code generation from dataflow programs	2010	-1.959094161393897	11.752356812301313	2484517
2484939	EDA	a methodology for validation of microprocessors using equivalence checking	2003	-2.7091659504656938	11.555909912119336	2484966
2485011	EDA	an esl timing & power estimation and simulation framework for heterogeneous socs	2014	-2.3742283399331616	12.23984937813537	2485038
2485089	EDA	functional validation of mixed hardware/software systems based on specification, partitioning, and simulation of test cases	2000	-2.3955751817293867	11.631874617942186	2485116
2485144	EDA	methods for power/throughput/area optimization of h.264/avc decoding	2010	-1.859481340320375	13.143081053314411	2485171
2486170	EDA	polar 3.0: an ultrafast global placement engine	2015	-1.8261664546501968	11.62727754815676	2486197
2486324	EDA	system-level power analysis methodology applied to the amba ahb bus	2003	-3.0035177988040753	12.733286836003616	2486351
2486471	Embedded	task synthesis for control applications on multicore platforms	2014	-1.4817249070668563	12.90288792816225	2486498
2487199	EDA	cost-performance analysis of component architectural designs for dynamic partially reconfigurable systems	2012	-2.594724763938236	12.606290140613547	2487226
2487828	EDA	system-level max power (sympo) - a systematic approach for escalating system-level power consumption using synthetic benchmarks	2010	-2.7610626429847565	13.081104476849818	2487855
2487907	EDA	a processor generation method from instruction behavior description based on specification of pipeline stages and functional units	2007	-2.04079176743523	12.037283709142336	2487934
2488131	Logic	behavioral synthesis of double-precision floating-point adders with function-level transformations: a case study	2007	-2.873273843470158	13.03393117003792	2488158
2488290	EDA	design space exploration for data path synthesis	1997	-2.5522347972407715	12.517787020836195	2488317
2488606	EDA	embedded systems and hardware-software (panel): co-design: panacea or pandora's box?	1993	-3.3107558870053526	12.155968574455528	2488633
2488751	EDA	hardware-software approaches to in-circuit emulation for embedded processors	2008	-3.279797469811951	12.143346094927216	2488778
2488889	Theory	a video rate two dimensional fft processor	1980	-1.7462228339455148	11.61001901111991	2488916
2489352	EDA	application of ip-based analog platforms in the design of neuromimetic integrated circuits	2012	-3.2532141476101084	11.407939486747587	2489379
2489978	EDA	teramac-configurable custom computing	1995	-2.15147749648861	12.341061505997539	2490005
2490345	EDA	timed hw-sw cosimulation using native execution of os and application sw	2002	-2.2941780554349256	12.585180227267983	2490372
2491254	EDA	bridging gap between simulation and spreadsheet study	2007	-2.411346693487876	12.099362383393707	2491281
2491961	EDA	towards architectural design space exploration for heterogeneous manycores	2016	-1.6057103341662322	12.858447005882493	2491988
2492467	SE	platform based on open-source cores for industrial applications	2004	-2.2167527648019245	11.972091177163428	2492494
2492485	EDA	power emulation: a new paradigm for power estimation	2005	-2.5165444922157505	13.155456469166156	2492512
2492822	EDA	epic-explorer: a parameterized vliw-based platform framework for design space exploration	2003	-2.7417620122867983	12.312720260676565	2492849
2492930	EDA	parallel processing enables the real-time emulation of dsp asics	1990	-2.0613835029558496	11.77433092509609	2492957
2493894	EDA	functional modeling compiler for system-level design of automotive cyber-physical systems	2014	-2.2855723275980244	11.818043356205726	2493921
2493991	EDA	vlsi-soc: design for reliability, security, and low power	2015	-2.971131172900344	12.717303250110573	2494018
2494208	EDA	a macrocell approach for vlsi processor design	1988	-3.1304689513500232	12.267952482694092	2494235
2494326	EDA	fpga as a key component for reconfigurable system	1996	-2.4096421310890435	12.193256364348965	2494353
2494965	EDA	deterministic hardware synthesis for compiling high-level descriptions to heterogeneous reconfigurable architectures	2005	-2.2275188466108378	12.763005573118756	2494992
2495130	Mobile	ur-solarcap: an open source intelligent auto-wakeup solar energy harvesting system for supercapacitor-based energy buffering	2016	-3.174374770124044	11.858957176784587	2495157
2495485	EDA	platform-based software design flow for heterogeneous mpsoc	2008	-1.9928911139415288	12.088227939735164	2495512
2496022	EDA	an introduction to the systemc synthesis subset standard	2010	-3.113868008476913	11.609826053871146	2496049
2496028	EDA	optimal and heuristic scheduling algorithms for asynchronous high-level synthesis	2011	-1.9257932376565432	11.687833745708922	2496055
2496334	EDA	a variable length vector pipeline architecture design methodology	2008	-2.92359957266388	11.958968621904313	2496361
2496678	EDA	flexible controller design and its application for concurrent execution of buffer centric dataflows	2007	-1.843209434576644	12.854390797718219	2496705
2496990	EDA	ace: a hierarchical graphical interface for architectural synthesis	1989	-2.5191842470569683	11.434108199946591	2497017
2497410	EDA	famos: an efficient scheduling algorithm for high-level synthesis	1993	-2.4396079095247987	12.584897917309986	2497437
2497628	OS	bus mastering pci express in an fpga	2009	-1.475373611363178	11.947881196533633	2497655
2497671	EDA	gui design exploration software for microwave antennas	2017	-2.5299356488785425	11.674347594001436	2497698
2497826	EDA	a comparison between dsp and fpga platforms for real-time imaging applications	2009	-2.1952271405352453	12.121638071784767	2497853
2497938	EDA	morphosys: case study of a reconfigurable computing system targeting multimedia applications	2000	-1.730542345266154	12.759507000556965	2497965
2498295	EDA	towards beneficial hardware acceleration in haven: evaluation of testbed architectures	2012	-2.8299377714211964	11.89936879437316	2498322
2499394	HCI	distributed approach for genetic test generation in the field of digital electronics	2008	-3.0539520726013416	11.585383442786574	2499421
2499560	EDA	improved time-multiplexed fpga architecture and algorithm for minimizing communication cost designs	2013	-3.2449725344140496	12.584841750690238	2499587
2499756	EDA	model-based optimization of high level synthesis directives	2016	-2.04331409181172	12.48999655782916	2499783
2499986	EDA	fast, efficient floating-point adders and multipliers for fpgas	2010	-2.3369379072465497	13.104462517678757	2500013
2501182	EDA	resource-constrained multiprocessor synthesis for floating-point applications on fpgas	2011	-1.6731494975959271	12.961628786804145	2501209
2501638	Arch	invariants for distributed local control elements of new synchronous bit-serial architecture	2004	-1.6214524966881845	11.748516003969193	2501665
2502910	Arch	the indirect binary n-cube microprocessor array	1977	-1.7263842725852794	11.556651834822654	2502937
2503180	EDA	general-purpose crossassembler for 8-bit microprocessors	1985	-1.553629581116505	11.814496410066056	2503207
2503718	Arch	multicube: multi-objective design space exploration of multi-core architectures	2010	-1.973809952601196	13.159439842983586	2503745
2504526	EDA	task graph extraction for embedded system synthesis	2003	-2.15641103714962	11.884262022773335	2504553
2505383	EDA	embracing the fpga challenge for processor design verification	2014	-2.662864246038957	12.191723920951615	2505410
2505409	PL	bringing c++ productivity to vhdl world: from language definition to a case study	2011	-1.7268787350442678	11.597651167695409	2505436
2505430	Visualization	vax 6000 model 400 system overview	1990	-1.680051684225944	12.224275607779305	2505457
2505966	HPC	fpga based particle identification in high energy physics experiments	2012	-2.1955448805266693	11.576195900307903	2505993
2506017	EDA	verification challenges in configurable processor design with asip meister	2005	-2.271483630279266	11.903957211554134	2506044
2506512	EDA	dynamic partial reconfiguration in embedded systems for intelligent environments	2012	-2.138725024662563	12.8787527771234	2506539
2507108	EDA	megagate asics for the thuraya satellite digital signal processor (invited).	2002	-2.9440356943767854	11.872645810309544	2507135
2507124	EDA	designing, scheduling, and allocating flexible arithmetic components	2003	-2.763653960154934	12.99159495678462	2507151
2507222	Embedded	executable dataflow benchmark generation technique for multi-core embedded systems	2017	-2.2993240625340903	11.380070793684773	2507249
2507373	Robotics	2400-mflops reconfigurable parallel vlsi processor for robot control	1993	-2.4118256246594805	12.736683910521586	2507400
2507528	EDA	a reconfigurable multiprocessor architecture for a reliable face recognition implementation	2010	-1.820245739791276	11.983187539577475	2507555
2507764	Arch	a benchmark suite for evaluating configurable computing systems--status, reflections, and future directions	2000	-1.428799549883186	12.499442069765573	2507791
2507859	EDA	a parallel method for functional verification of medium and high throughput dsp synthesis	1994	-2.84620972901339	11.785986965880685	2507886
2507943	EDA	cell broadband engine processor: design and implementation	2007	-2.7215330423914983	13.003841145732393	2507970
2508306	EDA	failing to fail - achieving success in advanced low power design using upf	2014	-3.0046900896547997	12.575837324143569	2508333
2508495	EDA	h.264/avc in-loop de-blocking filter targeting a dynamically reconfigurable instruction cell based architecture	2007	-2.032912617199902	12.716517825521706	2508522
2508973	Embedded	design exploration in hw/sw co-design of real-time object-oriented embedded systems: the scheduler object	2005	-1.6461066359059928	12.503465911720603	2509000
2510190	EDA	wave-pipelining: is it practical?	1994	-3.3052827962186067	12.27906029124884	2510217
2510327	EDA	simulation-based functional verification of dynamically reconfigurable fpga-based systems	2013	-2.63570704858231	11.799684650545588	2510354
2510708	OS	the 5.25-inch fixed/removable disk drive	1982	-2.380769435941493	11.562227557549994	2510735
2510803	EDA	arbitrary hardware software trade-offs	1995	-2.8335627927252163	12.414248968367069	2510830
2510907	EDA	cmos customer implementation of the sparc architecture	1988	-2.414131385047284	12.82479324153378	2510934
2511161	Arch	strategic directions in computer architecture	1996	-3.2795997848564666	13.19316016706826	2511188
2511585	Arch	on-chip debug support for embedded systems-on-chip	2003	-2.552004443096523	12.44045059271006	2511612
2511904	Embedded	redefining the role of fpgas in the next generation avionic systems (abstract only)	2014	-2.049690570657218	12.916849593111618	2511931
2511986	Robotics	fpga based elevator controller with improved reliability	2013	-2.92955293696679	11.473434104872027	2512013
2512727	EDA	a prototyping system for verification and evaluation in hardware-software cosynthesis	1995	-2.1813128404837543	12.177290937040864	2512754
2513224	Embedded	modelling program-state machines in systemc™	2008	-1.957035150726944	11.552594599425854	2513251
2514028	EDA	virtual roundtable: user perspectives	2009	-3.005646125242801	12.11232543908394	2514055
2514560	EDA	run-time partial reconfiguration simulation framework based on dynamically loadable components	2015	-1.8513483923602256	12.425171395001314	2514587
2514835	EDA	an evaluation of a high-level synthesis approach to the fpga-based submicrosecond real-time simulation of power converters	2018	-3.1251415565452407	11.974893172887993	2514862
2515422	EDA	a 64-bit mips processor running freebsd on a portable fpga tablet	2013	-2.3264271882947924	12.17090726878258	2515449
2515766	DB	xml-based hierarchical description of 3d systems and sip	2013	-3.2662159022854684	11.923780783025324	2515793
2516380	Arch	fpga chip as a system master for hardware aided parallel computing	2006	-2.0728741812311027	12.0423062708256	2516407
2517587	EDA	minimal complexity hierarchical loop representations of sfg processors for optimal high level synthesis	2000	-1.7984303364422431	11.549227828013807	2517614
2517922	Arch	experimental results of a recovery block scheme to handle noise in speech recognition systems	2002	-2.792234027732749	11.456603873762395	2517949
2517984	Arch	accelerating mobile multimedia using intel wireless mmx/spl trade/ technology	2004	-1.8489398111255664	13.079861797291588	2518011
2518289	EDA	evaluation of design space exploration strategies	1999	-2.4942405195495883	11.887668108784347	2518316
2518312	Arch	a framework for high-speed controller design	1990	-2.4040384564893293	12.054586073772766	2518339
2518333	EDA	a block-based open source approach for a reconfigurable virtual instrumentation platform using fpga technology	2006	-2.6922914894577787	12.054628449258738	2518360
2518462	EDA	force-directed scheduling for the behavioral synthesis of asics	1989	-1.9733756922200802	12.571630130950851	2518489
2518955	EDA	run-time reconfigurable systems for digital signal processing applications: a survey	2005	-1.9498088974605228	13.083936878545588	2518982
2518974	SE	hardware apis: a software-centric approach for automated derivation of mpsoc hardware structures based on static code analysis	2014	-1.6123767688864603	11.871559964422932	2519001
2519172	EDA	a lean fpga soft processor built using a dsp block	2012	-2.3243795249293218	12.431254363037255	2519199
2519328	EDA	multidimensional exploration of software implementations for dsp algorithms	2000	-2.05276686347496	12.340257096202125	2519355
2519536	EDA	a reusable coverage-driven verification environment for network-on-chip communication in embedded system platforms	2009	-2.7107046050807617	11.78141496658652	2519563
2520484	Arch	an fpga-based scalable simulation accelerator for tile architectures	2011	-1.5152165975287837	12.746666010522507	2520511
2520591	Embedded	adaptivity in high-performance embedded systems: a reactive control model for reliable and flexible design	2014	-2.039065744675048	12.130467172007467	2520618
2520922	EDA	socwire: a network-on-chip approach for reconfigurable system-on-chip designs in space applications	2008	-3.037013145636679	13.095223747771652	2520949
2521974	EDA	smartbricks: a visual environment to design and explore novel custom domain-specific architectures	2014	-1.7833748199060802	12.394393824169386	2522001
2522470	EDA	timed compiled-code functional simulation of embedded software for performance analysis of soc design	2003	-2.1471004803525835	12.150523132616609	2522497
2523364	Arch	a novel platform for complex bio-inspired architectures	2007	-2.7084763305115085	13.166612702189074	2523391
2523372	EDA	recursive bipartitioning of signal flow graphs for programmable video signal processors	1996	-2.1830429607751216	12.65308528302676	2523399
2523693	EDA	the cobra-abs high-level synthesis system for multi-fpga custom computing machines	2001	-2.381809523580608	12.400283899730494	2523720
2524049	EDA	intermediate level components for reconfigurable platforms	2004	-2.3214316083009496	11.719662562094063	2524076
2524787	Arch	the evolution of printers and displays	1986	-3.0291697555985797	12.496611304066477	2524814
2525231	EDA	live demonstration: a prototype of analog/digital-mixed neural networks for reconfigurable learning	2018	-3.109642076197342	11.727146098225106	2525258
2525470	PL	a linear complexity algorithm for the generation of multiple input single output instructions of variable size	2007	-3.2734700681726188	11.533207866249654	2525497
2525579	EDA	online synthesis for operation execution time variability on digital microfluidic biochips	2014	-3.21784742995482	12.077782556338505	2525606
2526510	OS	designing high-speed packet processing tasks at arbitrary levels of abstraction: implementation and evaluation of a mixmap system	2009	-1.7102428530328746	12.967080454999216	2526537
2526805	Embedded	application domain specific embedded fpgas for flexible isa-extension of asips	2008	-2.0775696233959238	12.329159288238516	2526832
2527166	EDA	an architecture of dynamically reconfigurable processing unit(rpu)	2007	-2.470652810050331	13.078796173514867	2527193
2527401	EDA	return of the hardware floating-point elementary function	2007	-1.6312949233665992	11.830976072679887	2527428
2527415	EDA	automatic synthesis of system on chip multiprocessor architectures for process networks	2004	-2.518938788740768	12.674740316107476	2527442
2527556	EDA	reducing the overhead of dynamic partial reconfiguration for multi-mode circuits	2014	-2.919595291108904	13.072439577179642	2527583
2527598	EDA	the modeling and synthesis of bus systems	1981	-3.1343087498672126	11.483624872037609	2527625
2527982	EDA	improvement of multimedia performance based on 3-d stacking memory architecture and software refinement	2012	-1.5603733732107228	12.920339092939756	2528009
2528626	EDA	parallelization and performance analysis of reversible circuit synthesis	2018	-2.0113142951379333	12.073433156205855	2528653
2528701	Arch	synthesis of dma controllers from architecture independent descriptions of hw/sw communication protocols	1999	-1.9604209493020093	11.778209208421956	2528728
2528718	EDA	estimating area costs of custom instructions for fpga-based reconfigurable processors	2007	-2.343309617943932	12.954190780354027	2528745
2529187	Arch	logic-in-memory architecture made real	2015	-1.5491824015900792	11.722428169449994	2529214
2529391	EDA	fast and accurate transaction level modeling of an extended amba2.0 bus architecture	2005	-2.515077326828451	11.842447633438567	2529418
2529537	EDA	throughput optimization of general non-linear computations	1999	-1.6792171169093728	12.29131046385736	2529564
2530542	EDA	a partial reconfigurable architecture for controllers based on petri nets	2004	-2.605197777522249	11.505084149390068	2530569
2530740	Arch	instruction scheduling for clustered vliw dsps	2000	-1.4793371679130751	12.90975207360559	2530767
2531217	Arch	software architecture of universal hardware modeler	1990	-2.5280788208847	11.8569476876506	2531244
2531244	HPC	applying advanced networks and signal processing to spaceborne computing	2012	-2.5779466994386504	12.041009391537884	2531271
2531452	EDA	a hierarchical mathematical model for automatic pipelining and allocation using elastic systems	2017	-2.6385959775348717	12.518362093599345	2531479
2531651	EDA	a sw performance estimation framework for early system-level-design using fine-grained instrumentation	2006	-1.8534077191388016	12.297193583274664	2531678
2531956	EDA	a networking eda tool for multi-vector multiplication ip circuits	2015	-3.1364297512623214	12.27991119385176	2531983
2532105	EDA	activasc: a highly efficient and non-intrusive extension for activity-based analysis of systemc models	2009	-2.797261931151806	12.035840694076086	2532132
2532225	EDA	custom instruction search for application specific instruction-set processor using guided simulated annealing	2014	-2.1742274315254195	12.368359416550538	2532252
2532323	EDA	a hardware compilation flow for instance-specific vliw cores	2008	-1.591718433112331	11.880751327054412	2532350
2533580	EDA	synthesis using path-based scheduling: algorithms and exercises	1990	-1.9595011984588768	11.585499498484795	2533607
2533928	Logic	a uvm-based smart functional verification platform: concepts, pros, cons, and opportunities	2014	-2.986175794649561	11.65721847999778	2533955
2534655	EDA	automatic debug circuit for fpga rapid prototyping	2015	-3.3451125077008235	11.913361686463952	2534682
2534681	Arch	design and implementation of the alphaserver 4100 cpu and memory architecture	1996	-1.6106135306577212	13.156889815097482	2534708
2534937	EDA	digital system simulation: methodologies and examples	1998	-3.1803210515042166	11.765368963487791	2534964
2536367	Arch	automatic generation of hardware/software interfaces	2011	-1.8212251372740764	12.179438655575087	2536394
2536556	Arch	performance evaluation of jpeg2000 implementation on vliw cores, simd cores and multi-cores	2011	-1.7745487238133404	12.422972704355182	2536583
2536636	EDA	energy efficiency improvement by dynamic reconfiguration for embedded systems	2015	-2.050576595421704	12.536532539560573	2536663
2536857	EDA	energy considerations in multichip-module based multiprocessors	1991	-2.327141624533167	11.536205430961294	2536884
2537257	HPC	retargetable and tuneable code generation for high performance dsp	2003	-1.6457666867865512	11.821251796336243	2537284
2537937	EDA	embed scripting inside systemc	2005	-1.610892096718186	11.692460400674154	2537964
2538006	EDA	generation of partial fpga configurations at run-time	2008	-2.5129280957109903	12.753493901146314	2538033
2538532	EDA	a coarse-grain reconfigurable hardware architecture for rvc-cal-based design	2010	-1.816677234458336	12.149945729691687	2538559
2538663	Arch	the design and verification of the alphastation 600 5-series workstation	1995	-2.14709629862992	12.59171646407415	2538690
2538913	EDA	mapping multi-mode circuits to lut-based fpga using embedded muxes	2002	-2.5384071288098218	12.058894558288227	2538940
2538941	EDA	an implementation technique of multi-cycled arithmetic functions for a dynamically reconfigurable processor	2006	-1.6461798693888263	11.860537418341524	2538968
2540531	Arch	architecture of centralized field-configurable memory	1995	-1.8899255271304325	13.019410040574744	2540558
2541233	Robotics	evidence: an fpga-based system for photon event identification and centroiding	2000	-3.2843529659287363	12.613855783354893	2541260
2541891	Graphics	graphics asic design using vhdl	1995	-3.3342955276484	11.983621003096733	2541918
2542325	EDA	accelerating identification of custom instructions for extensible processors	2011	-1.976225224300364	12.079874328241065	2542352
2542616	EDA	co-simulation of systemc tlm with rtl hdl for surveillance camera system verification	2008	-2.1559539137831165	12.257304918669233	2542643
2543186	EDA	desperate++: an enhanced design space exploration framework using predictive simulation scheduling	2015	-1.5307116210403733	13.186315867490174	2543213
2543576	EDA	automated synthesis of streaming c applications to process networks in hardware	2009	-1.5179372078606566	12.155989033163488	2543603
2544751	Theory	ldpc binary vectors coding enhances transmissions and memories reliability	2017	-2.3700383351843812	12.173531495101486	2544778
2544844	Arch	a hierarchical computer architecture for distributed simulation	1989	-1.9392072509445872	11.592812686391781	2544871
2544954	EDA	methodology for compiler generated silicon structures	1984	-2.99880259228322	11.336278125273855	2544981
2545421	Arch	retargetable functional simulator using high level processor models	2000	-1.6870704836483998	11.711551894770157	2545448
2545456	EDA	synthesis of complex control structures from behavioral systemc models	2003	-2.5166841194048053	11.63284766158732	2545483
2546353	EDA	fpga based cpu instrumentation for hard real-time embedded system testing	2005	-1.9817042758696035	12.303425801050965	2546380
2546396	Arch	high-level description and synthesis of floating-point accumulators on fpga	2013	-1.6093894898616699	12.445415410022779	2546423
2546577	EDA	high-level synthesis of resource-shared microarchitectures from irregular complex c-code	2016	-1.5954287937527518	12.323193242476167	2546604
2546919	EDA	single precision natural logarithm architecture for hard floating-point and dsp-enabled fpgas	2016	-1.542408442049653	11.998762456127494	2546946
2547059	Visualization	an effective framework to evaluate dynamic partial reconfiguration in fpga systems	2010	-1.8880559832059207	12.62890124946601	2547086
2547150	EDA	a generic tool set for application specific processor architectures	2000	-2.023208736923652	12.157082588292136	2547177
2547182	EDA	rechannel: describing and simulating reconfigurable hardware in systemc	2008	-2.2177037496039222	11.684272195097003	2547209
2548234	Arch	an architecture description language for massively parallel processor architectures	2006	-1.7279943049280582	12.016375179931718	2548261
2548597	Robotics	modeling for image processing system validation, verification and testing	2005	-2.5168739258204145	11.644849790207633	2548624
2548646	Arch	systemc transaction-level modeling of an mpsoc platform based on an open source iss by using interprocess communication	2008	-1.5632521283825132	11.856987656084248	2548673
2549006	EDA	interface co-synthesis techniques for embedded systems	1995	-2.410476923566838	12.154890362672608	2549033
2549551	EDA	lab-on-a-chip turns soft: computer-aided, software-enabled microfluidics design	2013	-2.9928411949490803	11.659092067487686	2549578
2549988	Arch	multi-cpu/fpga platform based heterogeneous multiprocessor prototyping: new challenges for embedded software designers	2008	-1.547318307869744	12.813464576998507	2550015
2550328	EDA	cad tool for hardware software co-synthesis of heterogeneous multiple processor embedded architectures	2008	-1.7949616633906704	13.054284249973565	2550355
2550336	EDA	asynchronous embedded control	1998	-2.7848810308009475	12.472180014443829	2550363
2550586	EDA	automatic generation of cycle accurate and cycle count accurate transaction level bus models from a formal model	2009	-2.6479174809695443	11.57414979956462	2550613
2550611	SE	layered approach to designing system test interfaces	2003	-2.4508462991521918	13.059165254297314	2550638
2550834	EDA	high level modeling of channel-based asynchronous circuits using verilog	2005	-3.1052746009771077	11.798994534687765	2550861
2550916	EDA	a first step towards high-level cost models for the implementation of sdrs on multiprocessing reconfigurable systems	2011	-2.353573797454928	12.57871871192601	2550943
2550967	Embedded	hardware architectural support for control systems and sensor processing	2013	-1.8848631743326505	11.979749579855865	2550994
2551102	Arch	lsi signal processor development for communications equipment	1980	-2.9881450715658318	12.132512378902259	2551129
2551805	EDA	embedded computation of maximum-likelihood phylogeny inference using platform fpga	2004	-2.262710922730104	12.849735324976336	2551832
2552327	EDA	parallel ultra large scale engine simd architecture for real-time digital signal processing applications	1998	-1.6872799293367895	12.240764218218162	2552354
2552381	EDA	automated framework for partitioning dsp applications in hybrid reconfigurable platforms	2007	-2.2373522853644707	12.738047387472552	2552408
2552560	Embedded	remote embedded simulation system for sw/hw co-design based on dynamic partial reconfiguration	2017	-1.7616360109132312	12.932713692761384	2552587
2552716	EDA	large multimicroprocessor systems	1979	-3.0832942183756065	11.620911705926444	2552743
2552849	Arch	synthesis techniques for semi-custom dynamically reconfigurable superscalar processors	2009	-1.6264893475379592	12.940019187302662	2552876
2553498	ML	mipp: a portable c++ simd wrapper and its use for error correction coding in 5g standard	2018	-1.8399436728913543	12.310706601744778	2553525
2553500	EDA	co-synthesis and co-simulation of control-dominated embedded systems	1996	-2.3871026526886783	11.973795496524847	2553527
2554059	Embedded	a worst case timing analysis technique for optimized programs	1998	-2.302910339903098	11.4509213171455	2554086
2554122	EDA	enhancing processor's throughput in small embedded systems	2009	-3.0011426493988123	12.425724070177578	2554149
2555126	EDA	phaser: phased methodology for modeling the system-level effects of soft errors	2008	-3.0684718221138882	12.216637402800336	2555153
2555210	EDA	an architectural template for composing application specific datapaths at runtime	2015	-1.5258668974500855	12.691317620821257	2555237
2555335	Arch	a verification-aware design methodology for thread pipelining parallelization	2012	-1.965948403806468	12.435807054002582	2555362
2555582	EDA	representation of function variants for embedded system optimization and synthesis	1999	-2.2886168499614703	11.59783793160604	2555609
2555710	EDA	control development for mechatronic systems with a fully reconfigurable pipeline architecture	2003	-3.0732329025174128	12.420451898494234	2555737
2555818	EDA	asic synthesis using architecture description language	2012	-2.3396401877281634	11.954778118317108	2555845
2556569	Arch	optimization of area and performance by processor-like reconfiguration	2007	-3.078836764559264	12.6063707647364	2556596
2557106	EDA	on the scalability and dynamic load balancing of parallel verilog simulations	2009	-2.0221029833930104	12.21784460426135	2557133
2557616	SE	software performance engineering a digital signal processing application	1998	-1.958187913966052	11.76990988356853	2557643
2557879	EDA	design of pop-11 (pdp-11 on programmable chip)	2004	-1.5173856178226095	11.850684922716686	2557906
2558387	EDA	arm+fpga platform to manage solid-state-smart transformer in smart grid application	2016	-2.7076738790132664	12.479843372322176	2558414
2558674	Arch	a new fpga architecture for word-oriented datapaths	1994	-1.5695878113016029	12.762653406624134	2558701
2558905	EDA	a novel specification and design methodology of embedded multiprocessor signal processing systems using high-performance middleware	2000	-1.9346149167535145	12.260431833404017	2558932
2559040	EDA	interface synthesis between software chip model and target board	2002	-2.2562603293431547	11.707411986812891	2559067
2559270	Robotics	a reconfigurable multiprocessor architecture for reliable control of robotic systems	1985	-2.359808928932252	11.528761075448902	2559297
2559327	EDA	addressing mode selection	2003	-1.7679788731173345	12.739032414697695	2559354
2559462	HPC	a fetch-and-op implementation for parallel computers	1988	-1.740894832709747	11.6353771525805	2559489
2559471	HPC	an applications-based approach to measuring dsp efficiency	2002	-1.868361595275159	12.910526338439624	2559498
2559586	EDA	system-level architectural hardware synthesis for digital signal processing sub-systems	2015	-2.3230327218823885	12.21657042663504	2559613
2559945	HPC	embedded systems and exascale computing	2010	-2.3015882388613806	12.880321714447033	2559972
2559957	EDA	a fast and flexible performance simulator for micro-architecture trade-off analysis on ultrasparc&#8482; -i	1995	-1.8595286429586388	11.63486325247974	2559984
2560276	EDA	an interactive design environment for c-based high-level synthesis of rtl processors	2007	-2.48472950847541	11.638927557422795	2560303
2560411	Arch	tiger, the transmeta instruction generator: a production based, pseudo random instruction x86 test generator	2004	-2.6282267367888807	11.693736979265912	2560438
2560625	Embedded	a design methodology for real-time systems to be implemented on multiprocessor machines	1996	-2.5438335353486057	11.320273304006115	2560652
2560762	Arch	asynchronous 2-d discrete cosine transform core processor	1995	-3.2704467463104323	13.157899850346801	2560789
2561099	Arch	language and hardware acceleration backend for graph processing	2017	-1.9596134318070049	12.258152463175929	2561126
2561427	EDA	synthesizable reconfigurable array targeting distributed arithmetic for system-on-chip applications	2004	-2.26984855731106	12.89225224351005	2561454
2561958	EDA	fpga-efficient phase-to-i/q architecture	2004	-2.330999395081492	12.590538243945014	2561985
2562058	EDA	a framework for network-on-chip comparison based on opensparc t2 processor	2014	-1.9396458672362689	12.69953263580016	2562085
2562792	EDA	evaluation of computing in memory architectures for digital image processing applications	1999	-2.74816916303065	11.490185157380864	2562819
2562901	Robotics	towards a general framework for fpga based image processing using hardware skeletons	2002	-1.7010769644726709	11.791452472476218	2562928
2562948	EDA	co-optimisation of datapath and memory in outer loop pipelining	2008	-1.7736870386990695	12.868514583827848	2562975
2563489	EDA	hardware/software co-design of h.264/avc encoders for multi-core embedded systems	2010	-1.8599997883581203	12.622161031613377	2563516
2564358	EDA	transaction-level modeling for architectural and power analysis of powerpc and coreconnect-based systems	2005	-2.3619434441252403	12.64014844899828	2564385
2564485	OS	5gperf: signal processing performance for 5g	2018	-2.031192632147458	11.962795971120107	2564512
2564541	Embedded	experimentation of wcet computation on both ends of automotive processor range	2010	-2.2557847334045715	11.831125355669403	2564568
2564940	EDA	hardware-software cosynthesis of multiprocessor embedded architectures	2007	-1.6701495507388735	13.043617784964376	2564967
2564967	EDA	mrpsim: a tlm based simulation tool for mpsocs targeting dynamically reconfigurable processors	2008	-1.9455020133390493	13.134064473165346	2564994
2565101	EDA	system modeling and implementation of a generic video codec	1998	-2.066677804612335	11.56798800253618	2565128
2566703	EDA	intellectual property re-use in embedded system co-design: an industrial case study	1998	-2.326779721476928	12.133703788898828	2566730
2567184	Arch	an extendable mips-i processor kernel in vhdl for hardware/software co-design	1996	-1.910982131389704	12.237259264077206	2567211
2567306	Arch	constructive synthesis of memory-intensive accelerators for fpga from nested loop kernels	2016	-1.5782362190008818	12.767531016338243	2567333
2567787	EDA	current trends on reconfigurable computing	2008	-2.474033079066931	12.938023340677965	2567814
2567840	EDA	design of a vme parametrized library for fpgas	1996	-2.7586793608997886	11.382911373042955	2567867
2567995	HPC	applications of performance benchmarking to the development of signal processing systems based on personal computer technology	2006	-1.5669720823109647	11.389867615247358	2568022
2569159	Embedded	raptex: rapid prototyping tool for embedded communication systems	2010	-2.0801935880659035	13.146166350066125	2569186
2569458	EDA	correct synthesis and integration of compiler-generated function units	2008	-1.8781493698079204	12.255083626670814	2569485
2570367	OS	user-guided device driver synthesis	2014	-2.3038222015886167	11.609405820962214	2570394
2570985	EDA	universal low/medium speed i2c-slave transceiver: a detailed fpga implementation	2008	-3.134519072534529	11.633472339749472	2571012
2571776	EDA	scheduling of transactions for system-level test-case generation	2003	-1.717384507354061	11.956852319239864	2571803
2571802	EDA	dependable dynamic partial reconfiguration with minimal area & time overheads on xilinx fpgas	2013	-2.7796306431078386	12.846871834254493	2571829
2571862	EDA	capturing processor architectures from protocol processing applications: a case study	2005	-2.460540880459986	13.031226704715682	2571889
2572591	Arch	speed-up of risc processor computation using adapto	2009	-2.653869300532576	13.1987833068571	2572618
2572727	SE	a formal approach to system integration testing	2014	-2.168913820954999	11.57182355821099	2572754
2572854	EDA	adaptive hardware by dynamic reconfiguration for the solar orbiter phi instrument	2012	-2.9295489407727713	12.961365559472902	2572881
2573649	Logic	the simcore/alpha functional simulator	2004	-1.4382894056881617	11.800826734139061	2573676
2573919	EDA	design space exploration using hierarchical composition of performance models	2015	-2.7502190219341736	11.682917791914383	2573946
2574045	EDA	a hybrid approach for runtime analysis using a cycle and instruction accurate model	2018	-1.6787646283908828	12.11192367165375	2574072
2574401	EDA	automatically realising embedded systems from high-level functional models	2008	-1.547560342296362	12.308441733792892	2574428
2574610	EDA	retargetable code generation based on structural processor description	1998	-2.079504594487652	11.741711759694375	2574637
2574950	EDA	domain-specific hybrid fpga: architecture and floating point applications	2007	-2.1080932571560878	12.848171364687564	2574977
2575369	EDA	automated power gating methodology for dataflow-based reconfigurable systems	2015	-2.442757408889196	12.685039991768226	2575396
2575496	EDA	an automated, efficient and static bit-width optimization methodology towards maximum bit-width-to-error tradeoff with affine arithmetic model	2006	-3.017042097319464	12.533676429240053	2575523
2575650	SE	comparing aspects with conventional techniques for increasing testability	2008	-3.351656794391462	11.471872190619314	2575677
2575956	Arch	a risc architecture with uncompromised digital signal processing and microcontroller operation	1998	-1.9634136551758248	12.05600804407058	2575983
2576985	EDA	flexcore: utilizing exposed datapath control for efficient computing	2007	-1.5689668149628753	13.150980087765591	2577012
2577256	EDA	the challenge of multi-operand adders in cnns on fpgas: how not to solve it!	2018	-1.496081997405357	12.3029673181388	2577283
2577752	EDA	asynchronous embryonics with reconfiguration	2001	-3.1986094595617	11.716071040297908	2577779
2577764	Arch	a triple redundant controller which adopts the time-sharing fault recovery method and its application to a power converter controller	1998	-2.68012984956096	11.584729090706622	2577791
2577974	EDA	rtrassoc - an adaptable superscalar reconfigurable system-on-chip	2003	-2.218027853470843	12.703635814440002	2578001
2578349	EDA	distributing gate-level digital timing simulation over arrays of transputers	1991	-2.272605168400821	11.495320016403847	2578376
2578535	EDA	rcges: retargetable code generation for embedded systems	2004	-2.077378182737605	11.725075744517794	2578562
2578609	EDA	standards: the p1685 ip-xact ip metadata standard	2006	-2.9654384887741903	11.72100427411624	2578636
2578656	Robotics	rapid prototyping of an adaptive noise canceler using grape	1997	-2.1457172259542974	11.658391176417036	2578683
2579052	ML	optimization of image processing algorithms on mobile platforms	2011	-1.7981069095386941	12.326380661774426	2579079
2579481	EDA	reducing and smoothing power consumption of rom-based controller implementations	2010	-3.0897724496167425	12.515529734489233	2579508
2579931	EDA	system-level data-flow transformation exploration and power-area trade-offs demonstrated on video codecs	1998	-1.7104581692399945	12.429696604744244	2579958
2580070	EDA	using dedicated functional simulator for asic design in indian context	1992	-2.811970075752221	11.746558270105309	2580097
2580105	EDA	vmsim: virtual machine based a full system simulation platform for microprocessors&#146; functional verification	2006	-1.8527429488028937	12.482072605369435	2580132
2580385	Robotics	cost comparison of image rotation implantations on static and dynamic reconfigurable fpgas	2002	-2.3178355164434667	11.889569414844143	2580412
2581253	EDA	challenges in managing timing and wiring contracts during hierarchical floorplanning and design closure	2013	-2.7256395098801067	12.198855866252144	2581280
2581404	EDA	analysis of multi-objective evolutionary algorithms to optimize dynamic data types in embedded systems	2008	-1.6058683477056412	12.966520201470649	2581431
2582233	Embedded	a data analysis method for software performance prediction	2002	-1.8537178529737783	12.412092828173703	2582260
2583068	EDA	tlm-based verification of a combined switching networks-on-chip router	2008	-2.8311161350172096	12.89691000937999	2583095
2583080	EDA	design optimizations for tiled partially reconfigurable systems	2011	-2.2614170060273397	12.634740364784177	2583107
2583422	EDA	mapping future generation mobile telecommunication applications on a dynamically reconfigurable arcidtecture	2002	-2.8228016239136315	13.187793604783653	2583449
2583684	EDA	creating explicit communication in soc models using interactive re-coding	2007	-2.6126325833434434	11.863270082222645	2583711
2583687	HPC	dependable adaptive computing systems-the roar project	1998	-2.1919858894963533	12.491341537895766	2583714
2583909	EDA	acenocs: a configurable hw/sw platform for fpga accelerated noc emulation	2011	-1.7647528762350349	13.100195874331256	2583936
2584351	Arch	monolithic architectures for image processing and compression	1992	-1.6812199954803764	12.149444375408876	2584378
2584595	Mobile	a programmable framework for validating data planes	2018	-2.206943658764735	11.726908691662926	2584622
2584869	Vision	an fpga-based verification framework for real-time vision systems	2006	-2.4117880968765117	12.191745072513086	2584896
2585090	EDA	high-level synthesis of dynamic dataflow programs on heterogeneous mpsoc platforms	2016	-1.5582020213651082	12.344129617428667	2585117
2585110	EDA	crec: a novel reconfigurable computing design methodology	2003	-1.4978839173446072	12.406229767764751	2585137
2585617	EDA	signal-tracing techniques for in-system fpga debugging of high-level synthesis circuits	2017	-3.105485365798171	12.078974178563865	2585644
2585638	Embedded	development of universal fmc carrier card based on pxi express	2016	-3.2254514245510046	12.5705928602384	2585665
2585795	Arch	time-multiplexed execution on the dynamically reconfigurable processor: a performance/cost evaluation	2005	-1.8662263359646332	13.20173220055394	2585822
2585874	SE	microprocessor system buses: a case study	1999	-2.444387105230589	12.893548799681296	2585901
2585999	EDA	on supporting rapid exploration of memory hierarchies onto fpgas	2013	-1.9667728925627581	12.786678432848554	2586026
2586081	EDA	efficient software performance estimation methods for hardware/software codesign	1996	-1.7452705058959708	12.506295525321406	2586108
2586379	EDA	a methodology and tool for automated transformational high-level design space exploration	2000	-2.5959990851116785	11.825243229489553	2586406
2586420	EDA	synthesis of dataflow graphs for reconfigurable systems using temporal partitioning and temporal placement	2003	-1.7979948592308006	13.053825534781295	2586447
2586944	Arch	automatic generation of optimized and synthesizable hardware implementation from high-level dataflow programs	2012	-1.6942663971123293	12.046888604022355	2586971
2587155	EDA	facilitating the design of fault tolerance in transaction level systemc programs	2013	-3.06292232911842	12.09614570850641	2587182
2588188	Robotics	towards microagent based dbist/dbisr	2004	-2.2164232245764435	11.815792838765914	2588215
2588689	EDA	the odyssey approach to early simulation-based equivalence checking at esl level using automatically generated executable transaction-level model	2008	-2.811957199432111	11.568200165931382	2588716
2588695	Arch	cycle-accurate performance modelling in an ultra-fast just-in-time dynamic binary translation instruction set simulator	2010	-1.5108186969214912	12.690976392143742	2588722
2588784	EDA	asynchronous microengines for efficient high-level control	1997	-2.425119501774028	11.306985300796168	2588811
2588802	EDA	design and implementation of a memory architecture in dsp for wireless communication	2015	-2.118030415104275	12.835602178999029	2588829
2588984	EDA	program-based and model-based plc design environment for multicore fpga architectures	2014	-2.4801364658350007	12.367383180734302	2589011
2589172	Arch	supercomputers and vlsi: the effect of large scale integration on computer architecture.	1984	-3.3301014846649264	12.782595299585402	2589199
2589637	EDA	sop: a reconfigurable massively parallel system and its control-data-flow based compiling method	1996	-1.5021354062966448	11.418770274827367	2589664
2589654	Robotics	a novel process and hardware architecture to reduce burn-in cost	2005	-2.8269265852557592	12.507623277698436	2589681
2590027	EDA	constraint-driven identification of application specific instructions in the durase system	2009	-2.2837855526850825	12.661057767680042	2590054
2590173	Arch	efficient data transfer operations for a simd processor array system	2012	-1.4965271970485088	12.403378381614134	2590200
2590417	SE	applying the openmore assessment program for ip cores	2000	-3.3448159186064053	11.990311886593993	2590444
2590739	EDA	fpga trax solver based on a neural network design	2015	-1.5271639315075702	11.335860851828425	2590766
2590831	EDA	a high performance scalable fft	2007	-2.013453264338001	12.334815043331849	2590858
2590856	EDA	an event-based network-on-chip debugging system for fpga-based mpsocs	2017	-2.2186589360742315	12.903272985132825	2590883
2591053	Arch	the powerpc 620 microprocessor: a high performance superscalar risc microprocessor	1995	-1.7593094754130132	12.528380545577381	2591080
2591721	EDA	a multicast inter-task communication protocol for embedded multiprocessor systems	2005	-1.6040564046311443	12.45705761433724	2591748
2591782	EDA	custom circuits	2005	-3.2876994432604905	12.743196411634605	2591809
2592115	NLP	instance-specific solutions for accelerating the cky parsing of large context-free grammars	2004	-1.4940398245043305	11.528270739657636	2592142
2592902	EDA	design of virtual digital controllers based on dynamically reconfigurable fpgas	1998	-2.811773584427951	11.482937285370673	2592929
2593881	EDA	design and analysis of a dynamically reconfigurable three-dimensional fpga	2001	-2.4515392139960825	13.096244230373491	2593908
2593958	Arch	implementation of signal processing tasks on neuromorphic hardware	2011	-1.6916553334178606	12.210138929944813	2593985
2595757	EDA	regularity-constrained floorplanning for multi-core processors	2011	-3.0123278329652443	12.53726296006819	2595784
2596209	Visualization	a formal approach to managing design processes	1995	-2.6902443505670792	11.82887403876374	2596236
2596366	HPC	introduction to focus articles on optical computing	2000	-3.2421645279145967	13.130018005524464	2596393
2596395	EDA	a novel fpga based virtual-pig: cell matrix with embedded processor	2012	-2.7720948699085173	12.050298136637904	2596422
2596396	Arch	486 microprocessor cache analysis for personal computer systems	1994	-1.6260936640533117	12.888971347007322	2596423
2596777	SE	ieee std p1838's flexible parallel port and its specification with google's protocol buffers	2018	-2.858809287758919	11.832645463201489	2596804
2597636	EDA	distributed signal processing	1998	-1.804776049859467	12.422133816330982	2597663
2597656	EDA	a 32-bit risc-v axi4-lite bus-based microcontroller with 10-bit sar adc	2016	-3.1852264298990614	12.733729907888176	2597683
2598494	EDA	an overview of reconfigurable hardware in embedded systems	2006	-3.0885006198785687	13.11715626501492	2598521
2600810	EDA	a co-design flow for reconfigurable embedded computing system with rtos support	2009	-1.9583051629846973	12.710913054676581	2600837
2600850	EDA	design methodologies based on hardware description languages	1999	-3.2864956723640493	11.37499074102332	2600877
2600897	PL	dynamic trellis diagrams for optimized dsp code generation	1999	-1.8068597680002512	11.817603069548975	2600924
2600931	Arch	implementation of middle product algorithm on linear processor arrays	2014	-1.5240618629614826	12.79409550967837	2600958
2601003	EDA	design methodologies for partially reconfigured systems	1995	-2.8630904021422783	11.939684973430975	2601030
2601246	EDA	mint: a vhdl simulation system	1990	-2.3327610659677407	11.342202473204935	2601273
2601959	EDA	an approach to intelligent assistance for the specification of asic design using objects and rules	1989	-3.193614271795528	11.325191064441727	2601986
2602475	HPC	software tools for the rapid development of signal processing and communications systems on configurable platforms	2013	-2.22161264521229	12.452329005463168	2602502
2602655	EDA	fast and accurate timed execution of high level embedded software using hw/sw interface simulation model	2004	-1.9791802602110415	12.326346008478874	2602682
2602957	EDA	automatic layer-based generation of system-on-chip bus communication models	2007	-2.4634362441782875	12.349764640744542	2602984
2603823	EDA	ngfsim : a gpu-based fault simulator for 1-to-n detection and its applications	2010	-3.23220371077177	11.473388924485972	2603850
2604226	Robotics	a novel hardware architecture of can applications	2017	-2.6359165676854333	12.204347698029327	2604253
2604716	EDA	a high-level target-precise model for designing reconfigurable hw tasks	2006	-2.5648923776086527	11.800611388083027	2604743
2605513	Robotics	an open bus architecture for real-time video applications	1998	-1.821629641279588	12.419818274932616	2605540
2605647	EDA	challenges in serial protocols verification on an emulation environment (sata as an example)	2016	-2.856629089483878	12.603443681342695	2605674
2606835	Arch	development of a microprocessor support facility for large organizations	1980	-2.876579383108676	11.728118024260652	2606862
2607127	EDA	reliability evaluation environment for exploring design space of coarse-grained reconfigurable architectures	2010	-2.2239116106708843	12.805789199768023	2607154
2607196	EDA	storage allocation strategies for data path synthesis of acics	1994	-1.897612869222396	13.136546185610385	2607223
2608508	EDA	modular design of a large sorting network	1997	-1.8407181331081888	11.650120573327772	2608535
2609113	EDA	analysis for singal processing development with general purpose processor	2012	-1.4970356947596724	11.736694327207482	2609140
2609145	EDA	quality-driven soc architecture synthesis for embedded applications	2010	-2.768855738516357	12.517979701584814	2609172
2610075	EDA	mapping of image processing systems to fpga computer based on temporal partitioning and design space exploration	2006	-1.8604857156325745	12.824688531849887	2610102
2610641	EDA	overview of a development environment	1979	-2.4109508029601185	12.08737823533583	2610668
2610713	Arch	very long instruction word architectures for digital signal processing	1997	-1.5968587952797877	12.082260658670132	2610740
2610755	EDA	a hardware-software codesign methodology for dsp applications	1993	-2.2950367199342696	11.932235902806804	2610782
2610876	EDA	versatile data acquisition and controls for epics using vme-based fpgas	2001	-2.7104597195258378	11.70337403469315	2610903
2611048	Embedded	a co-verification tool for a high level language compiler for fpgas	2006	-2.315969870813815	11.604579741215613	2611075
2611176	EDA	systemq: a queuing-based approach to architecture performance evaluation with systemc	2005	-1.8552804900448483	12.636021317988567	2611203
2611241	EDA	an applying aspect-oriented concept to sequential logic design	2005	-3.2212918608920105	11.330821328913547	2611268
2611412	Arch	specification of intel ia-32 using an architecture description language	2004	-1.8657730225622169	11.812778690100668	2611439
2611651	EDA	accelerating monte carlo based ssta using fpga	2010	-2.061066712645004	12.327698070291454	2611678
2611936	HCI	an open-source binary utility generator	2008	-1.495757947840801	11.924173295252249	2611963
2612084	EDA	chisel-q: designing quantum circuits with a scala embedded language	2013	-1.582015753320184	11.600873584030365	2612111
2612523	EDA	exploring design space of parallel realizations: mpeg-2 decoder case study	2001	-1.6486940197310334	12.375360177259738	2612550
2612641	EDA	automated partitioning for partial reconfiguration design of adaptive systems	2013	-2.357219558280536	12.009236036633235	2612668
2612853	EDA	epidetox: an esl platform for integrated circuit design and tool exploration	2011	-2.3082824224075638	12.043911745362088	2612880
2613029	EDA	software development for high-performance, reconfigurable, embedded multimedia systems	2005	-1.8636755881523213	12.761549360432145	2613056
2613161	Arch	combining rewriting-logic, architecture generation, and simulation to exploit coarse-grained reconfigurable architectures	2008	-2.048257008656765	11.458698731679196	2613188
2614404	EDA	a framework for efficient rapid prototyping by virtually enlarging fpga resources	2014	-1.5135018774718396	13.10240792490113	2614431
2615292	Vision	time-sharing architectures for fir filter structures	2000	-3.2874772450454177	12.186475630435188	2615319
2616446	EDA	multi-terminal bdds in microprocessor-based control	2010	-2.624144377157723	11.69666889917711	2616473
2616657	EDA	hal ii: a mixed level hardware logic simulation system	1986	-2.561682701449162	11.475885117289153	2616684
2616992	Arch	a microprogrammable dual processor based fast digital filter	1980	-2.9039031534445363	11.319838056280725	2617019
2617174	EDA	the flexible processor an approach for single-chip hardware emulation by dynamic reconfiguration	2004	-2.78011255197696	13.173147152997782	2617201
2617296	EDA	opportunities and obstacles in low-power system-level cad	1996	-3.0875771505931096	12.792915447588529	2617323
2617755	HPC	analysis of data compression in the dlt2000 tape drive	1994	-1.9975575872151643	12.495251345859835	2617782
2617837	EDA	synthesis of application-specific heterogeneous multiprocessor architectures using extensible processors	2005	-1.790657544256609	12.979639640509912	2617864
2618420	EDA	software performance estimation in mpsoc design	2007	-2.0344433519834912	12.448970251232085	2618447
2618427	EDA	a programmable, high performance vector array unit used for real-time motion estimation	2003	-1.99206012861594	12.957872358624149	2618454
2618455	EDA	latest benchmark results of vhdl simulation systems	1995	-2.364526742720333	11.931662234524612	2618482
2618483	EDA	dynamically reconfigurable protocol transducer	2006	-3.2782028297577304	11.927293967209511	2618510
2619482	Embedded	energy-aware scheduling of fir filter structures using a timed automata model	2016	-2.6078273575024338	12.632283689378655	2619509
2619526	Vision	a slow motion engine for the analysis of fpga-based prototypes	1996	-2.4368890258981337	11.586811361771279	2619553
2619573	EDA	design exploration and automatic generation of mpsoc platform tlms from kahn process network applications	2010	-2.1245868223624824	12.093235513703918	2619600
2619798	Arch	modelling and exploration of a reconfigurable array using systemc tlm	2008	-1.4921036771756122	13.111233305805078	2619825
2619821	Robotics	remote boundary-scan system test control for the atca standard	2005	-3.0227564299528282	11.948985283287856	2619848
2620143	EDA	a configurable system-on-chip architecture for embedded and real-time applications: concepts, design and realization	2005	-2.3348906648587864	12.947026308166466	2620170
2620764	EDA	codes+isss 2007 guest editors' introduction	2009	-1.4717622952456606	12.361235288060744	2620791
2621200	Arch	enhancing fpga softcore processors for digital signal processing applications	2016	-2.163243763091181	13.025767078947382	2621227
2621333	EDA	a flexible soc and its methodology for parser-based applications	2016	-2.3266792474344706	12.53889202262393	2621360
2621564	EDA	efficient reconfiguration methods to enable rapid deployment of runtime reconfigurable systems	2013	-1.6436868496442467	12.8082895788762	2621591
2621740	EDA	platform-independent methodology for partial reconfiguration	2004	-2.4701373223887493	12.471278130184245	2621767
2621788	Arch	developing the wtl3170/3171 sparc floating-point coprocessors	1990	-2.802368290038789	12.442750283298814	2621815
2622163	EDA	tools for validating asynchronous digital circuits	1994	-2.9578981199207437	12.113362894409956	2622190
2622208	EDA	examination of microcomputer interrupt systems	1985	-1.8364995868341527	11.316643663949485	2622235
2622732	Arch	a high-level microprogrammed processor	1990	-1.7561920399839	11.536488121092416	2622759
2623151	Arch	a multiprocessor architecture for multiple path stack sequential decoders	1994	-1.7658341403927955	12.422184571631336	2623178
2623633	EDA	exceptional asic: through automatic timing exception generation (ateg)	2006	-3.2217320532132097	12.074206244882125	2623660
2624146	SE	implemention biss communication of encoder system without slave module	2018	-2.8423731456591184	11.536937808835402	2624173
2624338	EDA	physical design challenges for multi-million gate soc's: an stmicroelectronics perspective	2006	-3.2096259901832385	12.912038095855172	2624365
2624472	EDA	virtual prototyping of smart systems through automatic abstraction and mixed-signal scheduling	2017	-2.6909739490507203	11.736951086582101	2624499
2624504	Embedded	petri net based design and implementation methodology for discrete event control systems	2001	-2.612616253212181	11.84331158605351	2624531
2624696	EDA	precise evaluation of the fault sensitivity of ooo superscalar processors	2018	-3.3535360156440306	13.146663004850394	2624723
2624725	EDA	a correlation-based design space exploration methodology for multi-processor systems-on-chip	2010	-2.3295432087072783	13.072213625971045	2624752
2625031	Arch	vector-thread architecture and implementation	2007	-1.6610561231111716	13.096960697882807	2625058
2625184	EDA	forcing circuitry: sequential building blocks for logical design	1960	-2.0271194222119564	11.907167181067257	2625211
2625187	EDA	shortening the design cycle for programmable logic	1992	-2.695081748615817	11.836923388902708	2625214
2625271	EDA	fitness prediction techniques for scenario-based design space exploration	2013	-2.1557884953321773	13.09983390046874	2625298
2625717	EDA	detection and generation of self-timed pipelines from high level specifications	2007	-2.6957662500676167	12.168963706613235	2625744
2627078	EDA	in pursuit of instant gratification for fpga design	2013	-1.760840541928961	12.512051380041294	2627105
2627453	EDA	system-level design space exploration for dedicated heterogeneous multi-processor systems	2011	-1.8845335897291844	12.685958500701537	2627480
2627697	Arch	our machine, a microcoded lsi processor	1978	-3.3165378025754544	11.8911861295223	2627724
2627736	EDA	the artemis cross-domain architecture for embedded systems	2007	-3.3277158100166626	12.797307711786086	2627763
2628701	Logic	array ol descriptions of repetitive structures in vhdl	2008	-3.2347935207431022	11.318611483688874	2628728
2628902	Arch	live demonstration: a dynamically adaptable image processing application running in an fpga-based wsn platform	2015	-2.14083563584452	11.631336913318306	2628929
2629172	EDA	a design environment with emulation of prototypes for hardware/software systems using xilinx fpga	1994	-2.666220864440459	12.017014822620649	2629199
2629239	EDA	logic partition orderings for multi-fpga systems	1995	-2.0183279139375725	12.434948773032858	2629266
2629486	EDA	complex operator synthesis	1994	-2.6260233587554884	11.794651364227873	2629513
2629612	Robotics	atca-based computation platform for data acquisition and triggering in particle physics experiments	2008	-1.6333248085363008	11.487032769744888	2629639
2629614	EDA	high level modeling and validation methodologies for embedded systems: bridging the productivity gap	2003	-3.11618765127746	12.293338326359258	2629641
2630133	EDA	register estimation from behavioral specifications	1994	-1.9714313899756069	11.363249578648274	2630160
2630136	EDA	sdr waveform components implementation on single fpga multiprocessor platform	2010	-2.2493224890185632	13.077067103805122	2630163
2630290	Arch	a multi-level-optimization framework for fpga-based cellular neural network implementation	2018	-1.681007951909255	13.012771442122226	2630317
2630815	EDA	algorithms for address assignment in dsp code generation	1996	-1.4749491367020011	12.481498116093938	2630842
2630905	EDA	design and implementation of an xc6216 fpga model in verilog	2000	-2.3355640374037807	11.76659591897839	2630932
2631205	Arch	language and hardware acceleration backend for graph processing	2017	-1.9445818121895997	12.251236741144755	2631232
2631535	Embedded	fpga based accelerator for functional simulation	2004	-2.333570141446427	12.04239761621959	2631562
2632169	EDA	a novel approach to real-time verification of transport system design using fpga based emulator	1996	-2.7637026015675192	11.826165705620197	2632196
2632586	Arch	microprocessor power estimation using profile-driven program synthesis	1998	-1.9710555249000468	13.121751895393707	2632613
2632738	EDA	reconfigurable computing: design methodology and hardware tasks scheduling for real-time image processing	2008	-1.941798211801418	12.505699044331065	2632765
2632777	EDA	a mapping framework based on packing for design space exploration of heterogeneous mpsocs	2009	-1.7012591441471487	13.191776495371403	2632804
2632982	EDA	designing real-time h.264 decoders with dataflow architectures	2005	-1.8147290719185936	13.148955406317448	2633009
2633494	EDA	algorithmic-level exploration of discrete signal transforms for partitioning to distributed hardware architectures	2007	-1.8597600653266253	11.402487277976483	2633521
2633773	EDA	prophid: a platform-based design method	2000	-2.4631654208013862	12.449093731693726	2633800
2633841	EDA	multiway netlist partitioning onto fpga-based board architecture	1995	-3.2206942533045497	12.196571378915806	2633868
2633960	EDA	tutorial: ram-based circuits and architectures for multimedia and signal processing socs	2006	-2.3501163532568894	13.154617396430194	2633987
2634144	ML	an efficient vlsi architecture for full-search block matching algorithms	1997	-1.8898284853166687	12.518151171552802	2634171
2634202	EDA	a reconfiguration aware circuit mapper for fpgas	2007	-2.339635148482138	13.107988275192197	2634229
2634309	EDA	a coarse-grain reconfigurable architecture for multimedia applications supporting subword and floating-point calculations	2010	-1.869633877951484	12.890232779976277	2634336
2634315	EDA	rapid power-management exploration using post-processing of the system-level simulation results	2017	-2.5847166709113734	13.015452337634109	2634342
2634439	EDA	post-silicon validation of the ibm power8 processor	2014	-3.2970163754614883	11.874494433235693	2634466
2634518	EDA	implementing a test strategy for an advanced video acquisition and processing architecture	2006	-3.2684986881591405	11.414309690259065	2634545
2634772	Arch	low power asip architecture optimization based on target application profiling	2007	-2.6173751386376782	12.709717043132493	2634799
2634961	EDA	system modeling and design refinement in forsyde	2003	-2.5269167259383587	11.364328418126444	2634988
2635046	EDA	communication synthesis for embedded systems with global considerations	1997	-1.9437234052411732	12.372408056524653	2635073
2635768	HPC	data reorganization in a dynamically reconfigurable environment	1988	-1.9847965939923569	12.824042486259494	2635795
2636203	EDA	current challenges in embedded communication systems	2010	-2.704738443014406	12.965483160266741	2636230
2636255	EDA	customizable bit-width in an openmp-based circuit design tool	2009	-1.8223586503673157	12.251393698520028	2636282
2636301	EDA	hardware/software partitioning in verilog	2002	-2.420665843320841	13.077902785742088	2636328
2636550	EDA	modeling dynamically reconfigurable systems for simulation-based functional verification	2011	-2.620394041787349	11.82282348477916	2636577
2637014	Arch	hardware architecture considerations in the we32100 chip set	1986	-2.5969207185501566	12.138920137310993	2637041
2637305	EDA	communication-based power modelling for heterogeneous multiprocessor architectures	2016	-1.5127847779103731	12.837009972586964	2637332
2637996	NLP	a model-checking approach for hdl descriptions using data dependency analysis	2012	-2.7585089229039093	11.577962516247812	2638023
2638177	EDA	modeling field bus communications for automotive applications	2007	-3.1605001293236845	11.56697433375182	2638204
2638508	EDA	vlsi design of a one-chip data-driven processor: q-v1	1987	-1.9123933568024392	12.747048084266535	2638535
2638805	SE	open architecture standard for nasa's software-defined space telecommunications radio systems	2007	-2.642922356086721	13.005508891851658	2638832
2639311	EDA	system level design of embedded controllers: knock detection, a case study in the automotive domain	2003	-2.394696160642434	11.819259508237927	2639338
2639339	EDA	lightweight multi-threaded network processor core in fpga	2007	-1.7460282128548887	12.971569149468033	2639366
2639776	EDA	rapid exploration of multimedia system-on-chips with automatically generated software performance models	2008	-1.716926359128602	12.190579299763055	2639803
2640008	EDA	a generic ip core of the identical forward and inverse 12/36-point mdct architecture and an architectural model simulation toolbox	2007	-2.1205500013164857	11.621230772453224	2640035
2640163	EDA	hdls evolve as they affect design methodology for a higher abstraction and a better integration	2015	-3.031126048699122	11.41284476018785	2640190
2640257	OS	spacecraft computers: state-of-the-art survey	1983	-3.1710139938928186	12.430982702234536	2640284
2640420	EDA	scaling up physical design: challenges and opportunities	2016	-2.7730265561093965	12.28481171329274	2640447
2640593	Arch	embedded software integration for coarse-grain reconfigurable systems	2004	-1.7070965423265818	13.074718384898164	2640620
2640669	EDA	hw/sw co-design by automatic embedding of complex ip cores	2004	-2.0459956348897657	11.69151440194412	2640696
2640923	Embedded	functional modeling techniques for a wireless lan ofdm transceiver	2005	-2.400106281071601	12.935641359191294	2640950
2641238	Arch	a methodology to adapt data path architectures to a mips-1 model	2012	-2.4811216500548867	12.410502184979274	2641265
2641319	Arch	introduction to octasic asynchronous processor technology	2012	-2.7099789288468585	12.080841305426393	2641346
2642123	EDA	a genetic algorithm for the synthesis of structured data paths	2000	-2.659124932665597	12.841843105177764	2642150
2642294	EDA	a survey and evaluation of fpga high-level synthesis tools	2016	-2.579163981432265	12.445954704275652	2642321
2642295	EDA	dynamically reconfigurable architecture for a driver assistant system	2011	-2.1331342985925508	12.68745303223775	2642322
2643348	Vision	design space exploration of a particle filter using higher-order functions	2014	-1.6753958523616819	12.08457187406391	2643375
2643711	Arch	self-timed architecture of a reduced instruction set computer	1993	-2.7406434218907987	11.349962606754909	2643738
2643728	EDA	a design flow for application-specific networks on chip with guaranteed performance to accelerate soc design and verification	2005	-2.304815301426976	12.823924807577331	2643755
2644209	Arch	architectural considerations for sf-core based microprocessor	1991	-2.875488690501435	13.091045361695222	2644236
2644561	EDA	a self-test of dynamically reconfigurable processors with test frames	2008	-3.188885663824543	12.46406793462281	2644588
2645031	EDA	power efficient dataflow design for a heterogeneous smart camera architecture	2017	-1.855311284032156	12.836636726089045	2645058
2645340	Embedded	method for fast compression of program codes for remote updates in embedded systems	2009	-1.9632167222102617	11.815296351419814	2645367
2646120	Vision	the impact of new hardware on ocr designs	1976	-3.123353833937694	12.487453193895895	2646147
2646777	EDA	ramses-a rapid prototyping environment for embedded control applications	1991	-2.0381478633849675	12.202918996371288	2646804
2647622	EDA	methodology for designing partially reconfigurable systems using transaction-level modeling	2011	-1.8615855738144216	13.1870924634479	2647649
2647637	EDA	a comparative evaluation of high-level hardware synthesis using reed–solomon decoder	2010	-1.8776513356735938	12.145921189281731	2647664
2647741	Arch	a real time fault tolerant microprocessor based on-board computer system for insat-2 spacecraft	1994	-3.176036648417342	12.337126406338415	2647768
2648449	Arch	three decades of hdls. i. cdl through ti-hdl	1992	-3.05272719916758	11.576648774993348	2648476
2648470	EDA	systematic design space exploration for customisable multi-processor architectures	2008	-1.962949525156941	12.93134911577252	2648497
2648743	EDA	osss+r: a framework for application level modelling and synthesis of reconfigurable systems	2009	-2.358581848985756	12.100723870466275	2648770
2648933	ML	factor graph inference engine on the spinnaker neural computing system	2014	-1.4281773665711917	11.847128399181402	2648960
2649022	EDA	multi-objective efficient design space exploration and architectural synthesis of an application specific processor (asp)	2011	-2.536590428673388	13.166174157509005	2649049
2649221	EDA	test instruction set (tis) for high level self-testing of cpu cores	2004	-3.3163715888138423	12.930994695774796	2649248
2650195	EDA	a polymorphic hardware platform	2003	-2.0749062363810635	12.797955122292075	2650222
2650730	EDA	riley-2: a flexible platform for codesign and dynamic reconfigurable computing research	1997	-2.1119624702782653	11.807303127836919	2650757
2650731	Arch	flexible hardware acceleration for multimedia oriented microprocessors	2000	-1.5933584597058397	12.967105619517104	2650758
2650737	Arch	conception and design of a risc cpu for the use as embedded controller within a parallel multimedia architecture	1997	-1.9287792525888894	11.565337118379741	2650764
2650768	EDA	synthesis of asips for dsp algorithms	1999	-2.2208414546456665	11.70448310353061	2650795
2651380	EDA	the design and implementation of a high performance and high flexibility memory interface architecture for embedded application	2008	-2.360171009374345	13.174597879124534	2651407
2651382	EDA	eembc and the purposes of embedded processor benchmarking	2005	-1.8357308384707436	12.067471765385687	2651409
2651523	Vision	soc-based pattern recognition systems for non destructive testing	2015	-1.654318166447739	11.822600136064274	2651550
2651624	EDA	evaluation methodology for data communication-aware application partitioning	2013	-1.7692497333713355	12.851770687224967	2651651
2651773	Embedded	video processing real-time algorithm design verification on embedded system for hdtv	2009	-1.9772628233809604	12.461065515394184	2651800
2651811	EDA	web-based cooperative design for soc and improved architecture exploration algorithm	2006	-2.2585349816212035	12.816815634028998	2651838
2651915	EDA	on-board non-regression test of hls tools targeting fpga	2016	-3.2541808868260924	12.432014877219375	2651942
2652007	EDA	refinement of system-level designs using hybrid modeling	1995	-2.735590518233123	11.7060561316063	2652034
2652359	EDA	evolution of paradigm shifts in the automated design process of digital circuits	2005	-3.2502565638618264	11.790312278502002	2652386
2652379	EDA	modeling and simulation of multiprocessor systems mpsoc by systemc/tlm2	2014	-2.418946245036518	12.495723627472556	2652406
2652597	EDA	test requirements for embedded core-based systems and ieee p1500	1997	-3.2986043809819736	12.079513279638794	2652624
2652909	EDA	implementation of embedded emulated-digital cnn-um global analogic programming unit on fpga and its application	2008	-2.1191448760898144	12.35211523273444	2652936
2653058	Logic	haven: an open framework for fpga-accelerated functional verification of hardware	2011	-2.548760278451768	11.77690904890095	2653085
2653150	Arch	a hardware-like high-level language based environment for 3d graphics architecture exploration	2003	-2.435710044184588	11.47928367562558	2653177
2653162	EDA	a case-study on multimedia applications for the xirisc reconfigurable processor	2006	-1.7926918929100972	13.077371496119802	2653189
2653310	SE	scalable, constrained random software driven verification	2016	-2.9859522525653888	11.564511602952614	2653337
2654297	Embedded	evaluation of cpu utilization under a hardware-software partitioned enviroment (migrating software to hardware)	2007	-1.5581701775749142	13.024363714366348	2654324
2654434	EDA	flexware : a flexible firmware development environment for embedded systems	1994	-1.8190438431075961	11.951056641230036	2654461
2654662	OS	automatic hw/sw interface modeling for scratch-pad and memory mapped hw components in native source-code co-simulation	2009	-1.6177104612407192	12.058446097357745	2654689
2654689	EDA	fits: framework-based instruction-set tuning synthesis for embedded application specific processors	2004	-2.2270509356698605	12.351110567023994	2654716
2654799	Arch	soc performance evaluation with archc and tlm-2.0	2013	-2.129800315404211	12.092193725194715	2654826
2655331	EDA	multi-objective optimization of floating point arithmetic expressions using iterative factorization	2015	-2.221392415952876	12.749997857292565	2655358
2655730	EDA	macrocell builder: ip-block-based design environment for high-throughput vlsi dedicated digital signal processing systems	2006	-2.8857010864521646	11.646822389134886	2655757
2656301	HPC	yet another intelligent code-generating system: a flexible and low-cost solution	2018	-1.4421738514286957	12.723424035158866	2656328
2656358	EDA	simple magic: synthesis and in-memory mapping of logic execution for memristor-aided logic	2017	-1.70451336496084	11.641689310500295	2656385
2656368	SE	experiment centric teaching for reconfigurable processors	2011	-2.052399070365885	11.918305545237775	2656395
2656590	EDA	the roadblocks to broad adoption of high level synthesis	2010	-2.328510302925781	11.970515899018428	2656617
2657236	EDA	approach for vhdl and fpga implementation of communication controller of flex-ray controller	2009	-2.43703468834376	11.715226028607814	2657263
2658004	EDA	design and synthesis of array structured telecommunication processing applications	1997	-3.0578494489814387	11.30963842243848	2658031
2658099	Arch	the tms320c30 floating-point digital signal processor	1988	-2.5697850376176135	12.069682541359557	2658126
2658172	Embedded	rtos based modbus protocol implementation on arm-7 processor	2011	-2.1818813367649668	11.83833981203976	2658199
2658192	EDA	a design-in methodology to ensure first time success of complex digital signal processors	1999	-3.0418001703171265	12.307635370068915	2658219
2658204	SE	a language for advanced protocol analysis in automotive networks	2008	-3.0813117654734423	11.481319391971278	2658231
2658282	EDA	design and implementation of data synchronization system based on fpga	2014	-2.4541191410849272	11.790987239028347	2658309
2658341	HPC	synthesis of simulation and implementation code for openmax multimedia heterogeneous systems from uml/marte models	2016	-2.1115942707509108	11.961511127924066	2658368
2658484	Embedded	embedded control problems, thumb, and the arm7tdmi	1995	-1.6563034768616078	12.714051457942409	2658511
2659123	EDA	addressing the challenges of synchronization/communication and debugging support in hardware/software cosimulation	2008	-1.9462545656778256	12.333398081533156	2659150
2659224	EDA	rtos and codesign toolkit for multiprocessor systems-on-chip	2007	-1.835588551712632	12.294090898269925	2659251
2659260	EDA	elaboration-time synthesis of high-level language constructs in systemc-based microarchitectural simulators	2010	-1.7035564486085883	11.967156619984328	2659287
2659330	EDA	a unified global and local interconnect test scheme for xilinx xc4000 fpgas	2004	-3.3592642400403214	11.97367036731709	2659357
2659568	EDA	a case study of hardware software co-design in a consumer asic	2011	-2.458917789846808	12.004661072017967	2659595
2659668	EDA	instruction-level power estimation for embedded vliw cores	2000	-1.9353785674448132	12.795898474566787	2659695
2660059	Arch	keynote talks	2017	-2.909157745940663	12.966706147681187	2660086
2660151	AI	on top-down design of mpeg-2 audio encoder	2008	-1.867697807266258	12.457690194541076	2660178
2660516	EDA	design and implementation of a novel lt codec architecture on tta based codesign environment	2016	-2.0529780604401857	12.612706185869285	2660543
2661039	EDA	standard bus for 8-bit microprocessor systems	1982	-3.0649362138135747	11.840336321933027	2661066
2661419	EDA	a hardware/software partitioner using a dynamically determined granularity	1997	-2.0534329654522465	12.75895081152991	2661446
2661460	Robotics	«motion estimation accelerator with user search strategy in an rvc context»	2009	-1.5945701095705112	12.086497363128894	2661487
2661549	EDA	a high-speed, high-density multiprocessing module made with the general electric high-density interconnect technology	1992	-3.361554680410635	12.638054286041028	2661576
2661610	Arch	a run-time reconfigurable system for adaptive high performance efficient computing	2013	-1.842653189191844	12.903983274601385	2661637
2662380	EDA	interleaving behavioral and cycle-accurate descriptions for reconfigurable hardware compilation	2005	-1.8805646732859216	13.0298053211282	2662407
2662536	Embedded	combining behavioural real-time software modelling with the osci tlm-2.0 communication standard	2010	-2.338275245314564	12.031576850557707	2662563
2662815	Graphics	high-speed monolithic multipliers for real-time digital signal processing	1978	-2.603451418925432	11.494992951471046	2662842
2663016	Arch	image processing application development: from rapid prototyping to sw/hw co-simulation and automated code generation	2005	-1.9323406581006461	11.87553935185854	2663043
2664095	EDA	enabling fuzzy technologies in high performance networking via an open fpga-based development platform	2012	-2.527974964502569	12.076718601839938	2664122
2664574	EDA	a study of codepack: optimizing embedded code space	2002	-2.3188246622969233	12.664107415085175	2664601
2665244	EDA	hardware/software codesign from the rassp perspective	1997	-2.6758179495923486	11.86802280840338	2665271
2665278	EDA	apply high-level synthesis design and verification methodology on floating-point unit implementation	2014	-3.0198708253972524	12.290679007103643	2665305
2665937	EDA	guest editorial special section on configurable computing design- i: high-level reconfiguration	2008	-1.6519279503294926	12.280992727620358	2665964
2666806	EDA	simulation based tuning of system specification	2011	-3.050984788144015	11.453012712055815	2666833
2666920	Robotics	an environment for (re)configuration and execution managenment of flexible radio platforms	2011	-2.122048488079642	13.150803279035118	2666947
2667180	EDA	design platform for quick integration of an internet connectivity into system-on-chips	2007	-1.6154493544506578	12.342344788477444	2667207
2667763	Arch	the click2netfpga toolchain	2012	-1.907511100736355	11.852662422886446	2667790
2668191	Arch	an efficient system-on-a-chip design methodology for networking applications	2004	-1.630598521708799	12.981267700303444	2668218
2668338	EDA	automatic communication synthesis with hardware sharing for design space exploration	2010	-2.3131587767881445	12.27759839454452	2668365
2668411	HPC	validation of the fault/error handling mechanisms of the teraflops supercomputer	1998	-2.895794854102453	13.147569979937453	2668438
2668790	EDA	reuseable interface in multimedia hardware environment	2000	-2.337384351636355	12.46195795616271	2668817
2669694	EDA	an implementation of fuzzy logic controller on the reconfigurable fpga system	2000	-2.60060681017809	11.91974140282746	2669721
2670326	EDA	multi-objective design space exploration methodologies for platform based socs	2006	-2.252990798304439	13.18144903900923	2670353
2670414	Arch	a parallel vlsi video/communication controller	2001	-2.2540002681042304	12.81490550834742	2670441
2670478	EDA	maximizing system performance: using reconfigurability to monitor system communications	2004	-2.2321481911939784	12.57949195157246	2670505
2670887	EDA	exploring rtos issues with a high-level model of a reconfigurable soc platform	2005	-1.9970327076917769	12.574677116828251	2670914
2672147	EDA	adepar integrated simulation and implementation environment for dsp	1997	-1.6552032719583647	11.571401462875498	2672174
2672654	Embedded	reliable execution of statechart-generated correct embedded software under soft errors	2014	-2.554636807666285	11.97874605136425	2672681
2672702	Embedded	analysis and comparison of five kinds of typical device-level embedded operating systems	2010	-2.3295148270667014	12.979663780253706	2672729
2672873	EDA	microsystem design with the 8052ah-basic microcontroller	1985	-2.3696197017369047	11.996072220272007	2672900
2673510	EDA	synthesis fo the hardware/software interface in microcontroller-based systems	1992	-2.6728261558377002	11.767673554519824	2673537
2673821	EDA	rassp virtual prototyping of dsp systems	1997	-2.9844235502120258	11.429276895687265	2673848
2673859	EDA	organizing and planning the asic design process by means of a multi-agent system	2010	-3.010501728443885	11.761901744082289	2673886
2674187	EDA	application-specific processor for piecewise linear functions computation	2011	-3.326190068691828	12.77012009948637	2674214
2674511	Mobile	tools and techniques for efficient high-level system design on fpgas	2014	-2.1915526231751468	11.88032541030611	2674538
2674734	EDA	implementing latency-insensitive dataflow blocks	2015	-2.1704772937876227	12.878881265211392	2674761
2676044	EDA	a parallel bandit-based approach for autotuning fpga compilation	2017	-1.7659841064213009	13.022631301578446	2676071
2676701	EDA	clockless pipelining for coarse grain datapaths	2006	-3.3361279755190703	13.109227435149744	2676728
2676818	EDA	guest editor's introduction: hardware-software codesign	1993	-2.725303671780269	12.148094870273793	2676845
2676962	EDA	using model driven engineering to reliably accelerate early low power intent exploration for a system-on-chip design	2012	-2.84868127555292	12.491552881187589	2676989
2676973	Robotics	a self-adaptive hardware architecture with fault tolerance capabilities	2013	-2.1398689831827524	12.911580424309964	2677000
2677971	EDA	a case study in distributed deployment of embedded software for camera networks	2009	-1.803572526388705	12.123525126407616	2677998
2678065	EDA	dynamically scheduled high-level synthesis	2018	-1.4976004382899886	12.813079154384338	2678092
2679633	EDA	field programmable gate array-based design and realisation of automatic censored cell averaging constant false alarm rate detector based on ordered data variability	2009	-3.261634352219944	12.529010190359788	2679660
2680711	EDA	software in a hardware view: new models for hw-dependent software in soc verification and test	2014	-2.382617720385721	11.900929708509915	2680738
2680924	EDA	parameterized sets of dataflow modes and their application to implementation of cognitive radio systems	2015	-2.3572546931579743	12.528586560433984	2680951
2681226	EDA	low-power dual-precision table-based function evaluation supporting dynamic precision changes	2016	-1.9237063494609985	12.546320539677945	2681253
2681995	HPC	bee2: a high-end reconfigurable computing system	2005	-1.6807722021710148	12.377153488918884	2682022
2682857	Arch	a low power prototype for a 3d discrete wavelet transform processor	1999	-3.060658103366726	13.18044059010161	2682884
2683582	EDA	low power synthesis of sum-of-products computation (poster session)	2000	-3.0043082996945443	12.847509507373355	2683609
2683882	Embedded	interfacing the hardware api with a feature-based operating system family	2015	-1.6016624715638803	11.84919550399701	2683909
2683999	EDA	european trends in library development	1992	-2.9624891916944924	12.219173621296086	2684026
2684379	EDA	design of an asynchronous processor with bundled-data implementation on a commercial field programmable gate array	2016	-2.7637405121690555	13.100973374868287	2684406
2684962	Arch	applying data-parallel and scalar optimizations for the efficient implementation of the g.729a and g.723.1 speech coding standards	2005	-1.433338239125522	12.956475453144083	2684989
2685066	Vision	an architecture-driven approach for the fitting problem in an application-specific epld	1993	-3.277222565584575	12.023936388717573	2685093
2685196	EDA	system-on-a-chip bus architecture for embedded applications	1999	-3.185367368275268	12.6657165770624	2685223
2685485	EDA	dynamic data folding with parameterizable fpga configurations	2011	-2.6366649283848624	12.546209260617776	2685512
2685520	EDA	soc synthesis with automatic hardware-software interface generation	2003	-1.8835826436257723	12.400505618794924	2685547
2685747	EDA	low-power hardware synthesis from trs-based specifications	2006	-2.4565062856633846	11.52973140528063	2685774
2685864	EDA	collaborative distributed fault simulation for digital electronic circuits	2010	-1.4722705836544239	12.345704825636535	2685891
2686456	EDA	ibm system z functional and performance verification using x-gen	2008	-3.2508972866157437	11.831056879499753	2686483
2686892	EDA	application specific instruction set processors: redefining hardware-software boundary	2004	-2.056730793556285	12.719061259949292	2686919
2687047	EDA	guest editor introduction: special issue on embedded processors	2008	-1.5778529922058049	12.677920818332375	2687074
2687422	EDA	optimal allocation and binding in high-level synthesis	1992	-2.7973475238247136	12.098594663282547	2687449
2687475	Arch	creating portable, repeatable, realistic benchmarks for embedded systems and the challenges thereof	2012	-1.9595521432919407	12.414939894814825	2687502
2687640	EDA	rachael sparc: an open source 32-bit microprocessor core for socs	2006	-2.6518977095641176	11.980991846598007	2687667
2687816	EDA	heterogeneous bisr-approach using system level synthesis flexibility	1998	-1.5336190677634909	13.198858105996642	2687843
2688006	Arch	system on a fpga virtual concatenation	2001	-2.147107464602497	12.912747550588273	2688033
2688541	EDA	figaro: an automatic tool flow for designs with dynamic reconfiguration (abstract only)	2005	-2.535434770986935	12.460032646973202	2688568
2688542	HPC	design issues in high performance fault-tolerant multicomputers	1987	-3.085799203492667	13.161183154771994	2688569
2689067	EDA	supporting embedded system design capture, analysis and navigation	1997	-2.4657809174957497	11.949627026058055	2689094
2689160	EDA	a new scalable dsp architecture for system on chip (soc) domains	1999	-2.398345088865069	12.518075521568516	2689187
2689599	HCI	performance evaluation of a full speed pci initiator and target subsystem using fpgas	1997	-2.682316946924588	11.907720692088688	2689626
2689677	EDA	prototype generation of application-specific embedded controllers for microsystems	1995	-3.243635542179097	12.089937200252221	2689704
2689921	Arch	a rapid turnaround design of a high speed vlsi search processor	1991	-1.9912515836497215	11.676864379158905	2689948
2690233	Arch	a systematic approach to the design of digital bussing structures	1972	-3.347605293105498	12.718184157424865	2690260
2690356	EDA	high-level synthesis from c vs. a dsl-based approach	2014	-1.5365189166200548	12.401483124128847	2690383
2690664	EDA	nicflex: a functional verification accelerator for an rtl nic design	2007	-2.6782733336278493	12.311403285932474	2690691
2691436	Embedded	a new embedded platform for rapid development of network applications	2012	-2.47746399210096	12.727855335842856	2691463
2691605	EDA	techniques for accurate performance evaluation in architecture exploration	2003	-2.331319018288489	12.291537511163993	2691632
2691703	Arch	coarse-grained reconfigurable architecture for multiple application domains: a case study	2009	-2.1567482243022367	12.844925094019107	2691730
2692170	EDA	customizable composition and parameterization of hardware design transformations	2010	-1.4550405406035714	12.206519910055675	2692197
2692424	EDA	a technique for dynamic high-level exploration during behavioral-partitioning for multi-device architectures	2000	-2.2910221387946335	12.810534916588395	2692451
2692514	EDA	a flexible datapath allocation method for architectural synthesis	1999	-2.1750228499826982	13.002405756937142	2692541
2692637	EDA	formal design of cache memory protocols in ibm	2003	-2.3662772616317596	11.449488590292358	2692664
2692807	HCI	modular approach in sensor board design	2012	-3.2213590181432306	11.392766165852	2692834
2692827	EDA	self-reconfigurable embedded systems: from modeling to implementation	2010	-2.2084413586200515	12.460059256103461	2692854
2692977	Embedded	cpu testability in embedded systems	2010	-2.5234135554938053	12.797221285852116	2693004
2693304	EDA	a framework for hardware/software codesign	1993	-2.4163284221865	11.575516136045625	2693331
2693374	EDA	solving large scale assignment problems in high-level synthesis by approximative quadratic programming	2001	-2.1680899413852006	12.154524599361572	2693401
2694412	EDA	an efficient algorithm of performing range analysis for fixed-point arithmetic circuits based on sat checking	2011	-2.161727771669069	11.714380340519538	2694439
2695057	EDA	synthesis of synchronous elastic architectures	2006	-2.793634288563224	12.64437561187492	2695084
2695464	Metrics	rassp methodology evaluation and lessons learned developing irst signal processor	1997	-3.023306555510899	11.631668161327946	2695491
2695683	EDA	the need for co-simulation in asic-verification	1997	-3.0325036795840186	12.137100439006069	2695710
2695973	Logic	configware and morphware going mainstream	2003	-3.1609453489718	13.034729321836336	2696000
2696494	HCI	a high level interactive design environment for complex systems	1991	-2.7302872140929653	11.300627409820454	2696521
2698438	EDA	differences in asic, cot and processor design (panel)	2001	-3.280728361170993	11.73797942523916	2698465
2698721	EDA	high-level synthesis: on the path to esl design	2011	-2.5183711525933576	11.97285547827302	2698748
2698909	EDA	early partial evaluation in a jit-compiled, retargetable instruction set simulator generated from a high-level architecture description	2013	-1.5913706032068031	12.34659635017581	2698936
2699496	EDA	"""echoing the """"generality concept"""" through the bus functional model architecture in universal verification environments"""	2016	-2.8848951436186927	11.72668308895642	2699523
2700319	EDA	the role of engineering in the evolving technology/automation interface	1981	-3.088009242088271	11.411424529208356	2700346
2700525	Arch	hlscope: high-level performance debugging for fpga designs	2017	-2.8007805887470747	11.944785843788688	2700552
2700553	PL	optimal general offset assignment	2014	-1.9488840077718284	12.056654309476516	2700580
2701164	Arch	a massively-parallel {simd} processor for neural network and machine vision applications	1993	-1.6197039077049842	11.43519588844483	2701191
2701267	EDA	a versatile multiplexing algorithm exclusively based on the mpeg-2 systems layer	2005	-1.648602582923672	12.744070032384718	2701294
2701895	Embedded	autonomous buffer controller design for concurrent execution in block level pipelined dataflow	2004	-1.7361484583165667	12.874952780018678	2701922
2702644	EDA	power contracts: a formal way towards power-closure?!	2013	-3.1165774525870944	11.566703118812445	2702671
2702700	EDA	designing parameterizable hardware ips in a model-based design environment for high-level synthesis	2016	-2.365578553972623	12.063942226785489	2702727
2702914	EDA	emerging application domains: research challenges and opportunities for fpgas	2009	-3.275860554319967	13.086706975860965	2702941
2702921	EDA	a source-level dynamic analysis methodology and tool for high-level synthesis	1997	-2.369887700732097	12.383869266799948	2702948
2703663	EDA	fpga infrastructure for the development of augmented reality applications	2007	-2.3788925212178493	12.168449629885357	2703690
2704256	Theory	the cube-connected cycles: a versatile network for parallel computation	1981	-2.909975543207035	11.699120504980042	2704283
2704424	EDA	a fast instruction set evaluation method for asip designs	2006	-2.139067120038149	12.749417638185275	2704451
2704691	EDA	supporting a wide variety of communication protocols using dynamic partial reconfiguration	2013	-3.1244090670522007	12.026853746338912	2704718
2704787	Theory	hardware accelerator to compute the minimum embedding dimension of ecg records	2016	-1.7609866164341406	11.517290041383946	2704814
2704978	EDA	early energy estimation in the design process of networked embedded systems	2013	-2.5450252505111193	12.78537295308449	2705005
2705104	Arch	how to efficiently implement dynamic circuit specialization systems	2013	-2.4255219446499368	12.820595487666946	2705131
2705577	HPC	a new parallel sorting approach with sorting memory module	1989	-2.0608409258322715	11.75810951397376	2705604
2706262	Arch	software code generation for the rvc-cal language	2011	-2.0540083841926045	11.434428567679973	2706289
2706523	Arch	agatha: an integrated expert system to test and diagnose complex personal computer boards	1991	-2.5328912621186284	12.182612600777235	2706550
2707458	HCI	towards a visual notation for pipelining in a visual programming language for programming fpgas	2006	-1.6275513555028307	11.311436762507489	2707485
2708363	Logic	propan: a retargetable system for postpass optimisations and analyses	2000	-1.81750324086518	11.85526249740428	2708390
2708827	EDA	hw/sw partitioning for region-based dynamic partial reconfigurable fpgas	2014	-2.1581193806900667	13.190033858813011	2708854
2709310	EDA	organizing libraries of dfg patterns	2004	-1.979376711805692	11.94320959777009	2709337
2709382	EDA	optimizing resources of an fpga-based smart camera architecture	2007	-2.0368232537237505	12.478098243266896	2709409
2709664	HCI	formal verification of a programmable hypersurface	2018	-3.1118345326804415	11.866735393371485	2709691
2710175	EDA	a hardware/software codesign method for a general purpose reconfigurable co-processor	1997	-1.5199165079497794	12.445012487185846	2710202
2710222	Arch	determination of the processor functionality in the design of processor arrays	1997	-2.5623320946463517	12.406044476901016	2710249
2711273	EDA	analog models manipulation for effective integration in smart system virtual platforms	2018	-2.6736360296496264	11.53065929532408	2711300
2711300	Arch	synthesis of application accelerators on runtime reconfigurable hardware	2008	-1.6566899105591202	13.14023073778616	2711327
2711935	Arch	a hardware/software co-simulation environment for micro-processor design with hdl simulator and os interface	1997	-1.7778816459093034	11.819606321196135	2711962
2712129	EDA	minimum entropy restoration using fpgas and high-level techniques	2007	-1.8978045420954572	11.301049537353506	2712156
2712483	EDA	methodology for hardware/software co-verification in c/c++ (short paper)	2000	-2.5633151016867655	11.763539224846125	2712510
2713560	EDA	memory-centric vdf graph transformations for practical fpga implementation	2012	-1.5457981128373477	12.775791432156494	2713587
2713845	EDA	selective flexibility: breaking the rigidity of datapath merging	2012	-1.6646839561023807	13.036271218991661	2713872
2714243	Robotics	hyperreconfigurable architectures as flexible control systems	2004	-2.296620579899288	12.429399165064671	2714270
2714405	EDA	performance-driven syntax-directed synthesis of asynchronous processors	2007	-2.6469355588111583	11.673294560551481	2714432
2714615	EDA	an iec 61131-3-based plc implemented by means of an fpga	2016	-2.6589981053015936	11.681060302201553	2714642
2714778	Arch	the s/390 g5 floating point unit supporting hex and binary architectures	1999	-2.088559716367231	12.23619668018593	2714805
2714799	Arch	considerations in choosing a microprogramable bit-sliced architecture	1974	-2.8531090455007964	12.308095723259385	2714826
2715146	Embedded	on the influence of compiler optimizations in the fault tolerance of embedded systems	2016	-1.7626116143173185	12.622164106511226	2715173
2715238	Arch	design and implementation of a multi-mode harris corner detector architecture	2017	-1.9153678847355715	12.42540155350782	2715265
2715239	EDA	lower bounds on memory requirements for statically scheduled dsp programs	1996	-1.9047908778554141	11.881361368717618	2715266
2715416	Arch	a software interface and hardware design for variable-precision interval arithmetic	1995	-1.5633589437811968	11.345477396989127	2715443
2716014	Arch	research progress of unicore cpus and pkunity socs	2010	-2.6468850769116186	12.971785997997566	2716041
2716434	EDA	use of behavioral synthesis to implement a cellular neural network for image processing applications	2011	-2.3876445568560887	11.74803619993552	2716461
2716621	EDA	high-level modelling and exploration of coarse-grained re-configurable architectures	2008	-2.1353756842644773	12.656977394806313	2716648
2716734	Embedded	wireless sensor networks for active control noise reduction in automotive domain	2011	-3.0951933175322743	12.341954030208091	2716761
2716833	Arch	energy-delay efficient data storage and transfer architectures and methodologies: current solutions and remaining problems	1999	-2.019992483397327	12.655007591582134	2716860
2717342	EDA	dynamic placement applications into self adaptive network on fpga	2011	-1.9855286214701875	12.919399515303034	2717369
2717744	EDA	towards bridging the gap between academic and industrial heterogeneous system architecture design space exploration	2016	-1.9907521785679945	12.616488367961814	2717771
2718177	EDA	mixed signal and soc design flow requirements	2005	-3.2092914178801184	11.8664573571629	2718204
2718185	EDA	design space exploration and synthesis for digital signal processing algorithms from simulink models	2013	-2.7231174292262947	11.944240059193234	2718212
2718656	HPC	propagation of i/o-variables in massively parallel processor arrays	1996	-1.8779450084016305	12.628292314608784	2718683
2720042	Embedded	multiprocessor systems-on-chip synthesis using multi-objective evolutionary computation	2010	-2.6077705109429536	11.787155501784644	2720069
2720378	EDA	finite state machine datapath design, optimization, and implementation	2007	-2.645111460972557	12.460218151119705	2720405
2720556	EDA	the role of vhdl within the tosca hardware/software codesign framework	1994	-2.23460327704674	11.814242661421137	2720583
2720913	EDA	a top-down optimization methodology for mutually exclusive applications	2014	-2.505515854100915	12.343258083505434	2720940
2721088	EDA	domain-specific augmentations for high-level synthesis	2014	-1.4776361056166485	11.835497699218724	2721115
2721781	Embedded	embedded software synthesis and prototyping	2004	-2.5754551624088604	11.592237665380335	2721808
2722064	Arch	reconfigurable pci-bus interface (rpci)	1998	-2.536011060441118	11.53977849918127	2722091
2722200	EDA	exact custom instruction enumeration for extensible processors	2012	-2.017356210493269	12.047648760038145	2722227
2722244	EDA	ibm 3081 processor unit: design considerations and design process	1982	-2.733427384389748	11.633628381993852	2722271
2722717	Arch	ibm's s/390 g5 microprocessor design	1999	-2.0820513245576766	12.885050349591866	2722744
2722797	EDA	address generation for fpga rams for efficient implementation of real-time video processing systems	2005	-1.7286397718962063	12.46478669915895	2722824
2723259	EDA	design and synthesis for multimedia systems using the targeted dataflow interchange format	2012	-1.9461334782282376	11.903131350048108	2723286
2723441	EDA	a mapping-scheduling algorithm for hardware acceleration on reconfigurable platforms	2014	-1.661164480248392	12.624143086154671	2723468
2723642	EDA	standalone microsequencer	1988	-2.1440038456276005	12.073544277412443	2723669
2725370	EDA	a cad tool for the optimization of video signal processor architectures	1996	-1.9057801143680573	13.191223283205217	2725397
2725387	EDA	performance oriented partitioning for time-multiplexed fpga's	2000	-2.5782057566926904	12.753181744271009	2725414
2725572	Arch	reconfiguration procedures for a polymorphic and partitionable multiprocessor	1986	-2.7519321544509103	13.187092462843607	2725599
2726091	EDA	modeling of a ladder logic processor for high performance prgrammable logic controller	2009	-2.3081518030956043	11.713773638130707	2726118
2726990	EDA	constructing memory layouts for address generation units supporting offset 2 access	1997	-2.22299318131241	12.384432404004093	2727017
2727781	Vision	a new method for asynchronous pipeline control	1997	-2.792085495910521	11.412507122163658	2727808
2727839	EDA	acm hotmobile 2013 poster: razorcam: a prototyping environment for video communication	2013	-1.9932255777242804	12.116916467874304	2727866
2728084	SE	modular test code for microcontroller units with rom	2001	-2.8086525288804887	11.714515114522364	2728111
2728174	EDA	multi-protocol embedded pcs ip in a fpga-soc	2005	-2.8884681457717987	12.72790170971724	2728201
2728902	PL	hardware compilation using attribute grammars	1997	-2.1810083978351558	11.389495637979765	2728929
2729920	EDA	fast development of hardware-based run-time monitors through architecture framework and high-level synthesis	2012	-2.1888311939813305	12.718963272931044	2729947
2730929	EDA	automated hardware-independent scenario identification	2008	-1.7718565103430792	12.331507961812092	2730956
2730940	EDA	automating optimized table-with-polynomial function evaluation for fpgas	2004	-1.9942565454036658	12.689088115163365	2730967
2731046	EDA	formal verification of systems-on-chip - industrial experiences and scientific perspectives	2009	-3.2351307024305953	11.314783674197614	2731073
2731182	Arch	a new rapid prototyping firmware (rpf) tool	1988	-2.09551846226286	11.576497147438028	2731209
2731878	EDA	migration: a new technique to improve synthesized designs through incremental customization	1998	-2.0841526868841838	12.749640891060832	2731905
2732456	Embedded	library functions timing characterization for source-level analysis	2003	-2.3657085985143875	11.758851596039207	2732483
2732584	Embedded	acceleration of dab chipset development by deployment of a real-time rapid prototyping approach based on behavioral synthesis	2001	-3.2854229498375864	12.429545567696824	2732611
2732738	EDA	calmrisctm: a low power microcontroller with efficient coprocessor interface	2001	-2.8466926808388022	13.043747732088598	2732765
2733034	EDA	bioinformatic searches using a single-chip shared-memory multiprocessor	2006	-1.849902647929268	12.073925055771772	2733061
2733132	Robotics	an architecture for a reconfigurable ieee 1149.n master controller board	1992	-3.3111141398160897	11.38222536604055	2733159
2733264	EDA	a simulation based approach for incorporating virtual components ip cores into multimedia systems design	2003	-2.3709785138611856	11.88856170845538	2733291
2733290	Arch	32 bit re-configurable risc processor design and implementation for beta isa with inbuilt matrix multiplier	2016	-1.875478784920788	12.109328202486248	2733317
2733466	Visualization	challenges and trends in processor design	1998	-3.021262911684393	13.13683740983778	2733493
2733673	Embedded	ieee 1355 data-strobe links: atm speed at rs232 cost	1998	-2.4224043644812108	12.116199852640774	2733700
2733850	EDA	castle: an interactive environment for hw-sw co-design	1994	-2.5397222546322737	11.49068666231774	2733877
2733862	EDA	a mathematical benefit analysis of context switching reconfigurable computing	1998	-2.7226307854950385	11.460444693705114	2733889
2734062	EDA	a framework for system level low power design space exploration	2017	-2.732675658076924	12.872524181431176	2734089
2734165	EDA	automatic generation of fpga hardware accelerators using a domain specific language	2009	-1.5431237696791482	11.649866364916873	2734192
2734454	EDA	communication primitives driven hardware design and test methodology applied on complex video applications	2005	-2.454988314015912	11.843447189580386	2734481
2734603	EDA	a design environment for counterflow pipeline synthesis	1998	-2.3471476966988782	12.28773103781258	2734630
2734675	Arch	ultra low-power fsm for control oriented applications	2009	-2.6373775857594515	12.984161737760608	2734702
2735286	EDA	dwarv 2.0: a cosy-based c-to-vhdl hardware compiler	2012	-1.740183268364675	11.70691634616274	2735313
2736088	EDA	software-oriented system-level simulation for design space exploration of reconfigurable architectures	2005	-1.686806752727353	12.943833620129174	2736115
2736423	Arch	fabscalar: composing synthesizable rtl designs of arbitrary cores within a canonical superscalar template	2011	-1.7057711244421656	12.605617939451195	2736450
2736473	EDA	a novel tool flow for increased routing configuration similarity in multi-mode circuits	2013	-2.9602882036962628	13.168813436259148	2736500
2736511	SE	designing a cpu model: from a pseudo-formal document to fast code	2010	-1.74966963128429	11.771722924119484	2736538
2736560	EDA	vcomp: a vhdl composition system	1989	-2.1550503905225145	11.363133562375454	2736587
2736960	EDA	introduction to special issue on reconfigurable computing and fpgas	2015	-1.6637173327183237	12.178632995263305	2736987
2737298	EDA	integrated verification approach during adl-driven processor design	2006	-2.8520336487856284	11.572913389579973	2737325
2737570	EDA	hardware/software infrastructure for asic commissioning and rapid system prototyping	2014	-3.0426046668288325	12.054793987712356	2737597
2737771	EDA	a reconfigurable application-specific instruction-set processor for fast fourier transform processing	2013	-2.059151294281933	13.09316990257826	2737798
2739011	Robotics	a design of configurable image enhancement unit	2013	-2.8151764596267386	11.960447769619364	2739038
2739034	Arch	a novel approach for architectural model characterization. an example through the systolic ring	2003	-2.3254365343932464	12.229269858891413	2739061
2739485	EDA	block-level hardware logic simulation machine	1987	-2.487008457615518	11.659972657476336	2739512
2739528	Robotics	an host-target environment for real time image processing	1992	-1.5866026280528938	11.353237979876294	2739555
2739582	EDA	an optimization approach to the synthesis of multichip architectures	1994	-2.5815525086246285	12.951174779774409	2739609
2739692	OS	100 mbit per second vlsi implementation of sliding window coding	1996	-1.8294650457828798	12.446279471296162	2739719
2739850	Arch	co: the chameleon 64-bit microprocessor asic prototype	1996	-2.7408832051400585	12.209186525342801	2739877
2739937	Vision	architecture true prototyping of product lines using personal computer networks	2003	-3.3213429665898917	12.45920434395817	2739964
2739950	EDA	co-simulation and communication synthesis approach for intellectual properties based socs	2004	-2.6289714413209286	11.817314609130039	2739977
2740357	EDA	sar++: a multi-channel scalable and reconfigurable sar system	2002	-2.9157763543077246	12.047148439138189	2740384
2740474	EDA	specification, modeling and design tools for system-on-chip (tutorial abstract)	2002	-2.5469769918759253	12.930626776566095	2740501
2741334	EDA	bus-based communication synthesis on system level	1996	-1.7414582537010197	12.423635468184912	2741361
2742329	EDA	reconfigurable processor architectures: varieties and representations	2012	-2.1557134555737867	12.277007225060814	2742356
2742710	EDA	measuring and reducing the performance gap between embedded and soft multipliers on fpgas	2011	-3.135028982706632	12.752813746212745	2742737
2742779	Arch	general-purpose integrated indexing circuits: a proposal	1981	-1.4847526601925383	11.514694851112536	2742806
2743889	Arch	reconfigurable instruction set processors from a hardware/software perspective	2002	-1.966269670759195	12.431696019116812	2743916
2744126	EDA	a methodology for ip integration into dsp soc: a case study of a map algorithm for turbo decoder	2004	-2.4482891095974963	12.060211541315091	2744153
2744161	SE	timing analysis of safety-critical automotive software: the autosafe tool flow	2015	-2.0266226020788087	13.005559145437374	2744188
2744478	EDA	micro-pipeline section for condition-controlled loop	2009	-2.1102249773379174	11.692059796499315	2744505
2744581	EDA	a system design methodology for telecommunication network applications	1997	-2.3006906699360155	11.580994981124284	2744608
2744676	EDA	optimisation problems for dynamic concurrent task-based systems	2001	-1.7306511703034622	13.003632250859873	2744703
2744725	Arch	portable video supercomputing	2004	-1.7449481147204848	13.080356285268204	2744752
2744766	EDA	new model-driven design and generation of multi-facet arbiters part i: from the design model to the architecture model	2010	-2.5832549703020744	11.865316818455643	2744793
2744860	Networks	run-control migration from single book to multibooks	2004	-2.1022260660375567	12.665621678812304	2744887
2746551	EDA	on digit-recurrence division implementations for field programmable gate arrays	1993	-2.401402258845017	12.621731150134075	2746578
2746814	HPC	hierarchical decomposition algorithm for hardware/software partitioning	2006	-1.716852302555744	12.948077691069827	2746841
2747012	EDA	lin-analyzer: a high-level performance analysis tool for fpga-based accelerators	2016	-1.6531864180053093	12.677332082620776	2747039
2747039	PL	the formalism underlying easymap	2008	-1.4405357873390685	12.3790758871131	2747066
2747402	EDA	laura: leiden architecture research and exploration tool	2003	-2.2465264871291337	11.64074746280025	2747429
2747413	EDA	live demonstration: xbarsim: an educational simulation tool for memristive crossbar-based circuits	2015	-3.109491341049333	11.338619394394467	2747440
2747536	Arch	the role of dynamic reconfiguration for implementing artificial neural networks models in programmable hardware	1999	-2.296030720974016	12.255742585030156	2747563
2749723	EDA	olivia: object oriented logic simulation implementing the vital standard	1997	-2.7591557351694034	11.674002972371808	2749750
2749759	EDA	quantitative analysis of the speed/accuracy trade-off in transaction level modeling	2008	-2.2560494411085066	12.723666238416	2749786
2749859	EDA	design and implementation of embedded remote control system in high-precision time data acquisition	2015	-2.568091318297064	11.383802296105726	2749886
2750249	EDA	desertfd: a finite-domain constraint based tool for design space exploration	2010	-2.228807449097585	11.698022839119721	2750276
2750413	EDA	new generation of microsystem simulators	1980	-2.7190206289706276	11.555237874998614	2750440
2750419	Embedded	hycos: hybrid compiled simulation of embedded software with target dependent code	2012	-1.4622620555428132	12.631264708640584	2750446
2750578	HCI	mopcom/marte process applied to a cognitive radio system design and analysis	2009	-2.684844260113996	12.239042482694677	2750605
2750787	EDA	bit-width constrained memory hierarchy optimization for real-time video systems	2007	-1.4458918625451715	13.196193452192368	2750814
2751892	Embedded	parallel multi-core verilog hdl simulation using domain partitioning	2014	-1.6256994749103586	12.579696138680966	2751919
2751971	EDA	efficient custom instructions generation for system-level design	2010	-2.1036087683579923	12.595233580648506	2751998
2752137	EDA	fpga dynamic reconfiguration using the rvc technology: inverse quantization case study	2011	-2.3301129947980823	12.03835112253594	2752164
2752638	EDA	fault-tolerant fpga: architectures and design for programmable logic intellectual property core in soc	2015	-2.995862831696695	11.756358766781382	2752665
2752842	DB	regularity-constrained floorplanning for multi-core processors	2014	-3.1037494755253268	12.51586674117344	2752869
2752998	Robotics	partial reconfiguration in the implementation of autonomous radio receivers for space	2011	-3.2547118678670626	13.186775134117378	2753025
2753127	EDA	a top-down design environment for developing pipelined datapaths	1998	-2.794030358092205	11.807144298075142	2753154
2753140	EDA	a design workflow for dynamically reconfigurable multi-fpga systems	2010	-1.5870417313744956	12.78711660178172	2753167
2753161	Robotics	system-on-a-chip development for small satellite onboard data handling	2004	-2.836416939350386	12.364032261221249	2753188
2754313	EDA	openfpga corelib core library interoperability effort	2008	-2.5873512613739784	11.751233609908347	2754340
2754362	Embedded	early execution time-estimation through automatically generated timing models	2016	-1.8547309377378904	12.457356367659461	2754389
2754841	Arch	honeycomb: an application-driven online adaptive reconfigurable hardware architecture	2012	-2.6902457653860954	12.994481036469047	2754868
2755186	EDA	software visualisation techniques adapted and extended for asynchronous hardware design	2005	-2.478801038581539	11.305304225928518	2755213
2755356	EDA	component-based design approach for multicore socs	2002	-2.108467700265574	12.169972174421918	2755383
2756020	EDA	simulation-based fault injection with qemu for speeding-up dependability analysis of embedded software	2016	-3.118671939932813	12.1732154625443	2756047
2756516	DB	a reconfigurable approach to low cost media processing	1997	-3.085803516002706	12.399740382886883	2756543
2756936	Arch	modulo scheduling for highly customized datapaths to increase hardware reusability	2008	-1.4622750457174207	12.897506935640056	2756963
2757162	EDA	heterogeneous built-in resiliency of application specific programmable processors	1996	-2.2699696779120004	13.15757496242815	2757189
2757378	Embedded	fpga based real-time adaptive filtering for space applications	2002	-2.7007770369558104	12.215650535007699	2757405
2757548	HPC	c2fpga - a dependency-timing graph design methodology	2013	-2.0338345117339243	11.92601098142882	2757575
2757588	EDA	designing the microprocessor with abel-hdl	2001	-2.3728219441003198	11.764825847105591	2757615
2757677	Arch	field-programmable logic and applications	2001	-1.820262549264368	13.14467968235599	2757704
2757704	Arch	microdiagnostics for the standard computer mlp-900 processor	1971	-1.5898539981793365	11.649908272787194	2757731
2759247	EDA	loop alignment for memory accesses optimization	1999	-1.5746106538911009	12.712096020680894	2759274
2759602	EDA	high quality ip design using high-level synthesis design flow	2016	-2.617981648841535	13.111127550964264	2759629
2760251	EDA	new approach for hardware/software embedded system conception based on the use of design patterns	2010	-2.240461840723772	11.99279066267366	2760278
2760657	EDA	specsyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design	1998	-2.4356364662750702	12.093315870977529	2760684
2761263	EDA	multiclock selection and synthesis for cdfgs using optimal clock sets and genetic algorithms	2001	-3.165919747119182	12.241651321162095	2761290
2762688	OS	multiprocessor system for speech processing and telecommunications	1984	-1.5298261298284503	12.387452886120936	2762715
2762937	Embedded	multirate feedback control using the tinyrealtime kernel	2004	-1.9179017341635265	11.95242001681144	2762964
2762980	Embedded	hardware evolution system adam	1999	-2.7106731237002	12.117966228411255	2763007
2763490	EDA	rapid prototyping ip for autocorrelation computation	2007	-2.2137207981722593	11.755176813853884	2763517
2764180	Embedded	instrumentation techniques for cyber-physical systems using the targeted dataflow interchange format	2012	-1.8489865387893123	11.978675495911734	2764207
2764643	EDA	a hardware/software co-design reconfigurable network-on-chip fpga emulation method	2014	-2.187815911581421	12.584929956231296	2764670
2764862	EDA	scaleable shadow stack for a configurable dsp concept	2003	-1.9027240173597564	12.575063738026598	2764889
2765248	EDA	a novel approach for system level synthesis of multi-core system architectures from tpg models	2011	-1.91726896412467	13.155989654883527	2765275
2765912	EDA	generic design space exploration for reconfigurable architectures	2005	-1.7989457498848491	12.780885701627588	2765939
2766425	EDA	automatic generation of interfaces for distributed c-vhdl cosimulation of embedded systems: an industrial experience	1996	-2.1692164846053994	11.77010290953516	2766452
2766472	EDA	modelling and optimising run-time reconfigurable systems	1996	-2.742578225406043	12.820716671956795	2766499
2766771	EDA	vcds tool demonstration	2003	-2.8011810308202763	11.941764552986864	2766798
2766930	EDA	augmenting platform-based design with synthesis tools	2003	-3.0530456387985248	12.198980526954575	2766957
2767163	EDA	a circuit division method for high-level synthesis on multi-fpga systems	2013	-1.9416885255813976	11.947811020635687	2767190
2767218	Arch	an apl interpreter and system for a small computer	1977	-1.926460214630076	11.94140527013776	2767245
2767238	Arch	fast integration of hardware accelerators for dynamically reconfigurable architecture	2012	-1.4610743121426564	12.666822522514222	2767265
2767555	Arch	reliability-enhanced ecc-based memory architecture using in-field self-repair	2016	-3.3095094764268933	11.34302903421873	2767582
2767865	EDA	adaptive balanced computing (abc) microprocessor using reconfigurable functional caches (rfcs)	2002	-1.7373667508221504	12.860844826961491	2767892
2767991	EDA	effect of dynamic frequency scaling on interface design for rationally-related multi-clocked systems	2014	-3.0812174156198067	12.080043592120704	2768018
2768569	Robotics	ultrabook™: doing more with less	2011	-3.092130870309759	12.782083883733227	2768596
2768912	PL	cge: automatic generation of controllers in the cathedral-ii silicon compiler	1990	-2.1676774538066583	11.649645902090384	2768939
2769052	EDA	an embedded in-circuit emulator generator for soc platform	2003	-3.2363443754053005	12.166082428187131	2769079
2769577	EDA	architectural synthesis of a coarse-grained run-time-reconfigurable accelerator for dsp applications	2005	-1.8127941007568684	12.849368850991794	2769604
2769984	Arch	dynamically adaptable architecture for real-time video processing	2010	-1.658051091173172	12.370971703840265	2770011
2770038	Arch	communication architectures for dynamically reconfigurable fpga designs	2007	-2.195266811087265	13.007316619805849	2770065
2770256	HPC	time multiplexed optical computers	1991	-3.0486223205316594	12.96792034337449	2770283
2770849	EDA	modular fpga-based hardware platform for emulation	2015	-2.4848972961033184	12.326297023940404	2770876
2771454	EDA	marte and ip-xact based approach for run-time scalable noc	2018	-2.282873170575107	12.883346211343525	2771481
2772591	EDA	port assignment for interconnect reduction in high-level synthesis	2012	-3.151446463165084	12.255104503154335	2772618
2772908	EDA	white box performance analysis considering static non-preemptive software scheduling	2009	-1.794793517724049	12.301173393006305	2772935
2773177	EDA	fpga architecture design methodology	2006	-2.950434352933797	12.609264622340513	2773204
2773390	EDA	efficient code generation for in-house dsp-cores	1995	-1.42815207843918	12.376168467765053	2773417
2773510	Arch	hardware description language based on message passing and implicit pipelining	2010	-1.7608100575297392	11.417645286821903	2773537
2775016	EDA	constrained algorithmic ip design for system-on-chip	2007	-2.3906164351530568	12.033047652091224	2775043
2775050	Robotics	a 16-bit microprocessor-based digital filter architecture	1978	-2.6822477825287985	11.321720572902501	2775077
2775371	EDA	reconfigurable on-chip simd processor architectures for intelligent cmos camera chips	2004	-2.422868364137272	12.345975586061599	2775398
2775521	Visualization	radio virtual machine	2017	-2.373744570361703	12.846076794947818	2775548
2776480	Robotics	cmos soc for irrigation control	2005	-2.9295825445088712	12.923569328069545	2776507
2777520	EDA	dessert: design space exploration of rt level components	1993	-2.5250596208608385	12.509832525173644	2777547
2777585	EDA	customizing software toolkits for embedded systems-on-chip	2000	-2.215844000263297	12.207997606179207	2777612
2777821	EDA	targeting tiled architectures in design exploration	2003	-2.2928112951309028	12.482079628643913	2777848
2778178	EDA	nocmodel: an extensible framework for network-on-chips modeling	2011	-2.2892927932689213	11.879827512288553	2778205
2778437	Arch	intel mote 2: an advanced platform for demanding sensor network applications	2005	-2.4474622546244014	12.48464193181576	2778464
2778461	Arch	oolong: a baseband processor extension to the risc-v isa	2016	-1.9812616965991352	12.624938332785687	2778488
2778552	EDA	event-driven gate-level simulation with gp-gpus	2009	-2.6335440513321955	12.391877720546956	2778579
2778804	EDA	shc-slx: a levelized compiled, event driven interpreted vlsi simulator	1993	-2.4973673424633738	11.790692953326975	2778831
2778860	EDA	partial configuration design and implementation challenges on xilinx virtex fpgas	2005	-2.695897714897964	12.346376910926995	2778887
2778991	EDA	python facilitates the rapid prototyping and hw/sw verification of processor centric socs for fpgas	2016	-2.1622869715498383	11.711158647608574	2779018
2779161	EDA	a model-driven based framework for rapid parallel soc fpga prototyping	2011	-2.0580844495362074	12.339057751403606	2779188
2779732	Arch	directory-based cache coherency protocol for a ring-connected multiprocessor-array	1992	-1.4443810142271456	11.35654206213701	2779759
2779782	EDA	design space exploration for low-power reconfigurable fabrics	2006	-2.9878728136801795	13.085763705968573	2779809
2780054	EDA	the use of analog techniques in binary arithmetic units	1965	-2.817155756046549	11.323416838348493	2780081
2780225	EDA	ip characterization methodology for fast and accurate power consumption estimation at transactional level model	2010	-2.5777520180475317	12.999714807310655	2780252
2780357	Arch	a risc architecture to explore hw/sw parallelism in hw/sw co-design	1996	-2.1624609592874657	12.06621373782387	2780384
2780427	EDA	exploiting loop-array dependencies to accelerate the design space exploration with high level synthesis	2015	-2.297152238166431	12.543279902445803	2780454
2780636	EDA	power-awarness in coarse-grained reconfigurable designs: a dataflow based strategy	2014	-1.9967935043968752	13.199103162696927	2780663
2780831	Networks	comparison of classification algorithms applied to breast cancer diagnosis and prognosis.	2007	-2.036985551409034	11.793971962907277	2780858
2781201	HPC	design of parallel implementations by means of abstract dynamic critical path based profiling of complex sequential algorithms	2006	-1.6278046634556225	12.619434588473515	2781228
2781254	EDA	a code refinement methodology for performance-improved synthesis from c	2006	-1.6956516258322651	11.915933782954848	2781281
2781488	EDA	fadic: architectural synthesis applied in ic design	1996	-3.0332602664223365	12.059327872023607	2781515
2782189	EDA	reconfigurable models of finite state machines and their implementation in fpgas	2002	-2.8960825924826863	11.765850973494876	2782216
2782202	EDA	a dataflow framework for dsp algorithm refinement	2012	-1.9693557634031824	12.40701139540462	2782229
2783008	Arch	high performance pdu processing for application layer	1992	-2.0091407840299995	12.652481043375435	2783035
2783266	EDA	rapid prototyping of a communication controller for the can bus	1996	-2.694330655210684	11.643217286324505	2783293
2783369	EDA	abstract modeling and simulation based selective estimation	2011	-2.8416402131749714	11.913369330204773	2783396
2783748	Mobile	hw/sw co-design for soc on mobile platforms	2005	-3.2700047458800747	12.78385024636941	2783775
2784270	Robotics	the design of a software-defined pc interface for mechatronic applications	2011	-2.499458276001564	12.155793925617802	2784297
2784521	EDA	mining metadata for composability of ips from systemc ip library	2006	-2.3993857793183424	11.351225742587767	2784548
2784618	EDA	a design flow dedicated to multi-mode architectures for dsp applications	2007	-2.730245114970548	12.614619929330852	2784645
2784921	EDA	ip cores integration in dsp system-on-chip designs	2002	-2.7904898071106383	11.728174645419712	2784948
2785775	EDA	code optimization for enhancing systemc simulation time	2010	-2.505782450935856	11.579272878318589	2785802
2785954	EDA	automated data dependency size estimation with a partially fixed execution ordering	2000	-2.1928294276120885	12.143542799830264	2785981
2785997	Arch	implementation of microprogrammed hard disk drive servo sequencer	2008	-3.013528373735641	12.470265111655893	2786024
2787026	EDA	top-down transaction-level design with tl-verilog	2018	-3.12710921108926	11.37628497891088	2787053
2787091	Arch	reconfigurable networks on chip: drnoc architecture	2010	-3.306065128144772	13.013191060075334	2787118
2787226	EDA	system-level memory modeling for bus-based memory architecture exploration	2009	-2.4457855416392684	12.365154787057449	2787253
2787572	EDA	simplify: a framework for enabling fast functional/behavioral validation of multiprocessor architectures in the cloud	2013	-1.7123133551629834	12.498988692950304	2787599
2788136	EDA	dynamic applications on reconfigurable systems: from uml model design to fpgas implementation	2011	-2.0942584713055794	12.269941333049937	2788163
2788326	Arch	control scheme for a cgra	2010	-2.3250626885679515	13.013294081798403	2788353
2788380	EDA	advantage and possibility of application-domain specific instruction-set processor (asip)	2010	-2.3503288979354946	12.347671544182422	2788407
2788470	Embedded	performance evaluation of uml2-modeled embedded streaming applications with system-level simulation	2009	-1.7756624460078732	12.151876731743931	2788497
2788607	EDA	hal iii: function level hardware logic simulation	1990	-2.517777206735001	11.84664527323054	2788634
2789006	EDA	modular description/simulation/synthesis using ddl	1982	-3.1204263738744413	11.431856735921441	2789033
2789014	EDA	"""improving """"performance vs silicon size"""" tradeoffs using coprocessors: a case study: g.721 on oak and pine dsp cores"""	1998	-2.063525237304168	11.796053837215538	2789041
2789449	EDA	power modelling in field programmable gate arrays (fpga)	1999	-2.84611542476035	11.634816100086095	2789476
2789672	EDA	assessing and improving current practice in the design of application-specific signal processors	1995	-2.8483103253589737	12.148067813723864	2789699
2790008	Arch	modelling alternatives for cycle approximate bus tlms	2007	-2.361404560831023	11.714897796643553	2790035
2790150	Arch	codesign of graphics hardware accelerators	1997	-2.1054350815768035	11.842186597433688	2790177
2790461	EDA	an integrated system-on-chip test framework	2001	-3.0788919872583733	12.441667343981875	2790488
2790983	Embedded	a novel scalable and reconfigurable emulation platform for embedded systems verification	2010	-2.769801908676619	12.137298253549956	2791010
2791082	Arch	vlsi floating-point processors	1985	-2.0376281102857225	11.510352758502878	2791109
2791168	EDA	interfacing in microprocessor-based systems with a fast physical addressing	2003	-2.0347542860614785	12.087819924798012	2791195
2791470	EDA	a highly parameterizable parallel processor array architecture	2006	-2.065358031170885	12.798223945273119	2791497
2791656	EDA	a design platform for flexible programmable dsp for automotive sensor conditioning	2015	-2.9644937126021786	12.318491328852813	2791683
2792789	Theory	a novell allocation strategy for control and memory intensive telecommunication circiuts	1996	-2.458586722241253	12.261336699788751	2792816
2793296	HPC	dynamic hardware multiplexing for coarse grain reconfigurable architectures	2005	-1.5837975627128376	13.144767284316705	2793323
2793387	Arch	embedding of a real time image stabilization algorithm on a parameterizable sopc architecture a chip multi-processor approach	2010	-1.7853016204806362	12.08408956851018	2793414
2793450	Arch	massively parallel processing on a chip	2007	-1.5778813541117458	12.034193130779785	2793477
2794647	Arch	analysing superscalar processor architectures with coloured petri nets	1998	-1.9052457135334584	11.48693533340267	2794674
2794777	EDA	chips: custom hardware instruction processor synthesis	2008	-1.9353871844655075	12.985076741511886	2794804
2795664	EDA	efficient implementation and abstraction of systemc data types for fast simulation	2011	-2.2863154609561565	11.865292124605055	2795691
2795930	EDA	grip: grammar-based ip integration and packaging for acceleration-rich soc designs	2015	-2.366956013506928	11.935298668700993	2795957
2796326	EDA	system design for dsp applications in transaction level modeling paradigm	2004	-2.4724844218729354	11.964389726495163	2796353
2797004	Embedded	executable requirements: opportunities and impediments	1996	-2.421725205852719	11.795665078465055	2797031
2797340	EDA	on-board fault-tolerant sar processor for spaceborne imaging radar systems	2005	-2.7561095099615804	12.273847212552864	2797367
2797602	Logic	generic system verilog universal verification methodology based reusable verification environment for efficient verification of image signal processing ips/socs	2013	-2.52202275574687	11.405229917681744	2797629
2798486	Arch	rapid prototyping for mixed architectures	2000	-2.3574282458093654	11.699834663251796	2798513
2798533	EDA	efficient regular expression evaluation: theory to practice	2008	-1.8060354053144672	12.237453123713626	2798560
2798636	EDA	allocation of multiport memories in data path synthesis	1988	-3.067039074674585	12.105509930422635	2798663
2798781	EDA	technology cad for competitive products	1990	-3.1097100810098204	11.81619666624572	2798808
2799379	EDA	power aware transformation of bandlimited signals	2013	-2.3040113700339018	13.1367755786924	2799406
2799442	Robotics	design of a color card printer robot	2005	-2.8751405967989982	11.621616382742515	2799469
2799502	Robotics	reconfigurable real-time signal transport system using custom fpgas	1995	-2.7253575422419916	12.035185074662257	2799529
2799950	Arch	simulaton of microprocessor emulation using gasp-pl/i	1977	-2.8558953862064915	11.577857896828412	2799977
2800145	EDA	using noc technology to improve photoelectric encoder system for lamost spectroscopes	2011	-2.8451389047223685	12.327583954581218	2800172
2800353	Arch	improving code efficiency for reconfigurable vliw processors	2002	-1.4650880987460382	12.519245866457995	2800380
2800463	Embedded	design and implementation of data communication module for a multi-motor drive and control integrated system based on dsp	2016	-2.42962660631533	11.337523815717725	2800490
2800963	EDA	hardware design methodology using lightweight dataflow and its integration with low power techniques	2017	-1.69960723701094	12.357362089510346	2800990
2801138	EDA	data path tradeoffs using mabal	1990	-2.7585738495248973	12.799100078893858	2801165
2801259	Arch	automatic c compiler generation from architecture description language isac.	2010	-1.7114527570858276	11.772244026172741	2801286
2801289	Arch	usenet nuggets	1993	-2.0389792896438648	11.358544863844845	2801316
2801297	EDA	hardware/software communication middleware for data adaptable embedded systems	2011	-1.8700218827817061	12.460810902837329	2801324
2801502	EDA	asam: automatic architecture synthesis and application mapping	2013	-2.248645729449944	12.300544175144903	2801529
2801695	Embedded	timed rtos modeling for embedded system design	2005	-2.371563267437205	12.180277044388564	2801722
2802593	EDA	multi-user fpga an efficient way of managing expensive fpga resources using tcp/ip, wi-max/ wi-fi in a secure network environment	2008	-2.911151369620171	12.703762391800785	2802620
2802729	SE	a flexible architecture for building data flow analyzers	1996	-2.194162628094353	11.71747956022126	2802756
2802929	EDA	a low-power application specific instruction set processor using asynchronous function units	2007	-2.691309334970281	12.982039105603047	2802956
2803288	EDA	the attributed-behavior abstraction and synthesis tools	1994	-3.3010619686390736	11.436594085986819	2803315
2804235	Arch	design and implementation of layer architecture software modules for lcd tv systems	2004	-2.615939845340591	11.660927703325452	2804262
2804603	EDA	automatic hardware/software interface generation for syndex-mixte	2014	-2.2703183552398016	12.136524977216368	2804630
2804645	EDA	flexible vliw processor based on fpga for real-time image processing	2011	-1.6426936341594605	12.586132414642785	2804672
2804979	Mobile	eblocks - an enabling technology for basic sensor based systems	2005	-2.9522922530180766	11.595721310706006	2805006
2805307	EDA	c is for circuits: capturing fpga circuits as sequential code for portability	2008	-1.8823243914168184	11.848707708290634	2805334
2805328	OS	decimal floating-point in z9: an implementation and testing perspective	2007	-1.9831411273019877	11.633448386482337	2805355
2805551	Mobile	a dynamic retargettable multi-protocol rfid reader/writer	2007	-2.8753562941338564	12.959330440297911	2805578
2805892	EDA	architectures and algorithms for synthesizable embedded programmable logic cores	2003	-3.086824477061481	12.719472393583512	2805919
2806194	EDA	the eve companion simulator	1990	-2.4568112835238534	11.431597219870836	2806221
2806301	EDA	a minimalistic architecture for reconfigurable wfs-based immersive-audio	2010	-1.882961291356213	12.381247085638359	2806328
2806776	EDA	dynamic reconfiguration behavior using generic fpgas and fpids	2003	-2.3323954258545534	12.650132213725747	2806803
2806984	EDA	extending systemc clocks to model soc	2008	-2.2212153775695183	12.39557853673215	2807011
2807017	EDA	implementation of an image signal processor for reconfigurable processors	2014	-2.252068285056464	11.661509019832065	2807044
2807252	EDA	parameterized reusable component library methodology	2000	-2.5374481204464683	11.578628568735935	2807279
2809555	Logic	a systematic approach to configurable functional verification of hw ip blocks at transaction level	2012	-2.92240994326845	11.887093790760687	2809582
2809803	Arch	relaxing synchronization in a parallel systemc kernel	2008	-1.9724677295445368	12.678154540237086	2809830
2810637	Theory	buffer size optimization for full-search block matching algorithms	1997	-1.9368484635937788	12.543077654544472	2810664
2810759	EDA	design tools for packaging	2004	-3.0079351863960797	12.216955634810526	2810786
2810786	EDA	a multicore dsp hevc decoder using an actor-based dataflow model	2015	-1.4768957232414708	12.494862438311069	2810813
2810825	EDA	cfsmcharts: a new language for microprocessor based system design	1998	-2.9740610979851874	11.350093677449493	2810852
2811590	EDA	symbolic system level reliability analysis	2010	-2.3004345550002947	13.067652934543725	2811617
2811682	EDA	modelling macromodules for high-level dynamic power estimation of fpga-based digital designs	2006	-3.0311480165719678	12.135157989341627	2811709
2811992	EDA	power and execution time measurement methodology for sdf applications on fpga-based mpsocs	2017	-1.987037987387531	12.620075327196787	2812019
2812297	EDA	hardware-software co-design of qrd-rls algorithm with microblaze soft core processor	2009	-2.0742504580751397	11.958744931318991	2812324
2812604	Robotics	design methodology of control system with mutual exclusion	2008	-2.5559906164529544	11.572379076605387	2812631
2813041	EDA	cad tool for parameterized fpga based fft architectures	2011	-2.5266423393646047	11.3921488933191	2813068
2813220	EDA	new methodology for thermal analysis of multi-core processors based on dedicated asic	2013	-2.9663839180302536	13.113435476725824	2813247
2814195	Arch	a co-verification method based on twcnp-os for two-way cable network soc	2008	-2.0135495499631317	11.96146087821539	2814222
2814960	EDA	online analysis of debug trace data for embedded systems	2018	-3.255579386153252	12.064700679778795	2814987
2815043	Embedded	an overseer control methodology for data adaptable embedded systems	2012	-1.7660079910218072	12.411608830517455	2815070
2815755	EDA	chip os: new architecture for next generation embedded system	2006	-2.4794378081498096	12.404536279981224	2815782
2816690	EDA	communication and co-simulation infrastructure for heterogeneous system integration	2006	-2.5587209987669097	11.38696084485354	2816717
2817020	EDA	the design of rpm: an fpga-based multiprocessor emulator	1995	-2.4533558401686406	12.412036433218624	2817047
2817130	EDA	validation of powerpc(tm) custom memories using symbolic simulation	2000	-3.2758004528587525	11.310695354788814	2817157
2817147	Embedded	synthesis of pipelined systems for the contemporaneous execution of periodic and aperiodic tasks with hard real-time constraints	2004	-2.0074167095997857	11.848690464149179	2817174
2817452	EDA	a performance-oriented algorithm with consideration on communication cost for dynamically reconfigurable fpga partitioning	2011	-2.734496676377552	12.80844824676758	2817479
2818048	EDA	a partial reconfigurable fpga implementation for industrial controllers using sfc-petri net description (abstract only)	2005	-2.4933446923274496	11.532149346121345	2818075
2818540	Visualization	the quartus university interface program: enabling advanced fpga research	2004	-2.7033589215717004	11.839527336946404	2818567
2818840	EDA	hardware/software partitioning and pipelining	1997	-1.6418794952449918	12.874084490372741	2818867
2819755	PL	area and performance optimizations in path-based scheduling	1991	-1.788889428194396	12.52477039267071	2819782
2819923	EDA	micap: a custom reconfiguration controller for dynamic circuit specialization	2015	-2.8887928623146006	13.001342770344898	2819950
2820974	Visualization	transitioning from microelectronics to nanoelectronics [guest editor's introduction]	2011	-3.173182002624018	13.059746160925975	2821001
2821210	EDA	design and analysis of radix-8/4/2 64b/32b integer divider using compass cell library	2000	-3.2938286185012773	11.55641151059742	2821237
2821393	EDA	glacier: a query-to-hardware compiler	2010	-2.0962288149328994	11.657124695571325	2821420
2822080	Arch	a general purpose partially reconfigurable processor simulator (prepros)	2007	-2.257915011619938	12.222794502410267	2822107
2822354	EDA	design of 32 bit (mips) risc processor using fpga	2010	-2.780046272470744	11.797956503119776	2822381
2823523	EDA	fault tolerant implementation of xilinx vertex fpga for sensor systems through on-chip system evolution	2010	-2.6691242447790717	12.199800107884665	2823550
2824319	EDA	sparta: a system partitioning aid	1986	-2.214817979044766	11.701538472632587	2824346
2824712	EDA	systolic algorithm mapping for coarse grained reconfigurable array architectures	2010	-1.7992916538771782	13.173035882626404	2824739
2824862	EDA	techniques for li-bdn synthesis for hybrid microarchitectural simulation	2011	-2.554765424643997	12.092722269892326	2824889
2824902	Arch	designing efficient dsp datapaths through compiler-in-the-loop exploration methodology	2010	-2.448462490369768	12.553401350480796	2824929
2825402	EDA	a novel high-performance fault-tolerant icap controller	2012	-3.2454967317398298	13.00349770145482	2825429
2825481	EDA	design flow for efficient fpga reconfiguration	2003	-3.1732931190554545	12.441041372896295	2825508
2825778	Arch	a low-cost and scalable test architecture for multi-core chips	2010	-1.739792649612492	12.908949723656258	2825805
2825965	EDA	temporal partitioning methodology optimizing fpga resources for dynamically reconfigurable embedded real-time system	2003	-1.812977377311256	13.165024215282733	2825992
2826068	EDA	using the mc68901 multifunction peripheral	1987	-2.2218319557449515	11.557662126043233	2826095
2826247	HPC	advances in process technology & ibm collaborative ecosystem for leadership power performance soc designs	2009	-3.244183304658545	13.079577049527158	2826274
2826378	EDA	parallelizing the fpga global routing algorithm on multi-core systems without quality degradation	2011	-1.7142924292506834	12.66228852365923	2826405
2826575	EDA	a framework for high level estimations of signal processing vlsi implementations	2000	-2.8374994509631604	12.395805334508395	2826602
2827048	EDA	the teraflux project: exploiting the dataflow paradigm in next generation teradevices	2013	-2.757752915900606	12.992999006780034	2827075
2827181	EDA	design-for-debugging of application specific designs	1995	-2.7844784742245188	12.349653366747074	2827208
2827264	Robotics	master-slave control structure for massively parallel system on chip	2013	-1.4447229040794571	12.822858056644609	2827291
2828166	SE	rise++: a symbolic environment for scan-based testing	1993	-2.8498708399943644	11.493431482878597	2828193
2828493	EDA	isba: an independent set-based algorithm for automated partial reconfiguration module generation	2012	-2.3444330545521392	12.789054106025837	2828520
2828661	EDA	building an evolvable low-cost hw/sw educational platform--application to virtual instrumentation	2007	-2.6524640720258934	11.848244888541524	2828688
2829152	EDA	from vhdl to efficient and first-time-right designs: a formal approach	1996	-2.572248567191921	11.559375379884946	2829179
2829186	EDA	power-aware wrappers for transaction-level virtual prototypes: a black box based approach	2013	-2.566168919210866	11.94565387537415	2829213
2829724	EDA	using hard macros to reduce fpga compilation time	2010	-2.9148041814224563	11.993767189430365	2829751
2830272	Embedded	hemps - a framework for noc-based mpsoc generation	2009	-1.7417815444471159	12.551805562096483	2830299
2830942	HPC	arial: rapid prototyping for mixed and parallel platforms	2002	-2.122831777759754	11.615906750130724	2830969
2831167	EDA	high level design for wearables and iot	2014	-2.7466525239421213	12.532352468620589	2831194
2831376	Logic	the implementation of a pc-based list processor for symbolic computation	1990	-1.654393420861924	11.512895847557974	2831403
2831570	EDA	an advanced method for synthesizing tlm2-based interfaces	2008	-2.5473960393934028	11.803657946241977	2831597
2833159	EDA	esl flows are enabled by high-level synthesis with universality	2010	-2.300219834933771	12.276868746025606	2833186
2833357	EDA	dsp address optimization using a minimum cost circulation technique	1997	-1.838722953191396	12.854479986170757	2833384
2833446	Embedded	systems-on-chip needs for embedded software development: an industrial perspective	2002	-2.4045167142350667	12.462155492088693	2833473
2833739	EDA	a simulation approach for performance validation during embedded systems design	2008	-2.1984144436103827	11.827084396459304	2833766
2833907	EDA	using run-time reconfiguration for fault injection in hardware prototypes	2000	-2.7517785897146454	12.767372861121766	2833934
2834385	EDA	on-chip debug for an asynchronous java accelerator	2005	-2.000868362763533	12.18037291615916	2834412
2834709	EDA	high-level estimation techniques for usage in hardware/software co-design	1998	-1.958890783697048	12.83357155783128	2834736
2834883	HCI	trigger-action-circuits: leveraging generative design to enable novices to design and build circuitry	2017	-2.966736521969682	11.690298325880756	2834910
2835617	Embedded	application development flow for on-chip distributed architectures	2008	-2.0221810207482958	12.391723848402664	2835644
2835620	Embedded	integrated software synthesis for signal processing applications	2006	-1.8527432010261344	12.093138038400927	2835647
2836474	Arch	a vlsi-intensive fault-tolerant computer architecture	1990	-1.728024874503788	12.312098518390007	2836501
2836921	HPC	increasing test throughput through the implementation of parallel test on a 16-bit multimedia audio codec	1995	-3.2047858220848067	12.275995756794355	2836948
2837071	EDA	heuristic loop-based scheduling and allocation for dsp synthesis with heterogeneous functional units	1998	-2.1699156390662746	12.570449010253332	2837098
2837389	EDA	mdct ip core generator with architectural model simulation	2006	-2.3024591062992634	11.595022870497402	2837416
2837995	Arch	the multi-context reconfigurable processing unit for fine-grain computing	2008	-1.5790098854103607	12.788778601154535	2838022
2838167	EDA	analysis of the xc6000 architecture for embedded system design	1998	-2.5003138555245097	12.235133530306676	2838194
2838465	EDA	model-integrated design toolset for polymorphous computer-based systems	2003	-2.2950698042793607	11.785031387101517	2838492
2839072	EDA	a reconfigurable logic machine for fast event-driven simulation	1998	-3.14087496571951	12.258195384963637	2839099
2839426	EDA	the need for complete system level test standardization	1996	-3.2361835992846477	12.131703244023347	2839453
2839736	EDA	enhanced cycle simulator for mips architecture -- csmipsa	2013	-1.724997971230579	12.343097457722195	2839763
2839882	EDA	parallel cross-layer optimization of high-level synthesis and physical design	2011	-2.0132467963854808	12.883568380931965	2839909
2840025	Visualization	arithmetic unit of a computing element in a global, highly parallel computer	1969	-1.7949198526301866	11.326637645250388	2840052
2840125	Vision	xilinx system generator based hw components for rapid prototyping of computer vision sw/hw systems	2005	-2.1952975841417657	11.788509419825935	2840152
2841391	EDA	a constraint driven approach to loop pipelining and register binding	1998	-1.49513057774856	12.893138601695124	2841418
2841815	EDA	the 68040 processor. 2. memory design and chip	1990	-3.097783567905463	11.813008009322687	2841842
2841899	Arch	nvme solid state drive verification solution using hw emulation and virtual device technologies	2016	-3.2131701529249947	12.339253568676254	2841926
2842521	EDA	chdstd - a model for deep submicron design tools	1998	-3.317474791189643	11.733797074443094	2842548
2842589	EDA	generalized resource sharing	1997	-2.7548235472979603	12.632889984935508	2842616
2843368	Robotics	a new flexible pr domain model to replace the fixed multi-pr region model for dpr systems	2008	-2.063188904860566	12.15814526686466	2843395
2843981	EDA	compiler-directed customization of asip cores	2002	-2.055539030326464	12.652519946346386	2844008
2844153	EDA	applying speculation techniques to implement functional units	2008	-3.2987008593368508	12.496184808612092	2844180
2844325	EDA	high level modelling and design of a low powered event processor	2009	-2.4510497057826757	12.041588444806154	2844352
2844414	Embedded	an fpga-based prototyping system for real-time verification of video processing schemes	1999	-2.099100046580777	12.206144468830733	2844441
2844446	EDA	ultrasonic smart sensor design for a distributed perception system	2001	-2.7228150071563304	11.58006849797076	2844473
2844659	EDA	a tool for exploring hybrid fpgas	2007	-2.3963997053225348	12.821863079888928	2844686
2844713	EDA	incremental compilation for parallel logic verification systems	2002	-3.1994239670841744	11.54035867459774	2844740
2844960	EDA	a new framework to accelerate virtex-ii pro dynamic partial self-reconfiguration	2007	-2.698088541066244	13.085323025324895	2844987
2845212	EDA	fpga implementation of cellular automata spaces using a cam based cellular architecture	2008	-2.770456779614523	12.615058857962625	2845239
2845614	EDA	design and verification tools for continuous fluid flow-based microfluidic devices	2013	-2.77041100783296	11.751037716253526	2845641
2845922	EDA	design considerations for a qm-1 based multimicroprocessor emulation system	1978	-2.311258314991039	11.942043402672674	2845949
2845969	EDA	hot spots profiling and dataflow analysis in custom dataflow computing softprocessors	2017	-1.5927251212191735	12.680485371198694	2845996
2846421	EDA	partitioning of hardware-software embedded systems: a metrics-based approach	1998	-2.628220931232541	12.075523567438196	2846448
2848224	EDA	interconnection synthesis of mpsoc architecture for gamma cameras	2007	-2.6502510281035527	13.004435431592615	2848251
2848234	EDA	image convolution on fpgas: the implementation of a multi-fpga fifo structure	1998	-1.706288057348845	11.784782935742335	2848261
2848595	Embedded	an architecture description language for embedded hardware platforms	2011	-2.108246206757515	11.795870807989747	2848622
2849240	Arch	the honeywell modular microprogram machine: m3	1977	-1.6910204633764532	11.850808162845993	2849267
2849258	Arch	industry trends: chip makers turn to multicore processors	2005	-2.6021632565441237	13.14656207528133	2849285
2849471	Arch	overview of a high-performance programmable pipeline structure	1989	-1.7623994640744396	12.15152120758528	2849498
2849594	EDA	design tools and reusable libraries for fpga-based digital circuits	2003	-2.6337927353788277	11.782613835550684	2849621
2850073	EDA	tlm based approach for architecture exploration of multicore systems-on-chip	2011	-2.52327394635746	12.297903685224275	2850100
2850211	Arch	noc-based platform for embedded software design: an extension of the hellfire framework	2012	-1.9549932085704047	12.275036615106465	2850238
2851706	Arch	openpipes: making distributed hardware systems easier	2010	-1.4573503405732395	12.727857816934678	2851733
2851804	Embedded	rostest: universal test framework for real-time operating system	2016	-2.033232009211362	11.89293211083277	2851831
2852279	EDA	architecture exploration and tools for pipelined coarse-grained reconfigurable arrays	2006	-2.1442495311163463	12.664029772242609	2852306
2852423	Arch	determining the optimum extended instruction-set architecture for application specific reconfigurable vliw cpus (poster abstract)	2000	-1.6154427341170194	12.60704128958132	2852450
2852624	EDA	t-trees: a tree-based representation for temporal and three-dimensional floorplanning	2009	-1.6696389417821658	12.68553892707807	2852651
2852686	EDA	design of application specific instruction-set processor for image and video filtering	2006	-2.773632975410686	12.384915007564011	2852713
2853060	Arch	synthesis of application specific instruction sets	1995	-1.5162498768836374	12.575920444734022	2853087
2853519	EDA	mapping actor-oriented models to tlm architectures	2007	-2.1301395524111277	11.714461968909411	2853546
2854012	Arch	partitioning and synthesis for hybrid architecture simulators	2010	-1.9646698720559657	12.284084854757593	2854039
2854319	EDA	deriving resource efficient designs using the reflect aspect-oriented approach	2013	-1.8705855415095043	11.833186965761588	2854346
2854477	Arch	an implementation of capabilities on the pdp-11/45	1980	-1.6740441177090557	11.713077185283547	2854504
2854960	EDA	hipart: a new hierarchical semi-interactive hw-/sw partitioning approach with fast debugging for real-time embedded systems	1998	-2.1404290786773577	11.92108664696287	2854987
2855183	Logic	automatic functional test program generation for microprocessor verification	2005	-2.972551428163278	11.366835436002027	2855210
2855244	Arch	modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation	2004	-2.223632944690089	12.777951253942714	2855271
2855412	EDA	an fft/ifft design versus altera and xilinx cores	2008	-2.252515300792451	12.610824438570242	2855439
2855430	EDA	a vhdl-based bus model for multi-pcb system design	1994	-3.3439937546586345	11.796920782629707	2855457
2855669	EDA	flora: a data path allocator based on branch-and-bound search	1991	-1.5281848327273524	12.25249007310557	2855696
2856462	EDA	evaluation and design of processor-like reconfigurable architectures	2006	-2.253173136243733	12.473527959680407	2856489
2856499	EDA	address assignment combined with scheduling in dsp code generation	2002	-1.7443895543057246	13.042292340180195	2856526
2857067	EDA	a design flow tailored for self dynamic reconfigurable architecture	2008	-2.8593765213768974	11.823980180158806	2857094
2857201	HPC	efficient event-driven simulation of parallel processor architectures	2007	-1.9378408106836404	12.029253531088607	2857228
2857396	EDA	hardware-based text-to-braille translator	2006	-1.9563473019331508	11.656899897812865	2857423
2857460	EDA	high-level synthesis for semi-global matching: is the juice worth the squeeze?	2017	-1.5261745498708514	12.37606965116357	2857487
2857474	Arch	architectures for dynamic data scaling in 2/4/8k pipeline fft cores	2006	-1.4620707067579086	11.412307645987635	2857501
2858352	EDA	optimisations techniques for the automatic isa customisation algorithm	2012	-2.0866816445799543	12.31480899649894	2858379
2858482	EDA	development of a tool-set for remote and partial reconfiguration of fpgas	2003	-2.1024276464608747	12.433516756775974	2858509
2858857	EDA	synthesis of dynamic class loading specifications on reconfigurable hardware	2004	-2.401767442117988	11.993161794032831	2858884
2858927	Arch	implementing a 1ghz four-issue out-of-order execution microprocessor in a standard cell asic methodology	2007	-2.7786332747243456	13.178318294503965	2858954
2859384	Arch	associative processor arrays: simulation and performance estimates for image processing	1987	-1.4630023221919752	11.861722064779507	2859411
2859396	EDA	efficient design space exploration at system level with automatic profiler instrumentation	2010	-2.2623144144392024	12.347530011335175	2859423
2859726	EDA	a pattern-based domain partition approach to parallel optical proximity correction in vlsi designs	2005	-1.774643225456798	11.87599736862319	2859753
2860244	EDA	design space exploration for automotive e/e architecture component platforms	2014	-2.5405850122481923	11.997770491642115	2860271
2860345	Robotics	real-time visual tracking system modelling in mpsoc using platform based design	2009	-1.5013365747404892	12.49877096896123	2860372
2860466	Embedded	automating the ieee std. 1500 compliance verification for embedded cores	2007	-3.163132570932588	11.784526867947395	2860493
2860640	EDA	macro-based hardware compilation of java(tm) bytecodes into a dynamic reconfigurable computing system	1999	-1.460292023441155	12.030062065065986	2860667
2860861	EDA	an efficient framework for design and assessment of arithmetic operators with reduced-precision redundancy	2017	-3.3047553552792035	12.71527842858916	2860888
2861125	EDA	automatic topology-based identification of instruction-set extensions for embedded processors	2002	-1.9845005003493248	12.356541330685856	2861152
2861132	Logic	icat: engine to perform range analysis and allocate bit-widths for arithmetic datapaths	2015	-2.213207829507915	11.972314904426653	2861159
2861368	EDA	validating power architecture™ technology-based mpsocs through executable specifications	2008	-2.303892352706502	11.856419712352078	2861395
2861432	EDA	an integrated tool flow to realize runtime-reconfigurable applications on a new class of partial multi-context fpgas	2009	-2.899291563754621	12.455291185046615	2861459
2861588	EDA	a more efficient and flexible dsp design flow from matlab-simulink [fft algorithm example]	2005	-2.2085041706620387	12.417600466023572	2861615
2861666	Robotics	proposal of ros-compliant fpga component for low-power robotic systems	2015	-2.089004978996489	12.251851437598054	2861693
2861695	EDA	verification strategy for integration 3g baseband soc	2003	-2.855105452420091	12.573146995396446	2861722
2862332	EDA	the transmogrifier-2: a 1 million gate rapid prototyping system	1997	-3.329891556556837	12.902518068278393	2862359
2862647	EDA	current consumption dynamics at instruction and program level for a vliw dsp processor	2001	-2.17741377286682	13.034486363139218	2862674
2863599	Arch	design-space exploration of fault-tolerant building blocks for large-scale quantum computing	2007	-2.9845981316178265	11.835232172487574	2863626
2863714	AI	a hybrid architecture for multimedia processors	2001	-1.8605300377133227	12.803487625471456	2863741
2863766	PL	hardware design space exploration using hercules hls	2013	-1.8375545066591987	11.972476368822816	2863793
2864197	Visualization	a user programmable macrocell generator for the ieee 1149.1 boundary scan standard interface port	1992	-2.8712835287349083	11.56957214292443	2864224
2864212	EDA	design of processor arrays for reconfigurable architectures	2001	-2.0797579226318925	13.155087698164609	2864239
2864514	EDA	an open vhdl-ams simulation framework	2000	-2.9392138895412816	11.656426751862535	2864541
2864956	HPC	lattice-basedmemory allocation for data-intensive signal processing applications	2010	-1.564571799138901	13.002518053865723	2864983
2865123	HCI	a random access terabit magnetic memory	1968	-3.293337556255924	13.126580460775399	2865150
2865207	EDA	field programmable communication emulation and optimization for embedded system design	2000	-1.9783803186899047	12.622871121903524	2865234
2865925	EDA	high performance communication architectures for grids of run-time reconfigurable modules on fpgas with host system integration	2015	-2.2179354978657964	11.664518732555655	2865952
2866647	Arch	generating asips with reduced number of connections to the register-file	2015	-1.5003317958571147	13.16523321885097	2866674
2866660	EDA	a modular-logarithmic coprocessor concept	2017	-1.9862303466726776	11.750944593656394	2866687
2867230	EDA	power reduction in embedded systems using a design methodology based on synchronous finite state machines	2013	-2.9574311753651292	12.970723509467767	2867257
2867286	EDA	hardware acceleration of gate array layout	1985	-1.4339081054894955	12.41507255679033	2867313
2868187	EDA	"""software environment for 500 mhz vlsi test system """"ultimate"""""""	1988	-2.402400961992965	11.754290291755677	2868214
2868260	EDA	an open source pxie ecosystem based on fpga modules	2017	-2.3134703963555934	11.671347473934247	2868287
2868308	EDA	an lsi digital signal processor	1980	-2.647667103840126	11.469328568972676	2868335
2868498	EDA	fpga-based many-core system-on-chip design	2015	-1.8770445583846815	12.746823579512588	2868525
2869157	EDA	integration of medium-throughput signal processing algorithms on flexible instruction-set architectures	1995	-2.102949026438296	12.262605554649275	2869184
2869158	EDA	an efficient architecture model for systematic design of application-specific multiprocessor soc	2001	-2.2280214066597606	12.070775068745132	2869185
2869809	Arch	measurement and evaluation of the mips architecture and processor	1988	-1.7240921522471724	12.614460538137555	2869836
2870630	Arch	architecture and programming of two generations video signal processors	1995	-2.190538451303067	11.732664213571475	2870657
2871619	Arch	open-source bitstream generation	2013	-2.064452840155376	11.905956454607498	2871646
2872095	EDA	remote and partial reconfiguration of fpgas: tools and trends	2003	-2.2871775505326237	12.186601694933861	2872122
2872097	EDA	an fpga power aware design flow	2006	-3.1557188676507373	12.832514038900426	2872124
2872245	EDA	post-silicon validation in the soc era: a tutorial introduction	2017	-3.2637028683363747	11.973956608484624	2872272
2872854	EDA	a new behavioural power modelling approach for fpga based custom cores	2007	-2.988342185139333	12.954226309367412	2872881
2872871	EDA	automatic clock: a promising approach toward galsification	2016	-2.9162709174287302	12.117930129384822	2872898
2873026	Arch	caad: computer architecture for autonomous driving	2017	-1.59405273805409	13.114817692222026	2873053
2873739	Embedded	response modeling runtime schedulers for timing analysis of self-timed dataflow graphs	2016	-1.473215731139639	13.162831730170618	2873766
2875447	EDA	a reconfigurable arithmetic array for multimedia application	1999	-2.2633194814513327	12.743254540085372	2875474
2875760	Arch	system-level simulation of a next generation, multi-sensor concurrent signal processor	1988	-2.1403335633771925	12.464871816485624	2875787
2875936	EDA	socdal: system-on-chip design accelerator	2008	-1.980158379095312	12.460862943049085	2875963
2876109	EDA	fmrpu: design of fine-grain multi-context reconfigurable processing unit	2005	-2.613535175158076	13.109544285013001	2876136
2876117	EDA	efficient implementation of biomedical hardware using open source descriptions and behavioral synthesis	2008	-2.8042390921080957	12.732769867299593	2876144
2877548	Embedded	a model for a reusable system-on-a-chip hardware component integrated with design exploration methodology	2004	-2.4721635309905	11.848408503205741	2877575
2877759	EDA	truly rapid prototyping requires high-level synthesis	1998	-2.8136973855923713	11.906413164565029	2877786
2878263	Arch	an architecture simulator for national semiconductor's adaptive processing architecture (napa)	1998	-2.072937849087543	11.911964534163113	2878290
2878519	EDA	programmable and reconfigurable hardware architectures for the rapid prototyping of cellular automata	2005	-1.8414129572030342	11.976405940267684	2878546
2878650	EDA	towards interconnect-adaptive packing for fpgas	2014	-3.2531950421943496	12.787232944473159	2878677
2878725	EDA	the multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms	2012	-1.6543325201403591	12.528751159630527	2878752
2878964	Arch	generic software framework for adaptive applications on fpgas	2009	-1.688577809188359	12.56733614366956	2878991
2879206	EDA	automatic generation of fast timed simulation models for operating systems in soc design	2002	-1.9041274992860289	12.319333592943009	2879233
2879241	EDA	a regression based technique for ate-aware test data volume estimation of system-on-chips	2008	-2.83726840047749	12.282967588231536	2879268
2879384	EDA	architectural power estimation based on behavior level profiling	1998	-3.2127150368635857	12.617160040177591	2879411
2880393	EDA	archfp: rapid prototyping of pre-rtl floorplans	2012	-2.938097176668333	12.46456192431731	2880420
2880778	HPC	code size and accuracy-aware synthesis of fixed-point programs for matrix multiplication	2014	-1.487901056357136	11.747416695375845	2880805
2881165	Arch	codevelopment of the tms320c6x velociti architecture and compiler	1998	-2.127450190664652	11.454364338003845	2881192
2881544	EDA	architectural tradeoffs in synthesis of pipelined controls	1993	-1.6899495108564255	12.619637636808706	2881571
2881647	EDA	custom wide counterflow pipelines for high-performance embedded applications	2000	-1.8746961903172172	12.344466448708515	2881674
2881755	EDA	synthesis of embedded image processing applications from simulink models	2004	-1.925335156142144	12.198219488915381	2881782
2881757	EDA	some work in progress at ibm's austin research lab	2007	-3.342210873344177	12.810425006121516	2881784
2881857	EDA	resource sharing in hierarchical synthesis	1997	-2.306016706627592	12.366182348485491	2881884
2882038	EDA	the design of an image converting and thresholding hardware accelerator	2014	-1.7433038777000582	12.199694266526633	2882065
2882084	EDA	dataflow optimization for programmable embedded image preprocessing accelerators	2016	-1.6044567743054832	12.727373354441823	2882111
2882271	EDA	real-time multi-tasking in software synthesis for information processing systems	1995	-2.1957302592995016	11.990239562367494	2882298
2882599	HPC	two approaches for increasing storage density in modern digital computing systems	1971	-3.2168197722380607	13.049205216187351	2882626
2883346	Arch	automatically connecting hardware blocks via light-weight matching techniques	2014	-2.1406220990366545	11.683523642269511	2883373
2884411	Vision	the high performance microprocessor in the year 2013: what will it look like? what it won't look like?	2003	-3.0982877581050423	13.124756673740835	2884438
2884470	EDA	formally verifying warp-v, an open-source tl-verilog risc-v core generator	2018	-2.3968591125346923	11.704804922813064	2884497
2884513	EDA	configurable folded array for fir filtering	2008	-2.2640338583395065	12.660728560337516	2884540
2885118	EDA	power optimization methodology for multimedia applications implementation on reconfigurable platforms	2003	-1.871537639961944	13.030857930723714	2885145
2885277	Theory	a dictionary machine emulation on a vlsi computing tree system	1998	-2.1404206435761006	11.65507885104033	2885304
2885406	EDA	performance analysis of embedded systems in the virtual component co-design environment	2004	-2.4406388057684816	12.758357480303097	2885433
2886082	EDA	synthesis of embedded software from synchronous dataflow specifications	1999	-2.753949661440478	12.535187811275582	2886109
2886524	EDA	new methods for coloring and clique partitioning in data path allocation	1991	-2.1918138143213532	12.217945332777905	2886551
2887108	EDA	stability-based algorithms for high-level synthesis of digital asics	2000	-2.759160002434621	12.362678047790673	2887135
2887136	Arch	on-line task management for a reconfigurable cryptographic architecture	2009	-1.6119979049587585	12.82744696502542	2887163
2888330	Arch	adaptive metrics for system-level functional partitioning	2006	-1.802244662608728	12.880811909209326	2888357
2888607	Arch	flexcore: utilizing exposed datapath control for efficient computing	2007	-1.5590671915950718	13.105252665167356	2888634
2888763	EDA	soc verification platforms using hw emulation and co-modeling testbench technologies	2015	-3.311289244502984	12.26026228886009	2888790
2888836	EDA	a virtual file system for dynamically reconfigurable fpgas	2004	-1.4970569073694595	12.698791470189487	2888863
2889016	EDA	a quick safari through the reconfiguration jungle	2001	-2.2859480585698053	12.342443057888676	2889043
2889198	EDA	a modular approach to model heterogeneous mpsoc at cycle level	2008	-1.9998003272429652	12.144038639812536	2889225
2889998	Arch	a cycle-accurate iss for a dynamically reconfigurable processor architecture	2005	-1.4767924042314542	13.16011551823764	2890025
2890109	EDA	template matching of a coarse grain reconfigurable architecture datapath using constraint programming	2017	-1.7504121953190783	12.287064096242736	2890136
2890698	EDA	a global, dynamic register allocation and binding for a data path synthesis system	1990	-2.1561614874219472	12.90213419855184	2890725
2891179	EDA	robust solution for synchronous communication among multi clock domains	2008	-3.2857672549214256	11.71392291781534	2891206
2891860	EDA	temporal floorplanning using the t-tree formulation	2004	-1.6575686818604112	12.726685013866947	2891887
2892122	EDA	code partitioning for reconfigurable high-performance computing: a case study	2006	-1.4421718819133758	11.929424067083676	2892149
2892793	EDA	behavioral partitioning with synthesis for multi-fpga architectures under interconnect, area, and latency constraints	2000	-3.1890701903084313	12.444872099625984	2892820
2892878	EDA	architecture, design, and application of an event-based test system	2003	-3.0391226671870752	11.532140886872964	2892905
2892976	EDA	rapidsmith: do-it-yourself cad tools for xilinx fpgas	2011	-2.47612051957421	11.884529350580356	2893003
2893238	Arch	architectural flexibility in microprogramming	1973	-1.6693522860997994	11.601786528848365	2893265
2894230	EDA	data extraction from systemc designs using debug symbols and the systemc api	2013	-2.368808201488043	11.57700984822606	2894257
2894579	Arch	optimizing mobile multimedia using simd techniques	2006	-1.7291583618237962	12.977385801719134	2894606
2894999	Arch	microprocessor design and application	1975	-3.0749693418569097	13.026616624034721	2895026
2895617	EDA	optimizing communication in embedded system co-simulation	1997	-2.0753950793119307	11.708357301918195	2895644
2896643	Arch	design space characterization for architecture/compiler co-exploration	2001	-1.4757587205723477	12.386216455632296	2896670
2896746	EDA	low-power data transfer and storage exploration for h.263 video decoder system	1998	-1.8210330810237507	12.668399935936696	2896773
2897290	Embedded	simulation testing of a real-time heuristic scheduler with automotive benchmarks	2013	-1.8003808797613703	11.983382563322243	2897317
2898033	Embedded	m3-scope: performance modeling of multi-processor embedded systems for fast design space exploration	2011	-1.932379471824604	12.332469186620095	2898060
2898296	Arch	kover : a sophisticated residue arithmetic core generator	2005	-2.7197738664084743	11.472691864176381	2898323
2898308	EDA	efficient datapath merging for partially reconfigurable architectures	2005	-1.7350421198564971	13.154834225832973	2898335
2898567	EDA	synthesis of communicating controllers for concurrent hardware/software systems	1998	-2.2810173794706987	12.037641376475785	2898594
2898903	HPC	a fault-tolerance strategy for an fpga-based multi-stage interconnection network in a multi-sensor system for space application	2001	-2.9155329597417383	13.19105457875556	2898930
2899417	Arch	petascale computing research challenges - a manycore perspective	2007	-2.6946072180351344	13.164139776731151	2899444
2900065	HPC	reconfigurable computing availability and developing trends	2015	-2.1195415345778903	12.055216826007275	2900092
2900184	EDA	automated resource-aware floorplanning of reconfigurable areas in partially-reconfigurable fpga systems	2011	-2.2534717094774623	13.072962854608937	2900211
2900235	EDA	a hierarchical compiled code event-driven logic simulator	1991	-1.462394359925094	12.012818869566262	2900262
2900474	Arch	a comparison of bit-serial and multi-bit processor elements in a real-time signal processing simd architecture	1996	-1.6543027672200064	11.71788713476064	2900501
2900638	EDA	firm-core virtual fpga for just-in-time fpga compilation (abstract only)	2005	-2.5502858648724653	12.82507251319096	2900665
2901058	EDA	davos: eda toolkit for dependability assessment, verification, optimisation and selection of hardware models	2018	-2.5460100001144195	12.122092211556987	2901085
2901312	EDA	a new processor architecture for digital signal transport systems	1997	-2.403027689453964	11.502598078894039	2901339
2902035	EDA	ibm eserver z900 system microcode verification by simulation: the virtual power-on process	2002	-2.7758430833196748	11.77348152922704	2902062
2902271	Arch	guest editors' introduction: hot chips 18	2007	-3.216568842879308	13.173442250177565	2902298
2902691	Arch	object-oriented reconfigurable processing for wireless networks	2002	-2.427598483048408	12.679910622315994	2902718
2903003	Embedded	codes and co-design: a look back and a look forward	2001	-1.713903677616396	11.967006293081074	2903030
2903486	EDA	a debate main frame memory technology	1967	-3.2090988592516223	12.696885563811625	2903513
2903830	EDA	fpga design of a cellular automaton model for railway traffic flow with gps module	2010	-2.7471866063251165	11.375295429299982	2903857
2903873	EDA	a cycle-accurate synthesizable mips simulator in simulink	2014	-1.9650549159207524	11.919999638807337	2903900
2904000	Arch	hot chips in an increasingly diverse microprocessor landscape	2015	-3.217665941708173	12.819488560137634	2904027
2904892	EDA	self-reconfigurable mesh array system on fpga	2000	-1.7347107034531175	11.65362954667892	2904919
2904933	EDA	exploiting operation level parallelism through dynamically reconfigurable datapaths	2002	-1.9386719796585343	12.869260234108634	2904960
2905136	Arch	analysis of ×86 instruction set usage for dos/windows applications and its implication on superscalar design	1998	-1.5752166114334083	12.650293324530985	2905163
2905337	HPC	design space exploration for an asip/co-processor architecture used in gnss receivers	2010	-2.1415123733960373	12.629341358492324	2905364
2905968	EDA	applying the propose&revise strategy to the hardware-software partitioning problem	1998	-2.1115022396616943	11.298322468710902	2905995
2906399	EDA	simulating hardware, software and electromechanical parts using communicating simulators	1996	-2.5648320365207593	11.588649506058044	2906426
2906652	EDA	modular design of a factor-graph-based inference engine on a system-on-chip (soc)	2018	-1.6796777450408946	12.191967737544832	2906679
2906720	EDA	design of usb2.0 device controller ip soft-core based on soc technology and wishbone bus	2009	-2.575288664034868	12.263960344193391	2906747
2906924	EDA	distributed fault simulation with collaborative load balancing for vlsi circuits	2011	-2.141687618217185	11.987208790466347	2906951
2908220	EDA	fast module mapping and placement for datapaths in fpgas	1998	-2.478663150441548	12.088646353367634	2908247
2908307	EDA	physical resource binding for a coarse-grain reconfigurable array using evolutionary algorithms	2004	-1.9395920983800592	11.530323845924064	2908334
2908706	Arch	the case for interpreted languages in sensor networks	2009	-1.809499975010912	13.133889528629329	2908733
2909093	HPC	performance analysis of signal processing algorithms using multi-core dsp platform	2018	-2.0712565758238233	11.495999742119055	2909120
2909192	EDA	a generalized network flow based algorithm for power-aware fpga memory mapping	2008	-3.3290368575976865	12.379761390990248	2909219
2909365	EDA	optimization of motion estimator for run-time-reconfiguration implementation	2000	-2.0048305436413565	11.731743658810966	2909392
2909950	EDA	nogap: a micro architecture construction framework	2009	-2.3035070011918797	12.096387527191306	2909977
2910267	EDA	systematic preprocessing of data dependent constructs for embedded systems	2005	-1.826394887168016	13.14859598323032	2910294
2911095	EDA	a technique for combined virtual prototyping and hardware design	1998	-3.1030571752634475	11.95524693328514	2911122
2912073	Visualization	digital filter implementation on 16-bit microcomputers	1981	-2.7109775101307596	11.42104900585016	2912100
2912213	Arch	application-specific customization of soft processor microarchitecture	2006	-1.7574327496736573	13.042952748662625	2912240
2912738	Arch	bilrc: an execution triggered coarse grained reconfigurable architecture	2013	-2.197485757996594	13.030789449596435	2912765
2913459	EDA	a 250 mhz shared-resource vlsi test system with high pin count and memory test capability	1989	-2.862851248752623	12.721671017288726	2913486
2913796	EDA	optimized programmable hardware scheduler for reconfigurable mpsocs	2016	-1.713233318146955	12.785426444455755	2913823
2913823	EDA	auto-adaptive reconfigurable architecture for scalable multimedia applications	2007	-1.9569241277838658	12.987196395438007	2913850
2913868	EDA	aggressive register unsharing based on ssa transformation for clock enhancement in high-level synthesis	2010	-2.3263136678455982	13.197359936280508	2913895
2914021	Theory	a self-reconfigurable system-on-chip architecture for satellite on-board computer maintenance	2006	-3.1780565630744744	12.913743340705647	2914048
2914109	Robotics	flexible signal-oriented hardware abstraction for rapid prototyping of robotic systems	2006	-2.2357041233601613	12.732201855555164	2914136
2914237	EDA	high-level modeling and synthesis of smart sensor networks for industrial internet of things	2017	-2.7454733448483597	11.849741066076241	2914264
2914996	EDA	using register-transfer paths in code generation for heterogeneous memory-register architectures	1996	-1.6721150847383288	11.296665653034998	2915023
2915812	EDA	systematic exploration of trade-offs between application throughput and hardware resource requirements in dsp systems	2010	-1.6013882824376595	12.60314659519186	2915839
2915895	Embedded	a dual-core 8051 microcontroller system based on synchronous-logic and asynchronous-logic	2013	-3.1354551785493934	12.886379823976084	2915922
2915949	EDA	complexity management in system-level design	1996	-2.2680315504424	11.951815541159627	2915976
2916066	EDA	performance analysis of a data-flow computer with variable resolution actors	1984	-2.256875673300824	11.609781828249776	2916093
2916255	EDA	foreword to the special section on reconfigurable computing	2017	-2.037875689747734	12.95347764025068	2916282
2917139	HPC	modular architecture for high performance implementatin of the fft algorithm	1990	-2.549184663407391	12.00598099678442	2917166
2917345	EDA	a conservative approach to systemc parallelization	2006	-1.4372099453441018	12.5586378032337	2917372
2917583	EDA	today's soc test challenges	2005	-3.1883624766882965	12.229239787374773	2917610
2918135	Robotics	efficient execution of networked mpsoc models by exploiting multiple platform levels	2012	-1.8324832403934697	13.042943300088035	2918162
2919138	EDA	code generation for embedded processors	2000	-1.895464407961256	12.473237230174213	2919165
2919488	EDA	control unit for parallel embedded system.	2006	-2.256404643001098	12.876671568152902	2919515
2919763	Arch	scheduling and hardware sharing in pipelined data paths	1989	-1.9224874972260413	12.813228110357072	2919790
2920278	EDA	dynamic deployment of communication applications to different hardware platforms using ontological representations	2018	-1.725836314201374	12.165208927522686	2920305
2920509	EDA	assertion-based verification of a 32 thread sparc™ cmt microprocessor	2008	-3.1871089591195334	11.302067626479907	2920536
2921004	EDA	demo: reconfigurable platform composer tool	2016	-1.77021979719374	12.445924323000595	2921031
2921234	Arch	b-sys: a 470-processor programmable systolic array	1991	-1.6464817221785002	11.715141734521756	2921261
2921415	EDA	data path configuration time reduction for run-time reconfigurable systems	2009	-2.2430400657097254	13.045368740641186	2921442
2921492	EDA	simulink based hardware-software codesign flow for heterogeneous mpsoc	2007	-2.111195007100852	12.148939733936052	2921519
2922126	Arch	exploration of fpga-based packet switches for rack-scale computers on a board	2017	-3.3336124883515166	11.754722766670696	2922153
2923056	EDA	performance estimation and slack matching for pipelined asynchronous architectures with choice	2008	-1.882043716464192	11.603504103169072	2923083
2923897	Embedded	exploring the differences of fpgas and microcontrollers for their use in safety-critical embedded applications	2006	-2.5825967747397764	12.395948962437012	2923924
2924016	EDA	asc: a stream compiler for computing with fpgas	2006	-1.9194365981668795	12.230728751219573	2924043
2924158	EDA	cooperative vlsi tiled architectures: stigmergy in a swarm coprocessor	2006	-1.6304001373165584	12.973940414445156	2924185
2924900	EDA	measuring and modeling variabilityusing low-cost fpgas	2009	-3.2900256084681145	12.543761304363914	2924927
2925085	EDA	design of the tile-based embedded multimedia processor -temp-	2007	-1.9375156541999867	12.339477547687403	2925112
2925286	Arch	a heterogeneous multicore system on chip with run-time reconfigurable virtual fpga architecture	2011	-1.6986360086391772	13.12407364237474	2925313
2925548	EDA	an experimental programmable environment for prototyping digital circuits	1996	-3.1236064308946143	11.576934579396164	2925575
2925726	EDA	platform-based behavior-level and system-level synthesis	2006	-2.2621254066152763	12.290378066774664	2925753
2926040	EDA	power and performance analysis of motion estimation based on hardware and software realizations	2005	-2.1620892499266677	12.883254169365527	2926067
2926278	EDA	on leveraging approximations for exact system-level design space exploration: work-in-progress	2018	-2.0003822161241334	12.41488337205234	2926305
2926340	EDA	the connect network-on-chip generator	2015	-2.5528303468290248	12.0681422121542	2926367
2927215	EDA	compiling multi-dimensional data streams into distributed dsp asic memory	1991	-1.806750660931716	12.884066771339755	2927242
2927844	Arch	microprocessor input/output architecture	1977	-3.326408650537456	12.06387094146648	2927871
2928211	EDA	network flow based circuit partitioning for time-multiplexed fpgas	1998	-2.598961814547197	12.361649286595654	2928238
2928220	Embedded	automated fpga implementations of bip designs	2016	-2.618675250957787	12.02534901706696	2928247
2928368	Embedded	a developmental and immune-inspired dynamic task allocation algorithm for microprocessor array systems	2010	-1.4974093620114193	12.808811420339218	2928395
2928528	EDA	a risc hardware platform for low power java	2005	-1.9582536992705288	12.725239457075432	2928555
2928609	Arch	low power data processing system with self-reconfigurable architecture	2007	-2.5957174449788654	12.92040746969649	2928636
2928634	SE	detecting and analyzing code clones in hdl	2017	-2.095243126252519	11.384581886095676	2928661
2928765	EDA	intermediate representations for controllers in chip generators	2011	-2.627017137655026	12.099305052323643	2928792
2929142	Arch	supporting multiple-input, multiple-output custom functions in configurable processors	2007	-2.06911330650242	13.083849040050275	2929169
2929218	DB	dsp processors hit the mainstream	1998	-3.3353047063906223	12.902943685520597	2929245
2929427	EDA	a floating point arithmetic unit for a static scheduling and compiler oriented multiprocessor system asca	2000	-2.917113902829807	12.234852079660206	2929454
2930455	Arch	a structural approach for designing performance enhanced signal processors: a 1-mips gsm fullrate vocoder case study	1997	-2.153234687572632	12.56033060051462	2930482
2930503	Arch	application specific instruction sets and their impact on the design space requirements of a hardware java virtual machine	2008	-1.457414445810419	12.981031337735615	2930530
2930718	Embedded	modeling rtos for reactive embedded systems	2007	-1.867579619965068	11.992982549107516	2930745
2930844	EDA	exploiting architecture description language for diverse ip synthesis in heterogeneous mpsoc	2013	-2.555208283812785	12.292947754197106	2930871
2931408	Arch	improved control acquisition scheme for the ieee 896 futurebus	1987	-2.3478391502095097	11.654421334504805	2931435
2931697	Arch	dependable computing and online testing in adaptive and configurable systems	2000	-2.9838484088676362	12.889281736122301	2931724
2932013	EDA	dynamic module library for system level modeling and simulation of dynamically reconfigurable systems	2008	-2.7818437481223546	12.423664977368514	2932040
2932353	EDA	criticality-aware design space exploration for mixed-criticality embedded systems	2018	-1.733827397259764	13.168564225575723	2932380
2932604	EDA	a virtual dsp architecture for audio applications from a complexity analysis of mpeg-4 structured audio	2003	-1.7661569896453126	11.998932293548298	2932631
2932679	EDA	formalisation of multi-precision arithmetic for high-level synthesis of dsp architectures	1995	-2.2142469345230347	11.918831582607698	2932706
2932875	Arch	the texas instruments tms320c25 digital signal microcomputer	1986	-2.3237754098807755	11.326223193519418	2932902
2933076	EDA	logic emulation: a niche or a future standard for design verification? (panel abstract)	1993	-3.2981950981244315	11.980678563300819	2933103
2933162	EDA	uml-based multiprocessor soc design framework	2006	-2.2368970533384025	12.204228948271904	2933189
2933269	Embedded	a multiprocessor system-on-chip for real-time biomedical monitoring and analysis: ecg prototype architectural design space exploration	2008	-2.645427550016013	12.736157302282285	2933296
2933618	Networks	a reconfigurable packet routing-oriented signal processing platform	2005	-2.4325304083675414	12.29667267335453	2933645
2933783	EDA	acquiring an exhaustive, continuous and real-time trace from socs	2008	-3.045425883727473	11.758371649623356	2933810
2933931	Embedded	a dcfl e/d-mesfet gaas experimental risc machine	1989	-2.418990652848001	11.953293688441885	2933958
2933948	Embedded	a flexible and high-reliable hw/sw codesign method for real-time embedded systems	2004	-1.9645004328458775	12.098922525366154	2933975
2934352	EDA	an efficient simulation environment and simulation techniques for bluetooth device design	2003	-1.922961953967241	12.912761614957429	2934379
2934443	EDA	mapping scientific applications on a large-scale data-path accelerator implemented by single-flux quantum (sfq) circuits	2010	-2.1976826357532926	12.645122666926992	2934470
2934468	EDA	editorial - field-programmable logic and applications	2007	-2.7801466887386663	13.075167329236296	2934495
2934566	EDA	systemc language usage as the alternative to the hdl and high-level modeling for noc simulation	2018	-2.602796229268335	11.695635903366773	2934593
2935558	EDA	on hardware synthesis of reconfigurable logic controllers from ladder diagrams according to iec61131-3	2013	-2.3910119465130784	11.360883205037009	2935585
2936132	EDA	a practical approach for bus architecture optimization at transaction level	2003	-2.4651768323790457	12.249404036938095	2936159
2936674	Embedded	static timing analysis of embedded software on advanced processor architectures	2000	-3.088959623935017	11.525407088568635	2936701
2936879	EDA	system specification with the speccharts language	1992	-2.5269455012537465	11.502271306146874	2936906
2936925	EDA	hierarchical memory mapping during synthesis in fpga-based reconfigurable computers	2001	-2.064341686488623	12.602151559860316	2936952
2936969	Arch	step development tools: metastep language system	1985	-1.8144629974041315	11.511513956067898	2936996
2938230	Arch	design and development of a an ultra-low power intel architecture mcu class socs	2016	-3.3470521565993487	12.303307139601483	2938257
2938326	EDA	matlab/simulink-based verification environment for motion estimation in h.264/avc	2015	-2.590667598189178	11.906536468119665	2938353
2938520	HPC	emulating reconfigurable arrays for image processing using the maspar architecture	1993	-1.545166822609672	11.515560999158414	2938547
2939005	SE	a component oriented simulator for hw/sw co-designs	2003	-2.048636851519708	11.759087814457946	2939032
2939008	EDA	hls enabled partially reconfigurable module implementation	2018	-2.5309012772193857	13.110565320962165	2939035
2939187	EDA	integrated flow-control codesign methodology for flow-based microfluidic biochips	2015	-2.7129280530169764	12.306613057286118	2939214
2939225	EDA	a practical evaluation of the performance of the impulse codeveloper hls tool for implementing large-kernel 2-d filters	2013	-2.115054305790169	11.901694804820414	2939252
2939418	EDA	evaluation of various routing architectures for multi-fpga boards	2000	-3.2234663245770445	12.700973288713556	2939445
2939590	EDA	software synthesis for dsp using ptolemy	1995	-1.7092508213413873	11.858433888125417	2939617
2939776	EDA	a methodology and tooling enabling application specific processor design	2005	-1.8346319735348957	12.26971437165708	2939803
2939993	Arch	a vlsi architecture for high-performance, low-cost, on-chip learning	1990	-1.8187318228765168	11.443611680096707	2940020
2940275	Embedded	leosoc: an open-source cross-platform embedded linux library for managing hardware accelerators in heterogeneous system-on-chips(abstract only)	2018	-1.7328913127964418	12.280120360663496	2940302
2940523	EDA	a framework for compiler level statistical analysis over customized vliw architecture	2013	-1.7408442614428707	13.151868249862895	2940550
2940557	Arch	implementation of jpeg2000 arithmetic decoder on a dynamically reconfigurable atmel fpga	2004	-2.175730546865604	12.718568067845471	2940584
2941030	Arch	the operating system and language support features of the bellmac-32 microprocessor	1982	-2.080821464589392	12.273482124669671	2941057
2941035	Arch	an efficient hardware architecture from c program with memory access to hardware	2010	-1.780687105110044	12.517848034062862	2941062
2941109	Arch	towards a uniform design methodology for software, firmware, and hardware	1979	-2.8722448296058936	12.400665403859973	2941136
2941380	EDA	fpga-based design using the faster toolchain: the case of stm spear development board	2014	-2.3212527083254995	12.131529466779627	2941407
2941494	Arch	multimedia extensions for dlx processor	2003	-1.8108065332955097	12.93956807909823	2941521
2941691	EDA	a value system for switch-level modeling	1990	-3.1851978345627363	11.333652879483012	2941718
2941776	Arch	parameterized looped schedules for compact representation of execution sequences in dsp hardware and software implementation	2007	-1.508824997491612	12.373296739313233	2941803
2942142	Arch	synchronous dataflow architecture for network processors	2004	-1.51352261804629	12.920762025503993	2942169
2942348	EDA	a systematic approach for synthesizing vlsi architectures of lifting-based filter banks and transforms	2008	-2.0967208392609846	12.52857793374833	2942375
2942392	EDA	technology optimized fixed-point bit-parallel multiplier for lut based fpgas	2015	-2.919177127775237	12.91819079604068	2942419
2942789	EDA	a flexible floating-point format for optimizing data-paths and operators in fpga based dsps	2002	-2.035712397058504	11.765196089492619	2942816
2942977	EDA	a pattern based methodology for the design and implementation of multiplexed master-slave devices at the system-level use-case: modeling a level-2 cache ip module at transaction level	2010	-2.6326636703015898	11.841115373573231	2943004
2943251	Arch	dali: a methodology for the co-design of dataflow applications on hardware/software architectures	2003	-2.2522532814447684	12.353865701001824	2943278
2943299	EDA	cost-efficient formal block verification for asic design	2003	-2.9297294216666976	11.286524838052909	2943326
2943406	HPC	using the es2 library and silos simulator in the development of a single chip with three processors and analog io	1993	-1.933485625038875	11.604129000002773	2943433
2943916	EDA	an improved mdct ip core generator with architectural model simulation	2007	-2.284888828776158	11.622013725800226	2943943
2944307	Arch	ibm powerpc 440 fpu with complex-arithmetic extensions	2005	-1.5863341373479831	12.58601047455914	2944334
2945166	EDA	advances in std system capability	1986	-2.786208577409184	11.759382272535861	2945193
2945342	EDA	research and implementation of screen printing system based on hybrid cmp	2008	-1.4509220710128674	11.693279124035687	2945369
2946139	EDA	system level voltage scheduling technique using uml-rt model	2007	-1.92633809126542	12.245466184188182	2946166
2946401	EDA	synthesis of reusable dsp cores based on multiple behaviors	1996	-2.6111810887186797	11.934997725855075	2946428
2946620	Arch	accelerated architectures create programming opportunities	2018	-3.128255659341644	12.824733488746205	2946647
2947379	EDA	a case study in embedded system design: an engine control unit	1998	-2.6649512634531307	12.018700068239452	2947406
2947454	EDA	an accelerated datapath width optimization scheme for area reduction of embedded systems	2002	-2.15904754961803	12.849918869752086	2947481
2948232	EDA	computer arithmetic synthesis technologies on reconfigurable platforms	2005	-2.3187198729322764	11.95887885298952	2948259
2948354	EDA	hls-based optimization and design space exploration for applications with variable loop bounds	2018	-1.5730656018009932	12.823224701579585	2948381
2948820	EDA	a co-synthesis approach to embedded system design automation	1996	-2.405125658539259	11.750079354772485	2948847
2948962	EDA	guest editorial: an overview of parallel processors and processing	1977	-3.1137829803115995	12.676633586411462	2948989
2949368	EDA	conceptual interface and memory-modeling for real-time image processing systems	2002	-1.5096682361127645	11.642446977433044	2949395
2949378	SE	reconfigurable model-based test program generator for microprocessors	2011	-2.4360424601744377	11.549406157314547	2949405
2949730	EDA	automatic mapping of opencv based systems on new heterogeneous socs	2013	-1.7752509785632882	12.29011670745126	2949757
2950404	EDA	a system-level methodology for fast multi-objective design space exploration	2003	-2.322779415693511	12.976784509662016	2950431
2950607	EDA	esl black box power estimation: automatic calibration for ieee upf 3.0 power models	2018	-2.761616546210617	11.91278105155587	2950634
2951179	HPC	design and validation of a performance and power simulator for powerpc systems	2003	-1.8792126141416263	12.876963505913984	2951206
2951223	EDA	early power-aware design space exploration for embedded systems: mpeg-2 case study	2014	-2.456173518277132	12.868687618941415	2951250
2951435	EDA	video stream processing on a high performance reconfigurable architecture	2011	-1.6835031699245708	12.710597356628556	2951462
2951509	EDA	from mimo-ofdm algorithms to a real-time wireless prototype: a systematic matlab-to-hardware design flow	2006	-2.7500238695826065	11.752323315891445	2951536
2951546	EDA	scalable system map library for address map and data integrity verification	2013	-3.1388301327005648	11.974400064953068	2951573
2951890	EDA	functional formal verification on designs of pseries microprocessors and communication subsystems	2005	-3.0568191642692617	11.502935526157962	2951917
2952148	EDA	an automated hardware/software co-design flow for partially reconfigurable fpgas	2016	-2.149400709504081	12.551188106081787	2952175
2952297	SE	xml and java for open ate programming environment	2003	-2.4946730032590394	11.482561499271016	2952324
2952677	EDA	automatic process-oriented control circuit generation for asynchronous high-level synthesis	2000	-2.9515895156616487	11.561910668641264	2952704
2952818	Arch	architectural tradeoffs in the design of mips-x	1987	-2.393720749172469	12.806458703650767	2952845
2953292	EDA	verification components reuse	2012	-2.907127080666442	11.706546374073564	2953319
2953923	EDA	a flexible modeling environment for a noc-based multicore architecture	2012	-2.076648435144023	12.483838800740681	2953950
2954630	Embedded	modelling the power and energy consumption of nios ii softcores on fpga	2012	-2.2804397368142464	12.862733423995547	2954657
2954637	EDA	virtual finite-state-machine architectures for fast compilation and portability	2013	-1.584823859159156	12.632446943812619	2954664
2955210	EDA	a meta model supporting both hardware and smalltalk-based execution of fpga circuits	2015	-2.3864185973784147	11.504744417078873	2955237
2955578	EDA	a comparison and performance evaluation of fpga soft-cores for embedded multi-core systems	2016	-1.7495312189112653	13.018608079675719	2955605
2955630	EDA	layout conscious approach and bus architecture synthesis for hardware/software codesign of systems on chip optimized for speed	2005	-2.987790088682623	13.143673142628405	2955657
2955837	EDA	mapping dsp algorithms into fpga	2006	-2.9440362123123087	11.601472408065677	2955864
2956001	EDA	the mythical ccm: in search of usable (and resuable) fpga-based general computing machines	2006	-2.3637467696018115	11.835142376966571	2956028
2956002	EDA	design flow and run-time management for compressed fpga configurations	2015	-2.3570511675214942	13.149399824778962	2956029
2956058	EDA	mapping adaptive hardware systems with partial reconfiguration using copr for zynq	2015	-2.2071645039961503	12.434537947622616	2956085
2956088	EDA	high-level low-power system design optimization	2017	-3.138530250426023	12.735553559914319	2956115
2956332	EDA	quality-driven model-based architecture synthesis for real-time embedded socs	2008	-2.9623273954018345	12.320346011426325	2956359
2956418	EDA	power-awareness and smart-resource management in embedded computing systems	2015	-3.1853372620630647	12.810147489538831	2956445
2956444	HPC	heterogeneous hardware from homogeneous software	2017	-3.2336015731066308	13.200891531358636	2956471
2956448	EDA	functional programming enabling flexible hardware design at low levels of abstraction	2008	-2.5156704179276805	11.545802526985348	2956475
2956580	EDA	dynamic power estimation using transaction level modeling	2018	-2.451680209768495	12.925195164492052	2956607
2956709	EDA	a pipelined binary tree as a case study on designing efficient circuits for an fpga in a bram aware design	2008	-2.520253189936921	12.832842188999901	2956736
2958007	EDA	slotless module-based reconfiguration of embedded fpgas	2009	-1.8725484996132735	12.501279900823699	2958034
2958042	EDA	system design of a small, fast digital computer	1963	-2.001595101450281	12.302176518475573	2958069
2958485	EDA	design and implementation of homogeneous multi-core system	2017	-2.029638763478823	12.792608325397543	2958512
2958890	EDA	soc based low cost design of digital audio broadcasting transport network applications	2002	-2.6777513877122328	12.296904558481176	2958917
2960122	Arch	reliability-centric hardware/software co-design	2005	-1.9540756204774865	13.131419018913965	2960149
2960168	EDA	an integrated open framework for heterogeneous mpsoc design space exploration	2006	-2.4928945774577205	12.875401582649387	2960195
2961091	Embedded	configuration and representation of large-scale dataflow graphs using the dataflow interchange format	2006	-1.8213915835017325	11.66962409348326	2961118
2961344	EDA	design, implementation, and verification of an adaptable processor in lava hdl	2011	-2.2811319071632843	11.641835582483786	2961371
2961485	EDA	application-specific customization of parameterized fpga soft-core processors	2006	-1.7386488230996588	12.834412041531047	2961512
2962098	EDA	a fault-injection methodology for the system-level dependability analysis of multiprocessor embedded systems	2014	-1.623203190151714	12.699529221293593	2962125
2962145	EDA	crema: a coarse-grain reconfigurable array with mapping adaptiveness	2009	-1.924678614410932	13.056035819963762	2962172
2962364	Arch	arithmetic on the elxsi system 6400	1983	-1.909552593581484	12.122190828638358	2962391
2963170	Arch	a hard programmable control unit design using vlsi technology	1981	-2.1364671422029784	11.67540435143588	2963197
2963343	EDA	a parallel pipelined sat solver for fpgas	2000	-1.9722139643675076	11.627155234751301	2963370
2963458	EDA	a workbench for analytical and simulation based design space exploration of software defined radios	2009	-2.4695465535628043	12.69738478124191	2963485
2964195	Arch	model-integrated tools for the design of dynamically reconfigurable systems	2000	-2.019915727532656	12.404506080778143	2964222
2964212	Embedded	system on chip for comparison of precise time sources	2016	-2.7349220016837967	12.619102304611287	2964239
2964358	Graphics	functional programming on a dataflow architecture: applications in real-time image processing	1993	-1.4578486032695446	11.345714682071073	2964385
2965271	Arch	parallel microprogramming tools for a horizontally reconfigurable architecture	1986	-1.44257364680808	12.439402847465525	2965298
2965600	HPC	network interface generation for mpsoc: from communication service requirements to rtl implementation	2004	-2.109669478302598	12.489665076410544	2965627
2965685	EDA	an intrusive dynamic reconfigurable cycle-accurate debugging system for embedded processors	2018	-2.774172495629851	12.182762518649092	2965712
2966128	EDA	fine-grained transaction-level verification: using a variable transactor for improved coverage at the signal level	2005	-3.3439741453589087	11.335974236680947	2966155
2966433	Arch	designing a runtime reconfigurable processor for general purpose applications	2004	-1.44631637731743	13.193121505624914	2966460
2967081	EDA	path-based scheduling for synthesis	1991	-1.9278886475651769	11.502134303353234	2967108
2967469	Arch	evolution in architectures and programming methodologies of coarse-grained reconfigurable computing	2009	-1.4855882738570314	13.059267497563619	2967496
2967830	EDA	a practice of esl verification methodology from systemc to fpga - using epc class-1 generation-2 rfid tag design as an example	2010	-2.982721177814643	11.597029889667859	2967857
2967833	Embedded	d-temp: a design tool for embedded systems on single-chip multiprocessors	2003	-2.0276896023290605	11.677637342249858	2967860
2967914	EDA	a scalable black-box optimization system for auto-tuning vlsi synthesis programs	2016	-2.4726286135378666	12.927732692025392	2967941
2968310	EDA	the mimola design system: tools for the design of digital processors	1984	-2.5815591585146294	11.294275095084114	2968337
2968511	HPC	flag-oriented parallel associative architectures and applications	1994	-1.986806784263048	11.847142920391569	2968538
2968613	EDA	performance-area improvement by partial reconfiguration for an aerospace remote sensing application	2011	-1.8932586026019425	12.798863891153026	2968640
2968733	EDA	local memory exploration and optimization in embedded systems	1999	-1.77698944326761	13.042000107564206	2968760
2969084	EDA	dataflow-based design of coarse-grained reconfigurable platforms	2016	-1.7008048634491222	12.300826655716074	2969111
2969305	EDA	the recoblock soc platform: a flexible array of reusable run-time-reconfigurable ip-blocks	2013	-1.7241202025125104	13.00910751931276	2969332
2969822	EDA	an fpga-based wavelet transforms coprocessor	2001	-2.0583971008267694	11.813807949468991	2969849
2970767	EDA	system synthesis for multiprocessor embedded applications	2000	-2.4355183729171537	11.689712044314101	2970794
2970777	EDA	invited: cross-layer approximate computing: from logic to architectures	2016	-3.2034892512254607	12.954870813093155	2970804
2971411	EDA	retiming multi-rate dsp algorithms to meet real-time requirement	2010	-1.9779451059624682	11.325223161399533	2971438
2971620	HPC	implementation of an adaptive reconfigurable group organized (argo) parallel architecture	2000	-1.4804153709807089	12.745634872093847	2971647
2971954	EDA	assisting refinement in system-on-chip design	2013	-2.740665032195111	11.600674597514141	2971981
2972303	EDA	an integrated fpga design framework: custom designed fpga platform and application mapping toolset development	2004	-2.773703084960072	12.548324991568252	2972330
2972364	EDA	a systematic ip and bus subsystem modeling for platform-based system design	2006	-2.2911113923003033	12.424469208044902	2972391
2972381	EDA	instruction selection and scheduling for dsp kernels	2014	-1.5050940731066211	12.435844355424885	2972408
2972855	SE	using an automated approach to explore and design a high-efficiency processor element for the multimedia domain	2008	-2.7301582506928432	13.10747250330406	2972882
2973046	EDA	revisiting the reduction circuit: a case study for simultaneous architecture and precision optimisation	2013	-1.8421382079436697	11.801525661912105	2973073
2973050	EDA	reconfigurable hardware in-the-loop simulations for digital control design	2006	-2.568871507371076	11.389265760049126	2973077
2973247	EDA	video super resolution algorithm implemented on a low-cost noc-based mpsoc platform	2013	-1.8764140194055459	12.918248826124954	2973274
2973368	Arch	vectorization of binaural sound virtualization on the arm cortex-a15 architecture	2015	-1.5916494841010311	12.360354116801266	2973395
2973834	Arch	template architectures for highly scalable, many-core heterogeneous soc: could-of-chips	2018	-2.5831438227686125	12.966379634466955	2973861
2973837	EDA	mapping a vliw×simd processor on an fpga: scalability and performance	2007	-1.4708976369979228	12.480269624718193	2973864
2974583	EDA	advanced soc virtual prototyping for system-level power planning and validation	2014	-2.902892521006722	12.878538415096314	2974610
2974622	EDA	a general approach to high-level energy and performance estimation in socs	2009	-2.174961761308825	13.040641578655501	2974649
2975017	Robotics	an architecture for dynamically reconfigurable real time audio processing systems	2008	-2.528769279474103	11.318455423230624	2975044
2975486	EDA	a framework for automatic assembly program generator (a^2pg) for verification and testing of processor cores	2005	-3.172459639523058	11.704904824549164	2975513
2976112	EDA	a code-motion pruning technique for global scheduling	2000	-1.5690551517338347	11.94416213399097	2976139
2976311	EDA	from tlm to fpga: rapid prototyping with systemc and transaction level modeling	2005	-2.349376145584518	11.883906096883953	2976338
2976395	Robotics	implementation of very large dataflow graphs on a reconfigurable architecture for robotic applications	2001	-1.4307941790239105	12.089457806901033	2976422
2976655	HPC	the distributed processor organization	1968	-1.4293024886202887	12.773266496402474	2976682
2976665	EDA	rapid prototyping of a reusable 4x4 active atm switch core with the pci pamette	2001	-3.033490335183034	11.897736616872585	2976692
2977354	SE	microunity software development environment	1996	-1.91018461007085	11.664153566034155	2977381
2977372	HPC	automatic generation and validation of memory test models for high performance microprocessors	2001	-2.7100116971725288	11.367751767745665	2977399
2977829	EDA	automatic specification granularity tuning for design space exploration	2014	-1.5794346075746406	12.594768481613732	2977856
2977973	Arch	performance simulation of an alpha microprocessor	1998	-2.971081303315904	12.122739253623134	2978000
2978136	PL	compiling for reconfigurable computing: a survey	2010	-1.5270551912244394	12.091484600901255	2978163
2978137	Arch	the rewards of generating true 32-bit code	1991	-2.154614988277288	11.374476562204174	2978164
2978335	EDA	an integrated debugging environment for fpga computing platforms	2008	-1.9286185918219003	11.69693809564643	2978362
2979004	EDA	a hardware accelerated proportional text layout and placement engine	2017	-1.9744259709656768	12.11855129863271	2979031
2979017	Arch	semi-systolic array based motion estimation processor design	1995	-2.1029237319446827	12.770097311987	2979044
2979107	Embedded	techniques for efficient wireless communication systems modeling using c++	2001	-2.6133131605332407	11.688635756729855	2979134
2980016	Arch	effective compiler generation by architecture description	2006	-1.809188982261545	11.835950817937267	2980043
2980186	EDA	multi-agent based implementation of an embedded image processing system in fpga for precision agriculture using uavs	2015	-1.6797970406483451	12.83669688854708	2980213
2980256	EDA	fpga: the future platform for transforming, transporting and computing data	2008	-2.4893862985151096	12.487026322673364	2980283
2980261	DB	autonomic image sequence processing	2006	-1.458941120614843	11.651965834960249	2980288
2980491	EDA	automatic design of reconfigurable domain-specific flexible cores	2008	-2.434200707580312	12.701261541804366	2980518
2980908	Security	from the bitstream to the netlist	2008	-2.334723873438505	11.978256111117346	2980935
2981310	Mobile	fast prototyping: a case study - the jpeg compression algorithm	1999	-2.279659142569622	11.734162804649966	2981337
2981630	Embedded	an automated control code generation approach for the segbus platform	2010	-2.0244497432712962	11.994779279167956	2981657
2981670	HCI	exploring design space using transaction level models	2005	-2.330231559530235	12.031027548510805	2981697
2981680	EDA	a tool-kit for the design and simulation of systolic algorithms	1993	-2.588005043605208	11.50932901193146	2981707
2981699	Arch	quasi-static scheduling of cal actor networks for reconfigurable video coding	2011	-1.8708242575052216	11.949491218583512	2981726
2981719	EDA	rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation	2002	-2.3227625746245435	13.072682669480894	2981746
2981800	EDA	online scheduling and placement of hardware modules on partially dynamic architectures	2013	-2.2105550610958744	13.060308604571784	2981827
2981914	EDA	on ieee p1500's standard for embedded core test	2002	-3.1820058332778567	11.749054437910495	2981941
2983245	EDA	rapid performance estimation for system design	1996	-1.6050844393137158	12.853468530592153	2983272
2983289	SE	a novel approach to code analysis of digital signal processing systems	2001	-2.071906889680432	11.339414331478524	2983316
2983873	Visualization	stil p1450.4: a standard for test flow specification	2010	-3.141738958489779	11.55645991820658	2983900
2984131	EDA	a robust methodology for performance analysis on hybrid embedded multicore architectures	2016	-1.826576871822556	12.448031982797492	2984158
2984733	SE	reverse engineering of dynamic parallel program behavior from execution traces	2016	-1.8615057679008595	11.661725199291745	2984760
2984994	EDA	framework for dynamic verification of multi-domain virtual platforms in industrial automation	2012	-2.9093435551871694	11.742764887063194	2985021
2985343	EDA	clock suppression techniques for synchronous circuits	1993	-3.0303439499137377	12.095825426983135	2985370
2985450	EDA	implementation of hw$im - a real-time configurable cache simulator	2003	-1.6376639542370048	13.076358456672509	2985477
2985973	Arch	reconfigurable constraint repetition unit for regular expression matching	2008	-2.555015778738395	11.76798098073657	2986000
2987185	HPC	a chip set implementation of a parallel cellular architecture	1992	-2.3814377112857	12.538660385529266	2987212
2988016	EDA	design of digital circuits on the basis of hardware templates.	2003	-2.839706227637615	11.790053255631738	2988043
2988181	EDA	on tools for modeling high-performance embedded systems	2005	-2.477537635347628	12.743558787380955	2988208
2988275	EDA	performance comparison of multiple approaches of status register for medium density memory suitable for implementation of a lossless compression dictionary: (abstract only)	2018	-2.186241504414669	11.843923045851154	2988302
2988754	Robotics	automated testing system for switching systems with multiple modules	1997	-2.827485156176045	11.797084346079714	2988781
2989248	Embedded	control system design based on modern embedded systems	2013	-2.48803788990274	12.005132758984145	2989275
2989609	EDA	redefine: architecture of a soc fabric for runtime composition of computation structures	2007	-1.613345877230104	12.87121444476383	2989636
2989974	EDA	low-power application-specific processor for fft computations	2009	-2.2784901398934765	13.184561962512063	2990001
2990087	Embedded	plug&chip: a framework for supporting rapid prototyping of 3d hybrid virtual socs	2014	-2.4947690027752136	12.358105239601564	2990114
2990960	EDA	testing of software and hardware simulations of dataflow recurrent digital signal processor	2016	-2.142961439140176	11.550572808837988	2990987
2991209	Embedded	assertion-based on-line verification and debug environment for complex hardware systems	2004	-3.173996833266675	12.195946939634519	2991236
