/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  reg [4:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [33:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  reg [48:0] celloutsig_0_41z;
  reg [9:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [14:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [26:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[88] | in_data[93]);
  assign celloutsig_0_33z = ~(celloutsig_0_6z[2] | celloutsig_0_14z[3]);
  assign celloutsig_0_8z = celloutsig_0_2z | ~(celloutsig_0_4z[2]);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_0_25z = celloutsig_0_17z[3] | ~(celloutsig_0_12z);
  assign celloutsig_1_13z = celloutsig_1_8z ^ in_data[111];
  assign celloutsig_0_13z = { celloutsig_0_5z[10:3], celloutsig_0_11z } & { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_17z[11:1], celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_20z } & { in_data[30:17], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[77:72], celloutsig_0_2z } == in_data[33:27];
  assign celloutsig_1_1z = in_data[108:101] == celloutsig_1_0z;
  assign celloutsig_0_9z = celloutsig_0_6z[8:4] == { celloutsig_0_5z[4:1], celloutsig_0_8z };
  assign celloutsig_0_29z = in_data[61:17] < { celloutsig_0_20z[7:6], celloutsig_0_27z, celloutsig_0_13z };
  assign celloutsig_1_5z = celloutsig_1_1z & ~(in_data[170]);
  assign celloutsig_1_19z = in_data[139] & ~(celloutsig_1_8z);
  assign celloutsig_0_12z = celloutsig_0_0z & ~(celloutsig_0_11z);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_0_17z = { in_data[32:22], celloutsig_0_11z } % { 1'h1, celloutsig_0_13z[7:4], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_4z = { in_data[46:45], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } % { 1'h1, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_6z = { celloutsig_0_5z[7:1], celloutsig_0_4z } % { 1'h1, in_data[47], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z[6:1], in_data[0] };
  assign celloutsig_1_18z = { celloutsig_1_9z[2:1], celloutsig_1_15z, celloutsig_1_15z } % { 1'h1, celloutsig_1_17z[5:4], celloutsig_1_5z };
  assign celloutsig_1_11z = in_data[129:121] | in_data[188:180];
  assign celloutsig_0_14z = in_data[89:86] | in_data[74:71];
  assign celloutsig_0_20z = { celloutsig_0_17z[6:5], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_10z } | { celloutsig_0_10z[5], celloutsig_0_13z };
  assign celloutsig_1_15z = | { celloutsig_1_4z[11:9], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_7z = | celloutsig_0_6z[13:1];
  assign celloutsig_0_21z = | celloutsig_0_4z[3:0];
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } >> { celloutsig_0_4z[4:1], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[142:135] << in_data[131:124];
  assign celloutsig_1_4z = { in_data[124:113], celloutsig_1_3z } >>> { in_data[157:155], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_9z = in_data[176:174] >>> celloutsig_1_7z[23:21];
  assign celloutsig_1_14z = { celloutsig_1_9z[2], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_3z } >>> { celloutsig_1_4z[10], celloutsig_1_9z };
  assign celloutsig_1_17z = { celloutsig_1_14z[0], celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_11z } >>> { celloutsig_1_0z[7:1], celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_9z };
  assign celloutsig_0_15z = celloutsig_0_6z[13:1] >>> { celloutsig_0_5z[9:4], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_3z = ~((in_data[109] & 1'h1) | 1'h1);
  assign celloutsig_1_6z = ~((celloutsig_1_5z & celloutsig_1_4z[12]) | celloutsig_1_0z[5]);
  assign celloutsig_1_8z = ~((celloutsig_1_7z[26] & celloutsig_1_5z) | in_data[96]);
  assign celloutsig_0_11z = ~((celloutsig_0_4z[6] & celloutsig_0_9z) | celloutsig_0_8z);
  assign celloutsig_0_16z = ~((celloutsig_0_7z & celloutsig_0_15z[2]) | celloutsig_0_11z);
  assign celloutsig_0_22z = ~((celloutsig_0_18z[1] & celloutsig_0_13z[7]) | celloutsig_0_7z);
  assign celloutsig_0_23z = ~((celloutsig_0_2z & celloutsig_0_11z) | celloutsig_0_21z);
  assign celloutsig_0_26z = ~((celloutsig_0_14z[2] & celloutsig_0_25z) | celloutsig_0_13z[2]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_41z = 49'h0000000000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_41z = { in_data[44:15], celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_33z, celloutsig_0_26z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_42z = 10'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_42z = { celloutsig_0_41z[21:13], celloutsig_0_29z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_10z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_10z = { celloutsig_0_5z[10:8], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z };
  always_latch
    if (clkin_data[32]) celloutsig_0_18z = 5'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_18z = { celloutsig_0_5z[4:1], celloutsig_0_16z };
  assign { celloutsig_1_7z[0], celloutsig_1_7z[26:2] } = { celloutsig_1_3z, in_data[191:167] } | { celloutsig_1_1z, in_data[174:159], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_7z[1] = 1'h1;
  assign { out_data[131:128], out_data[96], out_data[63:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z[33:2], celloutsig_0_42z };
endmodule
