<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\SD_test_fpga_project\impl\gwsynthesis\gowin_empu_m1.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\SD_test_fpga_project\src\gowin_empu_m1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.6.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug 24 14:18:43 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>22144</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11872</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>13</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>28</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>26</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>HCLK.default_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>HCLK_ibuf/I </td>
</tr>
<tr>
<td>inst_PLL/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK.default_clk</td>
<td>inst_PLL/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>inst_PLL/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.000</td>
<td>62.500
<td>0.000</td>
<td>8.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK.default_clk</td>
<td>inst_PLL/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>inst_PLL/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.000</td>
<td>41.667
<td>0.000</td>
<td>12.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK.default_clk</td>
<td>inst_PLL/pll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>HCLK_ibuf/I</td>
<td>HCLK.default_clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>inst_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>HCLK_ibuf/I</td>
<td>HCLK.default_clk</td>
<td>inst_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>inst_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>66.667</td>
<td>15.000
<td>0.000</td>
<td>33.333</td>
<td>HCLK_ibuf/I</td>
<td>HCLK.default_clk</td>
<td>inst_rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>inst_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK.default_clk</td>
<td>inst_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>M1_template/JTAG_9_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>HCLK.default_clk</td>
<td>50.000(MHz)</td>
<td>58.018(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>30.000(MHz)</td>
<td>136.404(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>DEFAULT_CLK</td>
<td>100.000(MHz)</td>
<td>100.147(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of inst_PLL/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of inst_PLL/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of inst_PLL/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of inst_rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of inst_rPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of inst_rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>HCLK.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HCLK.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_PLL/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_PLL/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_PLL/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_PLL/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_PLL/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_PLL/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.351</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s0/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.750</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.057</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.456</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.040</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.439</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.040</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.439</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-1.040</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.439</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-1.035</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.434</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-1.031</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.430</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.995</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_1_s0/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.394</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.902</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.301</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.851</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_8_s0/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.250</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.847</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_11_s0/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.247</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.841</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_7_s0/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.240</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.818</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_0_s0/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.218</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.818</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.218</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.813</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_6_s0/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.212</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.621</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrInProg_s0/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>11.020</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.553</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_8_s0/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>10.952</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.491</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>10.890</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.491</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>10.890</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.491</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>10.890</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.488</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>10.888</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.479</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>10.879</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.476</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPREADY_s0/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>10.876</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.383</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_0_s0/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>10.783</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.282</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>10.000</td>
<td>-0.469</td>
<td>10.681</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.625</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_0_s1/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.625</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_1_s1/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_1_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.625</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_0_s1/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.625</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/writeError_1_s1/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDWriteErrorSTB_1_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.624</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_9_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_9_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.452</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.611</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_8_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_8_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.465</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.515</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_3_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_3_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.561</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.514</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_1_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_1_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.563</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.501</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_4_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_4_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.576</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.491</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_1_s1/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.586</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.489</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_0_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_0_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.587</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.486</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_5_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_5_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.591</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.484</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_0_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_0_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.592</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.471</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_4_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_4_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.605</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.470</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_3_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_3_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.606</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.461</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_1_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_1_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.615</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.378</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_2_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_2_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.699</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.376</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_7_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_7_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.376</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_6_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_6_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.366</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/writeError_0_s1/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDWriteErrorSTB_0_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.710</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.366</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_5_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_5_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.711</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.349</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_6_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_6_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.727</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.327</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiCtrl/spiTransSts_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiTransStatusReg1_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.750</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.253</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_7_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_7_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.823</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.226</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_2_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_2_s0/D</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>-1.030</td>
<td>0.850</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.911</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[F]</td>
<td>5.000</td>
<td>0.446</td>
<td>1.573</td>
</tr>
<tr>
<td>2</td>
<td>5.709</td>
<td>M1_template/sysRstGen_3_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_0_s1/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[F]</td>
<td>10.000</td>
<td>-0.037</td>
<td>4.258</td>
</tr>
<tr>
<td>3</td>
<td>5.709</td>
<td>M1_template/sysRstGen_3_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_1_s1/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[F]</td>
<td>10.000</td>
<td>-0.037</td>
<td>4.258</td>
</tr>
<tr>
<td>4</td>
<td>5.709</td>
<td>M1_template/sysRstGen_3_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_2_s1/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[F]</td>
<td>10.000</td>
<td>-0.037</td>
<td>4.258</td>
</tr>
<tr>
<td>5</td>
<td>5.709</td>
<td>M1_template/sysRstGen_3_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_3_s1/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[F]</td>
<td>10.000</td>
<td>-0.037</td>
<td>4.258</td>
</tr>
<tr>
<td>6</td>
<td>5.709</td>
<td>M1_template/sysRstGen_3_s0/Q</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/master_clk_d_en_r_s1/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[F]</td>
<td>10.000</td>
<td>-0.037</td>
<td>4.258</td>
</tr>
<tr>
<td>7</td>
<td>7.488</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_0_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.973</td>
</tr>
<tr>
<td>8</td>
<td>7.488</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_10_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.973</td>
</tr>
<tr>
<td>9</td>
<td>7.488</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_12_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.973</td>
</tr>
<tr>
<td>10</td>
<td>7.496</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_17_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.965</td>
</tr>
<tr>
<td>11</td>
<td>7.496</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_2_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.965</td>
</tr>
<tr>
<td>12</td>
<td>7.888</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_3_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.573</td>
</tr>
<tr>
<td>13</td>
<td>7.888</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_4_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.573</td>
</tr>
<tr>
<td>14</td>
<td>7.888</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_5_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.573</td>
</tr>
<tr>
<td>15</td>
<td>7.888</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.573</td>
</tr>
<tr>
<td>16</td>
<td>7.888</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_1_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.573</td>
</tr>
<tr>
<td>17</td>
<td>7.888</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.573</td>
</tr>
<tr>
<td>18</td>
<td>7.888</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_3_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.573</td>
</tr>
<tr>
<td>19</td>
<td>7.888</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/SerAddr_1_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.573</td>
</tr>
<tr>
<td>20</td>
<td>7.888</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_4_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.573</td>
</tr>
<tr>
<td>21</td>
<td>7.888</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_33_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.573</td>
</tr>
<tr>
<td>22</td>
<td>7.888</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.573</td>
</tr>
<tr>
<td>23</td>
<td>7.888</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.573</td>
</tr>
<tr>
<td>24</td>
<td>7.888</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.573</td>
</tr>
<tr>
<td>25</td>
<td>7.888</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_1_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.469</td>
<td>1.573</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsize_dap_reg_0_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>2</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsize_dap_reg_1_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>3</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hwrite_dap_reg_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>4</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_0_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>5</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_1_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>6</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/htrans_dap_reg_1_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>7</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_sysppb_reg_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>8</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_code_reg_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>9</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_9_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>10</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_sysext_reg_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>11</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_matched0_s1/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>12</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS_9_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>13</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_30_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>14</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_28_s3/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>15</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_13_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>16</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_27_s3/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>17</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>18</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_26_s3/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>19</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_29_s3/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>20</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_10_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>21</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buserrori_cdc_check_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>22</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_24_s3/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>23</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_5_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>24</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>25</td>
<td>1.063</td>
<td>M1_template/dbgRstGen_s0/Q</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_12_s0/CLEAR</td>
<td>HCLK.default_clk:[R]</td>
<td>HCLK.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_4_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.771</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s2/I1</td>
</tr>
<tr>
<td>22.320</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C45[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s2/F</td>
</tr>
<tr>
<td>22.676</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 48.178%; route: 5.857, 49.847%; tC2Q: 0.232, 1.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.256</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/I1</td>
</tr>
<tr>
<td>21.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/F</td>
</tr>
<tr>
<td>22.382</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[0][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C51[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 49.415%; route: 5.563, 48.560%; tC2Q: 0.232, 2.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.256</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/I1</td>
</tr>
<tr>
<td>21.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/F</td>
</tr>
<tr>
<td>22.365</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C51[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 49.487%; route: 5.546, 48.485%; tC2Q: 0.232, 2.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.256</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/I1</td>
</tr>
<tr>
<td>21.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/F</td>
</tr>
<tr>
<td>22.365</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[1][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C51[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 49.487%; route: 5.546, 48.485%; tC2Q: 0.232, 2.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.256</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/I1</td>
</tr>
<tr>
<td>21.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/F</td>
</tr>
<tr>
<td>22.365</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C51[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 49.487%; route: 5.546, 48.485%; tC2Q: 0.232, 2.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.256</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/I1</td>
</tr>
<tr>
<td>21.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/F</td>
</tr>
<tr>
<td>22.360</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 49.511%; route: 5.541, 48.460%; tC2Q: 0.232, 2.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.256</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/I1</td>
</tr>
<tr>
<td>21.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/F</td>
</tr>
<tr>
<td>22.356</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[2][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C50[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 49.527%; route: 5.537, 48.444%; tC2Q: 0.232, 2.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.771</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBnext_1_s5/I1</td>
</tr>
<tr>
<td>22.320</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBnext_1_s5/F</td>
</tr>
<tr>
<td>22.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_1_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_1_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 49.684%; route: 5.501, 48.279%; tC2Q: 0.232, 2.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.765</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C51[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_4_s0/I1</td>
</tr>
<tr>
<td>22.227</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C51[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_4_s0/F</td>
</tr>
<tr>
<td>22.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[0][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C51[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.574, 49.322%; route: 5.495, 48.625%; tC2Q: 0.232, 2.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.256</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/I1</td>
</tr>
<tr>
<td>21.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/F</td>
</tr>
<tr>
<td>22.176</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_8_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_8_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 50.319%; route: 5.357, 47.619%; tC2Q: 0.232, 2.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.256</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/I1</td>
</tr>
<tr>
<td>21.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/F</td>
</tr>
<tr>
<td>22.172</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[2][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_11_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_11_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C48[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 50.335%; route: 5.354, 47.602%; tC2Q: 0.232, 2.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.256</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/I1</td>
</tr>
<tr>
<td>21.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/F</td>
</tr>
<tr>
<td>22.166</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_7_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_7_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C48[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 50.364%; route: 5.347, 47.572%; tC2Q: 0.232, 2.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.256</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/I1</td>
</tr>
<tr>
<td>21.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/F</td>
</tr>
<tr>
<td>22.144</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_0_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 50.464%; route: 5.325, 47.468%; tC2Q: 0.232, 2.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.256</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/I1</td>
</tr>
<tr>
<td>21.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/F</td>
</tr>
<tr>
<td>22.144</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[1][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C49[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 50.464%; route: 5.325, 47.468%; tC2Q: 0.232, 2.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.256</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/I1</td>
</tr>
<tr>
<td>21.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s1/F</td>
</tr>
<tr>
<td>22.138</td>
<td>0.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_6_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_6_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 50.491%; route: 5.319, 47.440%; tC2Q: 0.232, 2.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrInProg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.689</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/DAPWRITE_s1/I3</td>
</tr>
<tr>
<td>14.244</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C41[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/DAPWRITE_s1/F</td>
</tr>
<tr>
<td>15.200</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/DAPWRITE_s0/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/DAPWRITE_s0/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n805_s5/I1</td>
</tr>
<tr>
<td>16.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n805_s5/F</td>
</tr>
<tr>
<td>17.060</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s23/I0</td>
</tr>
<tr>
<td>17.513</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C49[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s23/F</td>
</tr>
<tr>
<td>17.931</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s3/I2</td>
</tr>
<tr>
<td>18.384</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C49[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s3/F</td>
</tr>
<tr>
<td>18.801</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/I0</td>
</tr>
<tr>
<td>19.356</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C50[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/F</td>
</tr>
<tr>
<td>19.770</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/I0</td>
</tr>
<tr>
<td>20.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/F</td>
</tr>
<tr>
<td>20.788</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n378_s1/I1</td>
</tr>
<tr>
<td>21.250</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n378_s1/F</td>
</tr>
<tr>
<td>21.253</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n378_s0/I0</td>
</tr>
<tr>
<td>21.802</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C48[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n378_s0/F</td>
</tr>
<tr>
<td>21.946</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrInProg_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrInProg_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrInProg_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrInProg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.618, 50.980%; route: 5.170, 46.914%; tC2Q: 0.232, 2.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.329</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_8_s0/I1</td>
</tr>
<tr>
<td>21.878</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_8_s0/F</td>
</tr>
<tr>
<td>21.878</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_8_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_8_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 51.689%; route: 5.059, 46.193%; tC2Q: 0.232, 2.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.267</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_1_s0/I1</td>
</tr>
<tr>
<td>21.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_1_s0/F</td>
</tr>
<tr>
<td>21.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C51[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 51.983%; route: 4.997, 45.887%; tC2Q: 0.232, 2.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.267</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_2_s0/I1</td>
</tr>
<tr>
<td>21.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C51[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_2_s0/F</td>
</tr>
<tr>
<td>21.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[1][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C51[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 51.983%; route: 4.997, 45.887%; tC2Q: 0.232, 2.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.267</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_5_s0/I1</td>
</tr>
<tr>
<td>21.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C51[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_5_s0/F</td>
</tr>
<tr>
<td>21.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C51[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 51.983%; route: 4.997, 45.887%; tC2Q: 0.232, 2.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.351</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C50[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_9_s0/I1</td>
</tr>
<tr>
<td>21.813</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C50[2][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_9_s0/F</td>
</tr>
<tr>
<td>21.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[2][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C50[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.574, 51.196%; route: 5.082, 46.673%; tC2Q: 0.232, 2.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.256</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s0/I2</td>
</tr>
<tr>
<td>21.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C49[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s0/F</td>
</tr>
<tr>
<td>21.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[1][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C49[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 52.037%; route: 4.986, 45.830%; tC2Q: 0.232, 2.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPREADY_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.689</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/DAPWRITE_s1/I3</td>
</tr>
<tr>
<td>14.244</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C41[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/DAPWRITE_s1/F</td>
</tr>
<tr>
<td>15.200</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/DAPWRITE_s0/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/DAPWRITE_s0/F</td>
</tr>
<tr>
<td>16.419</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n805_s5/I1</td>
</tr>
<tr>
<td>16.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n805_s5/F</td>
</tr>
<tr>
<td>17.060</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s23/I0</td>
</tr>
<tr>
<td>17.513</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C49[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s23/F</td>
</tr>
<tr>
<td>17.931</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s3/I2</td>
</tr>
<tr>
<td>18.384</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C49[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s3/F</td>
</tr>
<tr>
<td>18.801</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/I0</td>
</tr>
<tr>
<td>19.356</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C50[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/F</td>
</tr>
<tr>
<td>19.770</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/I0</td>
</tr>
<tr>
<td>20.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/F</td>
</tr>
<tr>
<td>20.788</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n378_s1/I1</td>
</tr>
<tr>
<td>21.250</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n378_s1/F</td>
</tr>
<tr>
<td>21.253</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapReady_s22/I2</td>
</tr>
<tr>
<td>21.802</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapReady_s22/F</td>
</tr>
<tr>
<td>21.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPREADY_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPREADY_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPREADY_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C48[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPREADY_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.618, 51.656%; route: 5.026, 46.210%; tC2Q: 0.232, 2.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.247</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_0_s0/I2</td>
</tr>
<tr>
<td>21.709</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_0_s0/F</td>
</tr>
<tr>
<td>21.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_0_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.574, 51.694%; route: 4.977, 46.154%; tC2Q: 0.232, 2.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>11.841</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/I2</td>
</tr>
<tr>
<td>12.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s2/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>94</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/DBGDI_s1/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s2/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/I0</td>
</tr>
<tr>
<td>15.013</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n541_s1/F</td>
</tr>
<tr>
<td>15.476</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/I3</td>
</tr>
<tr>
<td>15.929</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s28/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/I3</td>
</tr>
<tr>
<td>16.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s12/F</td>
</tr>
<tr>
<td>17.758</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s8/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/I3</td>
</tr>
<tr>
<td>18.863</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscmpEni_s4/F</td>
</tr>
<tr>
<td>19.386</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/I1</td>
</tr>
<tr>
<td>19.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s1/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[3][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/I3</td>
</tr>
<tr>
<td>20.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C48[3][B]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s3/F</td>
</tr>
<tr>
<td>21.236</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_3_s0/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_3_s0/F</td>
</tr>
<tr>
<td>21.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>21.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/CLK</td>
</tr>
<tr>
<td>21.360</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0</td>
</tr>
<tr>
<td>21.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.483, 51.333%; route: 4.966, 46.495%; tC2Q: 0.232, 2.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_0_s1/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_0_s1/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[2][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_1_s1/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C9[2][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_1_s1/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_1_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_1_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_0_s1/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_0_s1/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/writeError_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDWriteErrorSTB_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/writeError_1_s1/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/writeError_1_s1/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDWriteErrorSTB_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDWriteErrorSTB_1_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDWriteErrorSTB_1_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDWriteErrorSTB_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_9_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C21[2][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_9_s0/Q</td>
</tr>
<tr>
<td>0.637</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_9_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_9_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C20[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_8_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_8_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_8_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_8_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_3_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C20[2][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_3_s0/Q</td>
</tr>
<tr>
<td>0.746</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_3_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_3_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 64.200%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_1_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C20[1][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_1_s0/Q</td>
</tr>
<tr>
<td>0.747</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_1_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_1_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 64.100%; tC2Q: 0.202, 35.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_4_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C20[2][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_4_s0/Q</td>
</tr>
<tr>
<td>0.760</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_4_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_4_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 64.908%; tC2Q: 0.202, 35.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_1_s1/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_1_s1/Q</td>
</tr>
<tr>
<td>0.770</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_0_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C18[2][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_0_s0/Q</td>
</tr>
<tr>
<td>0.771</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_0_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_0_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.575%; tC2Q: 0.202, 34.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_5_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_5_s0/Q</td>
</tr>
<tr>
<td>0.775</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_5_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_5_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 65.806%; tC2Q: 0.202, 34.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_0_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_0_s0/Q</td>
</tr>
<tr>
<td>0.776</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_0_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_0_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 65.880%; tC2Q: 0.202, 34.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_4_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C6[2][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_4_s0/Q</td>
</tr>
<tr>
<td>0.789</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_4_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_4_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 66.620%; tC2Q: 0.202, 33.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_3_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_3_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_3_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.404, 66.661%; tC2Q: 0.202, 33.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_1_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C6[1][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_1_s0/Q</td>
</tr>
<tr>
<td>0.800</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_1_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_1_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.413, 67.171%; tC2Q: 0.202, 32.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_2_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C20[1][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_2_s0/Q</td>
</tr>
<tr>
<td>0.883</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_2_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_2_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C21[1][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_7_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_7_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_7_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.134%; tC2Q: 0.202, 28.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_6_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C21[0][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndex_6_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_6_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_6_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_sm_rxFifo/u_sm_fifo/bufferInIndexSyncToRdClk_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.136%; tC2Q: 0.202, 28.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/writeError_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDWriteErrorSTB_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/writeError_0_s1/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/writeError_0_s1/Q</td>
</tr>
<tr>
<td>0.895</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDWriteErrorSTB_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDWriteErrorSTB_0_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDWriteErrorSTB_0_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDWriteErrorSTB_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 71.564%; tC2Q: 0.202, 28.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_5_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_5_s0/Q</td>
</tr>
<tr>
<td>0.895</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_5_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_5_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.509, 71.577%; tC2Q: 0.202, 28.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_6_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C6[0][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_6_s0/Q</td>
</tr>
<tr>
<td>0.911</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_6_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_6_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.525, 72.218%; tC2Q: 0.202, 27.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiCtrl/spiTransSts_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiTransStatusReg1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiCtrl/spiTransSts_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiCtrl/spiTransSts_s0/Q</td>
</tr>
<tr>
<td>0.934</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiTransStatusReg1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiTransStatusReg1_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiTransStatusReg1_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiTransStatusReg1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.548, 73.056%; tC2Q: 0.202, 26.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C7[1][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_7_s0/Q</td>
</tr>
<tr>
<td>1.007</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_7_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_7_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 75.454%; tC2Q: 0.202, 24.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>359</td>
<td>PLL_R[1]</td>
<td>inst_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_2_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C6[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_spiTxRxData/rxDataOut_2_s0/Q</td>
</tr>
<tr>
<td>1.035</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_2_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_2_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessRxDataSTB_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.648, 76.244%; tC2Q: 0.202, 23.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1/CLK</td>
</tr>
<tr>
<td>5.914</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1</td>
</tr>
<tr>
<td>5.879</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.446</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>M1_template/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C23[0][A]</td>
<td style=" font-weight:bold;">M1_template/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.674</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>4.191</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2057</td>
<td>R14C2[2][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>5.653</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[1][B]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>11.170</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.432</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[1][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_0_s1/CLK</td>
</tr>
<tr>
<td>11.397</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_0_s1</td>
</tr>
<tr>
<td>11.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C23[1][B]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.143%; route: 3.509, 82.408%; tC2Q: 0.232, 5.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 63.488%; route: 0.523, 36.512%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>M1_template/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C23[0][A]</td>
<td style=" font-weight:bold;">M1_template/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.674</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>4.191</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2057</td>
<td>R14C2[2][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>5.653</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>11.170</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.432</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.397</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_1_s1</td>
</tr>
<tr>
<td>11.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C23[1][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.143%; route: 3.509, 82.408%; tC2Q: 0.232, 5.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 63.488%; route: 0.523, 36.512%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>M1_template/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C23[0][A]</td>
<td style=" font-weight:bold;">M1_template/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.674</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>4.191</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2057</td>
<td>R14C2[2][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>5.653</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>11.170</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.432</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_2_s1/CLK</td>
</tr>
<tr>
<td>11.397</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_2_s1</td>
</tr>
<tr>
<td>11.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.143%; route: 3.509, 82.408%; tC2Q: 0.232, 5.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 63.488%; route: 0.523, 36.512%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>M1_template/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C23[0][A]</td>
<td style=" font-weight:bold;">M1_template/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.674</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>4.191</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2057</td>
<td>R14C2[2][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>5.653</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[0][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>11.170</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.432</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_3_s1/CLK</td>
</tr>
<tr>
<td>11.397</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_3_s1</td>
</tr>
<tr>
<td>11.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C14[0][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_in_d1_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.143%; route: 3.509, 82.408%; tC2Q: 0.232, 5.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 63.488%; route: 0.523, 36.512%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/master_clk_d_en_r_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>M1_template/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C23[0][A]</td>
<td style=" font-weight:bold;">M1_template/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.674</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>4.191</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2057</td>
<td>R14C2[2][A]</td>
<td style=" background: #97FFFF;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>5.653</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C18[2][A]</td>
<td style=" font-weight:bold;">M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/master_clk_d_en_r_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>11.170</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.432</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C18[2][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/master_clk_d_en_r_s1/CLK</td>
</tr>
<tr>
<td>11.397</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/master_clk_d_en_r_s1</td>
</tr>
<tr>
<td>11.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C18[2][A]</td>
<td>M1_template/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/master_clk_d_en_r_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.143%; route: 3.509, 82.408%; tC2Q: 0.232, 5.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.909, 63.488%; route: 0.523, 36.512%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>3.368</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_0_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.741, 88.241%; tC2Q: 0.232, 11.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>3.368</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_10_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_10_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.741, 88.241%; tC2Q: 0.232, 11.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>3.368</td>
<td>1.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_12_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_12_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.741, 88.241%; tC2Q: 0.232, 11.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_17_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_17_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.733, 88.194%; tC2Q: 0.232, 11.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>3.360</td>
<td>1.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_2_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_2_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.733, 88.194%; tC2Q: 0.232, 11.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_3_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_3_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_4_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_4_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ResetCountReg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_5_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_5_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_1_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_3_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_3_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/SerAddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/SerAddr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/SerAddr_1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/SerAddr_1_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/SerAddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_4_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_4_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[2][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_33_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C43[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_33_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_33_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C43[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[2][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C44[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.152</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.395</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.627</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.968</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C50[2][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL29[A]</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_1_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C50[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.909, 65.118%; route: 0.487, 34.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.341, 85.247%; tC2Q: 0.232, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsize_dap_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsize_dap_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsize_dap_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsize_dap_reg_0_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C36[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsize_dap_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsize_dap_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsize_dap_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsize_dap_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsize_dap_reg_1_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsize_dap_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hwrite_dap_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hwrite_dap_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hwrite_dap_reg_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hwrite_dap_reg_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C40[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hwrite_dap_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_0_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_0_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_1_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_1_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/htrans_dap_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/htrans_dap_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/htrans_dap_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/htrans_dap_reg_1_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/htrans_dap_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_sysppb_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[2][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_sysppb_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_sysppb_reg_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_sysppb_reg_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C37[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_sysppb_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_code_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_code_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_code_reg_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_code_reg_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_code_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_9_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_9_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_sysext_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_sysext_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_sysext_reg_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_sysext_reg_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C36[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hsel_sysext_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_matched0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_matched0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_matched0_s1/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_matched0_s1</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_matched0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS_9_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS_9_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_30_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_30_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_28_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_28_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_28_s3/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_28_s3</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C41[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_28_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_13_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_13_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_27_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_27_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_27_s3/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_27_s3</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_27_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_26_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_26_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_26_s3/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_26_s3</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_26_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_29_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[2][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_29_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_29_s3/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_29_s3</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C46[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_29_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_10_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_10_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buserrori_cdc_check_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buserrori_cdc_check_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buserrori_cdc_check_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buserrori_cdc_check_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buserrori_cdc_check_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_24_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_24_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_24_s3/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_24_s3</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_24_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_5_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C50[0][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_template/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB17[A]</td>
<td>M1_template/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1005</td>
<td>IOB17[A]</td>
<td style=" font-weight:bold;">M1_template/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>2.288</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" font-weight:bold;">M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR27[A]</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKIN</td>
</tr>
<tr>
<td>1.030</td>
<td>0.170</td>
<td>tINS</td>
<td>RR</td>
<td>3124</td>
<td>PLL_R[0]</td>
<td>inst_PLL/pll_inst/CLKOUTP</td>
</tr>
<tr>
<td>1.215</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_12_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_12_s0</td>
</tr>
<tr>
<td>1.261</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C41[2][B]</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.189%; tC2Q: 0.202, 18.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.846, 69.656%; route: 0.369, 30.344%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_4_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>M1_template/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>M1_template/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3124</td>
<td>clkoutp</td>
<td>1.419</td>
<td>0.427</td>
</tr>
<tr>
<td>2057</td>
<td>n929_6</td>
<td>5.709</td>
<td>1.870</td>
</tr>
<tr>
<td>1005</td>
<td>dbgRstGen</td>
<td>17.107</td>
<td>1.498</td>
</tr>
<tr>
<td>359</td>
<td>clkout</td>
<td>6.453</td>
<td>0.261</td>
</tr>
<tr>
<td>324</td>
<td>JTAG_9_481</td>
<td>-1.351</td>
<td>0.261</td>
</tr>
<tr>
<td>286</td>
<td>rstSyncToSpiClkOut</td>
<td>29.019</td>
<td>1.853</td>
</tr>
<tr>
<td>197</td>
<td>dap_ext_dsel</td>
<td>13.339</td>
<td>3.483</td>
</tr>
<tr>
<td>166</td>
<td>i_biu_rdy</td>
<td>10.205</td>
<td>1.738</td>
</tr>
<tr>
<td>115</td>
<td>IOADDR[4]</td>
<td>10.205</td>
<td>2.028</td>
</tr>
<tr>
<td>110</td>
<td>IOADDR[3]</td>
<td>10.047</td>
<td>2.936</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R22C29</td>
<td>88.89%</td>
</tr>
<tr>
<td>R29C42</td>
<td>88.89%</td>
</tr>
<tr>
<td>R22C41</td>
<td>86.11%</td>
</tr>
<tr>
<td>R34C41</td>
<td>84.72%</td>
</tr>
<tr>
<td>R38C41</td>
<td>84.72%</td>
</tr>
<tr>
<td>R36C37</td>
<td>84.72%</td>
</tr>
<tr>
<td>R36C39</td>
<td>84.72%</td>
</tr>
<tr>
<td>R36C40</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C25</td>
<td>84.72%</td>
</tr>
<tr>
<td>R39C39</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
