
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001838                       # Number of seconds simulated
sim_ticks                                  1838370726                       # Number of ticks simulated
final_tick                                 1838370726                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63053                       # Simulator instruction rate (inst/s)
host_op_rate                                   102828                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38727709                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670488                       # Number of bytes of host memory used
host_seconds                                    47.47                       # Real time elapsed on the host
sim_insts                                     2993062                       # Number of instructions simulated
sim_ops                                       4881169                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3337                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          28964778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          87207655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116172433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     28964778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28964778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         28964778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         87207655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            116172433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6914                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3337                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3337                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1838280681                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3337                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    302.653352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.077629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.396526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          127     18.12%     18.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          237     33.81%     51.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          193     27.53%     79.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           25      3.57%     83.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      2.71%     85.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      2.71%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.86%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.71%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           70      9.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          701                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        53248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 28964778.021601289511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 87207654.980902910233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26530134                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     89791879                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31887.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35845.06                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     53753263                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               116322013                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16685000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16108.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34858.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       116.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2626                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     550878.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3020220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1590105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14565600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         116781600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             44951910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4688640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       496959630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       109873920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         91570020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              884081025                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            480.904647                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1727237797                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      7207945                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    351451120                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    286126136                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      54364721                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1089820804                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2056320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1070190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9260580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         52859040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25191720                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1873920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       220085550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        50213760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        283426680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              646037760                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            351.418651                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1778121875                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2463341                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1164832097                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    130732720                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      35375556                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    482607012                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1384970                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1384970                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            118679                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               784212                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   19782                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3456                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          784212                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             408150                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           376062                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        45455                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      564550                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      397525                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           488                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            93                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      359012                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           116                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1838370726                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2756179                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             435622                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7914341                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1384970                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             427932                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2154439                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  237558                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        136                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           313                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           23                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    358969                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19486                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2709347                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.641332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.623036                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   851838     31.44%     31.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   113766      4.20%     35.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    36555      1.35%     36.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78367      2.89%     39.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   112474      4.15%     44.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    56458      2.08%     46.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    96900      3.58%     49.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    64495      2.38%     52.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1298494     47.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2709347                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.502496                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.871490                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   426064                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                646768                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1358183                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                159553                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 118779                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11378328                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 118779                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   526289                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  588110                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2389                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1373525                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                100255                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10677147                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2802                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8055                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    732                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  42856                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13535757                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25472230                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15622156                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             59516                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107409                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7428348                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 88                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    420390                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               707081                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              577126                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             72522                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            51969                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9243315                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  72                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7742266                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            238975                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4362217                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5401787                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             45                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2709347                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.857613                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.880046                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1175216     43.38%     43.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               72852      2.69%     46.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              120544      4.45%     50.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              145190      5.36%     55.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              249591      9.21%     65.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              138063      5.10%     70.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              485747     17.93%     88.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              187557      6.92%     95.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              134587      4.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2709347                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  472859     99.72%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     18      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    687      0.14%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   423      0.09%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               142      0.03%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               41      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             50148      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6663494     86.07%     86.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     86.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1153      0.01%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 212      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  402      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  862      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  998      0.01%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 605      0.01%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                248      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               543985      7.03%     93.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              392933      5.08%     98.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45373      0.59%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41823      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7742266                       # Type of FU issued
system.cpu.iq.rate                           2.809058                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      474185                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061246                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18725524                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13495350                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7376917                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              181515                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             110356                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        87230                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8075486                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90817                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            28803                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       287678                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          104                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       268588                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           245                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 118779                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  541595                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5283                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9243387                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6695                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                707081                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               577126                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    629                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4410                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            104                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          46514                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        87775                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               134289                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7550757                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                564525                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            191509                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       962048                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   777718                       # Number of branches executed
system.cpu.iew.exec_stores                     397523                       # Number of stores executed
system.cpu.iew.exec_rate                     2.739574                       # Inst execution rate
system.cpu.iew.wb_sent                        7515622                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7464147                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5438858                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7980038                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.708150                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.681558                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4362299                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            118697                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2090599                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.334818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.935886                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       937984     44.87%     44.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       257164     12.30%     57.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       182752      8.74%     65.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148362      7.10%     73.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85637      4.10%     77.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        56859      2.72%     79.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62910      3.01%     82.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62336      2.98%     85.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       296595     14.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2090599                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2993062                       # Number of instructions committed
system.cpu.commit.committedOps                4881169                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727941                       # Number of memory references committed
system.cpu.commit.loads                        419403                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542927                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862924                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133662     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377781      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267242      5.47%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881169                       # Class of committed instruction
system.cpu.commit.bw_lim_events                296595                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11037472                       # The number of ROB reads
system.cpu.rob.rob_writes                    19113809                       # The number of ROB writes
system.cpu.timesIdled                             515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2993062                       # Number of Instructions Simulated
system.cpu.committedOps                       4881169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.920856                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.920856                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.085946                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.085946                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10273659                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6249241                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48541                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    46168                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3563839                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3242449                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2658144                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.778187                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              837885                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3469                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            241.535025                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186093                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   977.778187                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.954862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1690717                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1690717                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       527316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          527316                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307100                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       834416                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           834416                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       834416                       # number of overall hits
system.cpu.dcache.overall_hits::total          834416                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7770                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1438                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         9208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9208                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9208                       # number of overall misses
system.cpu.dcache.overall_misses::total          9208                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    499561656                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    499561656                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     98938111                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     98938111                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    598499767                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    598499767                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    598499767                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    598499767                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       535086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       535086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       843624                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       843624                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       843624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       843624                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014521                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014521                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004661                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004661                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010915                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010915                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010915                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010915                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64293.649421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64293.649421                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68802.580668                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68802.580668                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64997.802672                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64997.802672                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64997.802672                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64997.802672                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9963                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               199                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.065327                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1230                       # number of writebacks
system.cpu.dcache.writebacks::total              1230                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5719                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5719                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         5739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5739                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5739                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2051                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1418                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3469                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3469                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3469                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3469                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    150389824                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    150389824                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     96506896                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     96506896                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    246896720                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    246896720                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    246896720                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    246896720                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003833                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003833                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004112                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004112                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004112                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73325.121404                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73325.121404                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68058.459803                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68058.459803                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71172.303257                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71172.303257                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71172.303257                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71172.303257                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2445                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           696.473580                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              358663                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               844                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            424.956161                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   696.473580                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.680150                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.680150                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          738                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          688                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            718782                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           718782                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       357819                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          357819                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       357819                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           357819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       357819                       # number of overall hits
system.cpu.icache.overall_hits::total          357819                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1150                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1150                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1150                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1150                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1150                       # number of overall misses
system.cpu.icache.overall_misses::total          1150                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     94217084                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94217084                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     94217084                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94217084                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     94217084                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94217084                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       358969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       358969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       358969                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       358969                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       358969                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       358969                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003204                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003204                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003204                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003204                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003204                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003204                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81927.899130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81927.899130                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81927.899130                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81927.899130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81927.899130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81927.899130                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          106                       # number of writebacks
system.cpu.icache.writebacks::total               106                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          306                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          306                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          306                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          306                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          844                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          844                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          844                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          844                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          844                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          844                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73759527                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73759527                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73759527                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73759527                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73759527                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73759527                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002351                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002351                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002351                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002351                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002351                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002351                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87392.804502                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87392.804502                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87392.804502                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87392.804502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87392.804502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87392.804502                       # average overall mshr miss latency
system.cpu.icache.replacements                    106                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2706.793597                       # Cycle average of tags in use
system.l2.tags.total_refs                        6856                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3337                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.054540                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       760.911895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1945.881702                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.082605                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          523                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2757                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101837                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     58185                       # Number of tag accesses
system.l2.tags.data_accesses                    58185                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         1230                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1230                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          105                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              105                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               495                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   495                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               469                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  964                       # number of demand (read+write) hits
system.l2.demand_hits::total                      976                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                 964                       # number of overall hits
system.l2.overall_hits::total                     976                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 926                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              832                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1579                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2505                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3337                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               832                       # number of overall misses
system.l2.overall_misses::.cpu.data              2505                       # number of overall misses
system.l2.overall_misses::total                  3337                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     86724674                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      86724674                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     71891261                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     71891261                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    139583757                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    139583757                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     71891261                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    226308431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        298199692                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     71891261                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    226308431                       # number of overall miss cycles
system.l2.overall_miss_latency::total       298199692                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         1230                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1230                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          105                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          105                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         2048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              844                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3469                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4313                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             844                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3469                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4313                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.651654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.651654                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985782                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.770996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.770996                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.722110                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.773707                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.722110                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.773707                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93655.155508                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93655.155508                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86407.765625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86407.765625                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88400.099430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88400.099430                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86407.765625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90342.687026                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89361.609829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86407.765625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90342.687026                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89361.609829                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            926                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1579                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1579                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3337                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3337                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     74371834                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     74371834                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60792381                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60792381                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    118519897                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    118519897                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     60792381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    192891731                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    253684112                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60792381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    192891731                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    253684112                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.651654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.651654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.770996                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.770996                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.722110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.773707                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.722110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.773707                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80315.155508                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80315.155508                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73067.765625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73067.765625                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75060.099430                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75060.099430                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73067.765625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77002.687026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76021.609829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73067.765625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77002.687026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76021.609829                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3337                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2411                       # Transaction distribution
system.membus.trans_dist::ReadExReq               926                       # Transaction distribution
system.membus.trans_dist::ReadExResp              926                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2411                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3337                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3337    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3337                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2225779                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12751845                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         6864                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1838370726                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2892                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1230                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          106                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1421                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1421                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           844                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2048                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       300736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 361536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4313                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001855                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043033                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4305     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4313                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            6360512                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1688844                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6941469                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
