Starting Command: create_logic_tests 

INFO (TDA-005): Command Line Invocation: 
            create_logic_tests -testmode FULLSCAN -experiment rca_atpg -workdir /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts -stdout summary  [end TDA_005]

INFO (TDA-014): Cadence(R) Modus(TM) DFT Software Solution, Version 20.12-s002_1, built Feb 26 2021 (linux26_64) [end TDA_014]

INFO (TDA-015): Log File: /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/testresults/logs/log_create_logic_tests_FULLSCAN_rca_atpg_032724195045-335774000 [end TDA_015]

INFO (TDA-007): Job Information:
            Date Started: Wednesday Mar 27 19:50:45 2024  IST
            Host machine is centos.localdomain, x86_64 running Linux 4.18.0-408.el8.x86_64.
            This job is process number 449337.
[end TDA_007]

INFO (TDA-009): Options/Values information.
            (options marked with '*' have program generated values,
             options marked with '+' were specified to default.)

            -WORKDIR /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts
            -TESTMODE FULLSCAN
            -EXPERIMENT rca_atpg

            -LOGFILE /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/testresults/logs/log_create_logic_tests_FULLSCAN_rca_atpg_032724195045-335774000
            -STDOUT summary
[end TDA_009]


INFO (TFW-117): Modus checked out a Modus_Test license.  [end TFW_117] 
****************************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
****************************************************************************************************
****************************************************************************************************
                           Testmode Statistics: FULLSCAN

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   158            0            0            0          158   0.00   0.00

                            Global Statistics

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   158            0            0            0          158   0.00   0.00
****************************************************************************************************

*************************************************************************************************************
INFO (TTC-110): Starting Scan Test generation                                                   [end TTC_110] 

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global     Untested                       [end TDA_220] 
INFO (TDA-220):      1       1         42    26.58%   26.58%          116           00:00.08    [end TDA_220] 
INFO (TTC-110): Ending Scan Test generation                                                     [end TTC_110] 
*************************************************************************************************************

*************************************************************************************************************
INFO (TTC-110): Starting Static Logic Test generation                                           [end TTC_110] 

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global     Untested                       [end TDA_220] 
INFO (TDA-220):      6       5        116    99.99%   99.99%            0           00:00.09    [end TDA_220] 
INFO (TTC-110): Ending Static Logic Test generation - processing limit reached                  [end TTC_110] 
*************************************************************************************************************

****************************************************************************************************
                           Testmode Statistics: FULLSCAN

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   158          158            0            0            0 100.00 100.00

                            Global Statistics

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   158          158            0            0            0 100.00 100.00
****************************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Scan                                           1
 Logic                                          5
----------------------------------------------------------
 Total                                          6

(I) File(s) generated (bytes and name):

          61440 /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/tbdata/faultStatus.FULLSCAN.rca_atpg
           9950 /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/tbdata/TBDbin.FULLSCAN.rca_atpg

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            6,244,416  bytes

                      CPU Time =    0:00:00.04
                  Elapsed Time =    0:00:00.29                    [end TDA_001]

     Date Ended:  Wednesday Mar 27 19:50:45 2024  IST

INFO (TFW-119): Modus checked in a Modus_Test license.  [end TFW_119] 



-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      6 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -   
      1 INFO (TFW-117): Modus checked out a Modus_Test license.   
      1 INFO (TFW-119): Modus checked in a Modus_Test license.   
      4 INFO (TTC-110): Starting Scan Test generation                                                    

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
