// @generated
#![cfg_attr(not(test), no_std)]

pub mod alderlake_gracemont;
pub mod bonnell;
pub mod broadwell;
pub mod broadwellde;
pub mod broadwellx;
pub mod elkhartlake;
pub mod emeraldrapids;
pub mod goldmont;
pub mod goldmontplus;
pub mod grandridge;
pub mod graniterapids;
pub mod haswell;
pub mod haswellx;
pub mod icelake;
pub mod icelakex;
pub mod ivybridge;
pub mod ivytown;
pub mod jaketown;
pub mod knightslanding;
pub mod nehalem_ep;
pub mod nehalem_ex;
pub mod rocketlake;
pub mod sandybridge;
pub mod sapphirerapids;
pub mod sierraforest;
pub mod silvermont;
pub mod skylake;
pub mod skylakex;
pub mod snowridgex;
pub mod tigerlake;
pub mod westmere_ep_dp;
pub mod westmere_ep_sp;
pub mod westmere_ex;

#[derive(Debug, Clone, Copy, PartialEq)]
pub enum Event {
    Cycles,
    Instructions,
    AguBypassCancelCount,
    ArithDividerUops,
    ArithFpDividerActive,
    ArithFpuDivActive,
    ArithIdivActive,
    ArithIntDividerActive,
    AssistsFp,
    AssistsPageFault,
    AssistsSseAvxMix,
    AvxInstsAll,
    BaclearsAll,
    BaclearsCond,
    BaclearsIndirect,
    BaclearsReturn,
    BaclearsUncond,
    BrInstExecAllBranches,
    BrInstExecAllConditional,
    BrInstExecAllDirectJmp,
    BrInstExecAllDirectNearCall,
    BrInstExecAllIndirectJumpNonCallRet,
    BrInstExecAllIndirectNearReturn,
    BrInstExecAny,
    BrInstExecDirectNearCall,
    BrInstExecIndirectNearCall,
    BrInstExecNearCalls,
    BrInstExecNontakenConditional,
    BrInstExecTaken,
    BrInstExecTakenConditional,
    BrInstExecTakenDirectJump,
    BrInstExecTakenDirectNearCall,
    BrInstExecTakenIndirectJumpNonCallRet,
    BrInstExecTakenIndirectNearCall,
    BrInstExecTakenIndirectNearReturn,
    BrInstRetiredAllBranches,
    BrInstRetiredAllBranchesPebs,
    BrInstRetiredAllTakenBranches,
    BrInstRetiredCall,
    BrInstRetiredCondNtaken,
    BrInstRetiredConditional,
    BrInstRetiredIndCall,
    BrInstRetiredIndirectCall,
    BrInstRetiredJcc,
    BrInstRetiredNearCallR3,
    BrInstRetiredNonReturnInd,
    BrInstRetiredNotTaken,
    BrInstRetiredRelCall,
    BrInstRetiredReturn,
    BrInstRetiredTakenJcc,
    BrInstTypeRetiredCondTaken,
    BrInstTypeRetiredDirCall,
    BrInstTypeRetiredIndCall,
    BrMispExecAllBranches,
    BrMispExecAllConditional,
    BrMispExecAllDirectNearCall,
    BrMispExecAllIndirectJumpNonCallRet,
    BrMispExecAny,
    BrMispExecDirectNearCall,
    BrMispExecIndirect,
    BrMispExecIndirectNearCall,
    BrMispExecNearCalls,
    BrMispExecNontakenConditional,
    BrMispExecTaken,
    BrMispExecTakenConditional,
    BrMispExecTakenDirectNearCall,
    BrMispExecTakenIndirectJumpNonCallRet,
    BrMispExecTakenIndirectNearCall,
    BrMispExecTakenReturnNear,
    BrMispRetiredAllBranches,
    BrMispRetiredAllBranchesCost,
    BrMispRetiredAllBranchesPebs,
    BrMispRetiredCall,
    BrMispRetiredCondCost,
    BrMispRetiredCondNtaken,
    BrMispRetiredCondNtakenCost,
    BrMispRetiredCondTakenCost,
    BrMispRetiredConditional,
    BrMispRetiredFarBranch,
    BrMispRetiredIndCall,
    BrMispRetiredIndirectCallCost,
    BrMispRetiredIndirectCost,
    BrMispRetiredJcc,
    BrMispRetiredNearCall,
    BrMispRetiredNearTakenCost,
    BrMispRetiredNonReturnInd,
    BrMispRetiredNotTaken,
    BrMispRetiredRelCall,
    BrMispRetiredRet,
    BrMispRetiredRetCost,
    BrMispRetiredReturn,
    BrMispRetiredTaken,
    BrMispRetiredTakenJcc,
    BrMisspTypeRetiredCondTaken,
    BtclearAny,
    BusBnrDrvAllAgents,
    BusDataRcvSelf,
    BusDrdyClocksAllAgents,
    BusHitDrvAllAgents,
    BusHitmDrvAllAgents,
    BusIoWaitSelf,
    BusLockAll,
    BusLockBlockCycles,
    BusLockClocksAllAgents,
    BusLockClocksSelf,
    BusLockCyclesOtherBlock,
    BusLockCyclesSelfBlock,
    BusLockLockCycles,
    BusLockSelfLocks,
    BusRequestOutstandingAllAgents,
    BusRequestOutstandingSelf,
    BusTransAnyAllAgents,
    BusTransAnySelf,
    BusTransBrdAllAgents,
    BusTransBrdSelf,
    BusTransBurstAllAgents,
    BusTransBurstSelf,
    BusTransDefAllAgents,
    BusTransDefSelf,
    BusTransIfetchAllAgents,
    BusTransIfetchSelf,
    BusTransInvalAllAgents,
    BusTransInvalSelf,
    BusTransIoAllAgents,
    BusTransIoSelf,
    BusTransMemAllAgents,
    BusTransMemSelf,
    BusTransPAllAgents,
    BusTransPSelf,
    BusTransPwrAllAgents,
    BusTransPwrSelf,
    BusTransRfoAllAgents,
    BusTransRfoSelf,
    BusTransWbAllAgents,
    BusTransWbSelf,
    BusqEmptySelf,
    C0StallsLoadDramHit,
    C0StallsLoadL2Hit,
    C0StallsLoadLlcHit,
    CorePowerLvl0TurboLicense,
    CorePowerLvl1TurboLicense,
    CorePowerLvl2TurboLicense,
    CorePowerThrottle,
    CoreRejectL2QAll,
    CoreRejectL2QAny,
    CoreSnoopResponseIFwdFe,
    CoreSnoopResponseIFwdM,
    CoreSnoopResponseIHitFse,
    CoreSnoopResponseMiss,
    CoreSnoopResponseRspIfwdfe,
    CoreSnoopResponseRspIfwdm,
    CoreSnoopResponseRspIhitfse,
    CoreSnoopResponseRspIhiti,
    CoreSnoopResponseRspSfwdfe,
    CoreSnoopResponseRspSfwdm,
    CoreSnoopResponseRspShitfse,
    CoreSnoopResponseSFwdFe,
    CoreSnoopResponseSFwdM,
    CoreSnoopResponseSHitFse,
    CplCyclesRing0,
    CplCyclesRing0Trans,
    CplCyclesRing123,
    CpuClkThreadUnhaltedOneThreadActive,
    CpuClkThreadUnhaltedRefXclk,
    CpuClkThreadUnhaltedRefXclkAny,
    CpuClkUnhaltedC01,
    CpuClkUnhaltedC02,
    CpuClkUnhaltedC0Wait,
    CpuClkUnhaltedCore,
    CpuClkUnhaltedCoreP,
    CpuClkUnhaltedDistributed,
    CpuClkUnhaltedOneThreadActive,
    CpuClkUnhaltedPause,
    CpuClkUnhaltedPauseInst,
    CpuClkUnhaltedRef,
    CpuClkUnhaltedRefDistributed,
    CpuClkUnhaltedRefTsc,
    CpuClkUnhaltedRefTscP,
    CpuClkUnhaltedRefXclk,
    CpuClkUnhaltedRefXclkAny,
    CpuClkUnhaltedRing0Trans,
    CpuClkUnhaltedThread,
    CpuClkUnhaltedThreadAny,
    CpuClkUnhaltedThreadP,
    CpuClkUnhaltedThreadPAny,
    CycleActivityCyclesL1DMiss,
    CycleActivityCyclesL2Miss,
    CycleActivityCyclesL2Pending,
    CycleActivityCyclesL3Miss,
    CycleActivityCyclesLdmPending,
    CycleActivityCyclesNoDispatch,
    CycleActivityCyclesNoExecute,
    CycleActivityStallsL1DMiss,
    CycleActivityStallsL2Miss,
    CycleActivityStallsL2Pending,
    CycleActivityStallsL3Miss,
    CycleActivityStallsLdmPending,
    CycleActivityStallsTotal,
    CyclesDivBusyAny,
    CyclesDivBusyFpdiv,
    CyclesDivBusyIdiv,
    DecodeLcp,
    DecodeMsBusy,
    DecodeRestrictionPredecodeWrong,
    DivAr,
    Dl1DirtyEviction,
    Dl1Replacement,
    DsbFillAllCancel,
    DsbFillExceedDsbLines,
    DsbFillOtherCancel,
    DtlbLoadMissesDemandLdWalkCompleted,
    DtlbLoadMissesDemandLdWalkDuration,
    DtlbLoadMissesLargePageWalkCompleted,
    DtlbLoadMissesPdeCacheMiss,
    DtlbLoadMissesStlbHit2M,
    DtlbLoadMissesStlbHit4K,
    DtlbLoadMissesWalkCompleted1Gb,
    DtlbMissesLargeWalkCompleted,
    DtlbMissesPdeMiss,
    DtlbMissesStlbHit,
    DtlbStoreMissesMissCausesAWalk,
    DtlbStoreMissesPdeCacheMiss,
    DtlbStoreMissesStlbHit2M,
    DtlbStoreMissesStlbHit4K,
    DtlbStoreMissesWalkCompleted1Gb,
    EptEpdeHit,
    EptEpdeMiss,
    EptEpdpeHit,
    EptEpdpeMiss,
    EptWalkCycles,
    EptWalkPending,
    ExeActivity1PortsUtil,
    ExeActivity2PortsUtil,
    ExeActivity3PortsUtil,
    ExeActivity4PortsUtil,
    ExeActivityBoundOnLoads,
    ExeAmxBusy,
    ExtSnoopAllAgentsAny,
    ExtSnoopAllAgentsClean,
    ExtSnoopAllAgentsHit,
    ExtSnoopAllAgentsHitm,
    FpArithDispatchedPort0,
    FpArithDispatchedPort1,
    FpArithDispatchedPort5,
    FpArithDispatchedV0,
    FpArithDispatchedV1,
    FpArithDispatchedV2,
    FpArithInstRetired128BPackedDouble,
    FpArithInstRetired128BPackedSingle,
    FpArithInstRetired2128BPackedHalf,
    FpArithInstRetired2256BPackedHalf,
    FpArithInstRetired2512BPackedHalf,
    FpArithInstRetired256BPackedDouble,
    FpArithInstRetired256BPackedSingle,
    FpArithInstRetired2ComplexScalarHalf,
    FpArithInstRetired2Scalar,
    FpArithInstRetired2ScalarHalf,
    FpArithInstRetired2Vector,
    FpArithInstRetired4Flops,
    FpArithInstRetired512BPackedDouble,
    FpArithInstRetired512BPackedSingle,
    FpArithInstRetiredDouble,
    FpArithInstRetiredPacked,
    FpArithInstRetiredScalar,
    FpArithInstRetiredScalarDouble,
    FpArithInstRetiredScalarSingle,
    FpArithInstRetiredSingle,
    FpArithInstRetiredVector,
    FpAssistAny,
    FpAssistAr,
    FpAssistSimdInput,
    FpAssistSimdOutput,
    FpAssistX87Input,
    FpAssistX87Output,
    FpCompOpsExeSseDoublePrecision,
    FpCompOpsExeSseFpPacked,
    FpCompOpsExeSseFpScalar,
    FpCompOpsExeSsePackedDouble,
    FpCompOpsExeSsePackedSingle,
    FpCompOpsExeSseScalarDouble,
    FpCompOpsExeSseScalarSingle,
    FpCompOpsExeSseSinglePrecision,
    FpCompOpsExeX87,
    FpFlopsRetiredAll,
    FpFlopsRetiredDp,
    FpFlopsRetiredFp32,
    FpFlopsRetiredFp64,
    FpFlopsRetiredSp,
    FpInstRetired128BDp,
    FpInstRetired128BSp,
    FpInstRetired256BDp,
    FpInstRetired32BSp,
    FpInstRetired64BDp,
    FrontendRetiredAnyAnt,
    FrontendRetiredLateSwpf,
    FrontendRetiredLatencyGe2BubblesGe2,
    FrontendRetiredLatencyGe2BubblesGe3,
    FrontendRetiredMispAnt,
    HleRetiredAborted,
    HleRetiredAbortedEvents,
    HleRetiredAbortedMem,
    HleRetiredAbortedMemtype,
    HleRetiredAbortedMisc1,
    HleRetiredAbortedMisc2,
    HleRetiredAbortedMisc3,
    HleRetiredAbortedMisc4,
    HleRetiredAbortedMisc5,
    HleRetiredAbortedTimer,
    HleRetiredAbortedUnfriendly,
    HleRetiredCommit,
    HleRetiredStart,
    HwInterruptsMasked,
    HwInterruptsPendingAndMasked,
    HwInterruptsReceived,
    HwPreReqDl1Miss,
    Icache16BIfdataStall,
    Icache64BIftagHit,
    Icache64BIftagMiss,
    Icache64BIftagStall,
    IcacheAccesses,
    IcacheDataStallPeriods,
    IcacheDataStalls,
    IcacheHit,
    IcacheIfdataStall,
    IcacheIfetchStall,
    IcacheMisses,
    IcacheTagStalls,
    IdiMiscWbDowngrade,
    IdiMiscWbUpgrade,
    IdqAllDsbCycles4Uops,
    IdqAllDsbCyclesAnyUops,
    IdqAllMiteCycles4Uops,
    IdqAllMiteCyclesAnyUops,
    IdqBubblesCore,
    IdqBubblesCycles0UopsDelivCore,
    IdqBubblesCyclesFeWasOk,
    IdqDsbCycles,
    IdqDsbUops,
    IdqEmpty,
    IdqMiteAllUops,
    IdqMiteCycles,
    IdqMiteCyclesAny,
    IdqMiteUops,
    IdqMsCycles,
    IdqMsDsbCycles,
    IdqMsDsbOccur,
    IdqMsDsbUops,
    IdqMsMiteUops,
    IdqUopsNotDeliveredCore,
    IdqUopsNotDeliveredCyclesFeWasOk,
    IdqUopsNotDeliveredCyclesGe1UopDelivCore,
    IdqUopsNotDeliveredCyclesLe1UopDelivCore,
    IdqUopsNotDeliveredCyclesLe2UopDelivCore,
    IdqUopsNotDeliveredCyclesLe3UopDelivCore,
    IldStallIqFull,
    IldStallLcp,
    InstRetiredAny,
    InstRetiredAnyP,
    InstRetiredAnyPs,
    InstRetiredMacroFused,
    InstRetiredNop,
    InstRetiredRepIteration,
    InstRetiredStallCycles,
    InstRetiredTotalCyclesPs,
    InstRetiredX87,
    InstsWrittenToIqInsts,
    IntMiscAllRecoveryCycles,
    IntMiscMbaStalls,
    IntMiscRecoveryStallsCount,
    IntMiscUnknownBranchCycles,
    IntVecRetired128Bit,
    IntVecRetired256Bit,
    IntVecRetiredAdd128,
    IntVecRetiredAdd256,
    IntVecRetiredMul256,
    IntVecRetiredShuffles,
    IntVecRetiredVnni128,
    IntVecRetiredVnni256,
    IssueSlotsNotConsumedAny,
    IssueSlotsNotConsumedRecovery,
    IssueSlotsNotConsumedResourceFull,
    ItlbFills,
    ItlbItlbFlush,
    ItlbMiss,
    ItlbMissRetired,
    ItlbMissesLargePageWalkCompleted,
    ItlbMissesLargeWalkCompleted,
    ItlbMissesMissCausedWalk,
    ItlbMissesMissCausesAWalk,
    ItlbMissesPdeCacheMiss,
    ItlbMissesStlbHit2M,
    ItlbMissesStlbHit4K,
    ItlbMissesWalkCompleted1G,
    ItlbMissesWalkCompleted1Gb,
    L1DAllMReplacement,
    L1DAllocatedInM,
    L1DBlocksBankConflictCycles,
    L1DCacheAllCacheRef,
    L1DCacheAllRef,
    L1DCacheEvict,
    L1DCacheLd,
    L1DCacheReplm,
    L1DCacheSt,
    L1DEviction,
    L1DHwpfMiss,
    L1DPendMissFbFullPeriods,
    L1DPendMissL2Stall,
    L1DPendMissL2Stalls,
    L1DPendMissPending,
    L1DPendMissPendingCycles,
    L1DPendMissPendingCyclesAny,
    L1DPendMissRequestFbFull,
    L1DReplacement,
    L2AdsSelf,
    L2DataRqstsAny,
    L2DataRqstsPrefetchEState,
    L2DataRqstsPrefetchIState,
    L2DataRqstsPrefetchMState,
    L2DataRqstsPrefetchMesi,
    L2DataRqstsPrefetchSState,
    L2DataRqstsSelfEState,
    L2DataRqstsSelfIState,
    L2DataRqstsSelfMState,
    L2DataRqstsSelfMesi,
    L2DataRqstsSelfSState,
    L2DbusBusyRdSelf,
    L2DbusBusySelf,
    L2DemandRqstsWbHit,
    L2IfetchSelfEState,
    L2IfetchSelfIState,
    L2IfetchSelfMState,
    L2IfetchSelfMesi,
    L2IfetchSelfSState,
    L2L1DWbRqstsAll,
    L2L1DWbRqstsHitE,
    L2L1DWbRqstsHitM,
    L2L1DWbRqstsHitS,
    L2L1DWbRqstsMiss,
    L2LdIfetchSelfEState,
    L2LdIfetchSelfIState,
    L2LdIfetchSelfMState,
    L2LdIfetchSelfMesi,
    L2LdIfetchSelfSState,
    L2LdSelfAnyEState,
    L2LdSelfAnyIState,
    L2LdSelfAnyMState,
    L2LdSelfAnyMesi,
    L2LdSelfAnySState,
    L2LdSelfDemandEState,
    L2LdSelfDemandIState,
    L2LdSelfDemandMState,
    L2LdSelfDemandMesi,
    L2LdSelfDemandSState,
    L2LdSelfPrefetchEState,
    L2LdSelfPrefetchIState,
    L2LdSelfPrefetchMState,
    L2LdSelfPrefetchMesi,
    L2LdSelfPrefetchSState,
    L2LinesInE,
    L2LinesInI,
    L2LinesInS,
    L2LinesInSelfAny,
    L2LinesInSelfDemand,
    L2LinesInSelfPrefetch,
    L2LinesOutDirtyAll,
    L2LinesOutPfClean,
    L2LinesOutPfDirty,
    L2LinesOutSelfAny,
    L2LinesOutSelfDemand,
    L2LinesOutSelfPrefetch,
    L2LinesOutUselessPref,
    L2LockSelfEState,
    L2LockSelfIState,
    L2LockSelfMState,
    L2LockSelfMesi,
    L2LockSelfSState,
    L2MLinesInSelf,
    L2MLinesOutSelfAny,
    L2MLinesOutSelfDemand,
    L2MLinesOutSelfPrefetch,
    L2NoReqSelf,
    L2PrefetcherAllocXq,
    L2RejectBusqSelfAnyEState,
    L2RejectBusqSelfAnyIState,
    L2RejectBusqSelfAnyMState,
    L2RejectBusqSelfAnyMesi,
    L2RejectBusqSelfAnySState,
    L2RejectBusqSelfDemandEState,
    L2RejectBusqSelfDemandIState,
    L2RejectBusqSelfDemandMState,
    L2RejectBusqSelfDemandMesi,
    L2RejectBusqSelfDemandSState,
    L2RejectBusqSelfPrefetchEState,
    L2RejectBusqSelfPrefetchIState,
    L2RejectBusqSelfPrefetchMState,
    L2RejectBusqSelfPrefetchMesi,
    L2RejectBusqSelfPrefetchSState,
    L2RejectXqAll,
    L2RejectXqAny,
    L2RequestRejects,
    L2RequestsMiss,
    L2RequestsReference,
    L2RequestsRejectAll,
    L2RqstsAllDemandMiss,
    L2RqstsAllDemandReferences,
    L2RqstsAllHwpf,
    L2RqstsDemandDataRdMiss,
    L2RqstsHit,
    L2RqstsHwpfMiss,
    L2RqstsIfetchHit,
    L2RqstsIfetchMiss,
    L2RqstsIfetches,
    L2RqstsL2PfHit,
    L2RqstsL2PfMiss,
    L2RqstsPrefetchHit,
    L2RqstsPrefetchMiss,
    L2RqstsPrefetches,
    L2RqstsReferences,
    L2RqstsSelfAnyEState,
    L2RqstsSelfAnyIState,
    L2RqstsSelfAnyMState,
    L2RqstsSelfAnyMesi,
    L2RqstsSelfAnySState,
    L2RqstsSelfDemandEState,
    L2RqstsSelfDemandIState,
    L2RqstsSelfDemandMState,
    L2RqstsSelfDemandMesi,
    L2RqstsSelfDemandSState,
    L2RqstsSelfPrefetchEState,
    L2RqstsSelfPrefetchIState,
    L2RqstsSelfPrefetchMState,
    L2RqstsSelfPrefetchMesi,
    L2RqstsSelfPrefetchSState,
    L2RqstsSwpfHit,
    L2RqstsSwpfMiss,
    L2StSelfEState,
    L2StSelfIState,
    L2StSelfMState,
    L2StSelfMesi,
    L2StSelfSState,
    L2StoreLockRqstsAll,
    L2StoreLockRqstsHitE,
    L2StoreLockRqstsHitM,
    L2StoreLockRqstsMiss,
    L2TransAllPf,
    L2TransAllRequests,
    L2TransCodeRd,
    L2TransDemandDataRd,
    L2TransL1DWb,
    L2TransL2Fill,
    L2TransRfo,
    L2TransactionsAny,
    L2TransactionsFill,
    L2TransactionsL1DWb,
    L2TransactionsWb,
    L2WriteLockEState,
    L2WriteLockHit,
    L2WriteLockIState,
    L2WriteLockMState,
    L2WriteLockMesi,
    L2WriteLockSState,
    LbrInsertsAny,
    LdBlocks4KAlias,
    LdBlocksAddressAlias,
    LdBlocksAll,
    LdBlocksAllBlock,
    LdBlocksDataUnknown,
    LdBlocksDtlbMiss,
    LdBlocksPartialAddressAlias,
    LdBlocksPartialAllStaBlock,
    LdBlocksUtlbMiss,
    LdHeadAnyAtRet,
    LdHeadDtlbMissAtRet,
    LdHeadL1BoundAtRet,
    LdHeadL1MissAtRet,
    LdHeadOtherAtRet,
    LdHeadPgwalkAtRet,
    LdHeadStAddrAtRet,
    LoadHitPreHwPf,
    LoadHitPreSwPf,
    LoadHitPrefetchSwpf,
    LockCyclesCacheLockDuration,
    LockCyclesSplitLockUcLockDuration,
    LongestLatCacheMiss,
    LongestLatCacheReference,
    LsdCycles4Uops,
    LsdCyclesActive,
    LsdUops,
    MachineClearsAny,
    MachineClearsCount,
    MachineClearsCycles,
    MachineClearsDisambiguation,
    MachineClearsFpAssist,
    MachineClearsMaskmov,
    MachineClearsMemoryOrdering,
    MachineClearsMrnNuke,
    MachineClearsPageFault,
    MachineClearsSlow,
    MemBoundStallsIfetch,
    MemBoundStallsIfetchAll,
    MemBoundStallsIfetchDramHit,
    MemBoundStallsIfetchLlcMiss,
    MemBoundStallsLoad,
    MemBoundStallsLoadAll,
    MemBoundStallsLoadDramHit,
    MemBoundStallsLoadL2Hit,
    MemBoundStallsLoadLlcMiss,
    MemBoundStallsStoreBufferFull,
    MemInstRetiredAllLoads,
    MemInstRetiredAllStores,
    MemInstRetiredAny,
    MemInstRetiredLockLoads,
    MemInstRetiredSplitLoads,
    MemInstRetiredSplitStores,
    MemInstRetiredStlbHitLoads,
    MemInstRetiredStlbHitStores,
    MemInstRetiredStlbMissLoads,
    MemInstRetiredStlbMissStores,
    MemLoadCompletedL1MissAny,
    MemLoadL3HitRetiredXsnpFwd,
    MemLoadL3HitRetiredXsnpHit,
    MemLoadL3HitRetiredXsnpHitm,
    MemLoadL3HitRetiredXsnpMiss,
    MemLoadL3HitRetiredXsnpNoFwd,
    MemLoadL3HitRetiredXsnpNone,
    MemLoadL3MissRetiredLocalDram,
    MemLoadL3MissRetiredRemoteDram,
    MemLoadL3MissRetiredRemoteFwd,
    MemLoadL3MissRetiredRemoteHitm,
    MemLoadL3MissRetiredRemotePmm,
    MemLoadMiscRetiredUc,
    MemLoadRetiredDtlbMiss,
    MemLoadRetiredFbHit,
    MemLoadRetiredHitLfb,
    MemLoadRetiredL1Hit,
    MemLoadRetiredL1Miss,
    MemLoadRetiredL2Hit,
    MemLoadRetiredL2Miss,
    MemLoadRetiredL3Hit,
    MemLoadRetiredL3Miss,
    MemLoadRetiredLlcMiss,
    MemLoadRetiredLocalPmm,
    MemLoadUopsL3HitRetiredXsnpHit,
    MemLoadUopsL3HitRetiredXsnpHitm,
    MemLoadUopsL3HitRetiredXsnpMiss,
    MemLoadUopsL3HitRetiredXsnpNone,
    MemLoadUopsL3MissRetiredLocalDram,
    MemLoadUopsL3MissRetiredRemoteDram,
    MemLoadUopsL3MissRetiredRemoteFwd,
    MemLoadUopsL3MissRetiredRemoteHitm,
    MemLoadUopsLlcHitRetiredXsnpHit,
    MemLoadUopsLlcHitRetiredXsnpHitm,
    MemLoadUopsLlcHitRetiredXsnpMiss,
    MemLoadUopsLlcHitRetiredXsnpNone,
    MemLoadUopsLlcMissRetiredRemoteFwd,
    MemLoadUopsLlcMissRetiredRemoteHitm,
    MemLoadUopsMiscRetiredLlcMiss,
    MemLoadUopsRetiredDramHit,
    MemLoadUopsRetiredHitLfb,
    MemLoadUopsRetiredHitm,
    MemLoadUopsRetiredL1Hit,
    MemLoadUopsRetiredL2Hit,
    MemLoadUopsRetiredL3Miss,
    MemLoadUopsRetiredLlcHit,
    MemLoadUopsRetiredLlcMiss,
    MemSchedulerBlockAll,
    MemSchedulerBlockLdBuf,
    MemSchedulerBlockRsv,
    MemSchedulerBlockStBuf,
    MemStoreRetiredL2Hit,
    MemTransRetiredLoadLatencyGt1024,
    MemTransRetiredLoadLatencyGt128,
    MemTransRetiredLoadLatencyGt16,
    MemTransRetiredLoadLatencyGt2048,
    MemTransRetiredLoadLatencyGt256,
    MemTransRetiredLoadLatencyGt32,
    MemTransRetiredLoadLatencyGt4,
    MemTransRetiredLoadLatencyGt512,
    MemTransRetiredLoadLatencyGt64,
    MemTransRetiredLoadLatencyGt8,
    MemTransRetiredPreciseStore,
    MemTransRetiredStoreSample,
    MemUopRetiredAny,
    MemUopsRetiredAll,
    MemUopsRetiredDtlbMiss,
    MemUopsRetiredDtlbMissStores,
    MemUopsRetiredHitm,
    MemUopsRetiredL1MissLoads,
    MemUopsRetiredL2HitLoads,
    MemUopsRetiredL2MissLoads,
    MemUopsRetiredLoadLatencyGt1024,
    MemUopsRetiredLoadLatencyGt128,
    MemUopsRetiredLoadLatencyGt16,
    MemUopsRetiredLoadLatencyGt2048,
    MemUopsRetiredLoadLatencyGt256,
    MemUopsRetiredLoadLatencyGt32,
    MemUopsRetiredLoadLatencyGt4,
    MemUopsRetiredLoadLatencyGt512,
    MemUopsRetiredLoadLatencyGt64,
    MemUopsRetiredLoadLatencyGt8,
    MemUopsRetiredLockLoads,
    MemUopsRetiredSplit,
    MemUopsRetiredSplitLoads,
    MemUopsRetiredSplitStores,
    MemUopsRetiredStlbMissLoads,
    MemUopsRetiredStlbMissStores,
    MemUopsRetiredStoreLatency,
    MemUopsRetiredUtlbMiss,
    MemUopsRetiredUtlbMissLoads,
    MemoryActivityCyclesL1DMiss,
    MemoryActivityStallsL1DMiss,
    MemoryActivityStallsL2Miss,
    MemoryActivityStallsL3Miss,
    MemoryDisambiguationHistoryReset,
    MisalignMemRefLoadPageSplit,
    MisalignMemRefLoads,
    MisalignMemRefStorePageSplit,
    MisalignMemRefStores,
    Misc2RetiredLfence,
    MiscRetiredPauseInst,
    MoveEliminationIntEliminated,
    MoveEliminationIntNotEliminated,
    MoveEliminationSimdEliminated,
    MoveEliminationSimdNotEliminated,
    MsDecodedMsEntry,
    MulAr,
    NoAllocCyclesMispredicts,
    NoAllocCyclesRatStall,
    NoAllocCyclesRobFull,
    OffcoreRequestsAllDataRd,
    OffcoreRequestsAny,
    OffcoreRequestsAnyRfo,
    OffcoreRequestsBufferSqFull,
    OffcoreRequestsDataRd,
    OffcoreRequestsL1DWriteback,
    OffcoreRequestsOutstandingDataRd,
    OffcoreRequestsOutstandingDemandDataRdC6,
    OffcoreRequestsOutstandingDemandDataRdGe6,
    OffcoreRequestsOutstandingL3MissDemandDataRdGe6,
    OffcoreRequestsUncachedMem,
    OtherAssistsAny,
    OtherAssistsAvxStore,
    OtherAssistsItlbMissRetired,
    PageWalkerLoadsDtlbL1,
    PageWalkerLoadsDtlbL2,
    PageWalkerLoadsDtlbL3,
    PageWalkerLoadsDtlbMemory,
    PageWalkerLoadsEptDtlbL1,
    PageWalkerLoadsEptDtlbL2,
    PageWalkerLoadsEptDtlbL3,
    PageWalkerLoadsEptDtlbMemory,
    PageWalkerLoadsEptItlbL1,
    PageWalkerLoadsEptItlbL2,
    PageWalkerLoadsEptItlbL3,
    PageWalkerLoadsEptItlbMemory,
    PageWalkerLoadsItlbL1,
    PageWalkerLoadsItlbL2,
    PageWalkerLoadsItlbL3,
    PageWalkerLoadsItlbMemory,
    PageWalksCycles,
    PageWalksDSideCycles,
    PageWalksDSideWalks,
    PageWalksISideCycles,
    PageWalksISideWalks,
    PageWalksLlcMiss,
    PageWalksWalks,
    PartialRatStallsFlagsMergeUop,
    PartialRatStallsFlagsMergeUopCycles,
    PartialRatStallsMulSingleUop,
    PartialRatStallsScoreboard,
    PartialRatStallsSlowLeaWindow,
    RecycleqAnyLd,
    RecycleqAnySt,
    RecycleqLdBlockStForward,
    RecycleqLdBlockStdNotready,
    RecycleqLdSplits,
    RecycleqLock,
    RecycleqStSplits,
    RecycleqStaFull,
    RehabqAnyLd,
    RehabqAnySt,
    RehabqLdBlockStForward,
    RehabqLdBlockStdNotready,
    RehabqLdSplits,
    RehabqLock,
    RehabqStSplits,
    RehabqStaFull,
    ResourceStalls2AllFlEmpty,
    ResourceStalls2AllPrfControl,
    ResourceStalls2BobFull,
    ResourceStalls2OooRsrc,
    ResourceStallsAny,
    ResourceStallsFpcw,
    ResourceStallsLb,
    ResourceStallsLbSb,
    ResourceStallsMemRs,
    ResourceStallsMxcsr,
    ResourceStallsOooRsrc,
    ResourceStallsOther,
    ResourceStallsRob,
    ResourceStallsRobFull,
    ResourceStallsRs,
    ResourceStallsSb,
    ResourceStallsScoreboard,
    RobMiscEventsLbrInserts,
    RobMiscEventsPauseInst,
    RsEmpty,
    RsEmptyCount,
    RsEmptyCycles,
    RsEmptyResource,
    RsEventsEmptyCycles,
    RsEventsEmptyEnd,
    RsFullStallAll,
    RsFullStallMec,
    RtmRetiredAborted,
    RtmRetiredAbortedEvents,
    RtmRetiredAbortedMem,
    RtmRetiredAbortedMemtype,
    RtmRetiredAbortedMisc1,
    RtmRetiredAbortedMisc2,
    RtmRetiredAbortedMisc3,
    RtmRetiredAbortedMisc4,
    RtmRetiredAbortedMisc5,
    RtmRetiredAbortedTimer,
    RtmRetiredAbortedUnfriendly,
    RtmRetiredCommit,
    RtmRetiredStart,
    SerializationC01MsScb,
    SerializationNonC01MsScb,
    SimdFp256PackedDouble,
    SimdFp256PackedSingle,
    SimdInstRetiredVector,
    SimdInt128PackedArith,
    SimdInt128PackedLogical,
    SimdInt128ShuffleMove,
    SimdInt64PackedArith,
    SimdInt64PackedLogical,
    SimdInt64ShuffleMove,
    SimdSatUopExecAr,
    SimdUopTypeExecArithmeticAr,
    SimdUopTypeExecArithmeticS,
    SimdUopTypeExecLogicalAr,
    SimdUopTypeExecLogicalS,
    SimdUopTypeExecMulAr,
    SimdUopTypeExecPackAr,
    SimdUopTypeExecShiftAr,
    SimdUopTypeExecUnpackAr,
    SimdUopsExecAr,
    SnoopStallDrvAllAgents,
    SnoopStallDrvSelf,
    SqMiscSplitLock,
    SqMiscSqFull,
    SsexUopsRetiredVectorInteger,
    SwPrefetchAccessAny,
    ThermalTrip,
    TlbFlushDtlbThread,
    TlbFlushStlbAny,
    TlbFlushesStlbAny,
    TopdownBackendBoundSlots,
    TopdownBadSpecSlots,
    TopdownBadSpeculationAllP,
    TopdownBadSpeculationFastnuke,
    TopdownBadSpeculationMispredict,
    TopdownBadSpeculationMonuke,
    TopdownBadSpeculationNuke,
    TopdownBeBoundAll,
    TopdownBeBoundAllP,
    TopdownBeBoundAllocRestrictions,
    TopdownBeBoundMemScheduler,
    TopdownBeBoundNonMemScheduler,
    TopdownBeBoundRegister,
    TopdownBeBoundReorderBuffer,
    TopdownBeBoundSerialization,
    TopdownBeBoundStoreBuffer,
    TopdownBrMispredictSlots,
    TopdownFeBoundAll,
    TopdownFeBoundAllP,
    TopdownFeBoundBranchDetect,
    TopdownFeBoundBranchResteer,
    TopdownFeBoundCisc,
    TopdownFeBoundDecode,
    TopdownFeBoundFrontendBandwidth,
    TopdownFeBoundFrontendLatency,
    TopdownFeBoundIcache,
    TopdownFeBoundItlb,
    TopdownFeBoundItlbMiss,
    TopdownFeBoundOther,
    TopdownFeBoundPredecode,
    TopdownMemoryBoundSlots,
    TopdownRetiringAllP,
    TopdownSlots,
    TopdownSlotsP,
    TxExecMisc1,
    TxExecMisc2,
    TxExecMisc3,
    TxExecMisc4,
    TxExecMisc5,
    TxMemAbortCapacity,
    TxMemAbortCapacityRead,
    TxMemAbortCapacityWrite,
    TxMemAbortConflict,
    TxMemAbortHleElisionBufferMismatch,
    TxMemAbortHleElisionBufferNotEmpty,
    TxMemAbortHleElisionBufferUnsupportedAlignment,
    TxMemAbortHleStoreToElidedLock,
    TxMemHleElisionBufferFull,
    UopDispatchesCancelledSimdPrf,
    UopsDecodedDec0,
    UopsDecodedDec0Uops,
    UopsDispatchedCore,
    UopsDispatchedPort23,
    UopsDispatchedPort2310,
    UopsDispatchedPort5,
    UopsDispatchedPort511,
    UopsDispatchedPortPort0,
    UopsDispatchedPortPort0Core,
    UopsDispatchedPortPort1,
    UopsDispatchedPortPort1Core,
    UopsDispatchedPortPort2Core,
    UopsDispatchedPortPort3Core,
    UopsDispatchedPortPort4Core,
    UopsDispatchedPortPort5Core,
    UopsDispatchedPortPort6,
    UopsDispatchedPortPort7,
    UopsDispatchedThread,
    UopsExecutedCore,
    UopsExecutedCoreActiveCycles,
    UopsExecutedCoreActiveCyclesNoPort5,
    UopsExecutedCoreCyclesGe1,
    UopsExecutedCoreCyclesGe2,
    UopsExecutedCoreCyclesGe3,
    UopsExecutedCoreCyclesGe4,
    UopsExecutedCoreStallCount,
    UopsExecutedCoreStallCountNoPort5,
    UopsExecutedCoreStallCycles,
    UopsExecutedCoreStallCyclesNoPort5,
    UopsExecutedCyclesGe1,
    UopsExecutedCyclesGe1UopExec,
    UopsExecutedCyclesGe2,
    UopsExecutedCyclesGe2UopsExec,
    UopsExecutedCyclesGe3,
    UopsExecutedCyclesGe3UopsExec,
    UopsExecutedCyclesGe4,
    UopsExecutedCyclesGe4UopsExec,
    UopsExecutedPort015,
    UopsExecutedPort015StallCycles,
    UopsExecutedPort234Core,
    UopsExecutedPort4Core,
    UopsExecutedPort5,
    UopsExecutedPortPort0,
    UopsExecutedPortPort0Core,
    UopsExecutedPortPort1,
    UopsExecutedPortPort1Core,
    UopsExecutedPortPort2,
    UopsExecutedPortPort2Core,
    UopsExecutedPortPort3,
    UopsExecutedPortPort3Core,
    UopsExecutedPortPort4,
    UopsExecutedPortPort4Core,
    UopsExecutedPortPort5,
    UopsExecutedPortPort5Core,
    UopsExecutedPortPort6,
    UopsExecutedPortPort6Core,
    UopsExecutedPortPort7,
    UopsExecutedPortPort7Core,
    UopsExecutedStallCycles,
    UopsExecutedStalls,
    UopsExecutedThread,
    UopsExecutedX87,
    UopsIssuedCoreStallCycles,
    UopsIssuedCycles,
    UopsIssuedFlagsMerge,
    UopsIssuedSingleMul,
    UopsIssuedSlowLea,
    UopsIssuedStallCycles,
    UopsIssuedVectorWidthMismatch,
    UopsNotDeliveredAny,
    UopsRetiredCoreStallCycles,
    UopsRetiredCycles,
    UopsRetiredFpdiv,
    UopsRetiredHeavy,
    UopsRetiredIdiv,
    UopsRetiredMacroFused,
    UopsRetiredPackedSimd,
    UopsRetiredRetireSlots,
    UopsRetiredScalarSimd,
    UopsRetiredSlots,
    UopsRetiredStalledCycles,
    UopsRetiredX87,
    X87CompOpsExeAnyAr,
    X87CompOpsExeFxchAr,
    XqFullCycles,
    AlderlakeGracemont(alderlake_gracemont::Event),
    Bonnell(bonnell::Event),
    Broadwell(broadwell::Event),
    Broadwellde(broadwellde::Event),
    Broadwellx(broadwellx::Event),
    Elkhartlake(elkhartlake::Event),
    Emeraldrapids(emeraldrapids::Event),
    Goldmont(goldmont::Event),
    Goldmontplus(goldmontplus::Event),
    Grandridge(grandridge::Event),
    Graniterapids(graniterapids::Event),
    Haswell(haswell::Event),
    Haswellx(haswellx::Event),
    Icelake(icelake::Event),
    Icelakex(icelakex::Event),
    Ivybridge(ivybridge::Event),
    Ivytown(ivytown::Event),
    Jaketown(jaketown::Event),
    Knightslanding(knightslanding::Event),
    NehalemEp(nehalem_ep::Event),
    NehalemEx(nehalem_ex::Event),
    Rocketlake(rocketlake::Event),
    Sandybridge(sandybridge::Event),
    Sapphirerapids(sapphirerapids::Event),
    Sierraforest(sierraforest::Event),
    Silvermont(silvermont::Event),
    Skylake(skylake::Event),
    Skylakex(skylakex::Event),
    Snowridgex(snowridgex::Event),
    Tigerlake(tigerlake::Event),
    WestmereEpDp(westmere_ep_dp::Event),
    WestmereEpSp(westmere_ep_sp::Event),
    WestmereEx(westmere_ex::Event),
}
impl Event {
    pub fn new(name: &str) -> Option<Self> {
        match name {
            "cycles" => return Some(Self::Cycles),
            "instructions" => return Some(Self::Instructions),
            _ => {}
        }
        let eax = unsafe { core::arch::x86_64::__cpuid(1) }.eax;
        let model = ((eax >> 4) & 0x0f) | ((eax >> 12) & 0xf0);
        match model {
            0x1a => nehalem_ep::Event::new(name),
            0x1c => bonnell::Event::new(name),
            0x1e => nehalem_ep::Event::new(name),
            0x1f => nehalem_ep::Event::new(name),
            0x25 => westmere_ep_sp::Event::new(name),
            0x26 => bonnell::Event::new(name),
            0x27 => bonnell::Event::new(name),
            0x2a => sandybridge::Event::new(name),
            0x2c => westmere_ep_dp::Event::new(name),
            0x2d => jaketown::Event::new(name),
            0x2e => nehalem_ex::Event::new(name),
            0x2f => westmere_ex::Event::new(name),
            0x35 => bonnell::Event::new(name),
            0x36 => bonnell::Event::new(name),
            0x37 => silvermont::Event::new(name),
            0x3a => ivybridge::Event::new(name),
            0x3c => haswell::Event::new(name),
            0x3d => broadwell::Event::new(name),
            0x3e => ivytown::Event::new(name),
            0x3f => haswellx::Event::new(name),
            0x45 => haswell::Event::new(name),
            0x46 => haswell::Event::new(name),
            0x47 => broadwell::Event::new(name),
            0x4a => silvermont::Event::new(name),
            0x4c => silvermont::Event::new(name),
            0x4d => silvermont::Event::new(name),
            0x4e => skylake::Event::new(name),
            0x4f => broadwellx::Event::new(name),
            0x55 => skylakex::Event::new(name),
            0x56 => broadwellde::Event::new(name),
            0x57 => knightslanding::Event::new(name),
            0x5a => silvermont::Event::new(name),
            0x5c => goldmont::Event::new(name),
            0x5e => skylake::Event::new(name),
            0x5f => goldmont::Event::new(name),
            0x6a => icelakex::Event::new(name),
            0x6c => icelakex::Event::new(name),
            0x7a => goldmontplus::Event::new(name),
            0x7d => icelake::Event::new(name),
            0x7e => icelake::Event::new(name),
            0x85 => knightslanding::Event::new(name),
            0x86 => snowridgex::Event::new(name),
            0x8c => tigerlake::Event::new(name),
            0x8d => tigerlake::Event::new(name),
            0x8e => skylake::Event::new(name),
            0x8f => sapphirerapids::Event::new(name),
            0x96 => elkhartlake::Event::new(name),
            0x9c => elkhartlake::Event::new(name),
            0x9e => skylake::Event::new(name),
            0xa5 => skylake::Event::new(name),
            0xa6 => skylake::Event::new(name),
            0xa7 => rocketlake::Event::new(name),
            0xad => graniterapids::Event::new(name),
            0xae => graniterapids::Event::new(name),
            0xaf => sierraforest::Event::new(name),
            0xb6 => grandridge::Event::new(name),
            0xbe => alderlake_gracemont::Event::new(name),
            0xcf => emeraldrapids::Event::new(name),
            _ => None,
        }
    }
    pub fn value(self) -> u32 {
        match self {
            Self::Cycles | Self::Instructions => 0,
            Self::AguBypassCancelCount => 0x01b6,
            Self::ArithDividerUops => 0x0214,
            Self::ArithFpDividerActive => 0x0100_01b0,
            Self::ArithFpuDivActive => 0x0114,
            Self::ArithIdivActive => 0x0100_08b0,
            Self::ArithIntDividerActive => 0x0100_08b0,
            Self::AssistsFp => 0x02c1,
            Self::AssistsPageFault => 0x08c1,
            Self::AssistsSseAvxMix => 0x10c1,
            Self::AvxInstsAll => 0x07c6,
            Self::BaclearsAll => 0x01e6,
            Self::BaclearsCond => 0x10e6,
            Self::BaclearsIndirect => 0x02e6,
            Self::BaclearsReturn => 0x08e6,
            Self::BaclearsUncond => 0x04e6,
            Self::BrInstExecAllBranches => 0xff88,
            Self::BrInstExecAllConditional => 0xc188,
            Self::BrInstExecAllDirectJmp => 0xc288,
            Self::BrInstExecAllDirectNearCall => 0xd088,
            Self::BrInstExecAllIndirectJumpNonCallRet => 0xc488,
            Self::BrInstExecAllIndirectNearReturn => 0xc888,
            Self::BrInstExecAny => 0x7f88,
            Self::BrInstExecDirectNearCall => 0x1088,
            Self::BrInstExecIndirectNearCall => 0x2088,
            Self::BrInstExecNearCalls => 0x3088,
            Self::BrInstExecNontakenConditional => 0x4188,
            Self::BrInstExecTaken => 0x4088,
            Self::BrInstExecTakenConditional => 0x8188,
            Self::BrInstExecTakenDirectJump => 0x8288,
            Self::BrInstExecTakenDirectNearCall => 0x9088,
            Self::BrInstExecTakenIndirectJumpNonCallRet => 0x8488,
            Self::BrInstExecTakenIndirectNearCall => 0xa088,
            Self::BrInstExecTakenIndirectNearReturn => 0x8888,
            Self::BrInstRetiredAllBranches => 0x00c4,
            Self::BrInstRetiredAllBranchesPebs => 0x04c4,
            Self::BrInstRetiredAllTakenBranches => 0x80c4,
            Self::BrInstRetiredCall => 0xf9c4,
            Self::BrInstRetiredCondNtaken => 0x10c4,
            Self::BrInstRetiredConditional => 0x01c4,
            Self::BrInstRetiredIndCall => 0xfbc4,
            Self::BrInstRetiredIndirectCall => 0xfbc4,
            Self::BrInstRetiredJcc => 0x7ec4,
            Self::BrInstRetiredNearCallR3 => 0x02c4,
            Self::BrInstRetiredNonReturnInd => 0xebc4,
            Self::BrInstRetiredNotTaken => 0x10c4,
            Self::BrInstRetiredRelCall => 0xfdc4,
            Self::BrInstRetiredReturn => 0xf7c4,
            Self::BrInstRetiredTakenJcc => 0xfec4,
            Self::BrInstTypeRetiredCondTaken => 0x4188,
            Self::BrInstTypeRetiredDirCall => 0x1088,
            Self::BrInstTypeRetiredIndCall => 0x2088,
            Self::BrMispExecAllBranches => 0xff89,
            Self::BrMispExecAllConditional => 0xc189,
            Self::BrMispExecAllDirectNearCall => 0xd089,
            Self::BrMispExecAllIndirectJumpNonCallRet => 0xc489,
            Self::BrMispExecAny => 0x7f89,
            Self::BrMispExecDirectNearCall => 0x1089,
            Self::BrMispExecIndirect => 0xe489,
            Self::BrMispExecIndirectNearCall => 0x2089,
            Self::BrMispExecNearCalls => 0x3089,
            Self::BrMispExecNontakenConditional => 0x4189,
            Self::BrMispExecTaken => 0x4089,
            Self::BrMispExecTakenConditional => 0x8189,
            Self::BrMispExecTakenDirectNearCall => 0x9089,
            Self::BrMispExecTakenIndirectJumpNonCallRet => 0x8489,
            Self::BrMispExecTakenIndirectNearCall => 0xa089,
            Self::BrMispExecTakenReturnNear => 0x8889,
            Self::BrMispRetiredAllBranches => 0x00c5,
            Self::BrMispRetiredAllBranchesCost => 0x44c5,
            Self::BrMispRetiredAllBranchesPebs => 0x04c5,
            Self::BrMispRetiredCall => 0xf9c5,
            Self::BrMispRetiredCondCost => 0x51c5,
            Self::BrMispRetiredCondNtaken => 0x10c5,
            Self::BrMispRetiredCondNtakenCost => 0x50c5,
            Self::BrMispRetiredCondTakenCost => 0x41c5,
            Self::BrMispRetiredConditional => 0x01c5,
            Self::BrMispRetiredFarBranch => 0xbfc5,
            Self::BrMispRetiredIndCall => 0xfbc5,
            Self::BrMispRetiredIndirectCallCost => 0x42c5,
            Self::BrMispRetiredIndirectCost => 0xc0c5,
            Self::BrMispRetiredJcc => 0x7ec5,
            Self::BrMispRetiredNearCall => 0x02c5,
            Self::BrMispRetiredNearTakenCost => 0x60c5,
            Self::BrMispRetiredNonReturnInd => 0xebc5,
            Self::BrMispRetiredNotTaken => 0x10c5,
            Self::BrMispRetiredRelCall => 0xfdc5,
            Self::BrMispRetiredRet => 0x08c5,
            Self::BrMispRetiredRetCost => 0x48c5,
            Self::BrMispRetiredReturn => 0xf7c5,
            Self::BrMispRetiredTaken => 0x20c5,
            Self::BrMispRetiredTakenJcc => 0xfec5,
            Self::BrMisspTypeRetiredCondTaken => 0x1189,
            Self::BtclearAny => 0x00e8,
            Self::BusBnrDrvAllAgents => 0x2061,
            Self::BusDataRcvSelf => 0x4064,
            Self::BusDrdyClocksAllAgents => 0x2062,
            Self::BusHitDrvAllAgents => 0x207a,
            Self::BusHitmDrvAllAgents => 0x207b,
            Self::BusIoWaitSelf => 0x407f,
            Self::BusLockAll => 0x0063,
            Self::BusLockBlockCycles => 0x0263,
            Self::BusLockClocksAllAgents => 0xe063,
            Self::BusLockClocksSelf => 0x4063,
            Self::BusLockCyclesOtherBlock => 0x0263,
            Self::BusLockCyclesSelfBlock => 0x0163,
            Self::BusLockLockCycles => 0x0163,
            Self::BusLockSelfLocks => 0x0063,
            Self::BusRequestOutstandingAllAgents => 0xe060,
            Self::BusRequestOutstandingSelf => 0x4060,
            Self::BusTransAnyAllAgents => 0xe070,
            Self::BusTransAnySelf => 0x4070,
            Self::BusTransBrdAllAgents => 0xe065,
            Self::BusTransBrdSelf => 0x4065,
            Self::BusTransBurstAllAgents => 0xe06e,
            Self::BusTransBurstSelf => 0x406e,
            Self::BusTransDefAllAgents => 0xe06d,
            Self::BusTransDefSelf => 0x406d,
            Self::BusTransIfetchAllAgents => 0xe068,
            Self::BusTransIfetchSelf => 0x4068,
            Self::BusTransInvalAllAgents => 0xe069,
            Self::BusTransInvalSelf => 0x4069,
            Self::BusTransIoAllAgents => 0xe06c,
            Self::BusTransIoSelf => 0x406c,
            Self::BusTransMemAllAgents => 0xe06f,
            Self::BusTransMemSelf => 0x406f,
            Self::BusTransPAllAgents => 0xe06b,
            Self::BusTransPSelf => 0x406b,
            Self::BusTransPwrAllAgents => 0xe06a,
            Self::BusTransPwrSelf => 0x406a,
            Self::BusTransRfoAllAgents => 0xe066,
            Self::BusTransRfoSelf => 0x4066,
            Self::BusTransWbAllAgents => 0xe067,
            Self::BusTransWbSelf => 0x4067,
            Self::BusqEmptySelf => 0x407d,
            Self::C0StallsLoadDramHit => 0x0434,
            Self::C0StallsLoadL2Hit => 0x0134,
            Self::C0StallsLoadLlcHit => 0x0234,
            Self::CorePowerLvl0TurboLicense => 0x0728,
            Self::CorePowerLvl1TurboLicense => 0x1828,
            Self::CorePowerLvl2TurboLicense => 0x2028,
            Self::CorePowerThrottle => 0x4028,
            Self::CoreRejectL2QAll => 0x0031,
            Self::CoreRejectL2QAny => 0x0031,
            Self::CoreSnoopResponseIFwdFe => 0x20ef,
            Self::CoreSnoopResponseIFwdM => 0x10ef,
            Self::CoreSnoopResponseIHitFse => 0x02ef,
            Self::CoreSnoopResponseMiss => 0x01ef,
            Self::CoreSnoopResponseRspIfwdfe => 0x20ef,
            Self::CoreSnoopResponseRspIfwdm => 0x10ef,
            Self::CoreSnoopResponseRspIhitfse => 0x02ef,
            Self::CoreSnoopResponseRspIhiti => 0x01ef,
            Self::CoreSnoopResponseRspSfwdfe => 0x40ef,
            Self::CoreSnoopResponseRspSfwdm => 0x08ef,
            Self::CoreSnoopResponseRspShitfse => 0x04ef,
            Self::CoreSnoopResponseSFwdFe => 0x40ef,
            Self::CoreSnoopResponseSFwdM => 0x08ef,
            Self::CoreSnoopResponseSHitFse => 0x04ef,
            Self::CplCyclesRing0 => 0x015c,
            Self::CplCyclesRing0Trans => 0x0100_015c,
            Self::CplCyclesRing123 => 0x025c,
            Self::CpuClkThreadUnhaltedOneThreadActive => 0x023c,
            Self::CpuClkThreadUnhaltedRefXclk => 0x013c,
            Self::CpuClkThreadUnhaltedRefXclkAny => 0x013c,
            Self::CpuClkUnhaltedC01 => 0x10ec,
            Self::CpuClkUnhaltedC02 => 0x20ec,
            Self::CpuClkUnhaltedC0Wait => 0x70ec,
            Self::CpuClkUnhaltedCore => 0x0200,
            Self::CpuClkUnhaltedCoreP => 0x003c,
            Self::CpuClkUnhaltedDistributed => 0x02ec,
            Self::CpuClkUnhaltedOneThreadActive => 0x023c,
            Self::CpuClkUnhaltedPause => 0x40ec,
            Self::CpuClkUnhaltedPauseInst => 0x0100_40ec,
            Self::CpuClkUnhaltedRef => 0x013c,
            Self::CpuClkUnhaltedRefDistributed => 0x083c,
            Self::CpuClkUnhaltedRefTsc => 0x0300,
            Self::CpuClkUnhaltedRefTscP => 0x013c,
            Self::CpuClkUnhaltedRefXclk => 0x013c,
            Self::CpuClkUnhaltedRefXclkAny => 0x013c,
            Self::CpuClkUnhaltedRing0Trans => 0x0100_003c,
            Self::CpuClkUnhaltedThread => 0x0200,
            Self::CpuClkUnhaltedThreadAny => 0x0200,
            Self::CpuClkUnhaltedThreadP => 0x003c,
            Self::CpuClkUnhaltedThreadPAny => 0x003c,
            Self::CycleActivityCyclesL1DMiss => 0x0800_08a3,
            Self::CycleActivityCyclesL2Miss => 0x0100_01a3,
            Self::CycleActivityCyclesL2Pending => 0x0100_01a3,
            Self::CycleActivityCyclesL3Miss => 0x0200_02a3,
            Self::CycleActivityCyclesLdmPending => 0x0200_02a3,
            Self::CycleActivityCyclesNoDispatch => 0x0400_04a3,
            Self::CycleActivityCyclesNoExecute => 0x0400_04a3,
            Self::CycleActivityStallsL1DMiss => 0x0c00_0ca3,
            Self::CycleActivityStallsL2Miss => 0x0500_05a3,
            Self::CycleActivityStallsL2Pending => 0x0500_05a3,
            Self::CycleActivityStallsL3Miss => 0x0600_06a3,
            Self::CycleActivityStallsLdmPending => 0x0600_06a3,
            Self::CycleActivityStallsTotal => 0x0400_04a3,
            Self::CyclesDivBusyAny => 0x00cd,
            Self::CyclesDivBusyFpdiv => 0x02cd,
            Self::CyclesDivBusyIdiv => 0x01cd,
            Self::DecodeLcp => 0x0187,
            Self::DecodeMsBusy => 0x0287,
            Self::DecodeRestrictionPredecodeWrong => 0x01e9,
            Self::DivAr => 0x8113,
            Self::Dl1DirtyEviction => 0x0151,
            Self::Dl1Replacement => 0x0151,
            Self::DsbFillAllCancel => 0x0aac,
            Self::DsbFillExceedDsbLines => 0x08ac,
            Self::DsbFillOtherCancel => 0x02ac,
            Self::DtlbLoadMissesDemandLdWalkCompleted => 0x8208,
            Self::DtlbLoadMissesDemandLdWalkDuration => 0x8408,
            Self::DtlbLoadMissesLargePageWalkCompleted => 0x8808,
            Self::DtlbLoadMissesPdeCacheMiss => 0x8008,
            Self::DtlbLoadMissesStlbHit2M => 0x4008,
            Self::DtlbLoadMissesStlbHit4K => 0x2008,
            Self::DtlbLoadMissesWalkCompleted1Gb => 0x0808,
            Self::DtlbMissesLargeWalkCompleted => 0x8049,
            Self::DtlbMissesPdeMiss => 0x2049,
            Self::DtlbMissesStlbHit => 0x1049,
            Self::DtlbStoreMissesMissCausesAWalk => 0x0149,
            Self::DtlbStoreMissesPdeCacheMiss => 0x8049,
            Self::DtlbStoreMissesStlbHit2M => 0x4049,
            Self::DtlbStoreMissesStlbHit4K => 0x2049,
            Self::DtlbStoreMissesWalkCompleted1Gb => 0x0849,
            Self::EptEpdeHit => 0x014f,
            Self::EptEpdeMiss => 0x024f,
            Self::EptEpdpeHit => 0x044f,
            Self::EptEpdpeMiss => 0x084f,
            Self::EptWalkCycles => 0x104f,
            Self::EptWalkPending => 0x104f,
            Self::ExeActivity1PortsUtil => 0x02a6,
            Self::ExeActivity2PortsUtil => 0x04a6,
            Self::ExeActivity3PortsUtil => 0x08a6,
            Self::ExeActivity4PortsUtil => 0x10a6,
            Self::ExeActivityBoundOnLoads => 0x0500_21a6,
            Self::ExeAmxBusy => 0x02b7,
            Self::ExtSnoopAllAgentsAny => 0x2b77,
            Self::ExtSnoopAllAgentsClean => 0x2177,
            Self::ExtSnoopAllAgentsHit => 0x2277,
            Self::ExtSnoopAllAgentsHitm => 0x2877,
            Self::FpArithDispatchedPort0 => 0x01b3,
            Self::FpArithDispatchedPort1 => 0x02b3,
            Self::FpArithDispatchedPort5 => 0x04b3,
            Self::FpArithDispatchedV0 => 0x01b3,
            Self::FpArithDispatchedV1 => 0x02b3,
            Self::FpArithDispatchedV2 => 0x04b3,
            Self::FpArithInstRetired128BPackedDouble => 0x04c7,
            Self::FpArithInstRetired128BPackedSingle => 0x08c7,
            Self::FpArithInstRetired2128BPackedHalf => 0x04cf,
            Self::FpArithInstRetired2256BPackedHalf => 0x08cf,
            Self::FpArithInstRetired2512BPackedHalf => 0x10cf,
            Self::FpArithInstRetired256BPackedDouble => 0x10c7,
            Self::FpArithInstRetired256BPackedSingle => 0x20c7,
            Self::FpArithInstRetired2ComplexScalarHalf => 0x02cf,
            Self::FpArithInstRetired2Scalar => 0x03cf,
            Self::FpArithInstRetired2ScalarHalf => 0x01cf,
            Self::FpArithInstRetired2Vector => 0x1ccf,
            Self::FpArithInstRetired4Flops => 0x18c7,
            Self::FpArithInstRetired512BPackedDouble => 0x40c7,
            Self::FpArithInstRetired512BPackedSingle => 0x80c7,
            Self::FpArithInstRetiredDouble => 0x15c7,
            Self::FpArithInstRetiredPacked => 0x3cc7,
            Self::FpArithInstRetiredScalar => 0x03c7,
            Self::FpArithInstRetiredScalarDouble => 0x01c7,
            Self::FpArithInstRetiredScalarSingle => 0x02c7,
            Self::FpArithInstRetiredSingle => 0x2ac7,
            Self::FpArithInstRetiredVector => 0xfcc7,
            Self::FpAssistAny => 0x0100_1eca,
            Self::FpAssistAr => 0x8111,
            Self::FpAssistSimdInput => 0x10ca,
            Self::FpAssistSimdOutput => 0x08ca,
            Self::FpAssistX87Input => 0x04ca,
            Self::FpAssistX87Output => 0x02ca,
            Self::FpCompOpsExeSseDoublePrecision => 0x8010,
            Self::FpCompOpsExeSseFpPacked => 0x1010,
            Self::FpCompOpsExeSseFpScalar => 0x2010,
            Self::FpCompOpsExeSsePackedDouble => 0x1010,
            Self::FpCompOpsExeSsePackedSingle => 0x4010,
            Self::FpCompOpsExeSseScalarDouble => 0x8010,
            Self::FpCompOpsExeSseScalarSingle => 0x2010,
            Self::FpCompOpsExeSseSinglePrecision => 0x4010,
            Self::FpCompOpsExeX87 => 0x0110,
            Self::FpFlopsRetiredAll => 0x03c8,
            Self::FpFlopsRetiredDp => 0x01c8,
            Self::FpFlopsRetiredFp32 => 0x02c8,
            Self::FpFlopsRetiredFp64 => 0x01c8,
            Self::FpFlopsRetiredSp => 0x02c8,
            Self::FpInstRetired128BDp => 0x08c7,
            Self::FpInstRetired128BSp => 0x04c7,
            Self::FpInstRetired256BDp => 0x20c7,
            Self::FpInstRetired32BSp => 0x01c7,
            Self::FpInstRetired64BDp => 0x02c7,
            Self::FrontendRetiredAnyAnt => 0x03c6,
            Self::FrontendRetiredLateSwpf => 0x03c6,
            Self::FrontendRetiredLatencyGe2BubblesGe2 => 0x01c6,
            Self::FrontendRetiredLatencyGe2BubblesGe3 => 0x01c6,
            Self::FrontendRetiredMispAnt => 0x02c6,
            Self::HleRetiredAborted => 0x04c8,
            Self::HleRetiredAbortedEvents => 0x80c8,
            Self::HleRetiredAbortedMem => 0x08c8,
            Self::HleRetiredAbortedMemtype => 0x40c8,
            Self::HleRetiredAbortedMisc1 => 0x08c8,
            Self::HleRetiredAbortedMisc2 => 0x10c8,
            Self::HleRetiredAbortedMisc3 => 0x20c8,
            Self::HleRetiredAbortedMisc4 => 0x40c8,
            Self::HleRetiredAbortedMisc5 => 0x80c8,
            Self::HleRetiredAbortedTimer => 0x10c8,
            Self::HleRetiredAbortedUnfriendly => 0x20c8,
            Self::HleRetiredCommit => 0x02c8,
            Self::HleRetiredStart => 0x01c8,
            Self::HwInterruptsMasked => 0x02cb,
            Self::HwInterruptsPendingAndMasked => 0x04cb,
            Self::HwInterruptsReceived => 0x01cb,
            Self::HwPreReqDl1Miss => 0x024e,
            Self::Icache16BIfdataStall => 0x0480,
            Self::Icache64BIftagHit => 0x0183,
            Self::Icache64BIftagMiss => 0x0283,
            Self::Icache64BIftagStall => 0x0483,
            Self::IcacheAccesses => 0x0380,
            Self::IcacheDataStallPeriods => 0x0100_0480,
            Self::IcacheDataStalls => 0x0480,
            Self::IcacheHit => 0x0180,
            Self::IcacheIfdataStall => 0x0480,
            Self::IcacheIfetchStall => 0x0480,
            Self::IcacheMisses => 0x0280,
            Self::IcacheTagStalls => 0x0483,
            Self::IdiMiscWbDowngrade => 0x04fe,
            Self::IdiMiscWbUpgrade => 0x02fe,
            Self::IdqAllDsbCycles4Uops => 0x0400_1879,
            Self::IdqAllDsbCyclesAnyUops => 0x0100_1879,
            Self::IdqAllMiteCycles4Uops => 0x0400_2479,
            Self::IdqAllMiteCyclesAnyUops => 0x0100_2479,
            Self::IdqBubblesCore => 0x019c,
            Self::IdqBubblesCycles0UopsDelivCore => 0x0600_019c,
            Self::IdqBubblesCyclesFeWasOk => 0x0180_019c,
            Self::IdqDsbCycles => 0x0100_0879,
            Self::IdqDsbUops => 0x0879,
            Self::IdqEmpty => 0x0279,
            Self::IdqMiteAllUops => 0x3c79,
            Self::IdqMiteCycles => 0x0100_0479,
            Self::IdqMiteCyclesAny => 0x0100_0479,
            Self::IdqMiteUops => 0x0479,
            Self::IdqMsCycles => 0x0100_3079,
            Self::IdqMsDsbCycles => 0x0100_1079,
            Self::IdqMsDsbOccur => 0x0100_1079,
            Self::IdqMsDsbUops => 0x1079,
            Self::IdqMsMiteUops => 0x2079,
            Self::IdqUopsNotDeliveredCore => 0x019c,
            Self::IdqUopsNotDeliveredCyclesFeWasOk => 0x0180_019c,
            Self::IdqUopsNotDeliveredCyclesGe1UopDelivCore => 0x0480_019c,
            Self::IdqUopsNotDeliveredCyclesLe1UopDelivCore => 0x0300_019c,
            Self::IdqUopsNotDeliveredCyclesLe2UopDelivCore => 0x0200_019c,
            Self::IdqUopsNotDeliveredCyclesLe3UopDelivCore => 0x0100_019c,
            Self::IldStallIqFull => 0x0487,
            Self::IldStallLcp => 0x0187,
            Self::InstRetiredAny => 0x0100,
            Self::InstRetiredAnyP => 0x00c0,
            Self::InstRetiredAnyPs => 0x00c0,
            Self::InstRetiredMacroFused => 0x10c0,
            Self::InstRetiredNop => 0x02c0,
            Self::InstRetiredRepIteration => 0x08c0,
            Self::InstRetiredStallCycles => 0x0180_01c0,
            Self::InstRetiredTotalCyclesPs => 0x0a80_01c0,
            Self::InstRetiredX87 => 0x02c0,
            Self::InstsWrittenToIqInsts => 0x0117,
            Self::IntMiscAllRecoveryCycles => 0x0100_030d,
            Self::IntMiscMbaStalls => 0x20ad,
            Self::IntMiscRecoveryStallsCount => 0x0100_030d,
            Self::IntMiscUnknownBranchCycles => 0x40ad,
            Self::IntVecRetired128Bit => 0x13e7,
            Self::IntVecRetired256Bit => 0xace7,
            Self::IntVecRetiredAdd128 => 0x03e7,
            Self::IntVecRetiredAdd256 => 0x0ce7,
            Self::IntVecRetiredMul256 => 0x80e7,
            Self::IntVecRetiredShuffles => 0x40e7,
            Self::IntVecRetiredVnni128 => 0x10e7,
            Self::IntVecRetiredVnni256 => 0x20e7,
            Self::IssueSlotsNotConsumedAny => 0x00ca,
            Self::IssueSlotsNotConsumedRecovery => 0x02ca,
            Self::IssueSlotsNotConsumedResourceFull => 0x01ca,
            Self::ItlbFills => 0x0481,
            Self::ItlbItlbFlush => 0x01ae,
            Self::ItlbMiss => 0x0481,
            Self::ItlbMissRetired => 0x20c8,
            Self::ItlbMissesLargePageWalkCompleted => 0x8085,
            Self::ItlbMissesLargeWalkCompleted => 0x8085,
            Self::ItlbMissesMissCausedWalk => 0x0185,
            Self::ItlbMissesMissCausesAWalk => 0x0185,
            Self::ItlbMissesPdeCacheMiss => 0x8085,
            Self::ItlbMissesStlbHit2M => 0x4085,
            Self::ItlbMissesStlbHit4K => 0x2085,
            Self::ItlbMissesWalkCompleted1G => 0x0885,
            Self::ItlbMissesWalkCompleted1Gb => 0x0885,
            Self::L1DAllMReplacement => 0x0851,
            Self::L1DAllocatedInM => 0x0251,
            Self::L1DBlocksBankConflictCycles => 0x0100_05bf,
            Self::L1DCacheAllCacheRef => 0xa340,
            Self::L1DCacheAllRef => 0x8340,
            Self::L1DCacheEvict => 0x1040,
            Self::L1DCacheLd => 0xa140,
            Self::L1DCacheReplm => 0x4840,
            Self::L1DCacheSt => 0xa240,
            Self::L1DEviction => 0x0451,
            Self::L1DHwpfMiss => 0x2051,
            Self::L1DPendMissFbFullPeriods => 0x0100_0248,
            Self::L1DPendMissL2Stall => 0x0448,
            Self::L1DPendMissL2Stalls => 0x0448,
            Self::L1DPendMissPending => 0x0148,
            Self::L1DPendMissPendingCycles => 0x0100_0148,
            Self::L1DPendMissPendingCyclesAny => 0x0100_0148,
            Self::L1DPendMissRequestFbFull => 0x0248,
            Self::L1DReplacement => 0x0151,
            Self::L2AdsSelf => 0x4021,
            Self::L2DataRqstsAny => 0xff26,
            Self::L2DataRqstsPrefetchEState => 0x4026,
            Self::L2DataRqstsPrefetchIState => 0x1026,
            Self::L2DataRqstsPrefetchMState => 0x8026,
            Self::L2DataRqstsPrefetchMesi => 0xf026,
            Self::L2DataRqstsPrefetchSState => 0x2026,
            Self::L2DataRqstsSelfEState => 0x442c,
            Self::L2DataRqstsSelfIState => 0x412c,
            Self::L2DataRqstsSelfMState => 0x482c,
            Self::L2DataRqstsSelfMesi => 0x4f2c,
            Self::L2DataRqstsSelfSState => 0x422c,
            Self::L2DbusBusyRdSelf => 0x4023,
            Self::L2DbusBusySelf => 0x4022,
            Self::L2DemandRqstsWbHit => 0x5027,
            Self::L2IfetchSelfEState => 0x4428,
            Self::L2IfetchSelfIState => 0x4128,
            Self::L2IfetchSelfMState => 0x4828,
            Self::L2IfetchSelfMesi => 0x4f28,
            Self::L2IfetchSelfSState => 0x4228,
            Self::L2L1DWbRqstsAll => 0x0f28,
            Self::L2L1DWbRqstsHitE => 0x0428,
            Self::L2L1DWbRqstsHitM => 0x0828,
            Self::L2L1DWbRqstsHitS => 0x0228,
            Self::L2L1DWbRqstsMiss => 0x0128,
            Self::L2LdIfetchSelfEState => 0x442d,
            Self::L2LdIfetchSelfIState => 0x412d,
            Self::L2LdIfetchSelfMState => 0x482d,
            Self::L2LdIfetchSelfMesi => 0x4f2d,
            Self::L2LdIfetchSelfSState => 0x422d,
            Self::L2LdSelfAnyEState => 0x7429,
            Self::L2LdSelfAnyIState => 0x7129,
            Self::L2LdSelfAnyMState => 0x7829,
            Self::L2LdSelfAnyMesi => 0x7f29,
            Self::L2LdSelfAnySState => 0x7229,
            Self::L2LdSelfDemandEState => 0x4429,
            Self::L2LdSelfDemandIState => 0x4129,
            Self::L2LdSelfDemandMState => 0x4829,
            Self::L2LdSelfDemandMesi => 0x4f29,
            Self::L2LdSelfDemandSState => 0x4229,
            Self::L2LdSelfPrefetchEState => 0x5429,
            Self::L2LdSelfPrefetchIState => 0x5129,
            Self::L2LdSelfPrefetchMState => 0x5829,
            Self::L2LdSelfPrefetchMesi => 0x5f29,
            Self::L2LdSelfPrefetchSState => 0x5229,
            Self::L2LinesInE => 0x04f1,
            Self::L2LinesInI => 0x01f1,
            Self::L2LinesInS => 0x02f1,
            Self::L2LinesInSelfAny => 0x7024,
            Self::L2LinesInSelfDemand => 0x4024,
            Self::L2LinesInSelfPrefetch => 0x5024,
            Self::L2LinesOutDirtyAll => 0x0af2,
            Self::L2LinesOutPfClean => 0x04f2,
            Self::L2LinesOutPfDirty => 0x08f2,
            Self::L2LinesOutSelfAny => 0x7026,
            Self::L2LinesOutSelfDemand => 0x4026,
            Self::L2LinesOutSelfPrefetch => 0x5026,
            Self::L2LinesOutUselessPref => 0x04f2,
            Self::L2LockSelfEState => 0x442b,
            Self::L2LockSelfIState => 0x412b,
            Self::L2LockSelfMState => 0x482b,
            Self::L2LockSelfMesi => 0x4f2b,
            Self::L2LockSelfSState => 0x422b,
            Self::L2MLinesInSelf => 0x4025,
            Self::L2MLinesOutSelfAny => 0x7027,
            Self::L2MLinesOutSelfDemand => 0x4027,
            Self::L2MLinesOutSelfPrefetch => 0x5027,
            Self::L2NoReqSelf => 0x4032,
            Self::L2PrefetcherAllocXq => 0x043e,
            Self::L2RejectBusqSelfAnyEState => 0x7430,
            Self::L2RejectBusqSelfAnyIState => 0x7130,
            Self::L2RejectBusqSelfAnyMState => 0x7830,
            Self::L2RejectBusqSelfAnyMesi => 0x7f30,
            Self::L2RejectBusqSelfAnySState => 0x7230,
            Self::L2RejectBusqSelfDemandEState => 0x4430,
            Self::L2RejectBusqSelfDemandIState => 0x4130,
            Self::L2RejectBusqSelfDemandMState => 0x4830,
            Self::L2RejectBusqSelfDemandMesi => 0x4f30,
            Self::L2RejectBusqSelfDemandSState => 0x4230,
            Self::L2RejectBusqSelfPrefetchEState => 0x5430,
            Self::L2RejectBusqSelfPrefetchIState => 0x5130,
            Self::L2RejectBusqSelfPrefetchMState => 0x5830,
            Self::L2RejectBusqSelfPrefetchMesi => 0x5f30,
            Self::L2RejectBusqSelfPrefetchSState => 0x5230,
            Self::L2RejectXqAll => 0x0030,
            Self::L2RejectXqAny => 0x0030,
            Self::L2RequestRejects => 0x0424,
            Self::L2RequestsMiss => 0x412e,
            Self::L2RequestsReference => 0x4f2e,
            Self::L2RequestsRejectAll => 0x0030,
            Self::L2RqstsAllDemandMiss => 0x2724,
            Self::L2RqstsAllDemandReferences => 0xe724,
            Self::L2RqstsAllHwpf => 0xf024,
            Self::L2RqstsDemandDataRdMiss => 0x2124,
            Self::L2RqstsHit => 0xdf24,
            Self::L2RqstsHwpfMiss => 0x3024,
            Self::L2RqstsIfetchHit => 0x1024,
            Self::L2RqstsIfetchMiss => 0x2024,
            Self::L2RqstsIfetches => 0x3024,
            Self::L2RqstsL2PfHit => 0xd024,
            Self::L2RqstsL2PfMiss => 0x3024,
            Self::L2RqstsPrefetchHit => 0x4024,
            Self::L2RqstsPrefetchMiss => 0x8024,
            Self::L2RqstsPrefetches => 0xc024,
            Self::L2RqstsReferences => 0xff24,
            Self::L2RqstsSelfAnyEState => 0x742e,
            Self::L2RqstsSelfAnyIState => 0x712e,
            Self::L2RqstsSelfAnyMState => 0x782e,
            Self::L2RqstsSelfAnyMesi => 0x7f2e,
            Self::L2RqstsSelfAnySState => 0x722e,
            Self::L2RqstsSelfDemandEState => 0x442e,
            Self::L2RqstsSelfDemandIState => 0x412e,
            Self::L2RqstsSelfDemandMState => 0x482e,
            Self::L2RqstsSelfDemandMesi => 0x4f2e,
            Self::L2RqstsSelfDemandSState => 0x422e,
            Self::L2RqstsSelfPrefetchEState => 0x542e,
            Self::L2RqstsSelfPrefetchIState => 0x512e,
            Self::L2RqstsSelfPrefetchMState => 0x582e,
            Self::L2RqstsSelfPrefetchMesi => 0x5f2e,
            Self::L2RqstsSelfPrefetchSState => 0x522e,
            Self::L2RqstsSwpfHit => 0xc824,
            Self::L2RqstsSwpfMiss => 0x2824,
            Self::L2StSelfEState => 0x442a,
            Self::L2StSelfIState => 0x412a,
            Self::L2StSelfMState => 0x482a,
            Self::L2StSelfMesi => 0x4f2a,
            Self::L2StSelfSState => 0x422a,
            Self::L2StoreLockRqstsAll => 0x0f27,
            Self::L2StoreLockRqstsHitE => 0x0427,
            Self::L2StoreLockRqstsHitM => 0x0827,
            Self::L2StoreLockRqstsMiss => 0x0127,
            Self::L2TransAllPf => 0x08f0,
            Self::L2TransAllRequests => 0x80f0,
            Self::L2TransCodeRd => 0x04f0,
            Self::L2TransDemandDataRd => 0x01f0,
            Self::L2TransL1DWb => 0x10f0,
            Self::L2TransL2Fill => 0x20f0,
            Self::L2TransRfo => 0x02f0,
            Self::L2TransactionsAny => 0x80f0,
            Self::L2TransactionsFill => 0x20f0,
            Self::L2TransactionsL1DWb => 0x10f0,
            Self::L2TransactionsWb => 0x40f0,
            Self::L2WriteLockEState => 0x4027,
            Self::L2WriteLockHit => 0xe027,
            Self::L2WriteLockIState => 0x1027,
            Self::L2WriteLockMState => 0x8027,
            Self::L2WriteLockMesi => 0xf027,
            Self::L2WriteLockSState => 0x2027,
            Self::LbrInsertsAny => 0x01e4,
            Self::LdBlocks4KAlias => 0x0403,
            Self::LdBlocksAddressAlias => 0x0403,
            Self::LdBlocksAll => 0x1003,
            Self::LdBlocksAllBlock => 0x1003,
            Self::LdBlocksDataUnknown => 0x0103,
            Self::LdBlocksDtlbMiss => 0x0803,
            Self::LdBlocksPartialAddressAlias => 0x0107,
            Self::LdBlocksPartialAllStaBlock => 0x0807,
            Self::LdBlocksUtlbMiss => 0x0803,
            Self::LdHeadAnyAtRet => 0xff05,
            Self::LdHeadDtlbMissAtRet => 0x9005,
            Self::LdHeadL1BoundAtRet => 0xf405,
            Self::LdHeadL1MissAtRet => 0x8105,
            Self::LdHeadOtherAtRet => 0xc005,
            Self::LdHeadPgwalkAtRet => 0xa005,
            Self::LdHeadStAddrAtRet => 0x8405,
            Self::LoadHitPreHwPf => 0x024c,
            Self::LoadHitPreSwPf => 0x014c,
            Self::LoadHitPrefetchSwpf => 0x014c,
            Self::LockCyclesCacheLockDuration => 0x0263,
            Self::LockCyclesSplitLockUcLockDuration => 0x0163,
            Self::LongestLatCacheMiss => 0x412e,
            Self::LongestLatCacheReference => 0x4f2e,
            Self::LsdCycles4Uops => 0x0400_01a8,
            Self::LsdCyclesActive => 0x0100_01a8,
            Self::LsdUops => 0x01a8,
            Self::MachineClearsAny => 0x00c3,
            Self::MachineClearsCount => 0x0100_01c3,
            Self::MachineClearsCycles => 0x01c3,
            Self::MachineClearsDisambiguation => 0x08c3,
            Self::MachineClearsFpAssist => 0x04c3,
            Self::MachineClearsMaskmov => 0x20c3,
            Self::MachineClearsMemoryOrdering => 0x02c3,
            Self::MachineClearsMrnNuke => 0x80c3,
            Self::MachineClearsPageFault => 0x20c3,
            Self::MachineClearsSlow => 0x6fc3,
            Self::MemBoundStallsIfetch => 0x3834,
            Self::MemBoundStallsIfetchAll => 0x7f35,
            Self::MemBoundStallsIfetchDramHit => 0x2034,
            Self::MemBoundStallsIfetchLlcMiss => 0x7835,
            Self::MemBoundStallsLoad => 0x0734,
            Self::MemBoundStallsLoadAll => 0x7f34,
            Self::MemBoundStallsLoadDramHit => 0x0434,
            Self::MemBoundStallsLoadL2Hit => 0x0134,
            Self::MemBoundStallsLoadLlcMiss => 0x7834,
            Self::MemBoundStallsStoreBufferFull => 0x4034,
            Self::MemInstRetiredAllLoads => 0x81d0,
            Self::MemInstRetiredAllStores => 0x82d0,
            Self::MemInstRetiredAny => 0x83d0,
            Self::MemInstRetiredLockLoads => 0x21d0,
            Self::MemInstRetiredSplitLoads => 0x41d0,
            Self::MemInstRetiredSplitStores => 0x42d0,
            Self::MemInstRetiredStlbHitLoads => 0x09d0,
            Self::MemInstRetiredStlbHitStores => 0x0ad0,
            Self::MemInstRetiredStlbMissLoads => 0x11d0,
            Self::MemInstRetiredStlbMissStores => 0x12d0,
            Self::MemLoadCompletedL1MissAny => 0xfd43,
            Self::MemLoadL3HitRetiredXsnpFwd => 0x04d2,
            Self::MemLoadL3HitRetiredXsnpHit => 0x02d2,
            Self::MemLoadL3HitRetiredXsnpHitm => 0x04d2,
            Self::MemLoadL3HitRetiredXsnpMiss => 0x01d2,
            Self::MemLoadL3HitRetiredXsnpNoFwd => 0x02d2,
            Self::MemLoadL3HitRetiredXsnpNone => 0x08d2,
            Self::MemLoadL3MissRetiredLocalDram => 0x01d3,
            Self::MemLoadL3MissRetiredRemoteDram => 0x02d3,
            Self::MemLoadL3MissRetiredRemoteFwd => 0x08d3,
            Self::MemLoadL3MissRetiredRemoteHitm => 0x04d3,
            Self::MemLoadL3MissRetiredRemotePmm => 0x10d3,
            Self::MemLoadMiscRetiredUc => 0x04d4,
            Self::MemLoadRetiredDtlbMiss => 0x80cb,
            Self::MemLoadRetiredFbHit => 0x40d1,
            Self::MemLoadRetiredHitLfb => 0x40cb,
            Self::MemLoadRetiredL1Hit => 0x01d1,
            Self::MemLoadRetiredL1Miss => 0x08d1,
            Self::MemLoadRetiredL2Hit => 0x02d1,
            Self::MemLoadRetiredL2Miss => 0x10d1,
            Self::MemLoadRetiredL3Hit => 0x04d1,
            Self::MemLoadRetiredL3Miss => 0x20d1,
            Self::MemLoadRetiredLlcMiss => 0x10cb,
            Self::MemLoadRetiredLocalPmm => 0x80d1,
            Self::MemLoadUopsL3HitRetiredXsnpHit => 0x02d2,
            Self::MemLoadUopsL3HitRetiredXsnpHitm => 0x04d2,
            Self::MemLoadUopsL3HitRetiredXsnpMiss => 0x01d2,
            Self::MemLoadUopsL3HitRetiredXsnpNone => 0x08d2,
            Self::MemLoadUopsL3MissRetiredLocalDram => 0x01d3,
            Self::MemLoadUopsL3MissRetiredRemoteDram => 0x04d3,
            Self::MemLoadUopsL3MissRetiredRemoteFwd => 0x20d3,
            Self::MemLoadUopsL3MissRetiredRemoteHitm => 0x10d3,
            Self::MemLoadUopsLlcHitRetiredXsnpHit => 0x02d2,
            Self::MemLoadUopsLlcHitRetiredXsnpHitm => 0x04d2,
            Self::MemLoadUopsLlcHitRetiredXsnpMiss => 0x01d2,
            Self::MemLoadUopsLlcHitRetiredXsnpNone => 0x08d2,
            Self::MemLoadUopsLlcMissRetiredRemoteFwd => 0x20d3,
            Self::MemLoadUopsLlcMissRetiredRemoteHitm => 0x10d3,
            Self::MemLoadUopsMiscRetiredLlcMiss => 0x02d4,
            Self::MemLoadUopsRetiredDramHit => 0x80d1,
            Self::MemLoadUopsRetiredHitLfb => 0x40d1,
            Self::MemLoadUopsRetiredHitm => 0x20d1,
            Self::MemLoadUopsRetiredL1Hit => 0x01d1,
            Self::MemLoadUopsRetiredL2Hit => 0x02d1,
            Self::MemLoadUopsRetiredL3Miss => 0x20d1,
            Self::MemLoadUopsRetiredLlcHit => 0x04d1,
            Self::MemLoadUopsRetiredLlcMiss => 0x20d1,
            Self::MemSchedulerBlockAll => 0x0704,
            Self::MemSchedulerBlockLdBuf => 0x0204,
            Self::MemSchedulerBlockRsv => 0x0404,
            Self::MemSchedulerBlockStBuf => 0x0104,
            Self::MemStoreRetiredL2Hit => 0x0144,
            Self::MemTransRetiredLoadLatencyGt1024 => 0x01cd,
            Self::MemTransRetiredLoadLatencyGt128 => 0x01cd,
            Self::MemTransRetiredLoadLatencyGt16 => 0x01cd,
            Self::MemTransRetiredLoadLatencyGt2048 => 0x01cd,
            Self::MemTransRetiredLoadLatencyGt256 => 0x01cd,
            Self::MemTransRetiredLoadLatencyGt32 => 0x01cd,
            Self::MemTransRetiredLoadLatencyGt4 => 0x01cd,
            Self::MemTransRetiredLoadLatencyGt512 => 0x01cd,
            Self::MemTransRetiredLoadLatencyGt64 => 0x01cd,
            Self::MemTransRetiredLoadLatencyGt8 => 0x01cd,
            Self::MemTransRetiredPreciseStore => 0x02cd,
            Self::MemTransRetiredStoreSample => 0x02cd,
            Self::MemUopRetiredAny => 0x03e5,
            Self::MemUopsRetiredAll => 0x83d0,
            Self::MemUopsRetiredDtlbMiss => 0x13d0,
            Self::MemUopsRetiredDtlbMissStores => 0x12d0,
            Self::MemUopsRetiredHitm => 0x2004,
            Self::MemUopsRetiredL1MissLoads => 0x0104,
            Self::MemUopsRetiredL2HitLoads => 0x0204,
            Self::MemUopsRetiredL2MissLoads => 0x0404,
            Self::MemUopsRetiredLoadLatencyGt1024 => 0x05d0,
            Self::MemUopsRetiredLoadLatencyGt128 => 0x05d0,
            Self::MemUopsRetiredLoadLatencyGt16 => 0x05d0,
            Self::MemUopsRetiredLoadLatencyGt2048 => 0x05d0,
            Self::MemUopsRetiredLoadLatencyGt256 => 0x05d0,
            Self::MemUopsRetiredLoadLatencyGt32 => 0x05d0,
            Self::MemUopsRetiredLoadLatencyGt4 => 0x05d0,
            Self::MemUopsRetiredLoadLatencyGt512 => 0x05d0,
            Self::MemUopsRetiredLoadLatencyGt64 => 0x05d0,
            Self::MemUopsRetiredLoadLatencyGt8 => 0x05d0,
            Self::MemUopsRetiredLockLoads => 0x21d0,
            Self::MemUopsRetiredSplit => 0x43d0,
            Self::MemUopsRetiredSplitLoads => 0x41d0,
            Self::MemUopsRetiredSplitStores => 0x42d0,
            Self::MemUopsRetiredStlbMissLoads => 0x11d0,
            Self::MemUopsRetiredStlbMissStores => 0x12d0,
            Self::MemUopsRetiredStoreLatency => 0x06d0,
            Self::MemUopsRetiredUtlbMiss => 0x1004,
            Self::MemUopsRetiredUtlbMissLoads => 0x1004,
            Self::MemoryActivityCyclesL1DMiss => 0x0200_0247,
            Self::MemoryActivityStallsL1DMiss => 0x0300_0347,
            Self::MemoryActivityStallsL2Miss => 0x0500_0547,
            Self::MemoryActivityStallsL3Miss => 0x0900_0947,
            Self::MemoryDisambiguationHistoryReset => 0x0109,
            Self::MisalignMemRefLoadPageSplit => 0x0213,
            Self::MisalignMemRefLoads => 0x0105,
            Self::MisalignMemRefStorePageSplit => 0x0413,
            Self::MisalignMemRefStores => 0x0205,
            Self::Misc2RetiredLfence => 0x20e0,
            Self::MiscRetiredPauseInst => 0x40cc,
            Self::MoveEliminationIntEliminated => 0x0158,
            Self::MoveEliminationIntNotEliminated => 0x0458,
            Self::MoveEliminationSimdEliminated => 0x0258,
            Self::MoveEliminationSimdNotEliminated => 0x0858,
            Self::MsDecodedMsEntry => 0x01e7,
            Self::MulAr => 0x8112,
            Self::NoAllocCyclesMispredicts => 0x04ca,
            Self::NoAllocCyclesRatStall => 0x20ca,
            Self::NoAllocCyclesRobFull => 0x01ca,
            Self::OffcoreRequestsAllDataRd => 0x08b0,
            Self::OffcoreRequestsAny => 0x80b0,
            Self::OffcoreRequestsAnyRfo => 0x10b0,
            Self::OffcoreRequestsBufferSqFull => 0x01b2,
            Self::OffcoreRequestsDataRd => 0x0821,
            Self::OffcoreRequestsL1DWriteback => 0x40b0,
            Self::OffcoreRequestsOutstandingDataRd => 0x0820,
            Self::OffcoreRequestsOutstandingDemandDataRdC6 => 0x0600_0160,
            Self::OffcoreRequestsOutstandingDemandDataRdGe6 => 0x0600_0160,
            Self::OffcoreRequestsOutstandingL3MissDemandDataRdGe6 => 0x0600_1060,
            Self::OffcoreRequestsUncachedMem => 0x20b0,
            Self::OtherAssistsAny => 0x3fc1,
            Self::OtherAssistsAvxStore => 0x08c1,
            Self::OtherAssistsItlbMissRetired => 0x02c1,
            Self::PageWalkerLoadsDtlbL1 => 0x11bc,
            Self::PageWalkerLoadsDtlbL2 => 0x12bc,
            Self::PageWalkerLoadsDtlbL3 => 0x14bc,
            Self::PageWalkerLoadsDtlbMemory => 0x18bc,
            Self::PageWalkerLoadsEptDtlbL1 => 0x41bc,
            Self::PageWalkerLoadsEptDtlbL2 => 0x42bc,
            Self::PageWalkerLoadsEptDtlbL3 => 0x44bc,
            Self::PageWalkerLoadsEptDtlbMemory => 0x48bc,
            Self::PageWalkerLoadsEptItlbL1 => 0x81bc,
            Self::PageWalkerLoadsEptItlbL2 => 0x82bc,
            Self::PageWalkerLoadsEptItlbL3 => 0x84bc,
            Self::PageWalkerLoadsEptItlbMemory => 0x88bc,
            Self::PageWalkerLoadsItlbL1 => 0x21bc,
            Self::PageWalkerLoadsItlbL2 => 0x22bc,
            Self::PageWalkerLoadsItlbL3 => 0x24bc,
            Self::PageWalkerLoadsItlbMemory => 0x28bc,
            Self::PageWalksCycles => 0x0305,
            Self::PageWalksDSideCycles => 0x0105,
            Self::PageWalksDSideWalks => 0x0105,
            Self::PageWalksISideCycles => 0x0205,
            Self::PageWalksISideWalks => 0x0205,
            Self::PageWalksLlcMiss => 0x01be,
            Self::PageWalksWalks => 0x0305,
            Self::PartialRatStallsFlagsMergeUop => 0x2059,
            Self::PartialRatStallsFlagsMergeUopCycles => 0x0100_2059,
            Self::PartialRatStallsMulSingleUop => 0x8059,
            Self::PartialRatStallsScoreboard => 0x0159,
            Self::PartialRatStallsSlowLeaWindow => 0x4059,
            Self::RecycleqAnyLd => 0x4003,
            Self::RecycleqAnySt => 0x8003,
            Self::RecycleqLdBlockStForward => 0x0103,
            Self::RecycleqLdBlockStdNotready => 0x0203,
            Self::RecycleqLdSplits => 0x0803,
            Self::RecycleqLock => 0x1003,
            Self::RecycleqStSplits => 0x0403,
            Self::RecycleqStaFull => 0x2003,
            Self::RehabqAnyLd => 0x4003,
            Self::RehabqAnySt => 0x8003,
            Self::RehabqLdBlockStForward => 0x0103,
            Self::RehabqLdBlockStdNotready => 0x0203,
            Self::RehabqLdSplits => 0x0803,
            Self::RehabqLock => 0x1003,
            Self::RehabqStSplits => 0x0403,
            Self::RehabqStaFull => 0x2003,
            Self::ResourceStalls2AllFlEmpty => 0x0c5b,
            Self::ResourceStalls2AllPrfControl => 0x0f5b,
            Self::ResourceStalls2BobFull => 0x405b,
            Self::ResourceStalls2OooRsrc => 0x4f5b,
            Self::ResourceStallsAny => 0x01a2,
            Self::ResourceStallsFpcw => 0x20a2,
            Self::ResourceStallsLb => 0x02a2,
            Self::ResourceStallsLbSb => 0x0aa2,
            Self::ResourceStallsMemRs => 0x0ea2,
            Self::ResourceStallsMxcsr => 0x40a2,
            Self::ResourceStallsOooRsrc => 0xf0a2,
            Self::ResourceStallsOther => 0x80a2,
            Self::ResourceStallsRob => 0x10a2,
            Self::ResourceStallsRobFull => 0x10a2,
            Self::ResourceStallsRs => 0x04a2,
            Self::ResourceStallsSb => 0x08a2,
            Self::ResourceStallsScoreboard => 0x02a2,
            Self::RobMiscEventsLbrInserts => 0x20cc,
            Self::RobMiscEventsPauseInst => 0x40cc,
            Self::RsEmpty => 0x07a5,
            Self::RsEmptyCount => 0x0180_07a5,
            Self::RsEmptyCycles => 0x07a5,
            Self::RsEmptyResource => 0x01a5,
            Self::RsEventsEmptyCycles => 0x015e,
            Self::RsEventsEmptyEnd => 0x0180_015e,
            Self::RsFullStallAll => 0x1fcb,
            Self::RsFullStallMec => 0x01cb,
            Self::RtmRetiredAborted => 0x04c9,
            Self::RtmRetiredAbortedEvents => 0x80c9,
            Self::RtmRetiredAbortedMem => 0x08c9,
            Self::RtmRetiredAbortedMemtype => 0x40c9,
            Self::RtmRetiredAbortedMisc1 => 0x08c9,
            Self::RtmRetiredAbortedMisc2 => 0x10c9,
            Self::RtmRetiredAbortedMisc3 => 0x20c9,
            Self::RtmRetiredAbortedMisc4 => 0x40c9,
            Self::RtmRetiredAbortedMisc5 => 0x80c9,
            Self::RtmRetiredAbortedTimer => 0x10c9,
            Self::RtmRetiredAbortedUnfriendly => 0x20c9,
            Self::RtmRetiredCommit => 0x02c9,
            Self::RtmRetiredStart => 0x01c9,
            Self::SerializationC01MsScb => 0x0475,
            Self::SerializationNonC01MsScb => 0x0275,
            Self::SimdFp256PackedDouble => 0x0211,
            Self::SimdFp256PackedSingle => 0x0111,
            Self::SimdInstRetiredVector => 0x10c7,
            Self::SimdInt128PackedArith => 0x2012,
            Self::SimdInt128PackedLogical => 0x1012,
            Self::SimdInt128ShuffleMove => 0x4012,
            Self::SimdInt64PackedArith => 0x20fd,
            Self::SimdInt64PackedLogical => 0x10fd,
            Self::SimdInt64ShuffleMove => 0x40fd,
            Self::SimdSatUopExecAr => 0x80b1,
            Self::SimdUopTypeExecArithmeticAr => 0xa0b3,
            Self::SimdUopTypeExecArithmeticS => 0x20b3,
            Self::SimdUopTypeExecLogicalAr => 0x90b3,
            Self::SimdUopTypeExecLogicalS => 0x10b3,
            Self::SimdUopTypeExecMulAr => 0x81b3,
            Self::SimdUopTypeExecPackAr => 0x84b3,
            Self::SimdUopTypeExecShiftAr => 0x82b3,
            Self::SimdUopTypeExecUnpackAr => 0x88b3,
            Self::SimdUopsExecAr => 0x80b0,
            Self::SnoopStallDrvAllAgents => 0xe07e,
            Self::SnoopStallDrvSelf => 0x407e,
            Self::SqMiscSplitLock => 0x10f4,
            Self::SqMiscSqFull => 0x04f4,
            Self::SsexUopsRetiredVectorInteger => 0x10c7,
            Self::SwPrefetchAccessAny => 0x0f32,
            Self::ThermalTrip => 0xc03b,
            Self::TlbFlushDtlbThread => 0x01bd,
            Self::TlbFlushStlbAny => 0x20bd,
            Self::TlbFlushesStlbAny => 0x20bd,
            Self::TopdownBackendBoundSlots => 0x02a4,
            Self::TopdownBadSpecSlots => 0x04a4,
            Self::TopdownBadSpeculationAllP => 0x0073,
            Self::TopdownBadSpeculationFastnuke => 0x0273,
            Self::TopdownBadSpeculationMispredict => 0x0473,
            Self::TopdownBadSpeculationMonuke => 0x0273,
            Self::TopdownBadSpeculationNuke => 0x0173,
            Self::TopdownBeBoundAll => 0x0074,
            Self::TopdownBeBoundAllP => 0x0074,
            Self::TopdownBeBoundAllocRestrictions => 0x0174,
            Self::TopdownBeBoundMemScheduler => 0x0274,
            Self::TopdownBeBoundNonMemScheduler => 0x0874,
            Self::TopdownBeBoundRegister => 0x2074,
            Self::TopdownBeBoundReorderBuffer => 0x4074,
            Self::TopdownBeBoundSerialization => 0x1074,
            Self::TopdownBeBoundStoreBuffer => 0x0474,
            Self::TopdownBrMispredictSlots => 0x08a4,
            Self::TopdownFeBoundAll => 0x0071,
            Self::TopdownFeBoundAllP => 0x0071,
            Self::TopdownFeBoundBranchDetect => 0x0271,
            Self::TopdownFeBoundBranchResteer => 0x4071,
            Self::TopdownFeBoundCisc => 0x0171,
            Self::TopdownFeBoundDecode => 0x0871,
            Self::TopdownFeBoundFrontendBandwidth => 0x8d71,
            Self::TopdownFeBoundFrontendLatency => 0x7271,
            Self::TopdownFeBoundIcache => 0x2071,
            Self::TopdownFeBoundItlb => 0x1071,
            Self::TopdownFeBoundItlbMiss => 0x1071,
            Self::TopdownFeBoundOther => 0x8071,
            Self::TopdownFeBoundPredecode => 0x0471,
            Self::TopdownMemoryBoundSlots => 0x10a4,
            Self::TopdownRetiringAllP => 0x0072,
            Self::TopdownSlots => 0x0400,
            Self::TopdownSlotsP => 0x01a4,
            Self::TxExecMisc1 => 0x015d,
            Self::TxExecMisc2 => 0x025d,
            Self::TxExecMisc3 => 0x045d,
            Self::TxExecMisc4 => 0x085d,
            Self::TxExecMisc5 => 0x105d,
            Self::TxMemAbortCapacity => 0x0254,
            Self::TxMemAbortCapacityRead => 0x8054,
            Self::TxMemAbortCapacityWrite => 0x0254,
            Self::TxMemAbortConflict => 0x0154,
            Self::TxMemAbortHleElisionBufferMismatch => 0x1054,
            Self::TxMemAbortHleElisionBufferNotEmpty => 0x0854,
            Self::TxMemAbortHleElisionBufferUnsupportedAlignment => 0x2054,
            Self::TxMemAbortHleStoreToElidedLock => 0x0454,
            Self::TxMemHleElisionBufferFull => 0x4054,
            Self::UopDispatchesCancelledSimdPrf => 0x03a0,
            Self::UopsDecodedDec0 => 0x0156,
            Self::UopsDecodedDec0Uops => 0x0176,
            Self::UopsDispatchedCore => 0x02b1,
            Self::UopsDispatchedPort23 => 0x04a1,
            Self::UopsDispatchedPort2310 => 0x04b2,
            Self::UopsDispatchedPort5 => 0x20a1,
            Self::UopsDispatchedPort511 => 0x20b2,
            Self::UopsDispatchedPortPort0 => 0x01a1,
            Self::UopsDispatchedPortPort0Core => 0x01a1,
            Self::UopsDispatchedPortPort1 => 0x02a1,
            Self::UopsDispatchedPortPort1Core => 0x02a1,
            Self::UopsDispatchedPortPort2Core => 0x0ca1,
            Self::UopsDispatchedPortPort3Core => 0x30a1,
            Self::UopsDispatchedPortPort4Core => 0x40a1,
            Self::UopsDispatchedPortPort5Core => 0x80a1,
            Self::UopsDispatchedPortPort6 => 0x40a1,
            Self::UopsDispatchedPortPort7 => 0x80a1,
            Self::UopsDispatchedThread => 0x01b1,
            Self::UopsExecutedCore => 0x02b1,
            Self::UopsExecutedCoreActiveCycles => 0x0100_3fb1,
            Self::UopsExecutedCoreActiveCyclesNoPort5 => 0x0100_1fb1,
            Self::UopsExecutedCoreCyclesGe1 => 0x0100_02b1,
            Self::UopsExecutedCoreCyclesGe2 => 0x0200_02b1,
            Self::UopsExecutedCoreCyclesGe3 => 0x0300_02b1,
            Self::UopsExecutedCoreCyclesGe4 => 0x0400_02b1,
            Self::UopsExecutedCoreStallCount => 0x0180_3fb1,
            Self::UopsExecutedCoreStallCountNoPort5 => 0x0180_1fb1,
            Self::UopsExecutedCoreStallCycles => 0x0180_3fb1,
            Self::UopsExecutedCoreStallCyclesNoPort5 => 0x0180_1fb1,
            Self::UopsExecutedCyclesGe1 => 0x0100_01b1,
            Self::UopsExecutedCyclesGe1UopExec => 0x0100_01b1,
            Self::UopsExecutedCyclesGe2 => 0x0200_01b1,
            Self::UopsExecutedCyclesGe2UopsExec => 0x0200_01b1,
            Self::UopsExecutedCyclesGe3 => 0x0300_01b1,
            Self::UopsExecutedCyclesGe3UopsExec => 0x0300_01b1,
            Self::UopsExecutedCyclesGe4 => 0x0400_01b1,
            Self::UopsExecutedCyclesGe4UopsExec => 0x0400_01b1,
            Self::UopsExecutedPort015 => 0x40b1,
            Self::UopsExecutedPort015StallCycles => 0x0180_40b1,
            Self::UopsExecutedPort234Core => 0x80b1,
            Self::UopsExecutedPort4Core => 0x10b1,
            Self::UopsExecutedPort5 => 0x20b1,
            Self::UopsExecutedPortPort0 => 0x01a1,
            Self::UopsExecutedPortPort0Core => 0x01a1,
            Self::UopsExecutedPortPort1 => 0x02a1,
            Self::UopsExecutedPortPort1Core => 0x02a1,
            Self::UopsExecutedPortPort2 => 0x04a1,
            Self::UopsExecutedPortPort2Core => 0x04a1,
            Self::UopsExecutedPortPort3 => 0x08a1,
            Self::UopsExecutedPortPort3Core => 0x08a1,
            Self::UopsExecutedPortPort4 => 0x10a1,
            Self::UopsExecutedPortPort4Core => 0x10a1,
            Self::UopsExecutedPortPort5 => 0x20a1,
            Self::UopsExecutedPortPort5Core => 0x20a1,
            Self::UopsExecutedPortPort6 => 0x40a1,
            Self::UopsExecutedPortPort6Core => 0x40a1,
            Self::UopsExecutedPortPort7 => 0x80a1,
            Self::UopsExecutedPortPort7Core => 0x80a1,
            Self::UopsExecutedStallCycles => 0x0180_01b1,
            Self::UopsExecutedStalls => 0x0180_01b1,
            Self::UopsExecutedThread => 0x01b1,
            Self::UopsExecutedX87 => 0x10b1,
            Self::UopsIssuedCoreStallCycles => 0x0180_010e,
            Self::UopsIssuedCycles => 0x0100_01ae,
            Self::UopsIssuedFlagsMerge => 0x100e,
            Self::UopsIssuedSingleMul => 0x400e,
            Self::UopsIssuedSlowLea => 0x200e,
            Self::UopsIssuedStallCycles => 0x0180_010e,
            Self::UopsIssuedVectorWidthMismatch => 0x020e,
            Self::UopsNotDeliveredAny => 0x009c,
            Self::UopsRetiredCoreStallCycles => 0x0180_01c2,
            Self::UopsRetiredCycles => 0x0100_02c2,
            Self::UopsRetiredFpdiv => 0x08c2,
            Self::UopsRetiredHeavy => 0x01c2,
            Self::UopsRetiredIdiv => 0x10c2,
            Self::UopsRetiredMacroFused => 0x04c2,
            Self::UopsRetiredPackedSimd => 0x40c2,
            Self::UopsRetiredRetireSlots => 0x02c2,
            Self::UopsRetiredScalarSimd => 0x20c2,
            Self::UopsRetiredSlots => 0x02c2,
            Self::UopsRetiredStalledCycles => 0x10c2,
            Self::UopsRetiredX87 => 0x02c2,
            Self::X87CompOpsExeAnyAr => 0x8110,
            Self::X87CompOpsExeFxchAr => 0x8210,
            Self::XqFullCycles => 0x0100_012d,
            Self::AlderlakeGracemont(event) => event.value(),
            Self::Bonnell(event) => event.value(),
            Self::Broadwell(event) => event.value(),
            Self::Broadwellde(event) => event.value(),
            Self::Broadwellx(event) => event.value(),
            Self::Elkhartlake(event) => event.value(),
            Self::Emeraldrapids(event) => event.value(),
            Self::Goldmont(event) => event.value(),
            Self::Goldmontplus(event) => event.value(),
            Self::Grandridge(event) => event.value(),
            Self::Graniterapids(event) => event.value(),
            Self::Haswell(event) => event.value(),
            Self::Haswellx(event) => event.value(),
            Self::Icelake(event) => event.value(),
            Self::Icelakex(event) => event.value(),
            Self::Ivybridge(event) => event.value(),
            Self::Ivytown(event) => event.value(),
            Self::Jaketown(event) => event.value(),
            Self::Knightslanding(event) => event.value(),
            Self::NehalemEp(event) => event.value(),
            Self::NehalemEx(event) => event.value(),
            Self::Rocketlake(event) => event.value(),
            Self::Sandybridge(event) => event.value(),
            Self::Sapphirerapids(event) => event.value(),
            Self::Sierraforest(event) => event.value(),
            Self::Silvermont(event) => event.value(),
            Self::Skylake(event) => event.value(),
            Self::Skylakex(event) => event.value(),
            Self::Snowridgex(event) => event.value(),
            Self::Tigerlake(event) => event.value(),
            Self::WestmereEpDp(event) => event.value(),
            Self::WestmereEpSp(event) => event.value(),
            Self::WestmereEx(event) => event.value(),
        }
    }
    pub fn name(self) -> &'static str {
        match self {
            Self::Cycles => "cycles",
            Self::Instructions => "instructions",
            Self::AguBypassCancelCount => "AGU_BYPASS_CANCEL_COUNT",
            Self::ArithDividerUops => "ARITH_DIVIDER_UOPS",
            Self::ArithFpDividerActive => "ARITH_FP_DIVIDER_ACTIVE",
            Self::ArithFpuDivActive => "ARITH_FPU_DIV_ACTIVE",
            Self::ArithIdivActive => "ARITH_IDIV_ACTIVE",
            Self::ArithIntDividerActive => "ARITH_INT_DIVIDER_ACTIVE",
            Self::AssistsFp => "ASSISTS_FP",
            Self::AssistsPageFault => "ASSISTS_PAGE_FAULT",
            Self::AssistsSseAvxMix => "ASSISTS_SSE_AVX_MIX",
            Self::AvxInstsAll => "AVX_INSTS_ALL",
            Self::BaclearsAll => "BACLEARS_ALL",
            Self::BaclearsCond => "BACLEARS_COND",
            Self::BaclearsIndirect => "BACLEARS_INDIRECT",
            Self::BaclearsReturn => "BACLEARS_RETURN",
            Self::BaclearsUncond => "BACLEARS_UNCOND",
            Self::BrInstExecAllBranches => "BR_INST_EXEC_ALL_BRANCHES",
            Self::BrInstExecAllConditional => "BR_INST_EXEC_ALL_CONDITIONAL",
            Self::BrInstExecAllDirectJmp => "BR_INST_EXEC_ALL_DIRECT_JMP",
            Self::BrInstExecAllDirectNearCall => "BR_INST_EXEC_ALL_DIRECT_NEAR_CALL",
            Self::BrInstExecAllIndirectJumpNonCallRet => "BR_INST_EXEC_ALL_INDIRECT_JUMP_NON_CALL_RET",
            Self::BrInstExecAllIndirectNearReturn => "BR_INST_EXEC_ALL_INDIRECT_NEAR_RETURN",
            Self::BrInstExecAny => "BR_INST_EXEC_ANY",
            Self::BrInstExecDirectNearCall => "BR_INST_EXEC_DIRECT_NEAR_CALL",
            Self::BrInstExecIndirectNearCall => "BR_INST_EXEC_INDIRECT_NEAR_CALL",
            Self::BrInstExecNearCalls => "BR_INST_EXEC_NEAR_CALLS",
            Self::BrInstExecNontakenConditional => "BR_INST_EXEC_NONTAKEN_CONDITIONAL",
            Self::BrInstExecTaken => "BR_INST_EXEC_TAKEN",
            Self::BrInstExecTakenConditional => "BR_INST_EXEC_TAKEN_CONDITIONAL",
            Self::BrInstExecTakenDirectJump => "BR_INST_EXEC_TAKEN_DIRECT_JUMP",
            Self::BrInstExecTakenDirectNearCall => "BR_INST_EXEC_TAKEN_DIRECT_NEAR_CALL",
            Self::BrInstExecTakenIndirectJumpNonCallRet => "BR_INST_EXEC_TAKEN_INDIRECT_JUMP_NON_CALL_RET",
            Self::BrInstExecTakenIndirectNearCall => "BR_INST_EXEC_TAKEN_INDIRECT_NEAR_CALL",
            Self::BrInstExecTakenIndirectNearReturn => "BR_INST_EXEC_TAKEN_INDIRECT_NEAR_RETURN",
            Self::BrInstRetiredAllBranches => "BR_INST_RETIRED_ALL_BRANCHES",
            Self::BrInstRetiredAllBranchesPebs => "BR_INST_RETIRED_ALL_BRANCHES_PEBS",
            Self::BrInstRetiredAllTakenBranches => "BR_INST_RETIRED_ALL_TAKEN_BRANCHES",
            Self::BrInstRetiredCall => "BR_INST_RETIRED_CALL",
            Self::BrInstRetiredCondNtaken => "BR_INST_RETIRED_COND_NTAKEN",
            Self::BrInstRetiredConditional => "BR_INST_RETIRED_CONDITIONAL",
            Self::BrInstRetiredIndCall => "BR_INST_RETIRED_IND_CALL",
            Self::BrInstRetiredIndirectCall => "BR_INST_RETIRED_INDIRECT_CALL",
            Self::BrInstRetiredJcc => "BR_INST_RETIRED_JCC",
            Self::BrInstRetiredNearCallR3 => "BR_INST_RETIRED_NEAR_CALL_R3",
            Self::BrInstRetiredNonReturnInd => "BR_INST_RETIRED_NON_RETURN_IND",
            Self::BrInstRetiredNotTaken => "BR_INST_RETIRED_NOT_TAKEN",
            Self::BrInstRetiredRelCall => "BR_INST_RETIRED_REL_CALL",
            Self::BrInstRetiredReturn => "BR_INST_RETIRED_RETURN",
            Self::BrInstRetiredTakenJcc => "BR_INST_RETIRED_TAKEN_JCC",
            Self::BrInstTypeRetiredCondTaken => "BR_INST_TYPE_RETIRED_COND_TAKEN",
            Self::BrInstTypeRetiredDirCall => "BR_INST_TYPE_RETIRED_DIR_CALL",
            Self::BrInstTypeRetiredIndCall => "BR_INST_TYPE_RETIRED_IND_CALL",
            Self::BrMispExecAllBranches => "BR_MISP_EXEC_ALL_BRANCHES",
            Self::BrMispExecAllConditional => "BR_MISP_EXEC_ALL_CONDITIONAL",
            Self::BrMispExecAllDirectNearCall => "BR_MISP_EXEC_ALL_DIRECT_NEAR_CALL",
            Self::BrMispExecAllIndirectJumpNonCallRet => "BR_MISP_EXEC_ALL_INDIRECT_JUMP_NON_CALL_RET",
            Self::BrMispExecAny => "BR_MISP_EXEC_ANY",
            Self::BrMispExecDirectNearCall => "BR_MISP_EXEC_DIRECT_NEAR_CALL",
            Self::BrMispExecIndirect => "BR_MISP_EXEC_INDIRECT",
            Self::BrMispExecIndirectNearCall => "BR_MISP_EXEC_INDIRECT_NEAR_CALL",
            Self::BrMispExecNearCalls => "BR_MISP_EXEC_NEAR_CALLS",
            Self::BrMispExecNontakenConditional => "BR_MISP_EXEC_NONTAKEN_CONDITIONAL",
            Self::BrMispExecTaken => "BR_MISP_EXEC_TAKEN",
            Self::BrMispExecTakenConditional => "BR_MISP_EXEC_TAKEN_CONDITIONAL",
            Self::BrMispExecTakenDirectNearCall => "BR_MISP_EXEC_TAKEN_DIRECT_NEAR_CALL",
            Self::BrMispExecTakenIndirectJumpNonCallRet => "BR_MISP_EXEC_TAKEN_INDIRECT_JUMP_NON_CALL_RET",
            Self::BrMispExecTakenIndirectNearCall => "BR_MISP_EXEC_TAKEN_INDIRECT_NEAR_CALL",
            Self::BrMispExecTakenReturnNear => "BR_MISP_EXEC_TAKEN_RETURN_NEAR",
            Self::BrMispRetiredAllBranches => "BR_MISP_RETIRED_ALL_BRANCHES",
            Self::BrMispRetiredAllBranchesCost => "BR_MISP_RETIRED_ALL_BRANCHES_COST",
            Self::BrMispRetiredAllBranchesPebs => "BR_MISP_RETIRED_ALL_BRANCHES_PEBS",
            Self::BrMispRetiredCall => "BR_MISP_RETIRED_CALL",
            Self::BrMispRetiredCondCost => "BR_MISP_RETIRED_COND_COST",
            Self::BrMispRetiredCondNtaken => "BR_MISP_RETIRED_COND_NTAKEN",
            Self::BrMispRetiredCondNtakenCost => "BR_MISP_RETIRED_COND_NTAKEN_COST",
            Self::BrMispRetiredCondTakenCost => "BR_MISP_RETIRED_COND_TAKEN_COST",
            Self::BrMispRetiredConditional => "BR_MISP_RETIRED_CONDITIONAL",
            Self::BrMispRetiredFarBranch => "BR_MISP_RETIRED_FAR_BRANCH",
            Self::BrMispRetiredIndCall => "BR_MISP_RETIRED_IND_CALL",
            Self::BrMispRetiredIndirectCallCost => "BR_MISP_RETIRED_INDIRECT_CALL_COST",
            Self::BrMispRetiredIndirectCost => "BR_MISP_RETIRED_INDIRECT_COST",
            Self::BrMispRetiredJcc => "BR_MISP_RETIRED_JCC",
            Self::BrMispRetiredNearCall => "BR_MISP_RETIRED_NEAR_CALL",
            Self::BrMispRetiredNearTakenCost => "BR_MISP_RETIRED_NEAR_TAKEN_COST",
            Self::BrMispRetiredNonReturnInd => "BR_MISP_RETIRED_NON_RETURN_IND",
            Self::BrMispRetiredNotTaken => "BR_MISP_RETIRED_NOT_TAKEN",
            Self::BrMispRetiredRelCall => "BR_MISP_RETIRED_REL_CALL",
            Self::BrMispRetiredRet => "BR_MISP_RETIRED_RET",
            Self::BrMispRetiredRetCost => "BR_MISP_RETIRED_RET_COST",
            Self::BrMispRetiredReturn => "BR_MISP_RETIRED_RETURN",
            Self::BrMispRetiredTaken => "BR_MISP_RETIRED_TAKEN",
            Self::BrMispRetiredTakenJcc => "BR_MISP_RETIRED_TAKEN_JCC",
            Self::BrMisspTypeRetiredCondTaken => "BR_MISSP_TYPE_RETIRED_COND_TAKEN",
            Self::BtclearAny => "BTCLEAR_ANY",
            Self::BusBnrDrvAllAgents => "BUS_BNR_DRV_ALL_AGENTS",
            Self::BusDataRcvSelf => "BUS_DATA_RCV_SELF",
            Self::BusDrdyClocksAllAgents => "BUS_DRDY_CLOCKS_ALL_AGENTS",
            Self::BusHitDrvAllAgents => "BUS_HIT_DRV_ALL_AGENTS",
            Self::BusHitmDrvAllAgents => "BUS_HITM_DRV_ALL_AGENTS",
            Self::BusIoWaitSelf => "BUS_IO_WAIT_SELF",
            Self::BusLockAll => "BUS_LOCK_ALL",
            Self::BusLockBlockCycles => "BUS_LOCK_BLOCK_CYCLES",
            Self::BusLockClocksAllAgents => "BUS_LOCK_CLOCKS_ALL_AGENTS",
            Self::BusLockClocksSelf => "BUS_LOCK_CLOCKS_SELF",
            Self::BusLockCyclesOtherBlock => "BUS_LOCK_CYCLES_OTHER_BLOCK",
            Self::BusLockCyclesSelfBlock => "BUS_LOCK_CYCLES_SELF_BLOCK",
            Self::BusLockLockCycles => "BUS_LOCK_LOCK_CYCLES",
            Self::BusLockSelfLocks => "BUS_LOCK_SELF_LOCKS",
            Self::BusRequestOutstandingAllAgents => "BUS_REQUEST_OUTSTANDING_ALL_AGENTS",
            Self::BusRequestOutstandingSelf => "BUS_REQUEST_OUTSTANDING_SELF",
            Self::BusTransAnyAllAgents => "BUS_TRANS_ANY_ALL_AGENTS",
            Self::BusTransAnySelf => "BUS_TRANS_ANY_SELF",
            Self::BusTransBrdAllAgents => "BUS_TRANS_BRD_ALL_AGENTS",
            Self::BusTransBrdSelf => "BUS_TRANS_BRD_SELF",
            Self::BusTransBurstAllAgents => "BUS_TRANS_BURST_ALL_AGENTS",
            Self::BusTransBurstSelf => "BUS_TRANS_BURST_SELF",
            Self::BusTransDefAllAgents => "BUS_TRANS_DEF_ALL_AGENTS",
            Self::BusTransDefSelf => "BUS_TRANS_DEF_SELF",
            Self::BusTransIfetchAllAgents => "BUS_TRANS_IFETCH_ALL_AGENTS",
            Self::BusTransIfetchSelf => "BUS_TRANS_IFETCH_SELF",
            Self::BusTransInvalAllAgents => "BUS_TRANS_INVAL_ALL_AGENTS",
            Self::BusTransInvalSelf => "BUS_TRANS_INVAL_SELF",
            Self::BusTransIoAllAgents => "BUS_TRANS_IO_ALL_AGENTS",
            Self::BusTransIoSelf => "BUS_TRANS_IO_SELF",
            Self::BusTransMemAllAgents => "BUS_TRANS_MEM_ALL_AGENTS",
            Self::BusTransMemSelf => "BUS_TRANS_MEM_SELF",
            Self::BusTransPAllAgents => "BUS_TRANS_P_ALL_AGENTS",
            Self::BusTransPSelf => "BUS_TRANS_P_SELF",
            Self::BusTransPwrAllAgents => "BUS_TRANS_PWR_ALL_AGENTS",
            Self::BusTransPwrSelf => "BUS_TRANS_PWR_SELF",
            Self::BusTransRfoAllAgents => "BUS_TRANS_RFO_ALL_AGENTS",
            Self::BusTransRfoSelf => "BUS_TRANS_RFO_SELF",
            Self::BusTransWbAllAgents => "BUS_TRANS_WB_ALL_AGENTS",
            Self::BusTransWbSelf => "BUS_TRANS_WB_SELF",
            Self::BusqEmptySelf => "BUSQ_EMPTY_SELF",
            Self::C0StallsLoadDramHit => "C0_STALLS_LOAD_DRAM_HIT",
            Self::C0StallsLoadL2Hit => "C0_STALLS_LOAD_L2_HIT",
            Self::C0StallsLoadLlcHit => "C0_STALLS_LOAD_LLC_HIT",
            Self::CorePowerLvl0TurboLicense => "CORE_POWER_LVL0_TURBO_LICENSE",
            Self::CorePowerLvl1TurboLicense => "CORE_POWER_LVL1_TURBO_LICENSE",
            Self::CorePowerLvl2TurboLicense => "CORE_POWER_LVL2_TURBO_LICENSE",
            Self::CorePowerThrottle => "CORE_POWER_THROTTLE",
            Self::CoreRejectL2QAll => "CORE_REJECT_L2Q_ALL",
            Self::CoreRejectL2QAny => "CORE_REJECT_L2Q_ANY",
            Self::CoreSnoopResponseIFwdFe => "CORE_SNOOP_RESPONSE_I_FWD_FE",
            Self::CoreSnoopResponseIFwdM => "CORE_SNOOP_RESPONSE_I_FWD_M",
            Self::CoreSnoopResponseIHitFse => "CORE_SNOOP_RESPONSE_I_HIT_FSE",
            Self::CoreSnoopResponseMiss => "CORE_SNOOP_RESPONSE_MISS",
            Self::CoreSnoopResponseRspIfwdfe => "CORE_SNOOP_RESPONSE_RSP_IFWDFE",
            Self::CoreSnoopResponseRspIfwdm => "CORE_SNOOP_RESPONSE_RSP_IFWDM",
            Self::CoreSnoopResponseRspIhitfse => "CORE_SNOOP_RESPONSE_RSP_IHITFSE",
            Self::CoreSnoopResponseRspIhiti => "CORE_SNOOP_RESPONSE_RSP_IHITI",
            Self::CoreSnoopResponseRspSfwdfe => "CORE_SNOOP_RESPONSE_RSP_SFWDFE",
            Self::CoreSnoopResponseRspSfwdm => "CORE_SNOOP_RESPONSE_RSP_SFWDM",
            Self::CoreSnoopResponseRspShitfse => "CORE_SNOOP_RESPONSE_RSP_SHITFSE",
            Self::CoreSnoopResponseSFwdFe => "CORE_SNOOP_RESPONSE_S_FWD_FE",
            Self::CoreSnoopResponseSFwdM => "CORE_SNOOP_RESPONSE_S_FWD_M",
            Self::CoreSnoopResponseSHitFse => "CORE_SNOOP_RESPONSE_S_HIT_FSE",
            Self::CplCyclesRing0 => "CPL_CYCLES_RING0",
            Self::CplCyclesRing0Trans => "CPL_CYCLES_RING0_TRANS",
            Self::CplCyclesRing123 => "CPL_CYCLES_RING123",
            Self::CpuClkThreadUnhaltedOneThreadActive => "CPU_CLK_THREAD_UNHALTED_ONE_THREAD_ACTIVE",
            Self::CpuClkThreadUnhaltedRefXclk => "CPU_CLK_THREAD_UNHALTED_REF_XCLK",
            Self::CpuClkThreadUnhaltedRefXclkAny => "CPU_CLK_THREAD_UNHALTED_REF_XCLK_ANY",
            Self::CpuClkUnhaltedC01 => "CPU_CLK_UNHALTED_C01",
            Self::CpuClkUnhaltedC02 => "CPU_CLK_UNHALTED_C02",
            Self::CpuClkUnhaltedC0Wait => "CPU_CLK_UNHALTED_C0_WAIT",
            Self::CpuClkUnhaltedCore => "CPU_CLK_UNHALTED_CORE",
            Self::CpuClkUnhaltedCoreP => "CPU_CLK_UNHALTED_CORE_P",
            Self::CpuClkUnhaltedDistributed => "CPU_CLK_UNHALTED_DISTRIBUTED",
            Self::CpuClkUnhaltedOneThreadActive => "CPU_CLK_UNHALTED_ONE_THREAD_ACTIVE",
            Self::CpuClkUnhaltedPause => "CPU_CLK_UNHALTED_PAUSE",
            Self::CpuClkUnhaltedPauseInst => "CPU_CLK_UNHALTED_PAUSE_INST",
            Self::CpuClkUnhaltedRef => "CPU_CLK_UNHALTED_REF",
            Self::CpuClkUnhaltedRefDistributed => "CPU_CLK_UNHALTED_REF_DISTRIBUTED",
            Self::CpuClkUnhaltedRefTsc => "CPU_CLK_UNHALTED_REF_TSC",
            Self::CpuClkUnhaltedRefTscP => "CPU_CLK_UNHALTED_REF_TSC_P",
            Self::CpuClkUnhaltedRefXclk => "CPU_CLK_UNHALTED_REF_XCLK",
            Self::CpuClkUnhaltedRefXclkAny => "CPU_CLK_UNHALTED_REF_XCLK_ANY",
            Self::CpuClkUnhaltedRing0Trans => "CPU_CLK_UNHALTED_RING0_TRANS",
            Self::CpuClkUnhaltedThread => "CPU_CLK_UNHALTED_THREAD",
            Self::CpuClkUnhaltedThreadAny => "CPU_CLK_UNHALTED_THREAD_ANY",
            Self::CpuClkUnhaltedThreadP => "CPU_CLK_UNHALTED_THREAD_P",
            Self::CpuClkUnhaltedThreadPAny => "CPU_CLK_UNHALTED_THREAD_P_ANY",
            Self::CycleActivityCyclesL1DMiss => "CYCLE_ACTIVITY_CYCLES_L1D_MISS",
            Self::CycleActivityCyclesL2Miss => "CYCLE_ACTIVITY_CYCLES_L2_MISS",
            Self::CycleActivityCyclesL2Pending => "CYCLE_ACTIVITY_CYCLES_L2_PENDING",
            Self::CycleActivityCyclesL3Miss => "CYCLE_ACTIVITY_CYCLES_L3_MISS",
            Self::CycleActivityCyclesLdmPending => "CYCLE_ACTIVITY_CYCLES_LDM_PENDING",
            Self::CycleActivityCyclesNoDispatch => "CYCLE_ACTIVITY_CYCLES_NO_DISPATCH",
            Self::CycleActivityCyclesNoExecute => "CYCLE_ACTIVITY_CYCLES_NO_EXECUTE",
            Self::CycleActivityStallsL1DMiss => "CYCLE_ACTIVITY_STALLS_L1D_MISS",
            Self::CycleActivityStallsL2Miss => "CYCLE_ACTIVITY_STALLS_L2_MISS",
            Self::CycleActivityStallsL2Pending => "CYCLE_ACTIVITY_STALLS_L2_PENDING",
            Self::CycleActivityStallsL3Miss => "CYCLE_ACTIVITY_STALLS_L3_MISS",
            Self::CycleActivityStallsLdmPending => "CYCLE_ACTIVITY_STALLS_LDM_PENDING",
            Self::CycleActivityStallsTotal => "CYCLE_ACTIVITY_STALLS_TOTAL",
            Self::CyclesDivBusyAny => "CYCLES_DIV_BUSY_ANY",
            Self::CyclesDivBusyFpdiv => "CYCLES_DIV_BUSY_FPDIV",
            Self::CyclesDivBusyIdiv => "CYCLES_DIV_BUSY_IDIV",
            Self::DecodeLcp => "DECODE_LCP",
            Self::DecodeMsBusy => "DECODE_MS_BUSY",
            Self::DecodeRestrictionPredecodeWrong => "DECODE_RESTRICTION_PREDECODE_WRONG",
            Self::DivAr => "DIV_AR",
            Self::Dl1DirtyEviction => "DL1_DIRTY_EVICTION",
            Self::Dl1Replacement => "DL1_REPLACEMENT",
            Self::DsbFillAllCancel => "DSB_FILL_ALL_CANCEL",
            Self::DsbFillExceedDsbLines => "DSB_FILL_EXCEED_DSB_LINES",
            Self::DsbFillOtherCancel => "DSB_FILL_OTHER_CANCEL",
            Self::DtlbLoadMissesDemandLdWalkCompleted => "DTLB_LOAD_MISSES_DEMAND_LD_WALK_COMPLETED",
            Self::DtlbLoadMissesDemandLdWalkDuration => "DTLB_LOAD_MISSES_DEMAND_LD_WALK_DURATION",
            Self::DtlbLoadMissesLargePageWalkCompleted => "DTLB_LOAD_MISSES_LARGE_PAGE_WALK_COMPLETED",
            Self::DtlbLoadMissesPdeCacheMiss => "DTLB_LOAD_MISSES_PDE_CACHE_MISS",
            Self::DtlbLoadMissesStlbHit2M => "DTLB_LOAD_MISSES_STLB_HIT_2M",
            Self::DtlbLoadMissesStlbHit4K => "DTLB_LOAD_MISSES_STLB_HIT_4K",
            Self::DtlbLoadMissesWalkCompleted1Gb => "DTLB_LOAD_MISSES_WALK_COMPLETED_1GB",
            Self::DtlbMissesLargeWalkCompleted => "DTLB_MISSES_LARGE_WALK_COMPLETED",
            Self::DtlbMissesPdeMiss => "DTLB_MISSES_PDE_MISS",
            Self::DtlbMissesStlbHit => "DTLB_MISSES_STLB_HIT",
            Self::DtlbStoreMissesMissCausesAWalk => "DTLB_STORE_MISSES_MISS_CAUSES_A_WALK",
            Self::DtlbStoreMissesPdeCacheMiss => "DTLB_STORE_MISSES_PDE_CACHE_MISS",
            Self::DtlbStoreMissesStlbHit2M => "DTLB_STORE_MISSES_STLB_HIT_2M",
            Self::DtlbStoreMissesStlbHit4K => "DTLB_STORE_MISSES_STLB_HIT_4K",
            Self::DtlbStoreMissesWalkCompleted1Gb => "DTLB_STORE_MISSES_WALK_COMPLETED_1GB",
            Self::EptEpdeHit => "EPT_EPDE_HIT",
            Self::EptEpdeMiss => "EPT_EPDE_MISS",
            Self::EptEpdpeHit => "EPT_EPDPE_HIT",
            Self::EptEpdpeMiss => "EPT_EPDPE_MISS",
            Self::EptWalkCycles => "EPT_WALK_CYCLES",
            Self::EptWalkPending => "EPT_WALK_PENDING",
            Self::ExeActivity1PortsUtil => "EXE_ACTIVITY_1_PORTS_UTIL",
            Self::ExeActivity2PortsUtil => "EXE_ACTIVITY_2_PORTS_UTIL",
            Self::ExeActivity3PortsUtil => "EXE_ACTIVITY_3_PORTS_UTIL",
            Self::ExeActivity4PortsUtil => "EXE_ACTIVITY_4_PORTS_UTIL",
            Self::ExeActivityBoundOnLoads => "EXE_ACTIVITY_BOUND_ON_LOADS",
            Self::ExeAmxBusy => "EXE_AMX_BUSY",
            Self::ExtSnoopAllAgentsAny => "EXT_SNOOP_ALL_AGENTS_ANY",
            Self::ExtSnoopAllAgentsClean => "EXT_SNOOP_ALL_AGENTS_CLEAN",
            Self::ExtSnoopAllAgentsHit => "EXT_SNOOP_ALL_AGENTS_HIT",
            Self::ExtSnoopAllAgentsHitm => "EXT_SNOOP_ALL_AGENTS_HITM",
            Self::FpArithDispatchedPort0 => "FP_ARITH_DISPATCHED_PORT_0",
            Self::FpArithDispatchedPort1 => "FP_ARITH_DISPATCHED_PORT_1",
            Self::FpArithDispatchedPort5 => "FP_ARITH_DISPATCHED_PORT_5",
            Self::FpArithDispatchedV0 => "FP_ARITH_DISPATCHED_V0",
            Self::FpArithDispatchedV1 => "FP_ARITH_DISPATCHED_V1",
            Self::FpArithDispatchedV2 => "FP_ARITH_DISPATCHED_V2",
            Self::FpArithInstRetired128BPackedDouble => "FP_ARITH_INST_RETIRED_128B_PACKED_DOUBLE",
            Self::FpArithInstRetired128BPackedSingle => "FP_ARITH_INST_RETIRED_128B_PACKED_SINGLE",
            Self::FpArithInstRetired2128BPackedHalf => "FP_ARITH_INST_RETIRED2_128B_PACKED_HALF",
            Self::FpArithInstRetired2256BPackedHalf => "FP_ARITH_INST_RETIRED2_256B_PACKED_HALF",
            Self::FpArithInstRetired2512BPackedHalf => "FP_ARITH_INST_RETIRED2_512B_PACKED_HALF",
            Self::FpArithInstRetired256BPackedDouble => "FP_ARITH_INST_RETIRED_256B_PACKED_DOUBLE",
            Self::FpArithInstRetired256BPackedSingle => "FP_ARITH_INST_RETIRED_256B_PACKED_SINGLE",
            Self::FpArithInstRetired2ComplexScalarHalf => "FP_ARITH_INST_RETIRED2_COMPLEX_SCALAR_HALF",
            Self::FpArithInstRetired2Scalar => "FP_ARITH_INST_RETIRED2_SCALAR",
            Self::FpArithInstRetired2ScalarHalf => "FP_ARITH_INST_RETIRED2_SCALAR_HALF",
            Self::FpArithInstRetired2Vector => "FP_ARITH_INST_RETIRED2_VECTOR",
            Self::FpArithInstRetired4Flops => "FP_ARITH_INST_RETIRED_4_FLOPS",
            Self::FpArithInstRetired512BPackedDouble => "FP_ARITH_INST_RETIRED_512B_PACKED_DOUBLE",
            Self::FpArithInstRetired512BPackedSingle => "FP_ARITH_INST_RETIRED_512B_PACKED_SINGLE",
            Self::FpArithInstRetiredDouble => "FP_ARITH_INST_RETIRED_DOUBLE",
            Self::FpArithInstRetiredPacked => "FP_ARITH_INST_RETIRED_PACKED",
            Self::FpArithInstRetiredScalar => "FP_ARITH_INST_RETIRED_SCALAR",
            Self::FpArithInstRetiredScalarDouble => "FP_ARITH_INST_RETIRED_SCALAR_DOUBLE",
            Self::FpArithInstRetiredScalarSingle => "FP_ARITH_INST_RETIRED_SCALAR_SINGLE",
            Self::FpArithInstRetiredSingle => "FP_ARITH_INST_RETIRED_SINGLE",
            Self::FpArithInstRetiredVector => "FP_ARITH_INST_RETIRED_VECTOR",
            Self::FpAssistAny => "FP_ASSIST_ANY",
            Self::FpAssistAr => "FP_ASSIST_AR",
            Self::FpAssistSimdInput => "FP_ASSIST_SIMD_INPUT",
            Self::FpAssistSimdOutput => "FP_ASSIST_SIMD_OUTPUT",
            Self::FpAssistX87Input => "FP_ASSIST_X87_INPUT",
            Self::FpAssistX87Output => "FP_ASSIST_X87_OUTPUT",
            Self::FpCompOpsExeSseDoublePrecision => "FP_COMP_OPS_EXE_SSE_DOUBLE_PRECISION",
            Self::FpCompOpsExeSseFpPacked => "FP_COMP_OPS_EXE_SSE_FP_PACKED",
            Self::FpCompOpsExeSseFpScalar => "FP_COMP_OPS_EXE_SSE_FP_SCALAR",
            Self::FpCompOpsExeSsePackedDouble => "FP_COMP_OPS_EXE_SSE_PACKED_DOUBLE",
            Self::FpCompOpsExeSsePackedSingle => "FP_COMP_OPS_EXE_SSE_PACKED_SINGLE",
            Self::FpCompOpsExeSseScalarDouble => "FP_COMP_OPS_EXE_SSE_SCALAR_DOUBLE",
            Self::FpCompOpsExeSseScalarSingle => "FP_COMP_OPS_EXE_SSE_SCALAR_SINGLE",
            Self::FpCompOpsExeSseSinglePrecision => "FP_COMP_OPS_EXE_SSE_SINGLE_PRECISION",
            Self::FpCompOpsExeX87 => "FP_COMP_OPS_EXE_X87",
            Self::FpFlopsRetiredAll => "FP_FLOPS_RETIRED_ALL",
            Self::FpFlopsRetiredDp => "FP_FLOPS_RETIRED_DP",
            Self::FpFlopsRetiredFp32 => "FP_FLOPS_RETIRED_FP32",
            Self::FpFlopsRetiredFp64 => "FP_FLOPS_RETIRED_FP64",
            Self::FpFlopsRetiredSp => "FP_FLOPS_RETIRED_SP",
            Self::FpInstRetired128BDp => "FP_INST_RETIRED_128B_DP",
            Self::FpInstRetired128BSp => "FP_INST_RETIRED_128B_SP",
            Self::FpInstRetired256BDp => "FP_INST_RETIRED_256B_DP",
            Self::FpInstRetired32BSp => "FP_INST_RETIRED_32B_SP",
            Self::FpInstRetired64BDp => "FP_INST_RETIRED_64B_DP",
            Self::FrontendRetiredAnyAnt => "FRONTEND_RETIRED_ANY_ANT",
            Self::FrontendRetiredLateSwpf => "FRONTEND_RETIRED_LATE_SWPF",
            Self::FrontendRetiredLatencyGe2BubblesGe2 => "FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_2",
            Self::FrontendRetiredLatencyGe2BubblesGe3 => "FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_3",
            Self::FrontendRetiredMispAnt => "FRONTEND_RETIRED_MISP_ANT",
            Self::HleRetiredAborted => "HLE_RETIRED_ABORTED",
            Self::HleRetiredAbortedEvents => "HLE_RETIRED_ABORTED_EVENTS",
            Self::HleRetiredAbortedMem => "HLE_RETIRED_ABORTED_MEM",
            Self::HleRetiredAbortedMemtype => "HLE_RETIRED_ABORTED_MEMTYPE",
            Self::HleRetiredAbortedMisc1 => "HLE_RETIRED_ABORTED_MISC1",
            Self::HleRetiredAbortedMisc2 => "HLE_RETIRED_ABORTED_MISC2",
            Self::HleRetiredAbortedMisc3 => "HLE_RETIRED_ABORTED_MISC3",
            Self::HleRetiredAbortedMisc4 => "HLE_RETIRED_ABORTED_MISC4",
            Self::HleRetiredAbortedMisc5 => "HLE_RETIRED_ABORTED_MISC5",
            Self::HleRetiredAbortedTimer => "HLE_RETIRED_ABORTED_TIMER",
            Self::HleRetiredAbortedUnfriendly => "HLE_RETIRED_ABORTED_UNFRIENDLY",
            Self::HleRetiredCommit => "HLE_RETIRED_COMMIT",
            Self::HleRetiredStart => "HLE_RETIRED_START",
            Self::HwInterruptsMasked => "HW_INTERRUPTS_MASKED",
            Self::HwInterruptsPendingAndMasked => "HW_INTERRUPTS_PENDING_AND_MASKED",
            Self::HwInterruptsReceived => "HW_INTERRUPTS_RECEIVED",
            Self::HwPreReqDl1Miss => "HW_PRE_REQ_DL1_MISS",
            Self::Icache16BIfdataStall => "ICACHE_16B_IFDATA_STALL",
            Self::Icache64BIftagHit => "ICACHE_64B_IFTAG_HIT",
            Self::Icache64BIftagMiss => "ICACHE_64B_IFTAG_MISS",
            Self::Icache64BIftagStall => "ICACHE_64B_IFTAG_STALL",
            Self::IcacheAccesses => "ICACHE_ACCESSES",
            Self::IcacheDataStallPeriods => "ICACHE_DATA_STALL_PERIODS",
            Self::IcacheDataStalls => "ICACHE_DATA_STALLS",
            Self::IcacheHit => "ICACHE_HIT",
            Self::IcacheIfdataStall => "ICACHE_IFDATA_STALL",
            Self::IcacheIfetchStall => "ICACHE_IFETCH_STALL",
            Self::IcacheMisses => "ICACHE_MISSES",
            Self::IcacheTagStalls => "ICACHE_TAG_STALLS",
            Self::IdiMiscWbDowngrade => "IDI_MISC_WB_DOWNGRADE",
            Self::IdiMiscWbUpgrade => "IDI_MISC_WB_UPGRADE",
            Self::IdqAllDsbCycles4Uops => "IDQ_ALL_DSB_CYCLES_4_UOPS",
            Self::IdqAllDsbCyclesAnyUops => "IDQ_ALL_DSB_CYCLES_ANY_UOPS",
            Self::IdqAllMiteCycles4Uops => "IDQ_ALL_MITE_CYCLES_4_UOPS",
            Self::IdqAllMiteCyclesAnyUops => "IDQ_ALL_MITE_CYCLES_ANY_UOPS",
            Self::IdqBubblesCore => "IDQ_BUBBLES_CORE",
            Self::IdqBubblesCycles0UopsDelivCore => "IDQ_BUBBLES_CYCLES_0_UOPS_DELIV_CORE",
            Self::IdqBubblesCyclesFeWasOk => "IDQ_BUBBLES_CYCLES_FE_WAS_OK",
            Self::IdqDsbCycles => "IDQ_DSB_CYCLES",
            Self::IdqDsbUops => "IDQ_DSB_UOPS",
            Self::IdqEmpty => "IDQ_EMPTY",
            Self::IdqMiteAllUops => "IDQ_MITE_ALL_UOPS",
            Self::IdqMiteCycles => "IDQ_MITE_CYCLES",
            Self::IdqMiteCyclesAny => "IDQ_MITE_CYCLES_ANY",
            Self::IdqMiteUops => "IDQ_MITE_UOPS",
            Self::IdqMsCycles => "IDQ_MS_CYCLES",
            Self::IdqMsDsbCycles => "IDQ_MS_DSB_CYCLES",
            Self::IdqMsDsbOccur => "IDQ_MS_DSB_OCCUR",
            Self::IdqMsDsbUops => "IDQ_MS_DSB_UOPS",
            Self::IdqMsMiteUops => "IDQ_MS_MITE_UOPS",
            Self::IdqUopsNotDeliveredCore => "IDQ_UOPS_NOT_DELIVERED_CORE",
            Self::IdqUopsNotDeliveredCyclesFeWasOk => "IDQ_UOPS_NOT_DELIVERED_CYCLES_FE_WAS_OK",
            Self::IdqUopsNotDeliveredCyclesGe1UopDelivCore => "IDQ_UOPS_NOT_DELIVERED_CYCLES_GE_1_UOP_DELIV_CORE",
            Self::IdqUopsNotDeliveredCyclesLe1UopDelivCore => "IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_1_UOP_DELIV_CORE",
            Self::IdqUopsNotDeliveredCyclesLe2UopDelivCore => "IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_2_UOP_DELIV_CORE",
            Self::IdqUopsNotDeliveredCyclesLe3UopDelivCore => "IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_3_UOP_DELIV_CORE",
            Self::IldStallIqFull => "ILD_STALL_IQ_FULL",
            Self::IldStallLcp => "ILD_STALL_LCP",
            Self::InstRetiredAny => "INST_RETIRED_ANY",
            Self::InstRetiredAnyP => "INST_RETIRED_ANY_P",
            Self::InstRetiredAnyPs => "INST_RETIRED_ANY_PS",
            Self::InstRetiredMacroFused => "INST_RETIRED_MACRO_FUSED",
            Self::InstRetiredNop => "INST_RETIRED_NOP",
            Self::InstRetiredRepIteration => "INST_RETIRED_REP_ITERATION",
            Self::InstRetiredStallCycles => "INST_RETIRED_STALL_CYCLES",
            Self::InstRetiredTotalCyclesPs => "INST_RETIRED_TOTAL_CYCLES_PS",
            Self::InstRetiredX87 => "INST_RETIRED_X87",
            Self::InstsWrittenToIqInsts => "INSTS_WRITTEN_TO_IQ_INSTS",
            Self::IntMiscAllRecoveryCycles => "INT_MISC_ALL_RECOVERY_CYCLES",
            Self::IntMiscMbaStalls => "INT_MISC_MBA_STALLS",
            Self::IntMiscRecoveryStallsCount => "INT_MISC_RECOVERY_STALLS_COUNT",
            Self::IntMiscUnknownBranchCycles => "INT_MISC_UNKNOWN_BRANCH_CYCLES",
            Self::IntVecRetired128Bit => "INT_VEC_RETIRED_128BIT",
            Self::IntVecRetired256Bit => "INT_VEC_RETIRED_256BIT",
            Self::IntVecRetiredAdd128 => "INT_VEC_RETIRED_ADD_128",
            Self::IntVecRetiredAdd256 => "INT_VEC_RETIRED_ADD_256",
            Self::IntVecRetiredMul256 => "INT_VEC_RETIRED_MUL_256",
            Self::IntVecRetiredShuffles => "INT_VEC_RETIRED_SHUFFLES",
            Self::IntVecRetiredVnni128 => "INT_VEC_RETIRED_VNNI_128",
            Self::IntVecRetiredVnni256 => "INT_VEC_RETIRED_VNNI_256",
            Self::IssueSlotsNotConsumedAny => "ISSUE_SLOTS_NOT_CONSUMED_ANY",
            Self::IssueSlotsNotConsumedRecovery => "ISSUE_SLOTS_NOT_CONSUMED_RECOVERY",
            Self::IssueSlotsNotConsumedResourceFull => "ISSUE_SLOTS_NOT_CONSUMED_RESOURCE_FULL",
            Self::ItlbFills => "ITLB_FILLS",
            Self::ItlbItlbFlush => "ITLB_ITLB_FLUSH",
            Self::ItlbMiss => "ITLB_MISS",
            Self::ItlbMissRetired => "ITLB_MISS_RETIRED",
            Self::ItlbMissesLargePageWalkCompleted => "ITLB_MISSES_LARGE_PAGE_WALK_COMPLETED",
            Self::ItlbMissesLargeWalkCompleted => "ITLB_MISSES_LARGE_WALK_COMPLETED",
            Self::ItlbMissesMissCausedWalk => "ITLB_MISSES_MISS_CAUSED_WALK",
            Self::ItlbMissesMissCausesAWalk => "ITLB_MISSES_MISS_CAUSES_A_WALK",
            Self::ItlbMissesPdeCacheMiss => "ITLB_MISSES_PDE_CACHE_MISS",
            Self::ItlbMissesStlbHit2M => "ITLB_MISSES_STLB_HIT_2M",
            Self::ItlbMissesStlbHit4K => "ITLB_MISSES_STLB_HIT_4K",
            Self::ItlbMissesWalkCompleted1G => "ITLB_MISSES_WALK_COMPLETED_1G",
            Self::ItlbMissesWalkCompleted1Gb => "ITLB_MISSES_WALK_COMPLETED_1GB",
            Self::L1DAllMReplacement => "L1D_ALL_M_REPLACEMENT",
            Self::L1DAllocatedInM => "L1D_ALLOCATED_IN_M",
            Self::L1DBlocksBankConflictCycles => "L1D_BLOCKS_BANK_CONFLICT_CYCLES",
            Self::L1DCacheAllCacheRef => "L1D_CACHE_ALL_CACHE_REF",
            Self::L1DCacheAllRef => "L1D_CACHE_ALL_REF",
            Self::L1DCacheEvict => "L1D_CACHE_EVICT",
            Self::L1DCacheLd => "L1D_CACHE_LD",
            Self::L1DCacheReplm => "L1D_CACHE_REPLM",
            Self::L1DCacheSt => "L1D_CACHE_ST",
            Self::L1DEviction => "L1D_EVICTION",
            Self::L1DHwpfMiss => "L1D_HWPF_MISS",
            Self::L1DPendMissFbFullPeriods => "L1D_PEND_MISS_FB_FULL_PERIODS",
            Self::L1DPendMissL2Stall => "L1D_PEND_MISS_L2_STALL",
            Self::L1DPendMissL2Stalls => "L1D_PEND_MISS_L2_STALLS",
            Self::L1DPendMissPending => "L1D_PEND_MISS_PENDING",
            Self::L1DPendMissPendingCycles => "L1D_PEND_MISS_PENDING_CYCLES",
            Self::L1DPendMissPendingCyclesAny => "L1D_PEND_MISS_PENDING_CYCLES_ANY",
            Self::L1DPendMissRequestFbFull => "L1D_PEND_MISS_REQUEST_FB_FULL",
            Self::L1DReplacement => "L1D_REPLACEMENT",
            Self::L2AdsSelf => "L2_ADS_SELF",
            Self::L2DataRqstsAny => "L2_DATA_RQSTS_ANY",
            Self::L2DataRqstsPrefetchEState => "L2_DATA_RQSTS_PREFETCH_E_STATE",
            Self::L2DataRqstsPrefetchIState => "L2_DATA_RQSTS_PREFETCH_I_STATE",
            Self::L2DataRqstsPrefetchMState => "L2_DATA_RQSTS_PREFETCH_M_STATE",
            Self::L2DataRqstsPrefetchMesi => "L2_DATA_RQSTS_PREFETCH_MESI",
            Self::L2DataRqstsPrefetchSState => "L2_DATA_RQSTS_PREFETCH_S_STATE",
            Self::L2DataRqstsSelfEState => "L2_DATA_RQSTS_SELF_E_STATE",
            Self::L2DataRqstsSelfIState => "L2_DATA_RQSTS_SELF_I_STATE",
            Self::L2DataRqstsSelfMState => "L2_DATA_RQSTS_SELF_M_STATE",
            Self::L2DataRqstsSelfMesi => "L2_DATA_RQSTS_SELF_MESI",
            Self::L2DataRqstsSelfSState => "L2_DATA_RQSTS_SELF_S_STATE",
            Self::L2DbusBusyRdSelf => "L2_DBUS_BUSY_RD_SELF",
            Self::L2DbusBusySelf => "L2_DBUS_BUSY_SELF",
            Self::L2DemandRqstsWbHit => "L2_DEMAND_RQSTS_WB_HIT",
            Self::L2IfetchSelfEState => "L2_IFETCH_SELF_E_STATE",
            Self::L2IfetchSelfIState => "L2_IFETCH_SELF_I_STATE",
            Self::L2IfetchSelfMState => "L2_IFETCH_SELF_M_STATE",
            Self::L2IfetchSelfMesi => "L2_IFETCH_SELF_MESI",
            Self::L2IfetchSelfSState => "L2_IFETCH_SELF_S_STATE",
            Self::L2L1DWbRqstsAll => "L2_L1D_WB_RQSTS_ALL",
            Self::L2L1DWbRqstsHitE => "L2_L1D_WB_RQSTS_HIT_E",
            Self::L2L1DWbRqstsHitM => "L2_L1D_WB_RQSTS_HIT_M",
            Self::L2L1DWbRqstsHitS => "L2_L1D_WB_RQSTS_HIT_S",
            Self::L2L1DWbRqstsMiss => "L2_L1D_WB_RQSTS_MISS",
            Self::L2LdIfetchSelfEState => "L2_LD_IFETCH_SELF_E_STATE",
            Self::L2LdIfetchSelfIState => "L2_LD_IFETCH_SELF_I_STATE",
            Self::L2LdIfetchSelfMState => "L2_LD_IFETCH_SELF_M_STATE",
            Self::L2LdIfetchSelfMesi => "L2_LD_IFETCH_SELF_MESI",
            Self::L2LdIfetchSelfSState => "L2_LD_IFETCH_SELF_S_STATE",
            Self::L2LdSelfAnyEState => "L2_LD_SELF_ANY_E_STATE",
            Self::L2LdSelfAnyIState => "L2_LD_SELF_ANY_I_STATE",
            Self::L2LdSelfAnyMState => "L2_LD_SELF_ANY_M_STATE",
            Self::L2LdSelfAnyMesi => "L2_LD_SELF_ANY_MESI",
            Self::L2LdSelfAnySState => "L2_LD_SELF_ANY_S_STATE",
            Self::L2LdSelfDemandEState => "L2_LD_SELF_DEMAND_E_STATE",
            Self::L2LdSelfDemandIState => "L2_LD_SELF_DEMAND_I_STATE",
            Self::L2LdSelfDemandMState => "L2_LD_SELF_DEMAND_M_STATE",
            Self::L2LdSelfDemandMesi => "L2_LD_SELF_DEMAND_MESI",
            Self::L2LdSelfDemandSState => "L2_LD_SELF_DEMAND_S_STATE",
            Self::L2LdSelfPrefetchEState => "L2_LD_SELF_PREFETCH_E_STATE",
            Self::L2LdSelfPrefetchIState => "L2_LD_SELF_PREFETCH_I_STATE",
            Self::L2LdSelfPrefetchMState => "L2_LD_SELF_PREFETCH_M_STATE",
            Self::L2LdSelfPrefetchMesi => "L2_LD_SELF_PREFETCH_MESI",
            Self::L2LdSelfPrefetchSState => "L2_LD_SELF_PREFETCH_S_STATE",
            Self::L2LinesInE => "L2_LINES_IN_E",
            Self::L2LinesInI => "L2_LINES_IN_I",
            Self::L2LinesInS => "L2_LINES_IN_S",
            Self::L2LinesInSelfAny => "L2_LINES_IN_SELF_ANY",
            Self::L2LinesInSelfDemand => "L2_LINES_IN_SELF_DEMAND",
            Self::L2LinesInSelfPrefetch => "L2_LINES_IN_SELF_PREFETCH",
            Self::L2LinesOutDirtyAll => "L2_LINES_OUT_DIRTY_ALL",
            Self::L2LinesOutPfClean => "L2_LINES_OUT_PF_CLEAN",
            Self::L2LinesOutPfDirty => "L2_LINES_OUT_PF_DIRTY",
            Self::L2LinesOutSelfAny => "L2_LINES_OUT_SELF_ANY",
            Self::L2LinesOutSelfDemand => "L2_LINES_OUT_SELF_DEMAND",
            Self::L2LinesOutSelfPrefetch => "L2_LINES_OUT_SELF_PREFETCH",
            Self::L2LinesOutUselessPref => "L2_LINES_OUT_USELESS_PREF",
            Self::L2LockSelfEState => "L2_LOCK_SELF_E_STATE",
            Self::L2LockSelfIState => "L2_LOCK_SELF_I_STATE",
            Self::L2LockSelfMState => "L2_LOCK_SELF_M_STATE",
            Self::L2LockSelfMesi => "L2_LOCK_SELF_MESI",
            Self::L2LockSelfSState => "L2_LOCK_SELF_S_STATE",
            Self::L2MLinesInSelf => "L2_M_LINES_IN_SELF",
            Self::L2MLinesOutSelfAny => "L2_M_LINES_OUT_SELF_ANY",
            Self::L2MLinesOutSelfDemand => "L2_M_LINES_OUT_SELF_DEMAND",
            Self::L2MLinesOutSelfPrefetch => "L2_M_LINES_OUT_SELF_PREFETCH",
            Self::L2NoReqSelf => "L2_NO_REQ_SELF",
            Self::L2PrefetcherAllocXq => "L2_PREFETCHER_ALLOC_XQ",
            Self::L2RejectBusqSelfAnyEState => "L2_REJECT_BUSQ_SELF_ANY_E_STATE",
            Self::L2RejectBusqSelfAnyIState => "L2_REJECT_BUSQ_SELF_ANY_I_STATE",
            Self::L2RejectBusqSelfAnyMState => "L2_REJECT_BUSQ_SELF_ANY_M_STATE",
            Self::L2RejectBusqSelfAnyMesi => "L2_REJECT_BUSQ_SELF_ANY_MESI",
            Self::L2RejectBusqSelfAnySState => "L2_REJECT_BUSQ_SELF_ANY_S_STATE",
            Self::L2RejectBusqSelfDemandEState => "L2_REJECT_BUSQ_SELF_DEMAND_E_STATE",
            Self::L2RejectBusqSelfDemandIState => "L2_REJECT_BUSQ_SELF_DEMAND_I_STATE",
            Self::L2RejectBusqSelfDemandMState => "L2_REJECT_BUSQ_SELF_DEMAND_M_STATE",
            Self::L2RejectBusqSelfDemandMesi => "L2_REJECT_BUSQ_SELF_DEMAND_MESI",
            Self::L2RejectBusqSelfDemandSState => "L2_REJECT_BUSQ_SELF_DEMAND_S_STATE",
            Self::L2RejectBusqSelfPrefetchEState => "L2_REJECT_BUSQ_SELF_PREFETCH_E_STATE",
            Self::L2RejectBusqSelfPrefetchIState => "L2_REJECT_BUSQ_SELF_PREFETCH_I_STATE",
            Self::L2RejectBusqSelfPrefetchMState => "L2_REJECT_BUSQ_SELF_PREFETCH_M_STATE",
            Self::L2RejectBusqSelfPrefetchMesi => "L2_REJECT_BUSQ_SELF_PREFETCH_MESI",
            Self::L2RejectBusqSelfPrefetchSState => "L2_REJECT_BUSQ_SELF_PREFETCH_S_STATE",
            Self::L2RejectXqAll => "L2_REJECT_XQ_ALL",
            Self::L2RejectXqAny => "L2_REJECT_XQ_ANY",
            Self::L2RequestRejects => "L2_REQUEST_REJECTS",
            Self::L2RequestsMiss => "L2_REQUESTS_MISS",
            Self::L2RequestsReference => "L2_REQUESTS_REFERENCE",
            Self::L2RequestsRejectAll => "L2_REQUESTS_REJECT_ALL",
            Self::L2RqstsAllDemandMiss => "L2_RQSTS_ALL_DEMAND_MISS",
            Self::L2RqstsAllDemandReferences => "L2_RQSTS_ALL_DEMAND_REFERENCES",
            Self::L2RqstsAllHwpf => "L2_RQSTS_ALL_HWPF",
            Self::L2RqstsDemandDataRdMiss => "L2_RQSTS_DEMAND_DATA_RD_MISS",
            Self::L2RqstsHit => "L2_RQSTS_HIT",
            Self::L2RqstsHwpfMiss => "L2_RQSTS_HWPF_MISS",
            Self::L2RqstsIfetchHit => "L2_RQSTS_IFETCH_HIT",
            Self::L2RqstsIfetchMiss => "L2_RQSTS_IFETCH_MISS",
            Self::L2RqstsIfetches => "L2_RQSTS_IFETCHES",
            Self::L2RqstsL2PfHit => "L2_RQSTS_L2_PF_HIT",
            Self::L2RqstsL2PfMiss => "L2_RQSTS_L2_PF_MISS",
            Self::L2RqstsPrefetchHit => "L2_RQSTS_PREFETCH_HIT",
            Self::L2RqstsPrefetchMiss => "L2_RQSTS_PREFETCH_MISS",
            Self::L2RqstsPrefetches => "L2_RQSTS_PREFETCHES",
            Self::L2RqstsReferences => "L2_RQSTS_REFERENCES",
            Self::L2RqstsSelfAnyEState => "L2_RQSTS_SELF_ANY_E_STATE",
            Self::L2RqstsSelfAnyIState => "L2_RQSTS_SELF_ANY_I_STATE",
            Self::L2RqstsSelfAnyMState => "L2_RQSTS_SELF_ANY_M_STATE",
            Self::L2RqstsSelfAnyMesi => "L2_RQSTS_SELF_ANY_MESI",
            Self::L2RqstsSelfAnySState => "L2_RQSTS_SELF_ANY_S_STATE",
            Self::L2RqstsSelfDemandEState => "L2_RQSTS_SELF_DEMAND_E_STATE",
            Self::L2RqstsSelfDemandIState => "L2_RQSTS_SELF_DEMAND_I_STATE",
            Self::L2RqstsSelfDemandMState => "L2_RQSTS_SELF_DEMAND_M_STATE",
            Self::L2RqstsSelfDemandMesi => "L2_RQSTS_SELF_DEMAND_MESI",
            Self::L2RqstsSelfDemandSState => "L2_RQSTS_SELF_DEMAND_S_STATE",
            Self::L2RqstsSelfPrefetchEState => "L2_RQSTS_SELF_PREFETCH_E_STATE",
            Self::L2RqstsSelfPrefetchIState => "L2_RQSTS_SELF_PREFETCH_I_STATE",
            Self::L2RqstsSelfPrefetchMState => "L2_RQSTS_SELF_PREFETCH_M_STATE",
            Self::L2RqstsSelfPrefetchMesi => "L2_RQSTS_SELF_PREFETCH_MESI",
            Self::L2RqstsSelfPrefetchSState => "L2_RQSTS_SELF_PREFETCH_S_STATE",
            Self::L2RqstsSwpfHit => "L2_RQSTS_SWPF_HIT",
            Self::L2RqstsSwpfMiss => "L2_RQSTS_SWPF_MISS",
            Self::L2StSelfEState => "L2_ST_SELF_E_STATE",
            Self::L2StSelfIState => "L2_ST_SELF_I_STATE",
            Self::L2StSelfMState => "L2_ST_SELF_M_STATE",
            Self::L2StSelfMesi => "L2_ST_SELF_MESI",
            Self::L2StSelfSState => "L2_ST_SELF_S_STATE",
            Self::L2StoreLockRqstsAll => "L2_STORE_LOCK_RQSTS_ALL",
            Self::L2StoreLockRqstsHitE => "L2_STORE_LOCK_RQSTS_HIT_E",
            Self::L2StoreLockRqstsHitM => "L2_STORE_LOCK_RQSTS_HIT_M",
            Self::L2StoreLockRqstsMiss => "L2_STORE_LOCK_RQSTS_MISS",
            Self::L2TransAllPf => "L2_TRANS_ALL_PF",
            Self::L2TransAllRequests => "L2_TRANS_ALL_REQUESTS",
            Self::L2TransCodeRd => "L2_TRANS_CODE_RD",
            Self::L2TransDemandDataRd => "L2_TRANS_DEMAND_DATA_RD",
            Self::L2TransL1DWb => "L2_TRANS_L1D_WB",
            Self::L2TransL2Fill => "L2_TRANS_L2_FILL",
            Self::L2TransRfo => "L2_TRANS_RFO",
            Self::L2TransactionsAny => "L2_TRANSACTIONS_ANY",
            Self::L2TransactionsFill => "L2_TRANSACTIONS_FILL",
            Self::L2TransactionsL1DWb => "L2_TRANSACTIONS_L1D_WB",
            Self::L2TransactionsWb => "L2_TRANSACTIONS_WB",
            Self::L2WriteLockEState => "L2_WRITE_LOCK_E_STATE",
            Self::L2WriteLockHit => "L2_WRITE_LOCK_HIT",
            Self::L2WriteLockIState => "L2_WRITE_LOCK_I_STATE",
            Self::L2WriteLockMState => "L2_WRITE_LOCK_M_STATE",
            Self::L2WriteLockMesi => "L2_WRITE_LOCK_MESI",
            Self::L2WriteLockSState => "L2_WRITE_LOCK_S_STATE",
            Self::LbrInsertsAny => "LBR_INSERTS_ANY",
            Self::LdBlocks4KAlias => "LD_BLOCKS_4K_ALIAS",
            Self::LdBlocksAddressAlias => "LD_BLOCKS_ADDRESS_ALIAS",
            Self::LdBlocksAll => "LD_BLOCKS_ALL",
            Self::LdBlocksAllBlock => "LD_BLOCKS_ALL_BLOCK",
            Self::LdBlocksDataUnknown => "LD_BLOCKS_DATA_UNKNOWN",
            Self::LdBlocksDtlbMiss => "LD_BLOCKS_DTLB_MISS",
            Self::LdBlocksPartialAddressAlias => "LD_BLOCKS_PARTIAL_ADDRESS_ALIAS",
            Self::LdBlocksPartialAllStaBlock => "LD_BLOCKS_PARTIAL_ALL_STA_BLOCK",
            Self::LdBlocksUtlbMiss => "LD_BLOCKS_UTLB_MISS",
            Self::LdHeadAnyAtRet => "LD_HEAD_ANY_AT_RET",
            Self::LdHeadDtlbMissAtRet => "LD_HEAD_DTLB_MISS_AT_RET",
            Self::LdHeadL1BoundAtRet => "LD_HEAD_L1_BOUND_AT_RET",
            Self::LdHeadL1MissAtRet => "LD_HEAD_L1_MISS_AT_RET",
            Self::LdHeadOtherAtRet => "LD_HEAD_OTHER_AT_RET",
            Self::LdHeadPgwalkAtRet => "LD_HEAD_PGWALK_AT_RET",
            Self::LdHeadStAddrAtRet => "LD_HEAD_ST_ADDR_AT_RET",
            Self::LoadHitPreHwPf => "LOAD_HIT_PRE_HW_PF",
            Self::LoadHitPreSwPf => "LOAD_HIT_PRE_SW_PF",
            Self::LoadHitPrefetchSwpf => "LOAD_HIT_PREFETCH_SWPF",
            Self::LockCyclesCacheLockDuration => "LOCK_CYCLES_CACHE_LOCK_DURATION",
            Self::LockCyclesSplitLockUcLockDuration => "LOCK_CYCLES_SPLIT_LOCK_UC_LOCK_DURATION",
            Self::LongestLatCacheMiss => "LONGEST_LAT_CACHE_MISS",
            Self::LongestLatCacheReference => "LONGEST_LAT_CACHE_REFERENCE",
            Self::LsdCycles4Uops => "LSD_CYCLES_4_UOPS",
            Self::LsdCyclesActive => "LSD_CYCLES_ACTIVE",
            Self::LsdUops => "LSD_UOPS",
            Self::MachineClearsAny => "MACHINE_CLEARS_ANY",
            Self::MachineClearsCount => "MACHINE_CLEARS_COUNT",
            Self::MachineClearsCycles => "MACHINE_CLEARS_CYCLES",
            Self::MachineClearsDisambiguation => "MACHINE_CLEARS_DISAMBIGUATION",
            Self::MachineClearsFpAssist => "MACHINE_CLEARS_FP_ASSIST",
            Self::MachineClearsMaskmov => "MACHINE_CLEARS_MASKMOV",
            Self::MachineClearsMemoryOrdering => "MACHINE_CLEARS_MEMORY_ORDERING",
            Self::MachineClearsMrnNuke => "MACHINE_CLEARS_MRN_NUKE",
            Self::MachineClearsPageFault => "MACHINE_CLEARS_PAGE_FAULT",
            Self::MachineClearsSlow => "MACHINE_CLEARS_SLOW",
            Self::MemBoundStallsIfetch => "MEM_BOUND_STALLS_IFETCH",
            Self::MemBoundStallsIfetchAll => "MEM_BOUND_STALLS_IFETCH_ALL",
            Self::MemBoundStallsIfetchDramHit => "MEM_BOUND_STALLS_IFETCH_DRAM_HIT",
            Self::MemBoundStallsIfetchLlcMiss => "MEM_BOUND_STALLS_IFETCH_LLC_MISS",
            Self::MemBoundStallsLoad => "MEM_BOUND_STALLS_LOAD",
            Self::MemBoundStallsLoadAll => "MEM_BOUND_STALLS_LOAD_ALL",
            Self::MemBoundStallsLoadDramHit => "MEM_BOUND_STALLS_LOAD_DRAM_HIT",
            Self::MemBoundStallsLoadL2Hit => "MEM_BOUND_STALLS_LOAD_L2_HIT",
            Self::MemBoundStallsLoadLlcMiss => "MEM_BOUND_STALLS_LOAD_LLC_MISS",
            Self::MemBoundStallsStoreBufferFull => "MEM_BOUND_STALLS_STORE_BUFFER_FULL",
            Self::MemInstRetiredAllLoads => "MEM_INST_RETIRED_ALL_LOADS",
            Self::MemInstRetiredAllStores => "MEM_INST_RETIRED_ALL_STORES",
            Self::MemInstRetiredAny => "MEM_INST_RETIRED_ANY",
            Self::MemInstRetiredLockLoads => "MEM_INST_RETIRED_LOCK_LOADS",
            Self::MemInstRetiredSplitLoads => "MEM_INST_RETIRED_SPLIT_LOADS",
            Self::MemInstRetiredSplitStores => "MEM_INST_RETIRED_SPLIT_STORES",
            Self::MemInstRetiredStlbHitLoads => "MEM_INST_RETIRED_STLB_HIT_LOADS",
            Self::MemInstRetiredStlbHitStores => "MEM_INST_RETIRED_STLB_HIT_STORES",
            Self::MemInstRetiredStlbMissLoads => "MEM_INST_RETIRED_STLB_MISS_LOADS",
            Self::MemInstRetiredStlbMissStores => "MEM_INST_RETIRED_STLB_MISS_STORES",
            Self::MemLoadCompletedL1MissAny => "MEM_LOAD_COMPLETED_L1_MISS_ANY",
            Self::MemLoadL3HitRetiredXsnpFwd => "MEM_LOAD_L3_HIT_RETIRED_XSNP_FWD",
            Self::MemLoadL3HitRetiredXsnpHit => "MEM_LOAD_L3_HIT_RETIRED_XSNP_HIT",
            Self::MemLoadL3HitRetiredXsnpHitm => "MEM_LOAD_L3_HIT_RETIRED_XSNP_HITM",
            Self::MemLoadL3HitRetiredXsnpMiss => "MEM_LOAD_L3_HIT_RETIRED_XSNP_MISS",
            Self::MemLoadL3HitRetiredXsnpNoFwd => "MEM_LOAD_L3_HIT_RETIRED_XSNP_NO_FWD",
            Self::MemLoadL3HitRetiredXsnpNone => "MEM_LOAD_L3_HIT_RETIRED_XSNP_NONE",
            Self::MemLoadL3MissRetiredLocalDram => "MEM_LOAD_L3_MISS_RETIRED_LOCAL_DRAM",
            Self::MemLoadL3MissRetiredRemoteDram => "MEM_LOAD_L3_MISS_RETIRED_REMOTE_DRAM",
            Self::MemLoadL3MissRetiredRemoteFwd => "MEM_LOAD_L3_MISS_RETIRED_REMOTE_FWD",
            Self::MemLoadL3MissRetiredRemoteHitm => "MEM_LOAD_L3_MISS_RETIRED_REMOTE_HITM",
            Self::MemLoadL3MissRetiredRemotePmm => "MEM_LOAD_L3_MISS_RETIRED_REMOTE_PMM",
            Self::MemLoadMiscRetiredUc => "MEM_LOAD_MISC_RETIRED_UC",
            Self::MemLoadRetiredDtlbMiss => "MEM_LOAD_RETIRED_DTLB_MISS",
            Self::MemLoadRetiredFbHit => "MEM_LOAD_RETIRED_FB_HIT",
            Self::MemLoadRetiredHitLfb => "MEM_LOAD_RETIRED_HIT_LFB",
            Self::MemLoadRetiredL1Hit => "MEM_LOAD_RETIRED_L1_HIT",
            Self::MemLoadRetiredL1Miss => "MEM_LOAD_RETIRED_L1_MISS",
            Self::MemLoadRetiredL2Hit => "MEM_LOAD_RETIRED_L2_HIT",
            Self::MemLoadRetiredL2Miss => "MEM_LOAD_RETIRED_L2_MISS",
            Self::MemLoadRetiredL3Hit => "MEM_LOAD_RETIRED_L3_HIT",
            Self::MemLoadRetiredL3Miss => "MEM_LOAD_RETIRED_L3_MISS",
            Self::MemLoadRetiredLlcMiss => "MEM_LOAD_RETIRED_LLC_MISS",
            Self::MemLoadRetiredLocalPmm => "MEM_LOAD_RETIRED_LOCAL_PMM",
            Self::MemLoadUopsL3HitRetiredXsnpHit => "MEM_LOAD_UOPS_L3_HIT_RETIRED_XSNP_HIT",
            Self::MemLoadUopsL3HitRetiredXsnpHitm => "MEM_LOAD_UOPS_L3_HIT_RETIRED_XSNP_HITM",
            Self::MemLoadUopsL3HitRetiredXsnpMiss => "MEM_LOAD_UOPS_L3_HIT_RETIRED_XSNP_MISS",
            Self::MemLoadUopsL3HitRetiredXsnpNone => "MEM_LOAD_UOPS_L3_HIT_RETIRED_XSNP_NONE",
            Self::MemLoadUopsL3MissRetiredLocalDram => "MEM_LOAD_UOPS_L3_MISS_RETIRED_LOCAL_DRAM",
            Self::MemLoadUopsL3MissRetiredRemoteDram => "MEM_LOAD_UOPS_L3_MISS_RETIRED_REMOTE_DRAM",
            Self::MemLoadUopsL3MissRetiredRemoteFwd => "MEM_LOAD_UOPS_L3_MISS_RETIRED_REMOTE_FWD",
            Self::MemLoadUopsL3MissRetiredRemoteHitm => "MEM_LOAD_UOPS_L3_MISS_RETIRED_REMOTE_HITM",
            Self::MemLoadUopsLlcHitRetiredXsnpHit => "MEM_LOAD_UOPS_LLC_HIT_RETIRED_XSNP_HIT",
            Self::MemLoadUopsLlcHitRetiredXsnpHitm => "MEM_LOAD_UOPS_LLC_HIT_RETIRED_XSNP_HITM",
            Self::MemLoadUopsLlcHitRetiredXsnpMiss => "MEM_LOAD_UOPS_LLC_HIT_RETIRED_XSNP_MISS",
            Self::MemLoadUopsLlcHitRetiredXsnpNone => "MEM_LOAD_UOPS_LLC_HIT_RETIRED_XSNP_NONE",
            Self::MemLoadUopsLlcMissRetiredRemoteFwd => "MEM_LOAD_UOPS_LLC_MISS_RETIRED_REMOTE_FWD",
            Self::MemLoadUopsLlcMissRetiredRemoteHitm => "MEM_LOAD_UOPS_LLC_MISS_RETIRED_REMOTE_HITM",
            Self::MemLoadUopsMiscRetiredLlcMiss => "MEM_LOAD_UOPS_MISC_RETIRED_LLC_MISS",
            Self::MemLoadUopsRetiredDramHit => "MEM_LOAD_UOPS_RETIRED_DRAM_HIT",
            Self::MemLoadUopsRetiredHitLfb => "MEM_LOAD_UOPS_RETIRED_HIT_LFB",
            Self::MemLoadUopsRetiredHitm => "MEM_LOAD_UOPS_RETIRED_HITM",
            Self::MemLoadUopsRetiredL1Hit => "MEM_LOAD_UOPS_RETIRED_L1_HIT",
            Self::MemLoadUopsRetiredL2Hit => "MEM_LOAD_UOPS_RETIRED_L2_HIT",
            Self::MemLoadUopsRetiredL3Miss => "MEM_LOAD_UOPS_RETIRED_L3_MISS",
            Self::MemLoadUopsRetiredLlcHit => "MEM_LOAD_UOPS_RETIRED_LLC_HIT",
            Self::MemLoadUopsRetiredLlcMiss => "MEM_LOAD_UOPS_RETIRED_LLC_MISS",
            Self::MemSchedulerBlockAll => "MEM_SCHEDULER_BLOCK_ALL",
            Self::MemSchedulerBlockLdBuf => "MEM_SCHEDULER_BLOCK_LD_BUF",
            Self::MemSchedulerBlockRsv => "MEM_SCHEDULER_BLOCK_RSV",
            Self::MemSchedulerBlockStBuf => "MEM_SCHEDULER_BLOCK_ST_BUF",
            Self::MemStoreRetiredL2Hit => "MEM_STORE_RETIRED_L2_HIT",
            Self::MemTransRetiredLoadLatencyGt1024 => "MEM_TRANS_RETIRED_LOAD_LATENCY_GT_1024",
            Self::MemTransRetiredLoadLatencyGt128 => "MEM_TRANS_RETIRED_LOAD_LATENCY_GT_128",
            Self::MemTransRetiredLoadLatencyGt16 => "MEM_TRANS_RETIRED_LOAD_LATENCY_GT_16",
            Self::MemTransRetiredLoadLatencyGt2048 => "MEM_TRANS_RETIRED_LOAD_LATENCY_GT_2048",
            Self::MemTransRetiredLoadLatencyGt256 => "MEM_TRANS_RETIRED_LOAD_LATENCY_GT_256",
            Self::MemTransRetiredLoadLatencyGt32 => "MEM_TRANS_RETIRED_LOAD_LATENCY_GT_32",
            Self::MemTransRetiredLoadLatencyGt4 => "MEM_TRANS_RETIRED_LOAD_LATENCY_GT_4",
            Self::MemTransRetiredLoadLatencyGt512 => "MEM_TRANS_RETIRED_LOAD_LATENCY_GT_512",
            Self::MemTransRetiredLoadLatencyGt64 => "MEM_TRANS_RETIRED_LOAD_LATENCY_GT_64",
            Self::MemTransRetiredLoadLatencyGt8 => "MEM_TRANS_RETIRED_LOAD_LATENCY_GT_8",
            Self::MemTransRetiredPreciseStore => "MEM_TRANS_RETIRED_PRECISE_STORE",
            Self::MemTransRetiredStoreSample => "MEM_TRANS_RETIRED_STORE_SAMPLE",
            Self::MemUopRetiredAny => "MEM_UOP_RETIRED_ANY",
            Self::MemUopsRetiredAll => "MEM_UOPS_RETIRED_ALL",
            Self::MemUopsRetiredDtlbMiss => "MEM_UOPS_RETIRED_DTLB_MISS",
            Self::MemUopsRetiredDtlbMissStores => "MEM_UOPS_RETIRED_DTLB_MISS_STORES",
            Self::MemUopsRetiredHitm => "MEM_UOPS_RETIRED_HITM",
            Self::MemUopsRetiredL1MissLoads => "MEM_UOPS_RETIRED_L1_MISS_LOADS",
            Self::MemUopsRetiredL2HitLoads => "MEM_UOPS_RETIRED_L2_HIT_LOADS",
            Self::MemUopsRetiredL2MissLoads => "MEM_UOPS_RETIRED_L2_MISS_LOADS",
            Self::MemUopsRetiredLoadLatencyGt1024 => "MEM_UOPS_RETIRED_LOAD_LATENCY_GT_1024",
            Self::MemUopsRetiredLoadLatencyGt128 => "MEM_UOPS_RETIRED_LOAD_LATENCY_GT_128",
            Self::MemUopsRetiredLoadLatencyGt16 => "MEM_UOPS_RETIRED_LOAD_LATENCY_GT_16",
            Self::MemUopsRetiredLoadLatencyGt2048 => "MEM_UOPS_RETIRED_LOAD_LATENCY_GT_2048",
            Self::MemUopsRetiredLoadLatencyGt256 => "MEM_UOPS_RETIRED_LOAD_LATENCY_GT_256",
            Self::MemUopsRetiredLoadLatencyGt32 => "MEM_UOPS_RETIRED_LOAD_LATENCY_GT_32",
            Self::MemUopsRetiredLoadLatencyGt4 => "MEM_UOPS_RETIRED_LOAD_LATENCY_GT_4",
            Self::MemUopsRetiredLoadLatencyGt512 => "MEM_UOPS_RETIRED_LOAD_LATENCY_GT_512",
            Self::MemUopsRetiredLoadLatencyGt64 => "MEM_UOPS_RETIRED_LOAD_LATENCY_GT_64",
            Self::MemUopsRetiredLoadLatencyGt8 => "MEM_UOPS_RETIRED_LOAD_LATENCY_GT_8",
            Self::MemUopsRetiredLockLoads => "MEM_UOPS_RETIRED_LOCK_LOADS",
            Self::MemUopsRetiredSplit => "MEM_UOPS_RETIRED_SPLIT",
            Self::MemUopsRetiredSplitLoads => "MEM_UOPS_RETIRED_SPLIT_LOADS",
            Self::MemUopsRetiredSplitStores => "MEM_UOPS_RETIRED_SPLIT_STORES",
            Self::MemUopsRetiredStlbMissLoads => "MEM_UOPS_RETIRED_STLB_MISS_LOADS",
            Self::MemUopsRetiredStlbMissStores => "MEM_UOPS_RETIRED_STLB_MISS_STORES",
            Self::MemUopsRetiredStoreLatency => "MEM_UOPS_RETIRED_STORE_LATENCY",
            Self::MemUopsRetiredUtlbMiss => "MEM_UOPS_RETIRED_UTLB_MISS",
            Self::MemUopsRetiredUtlbMissLoads => "MEM_UOPS_RETIRED_UTLB_MISS_LOADS",
            Self::MemoryActivityCyclesL1DMiss => "MEMORY_ACTIVITY_CYCLES_L1D_MISS",
            Self::MemoryActivityStallsL1DMiss => "MEMORY_ACTIVITY_STALLS_L1D_MISS",
            Self::MemoryActivityStallsL2Miss => "MEMORY_ACTIVITY_STALLS_L2_MISS",
            Self::MemoryActivityStallsL3Miss => "MEMORY_ACTIVITY_STALLS_L3_MISS",
            Self::MemoryDisambiguationHistoryReset => "MEMORY_DISAMBIGUATION_HISTORY_RESET",
            Self::MisalignMemRefLoadPageSplit => "MISALIGN_MEM_REF_LOAD_PAGE_SPLIT",
            Self::MisalignMemRefLoads => "MISALIGN_MEM_REF_LOADS",
            Self::MisalignMemRefStorePageSplit => "MISALIGN_MEM_REF_STORE_PAGE_SPLIT",
            Self::MisalignMemRefStores => "MISALIGN_MEM_REF_STORES",
            Self::Misc2RetiredLfence => "MISC2_RETIRED_LFENCE",
            Self::MiscRetiredPauseInst => "MISC_RETIRED_PAUSE_INST",
            Self::MoveEliminationIntEliminated => "MOVE_ELIMINATION_INT_ELIMINATED",
            Self::MoveEliminationIntNotEliminated => "MOVE_ELIMINATION_INT_NOT_ELIMINATED",
            Self::MoveEliminationSimdEliminated => "MOVE_ELIMINATION_SIMD_ELIMINATED",
            Self::MoveEliminationSimdNotEliminated => "MOVE_ELIMINATION_SIMD_NOT_ELIMINATED",
            Self::MsDecodedMsEntry => "MS_DECODED_MS_ENTRY",
            Self::MulAr => "MUL_AR",
            Self::NoAllocCyclesMispredicts => "NO_ALLOC_CYCLES_MISPREDICTS",
            Self::NoAllocCyclesRatStall => "NO_ALLOC_CYCLES_RAT_STALL",
            Self::NoAllocCyclesRobFull => "NO_ALLOC_CYCLES_ROB_FULL",
            Self::OffcoreRequestsAllDataRd => "OFFCORE_REQUESTS_ALL_DATA_RD",
            Self::OffcoreRequestsAny => "OFFCORE_REQUESTS_ANY",
            Self::OffcoreRequestsAnyRfo => "OFFCORE_REQUESTS_ANY_RFO",
            Self::OffcoreRequestsBufferSqFull => "OFFCORE_REQUESTS_BUFFER_SQ_FULL",
            Self::OffcoreRequestsDataRd => "OFFCORE_REQUESTS_DATA_RD",
            Self::OffcoreRequestsL1DWriteback => "OFFCORE_REQUESTS_L1D_WRITEBACK",
            Self::OffcoreRequestsOutstandingDataRd => "OFFCORE_REQUESTS_OUTSTANDING_DATA_RD",
            Self::OffcoreRequestsOutstandingDemandDataRdC6 => "OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD_C6",
            Self::OffcoreRequestsOutstandingDemandDataRdGe6 => "OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD_GE_6",
            Self::OffcoreRequestsOutstandingL3MissDemandDataRdGe6 => "OFFCORE_REQUESTS_OUTSTANDING_L3_MISS_DEMAND_DATA_RD_GE_6",
            Self::OffcoreRequestsUncachedMem => "OFFCORE_REQUESTS_UNCACHED_MEM",
            Self::OtherAssistsAny => "OTHER_ASSISTS_ANY",
            Self::OtherAssistsAvxStore => "OTHER_ASSISTS_AVX_STORE",
            Self::OtherAssistsItlbMissRetired => "OTHER_ASSISTS_ITLB_MISS_RETIRED",
            Self::PageWalkerLoadsDtlbL1 => "PAGE_WALKER_LOADS_DTLB_L1",
            Self::PageWalkerLoadsDtlbL2 => "PAGE_WALKER_LOADS_DTLB_L2",
            Self::PageWalkerLoadsDtlbL3 => "PAGE_WALKER_LOADS_DTLB_L3",
            Self::PageWalkerLoadsDtlbMemory => "PAGE_WALKER_LOADS_DTLB_MEMORY",
            Self::PageWalkerLoadsEptDtlbL1 => "PAGE_WALKER_LOADS_EPT_DTLB_L1",
            Self::PageWalkerLoadsEptDtlbL2 => "PAGE_WALKER_LOADS_EPT_DTLB_L2",
            Self::PageWalkerLoadsEptDtlbL3 => "PAGE_WALKER_LOADS_EPT_DTLB_L3",
            Self::PageWalkerLoadsEptDtlbMemory => "PAGE_WALKER_LOADS_EPT_DTLB_MEMORY",
            Self::PageWalkerLoadsEptItlbL1 => "PAGE_WALKER_LOADS_EPT_ITLB_L1",
            Self::PageWalkerLoadsEptItlbL2 => "PAGE_WALKER_LOADS_EPT_ITLB_L2",
            Self::PageWalkerLoadsEptItlbL3 => "PAGE_WALKER_LOADS_EPT_ITLB_L3",
            Self::PageWalkerLoadsEptItlbMemory => "PAGE_WALKER_LOADS_EPT_ITLB_MEMORY",
            Self::PageWalkerLoadsItlbL1 => "PAGE_WALKER_LOADS_ITLB_L1",
            Self::PageWalkerLoadsItlbL2 => "PAGE_WALKER_LOADS_ITLB_L2",
            Self::PageWalkerLoadsItlbL3 => "PAGE_WALKER_LOADS_ITLB_L3",
            Self::PageWalkerLoadsItlbMemory => "PAGE_WALKER_LOADS_ITLB_MEMORY",
            Self::PageWalksCycles => "PAGE_WALKS_CYCLES",
            Self::PageWalksDSideCycles => "PAGE_WALKS_D_SIDE_CYCLES",
            Self::PageWalksDSideWalks => "PAGE_WALKS_D_SIDE_WALKS",
            Self::PageWalksISideCycles => "PAGE_WALKS_I_SIDE_CYCLES",
            Self::PageWalksISideWalks => "PAGE_WALKS_I_SIDE_WALKS",
            Self::PageWalksLlcMiss => "PAGE_WALKS_LLC_MISS",
            Self::PageWalksWalks => "PAGE_WALKS_WALKS",
            Self::PartialRatStallsFlagsMergeUop => "PARTIAL_RAT_STALLS_FLAGS_MERGE_UOP",
            Self::PartialRatStallsFlagsMergeUopCycles => "PARTIAL_RAT_STALLS_FLAGS_MERGE_UOP_CYCLES",
            Self::PartialRatStallsMulSingleUop => "PARTIAL_RAT_STALLS_MUL_SINGLE_UOP",
            Self::PartialRatStallsScoreboard => "PARTIAL_RAT_STALLS_SCOREBOARD",
            Self::PartialRatStallsSlowLeaWindow => "PARTIAL_RAT_STALLS_SLOW_LEA_WINDOW",
            Self::RecycleqAnyLd => "RECYCLEQ_ANY_LD",
            Self::RecycleqAnySt => "RECYCLEQ_ANY_ST",
            Self::RecycleqLdBlockStForward => "RECYCLEQ_LD_BLOCK_ST_FORWARD",
            Self::RecycleqLdBlockStdNotready => "RECYCLEQ_LD_BLOCK_STD_NOTREADY",
            Self::RecycleqLdSplits => "RECYCLEQ_LD_SPLITS",
            Self::RecycleqLock => "RECYCLEQ_LOCK",
            Self::RecycleqStSplits => "RECYCLEQ_ST_SPLITS",
            Self::RecycleqStaFull => "RECYCLEQ_STA_FULL",
            Self::RehabqAnyLd => "REHABQ_ANY_LD",
            Self::RehabqAnySt => "REHABQ_ANY_ST",
            Self::RehabqLdBlockStForward => "REHABQ_LD_BLOCK_ST_FORWARD",
            Self::RehabqLdBlockStdNotready => "REHABQ_LD_BLOCK_STD_NOTREADY",
            Self::RehabqLdSplits => "REHABQ_LD_SPLITS",
            Self::RehabqLock => "REHABQ_LOCK",
            Self::RehabqStSplits => "REHABQ_ST_SPLITS",
            Self::RehabqStaFull => "REHABQ_STA_FULL",
            Self::ResourceStalls2AllFlEmpty => "RESOURCE_STALLS2_ALL_FL_EMPTY",
            Self::ResourceStalls2AllPrfControl => "RESOURCE_STALLS2_ALL_PRF_CONTROL",
            Self::ResourceStalls2BobFull => "RESOURCE_STALLS2_BOB_FULL",
            Self::ResourceStalls2OooRsrc => "RESOURCE_STALLS2_OOO_RSRC",
            Self::ResourceStallsAny => "RESOURCE_STALLS_ANY",
            Self::ResourceStallsFpcw => "RESOURCE_STALLS_FPCW",
            Self::ResourceStallsLb => "RESOURCE_STALLS_LB",
            Self::ResourceStallsLbSb => "RESOURCE_STALLS_LB_SB",
            Self::ResourceStallsMemRs => "RESOURCE_STALLS_MEM_RS",
            Self::ResourceStallsMxcsr => "RESOURCE_STALLS_MXCSR",
            Self::ResourceStallsOooRsrc => "RESOURCE_STALLS_OOO_RSRC",
            Self::ResourceStallsOther => "RESOURCE_STALLS_OTHER",
            Self::ResourceStallsRob => "RESOURCE_STALLS_ROB",
            Self::ResourceStallsRobFull => "RESOURCE_STALLS_ROB_FULL",
            Self::ResourceStallsRs => "RESOURCE_STALLS_RS",
            Self::ResourceStallsSb => "RESOURCE_STALLS_SB",
            Self::ResourceStallsScoreboard => "RESOURCE_STALLS_SCOREBOARD",
            Self::RobMiscEventsLbrInserts => "ROB_MISC_EVENTS_LBR_INSERTS",
            Self::RobMiscEventsPauseInst => "ROB_MISC_EVENTS_PAUSE_INST",
            Self::RsEmpty => "RS_EMPTY",
            Self::RsEmptyCount => "RS_EMPTY_COUNT",
            Self::RsEmptyCycles => "RS_EMPTY_CYCLES",
            Self::RsEmptyResource => "RS_EMPTY_RESOURCE",
            Self::RsEventsEmptyCycles => "RS_EVENTS_EMPTY_CYCLES",
            Self::RsEventsEmptyEnd => "RS_EVENTS_EMPTY_END",
            Self::RsFullStallAll => "RS_FULL_STALL_ALL",
            Self::RsFullStallMec => "RS_FULL_STALL_MEC",
            Self::RtmRetiredAborted => "RTM_RETIRED_ABORTED",
            Self::RtmRetiredAbortedEvents => "RTM_RETIRED_ABORTED_EVENTS",
            Self::RtmRetiredAbortedMem => "RTM_RETIRED_ABORTED_MEM",
            Self::RtmRetiredAbortedMemtype => "RTM_RETIRED_ABORTED_MEMTYPE",
            Self::RtmRetiredAbortedMisc1 => "RTM_RETIRED_ABORTED_MISC1",
            Self::RtmRetiredAbortedMisc2 => "RTM_RETIRED_ABORTED_MISC2",
            Self::RtmRetiredAbortedMisc3 => "RTM_RETIRED_ABORTED_MISC3",
            Self::RtmRetiredAbortedMisc4 => "RTM_RETIRED_ABORTED_MISC4",
            Self::RtmRetiredAbortedMisc5 => "RTM_RETIRED_ABORTED_MISC5",
            Self::RtmRetiredAbortedTimer => "RTM_RETIRED_ABORTED_TIMER",
            Self::RtmRetiredAbortedUnfriendly => "RTM_RETIRED_ABORTED_UNFRIENDLY",
            Self::RtmRetiredCommit => "RTM_RETIRED_COMMIT",
            Self::RtmRetiredStart => "RTM_RETIRED_START",
            Self::SerializationC01MsScb => "SERIALIZATION_C01_MS_SCB",
            Self::SerializationNonC01MsScb => "SERIALIZATION_NON_C01_MS_SCB",
            Self::SimdFp256PackedDouble => "SIMD_FP_256_PACKED_DOUBLE",
            Self::SimdFp256PackedSingle => "SIMD_FP_256_PACKED_SINGLE",
            Self::SimdInstRetiredVector => "SIMD_INST_RETIRED_VECTOR",
            Self::SimdInt128PackedArith => "SIMD_INT_128_PACKED_ARITH",
            Self::SimdInt128PackedLogical => "SIMD_INT_128_PACKED_LOGICAL",
            Self::SimdInt128ShuffleMove => "SIMD_INT_128_SHUFFLE_MOVE",
            Self::SimdInt64PackedArith => "SIMD_INT_64_PACKED_ARITH",
            Self::SimdInt64PackedLogical => "SIMD_INT_64_PACKED_LOGICAL",
            Self::SimdInt64ShuffleMove => "SIMD_INT_64_SHUFFLE_MOVE",
            Self::SimdSatUopExecAr => "SIMD_SAT_UOP_EXEC_AR",
            Self::SimdUopTypeExecArithmeticAr => "SIMD_UOP_TYPE_EXEC_ARITHMETIC_AR",
            Self::SimdUopTypeExecArithmeticS => "SIMD_UOP_TYPE_EXEC_ARITHMETIC_S",
            Self::SimdUopTypeExecLogicalAr => "SIMD_UOP_TYPE_EXEC_LOGICAL_AR",
            Self::SimdUopTypeExecLogicalS => "SIMD_UOP_TYPE_EXEC_LOGICAL_S",
            Self::SimdUopTypeExecMulAr => "SIMD_UOP_TYPE_EXEC_MUL_AR",
            Self::SimdUopTypeExecPackAr => "SIMD_UOP_TYPE_EXEC_PACK_AR",
            Self::SimdUopTypeExecShiftAr => "SIMD_UOP_TYPE_EXEC_SHIFT_AR",
            Self::SimdUopTypeExecUnpackAr => "SIMD_UOP_TYPE_EXEC_UNPACK_AR",
            Self::SimdUopsExecAr => "SIMD_UOPS_EXEC_AR",
            Self::SnoopStallDrvAllAgents => "SNOOP_STALL_DRV_ALL_AGENTS",
            Self::SnoopStallDrvSelf => "SNOOP_STALL_DRV_SELF",
            Self::SqMiscSplitLock => "SQ_MISC_SPLIT_LOCK",
            Self::SqMiscSqFull => "SQ_MISC_SQ_FULL",
            Self::SsexUopsRetiredVectorInteger => "SSEX_UOPS_RETIRED_VECTOR_INTEGER",
            Self::SwPrefetchAccessAny => "SW_PREFETCH_ACCESS_ANY",
            Self::ThermalTrip => "THERMAL_TRIP",
            Self::TlbFlushDtlbThread => "TLB_FLUSH_DTLB_THREAD",
            Self::TlbFlushStlbAny => "TLB_FLUSH_STLB_ANY",
            Self::TlbFlushesStlbAny => "TLB_FLUSHES_STLB_ANY",
            Self::TopdownBackendBoundSlots => "TOPDOWN_BACKEND_BOUND_SLOTS",
            Self::TopdownBadSpecSlots => "TOPDOWN_BAD_SPEC_SLOTS",
            Self::TopdownBadSpeculationAllP => "TOPDOWN_BAD_SPECULATION_ALL_P",
            Self::TopdownBadSpeculationFastnuke => "TOPDOWN_BAD_SPECULATION_FASTNUKE",
            Self::TopdownBadSpeculationMispredict => "TOPDOWN_BAD_SPECULATION_MISPREDICT",
            Self::TopdownBadSpeculationMonuke => "TOPDOWN_BAD_SPECULATION_MONUKE",
            Self::TopdownBadSpeculationNuke => "TOPDOWN_BAD_SPECULATION_NUKE",
            Self::TopdownBeBoundAll => "TOPDOWN_BE_BOUND_ALL",
            Self::TopdownBeBoundAllP => "TOPDOWN_BE_BOUND_ALL_P",
            Self::TopdownBeBoundAllocRestrictions => "TOPDOWN_BE_BOUND_ALLOC_RESTRICTIONS",
            Self::TopdownBeBoundMemScheduler => "TOPDOWN_BE_BOUND_MEM_SCHEDULER",
            Self::TopdownBeBoundNonMemScheduler => "TOPDOWN_BE_BOUND_NON_MEM_SCHEDULER",
            Self::TopdownBeBoundRegister => "TOPDOWN_BE_BOUND_REGISTER",
            Self::TopdownBeBoundReorderBuffer => "TOPDOWN_BE_BOUND_REORDER_BUFFER",
            Self::TopdownBeBoundSerialization => "TOPDOWN_BE_BOUND_SERIALIZATION",
            Self::TopdownBeBoundStoreBuffer => "TOPDOWN_BE_BOUND_STORE_BUFFER",
            Self::TopdownBrMispredictSlots => "TOPDOWN_BR_MISPREDICT_SLOTS",
            Self::TopdownFeBoundAll => "TOPDOWN_FE_BOUND_ALL",
            Self::TopdownFeBoundAllP => "TOPDOWN_FE_BOUND_ALL_P",
            Self::TopdownFeBoundBranchDetect => "TOPDOWN_FE_BOUND_BRANCH_DETECT",
            Self::TopdownFeBoundBranchResteer => "TOPDOWN_FE_BOUND_BRANCH_RESTEER",
            Self::TopdownFeBoundCisc => "TOPDOWN_FE_BOUND_CISC",
            Self::TopdownFeBoundDecode => "TOPDOWN_FE_BOUND_DECODE",
            Self::TopdownFeBoundFrontendBandwidth => "TOPDOWN_FE_BOUND_FRONTEND_BANDWIDTH",
            Self::TopdownFeBoundFrontendLatency => "TOPDOWN_FE_BOUND_FRONTEND_LATENCY",
            Self::TopdownFeBoundIcache => "TOPDOWN_FE_BOUND_ICACHE",
            Self::TopdownFeBoundItlb => "TOPDOWN_FE_BOUND_ITLB",
            Self::TopdownFeBoundItlbMiss => "TOPDOWN_FE_BOUND_ITLB_MISS",
            Self::TopdownFeBoundOther => "TOPDOWN_FE_BOUND_OTHER",
            Self::TopdownFeBoundPredecode => "TOPDOWN_FE_BOUND_PREDECODE",
            Self::TopdownMemoryBoundSlots => "TOPDOWN_MEMORY_BOUND_SLOTS",
            Self::TopdownRetiringAllP => "TOPDOWN_RETIRING_ALL_P",
            Self::TopdownSlots => "TOPDOWN_SLOTS",
            Self::TopdownSlotsP => "TOPDOWN_SLOTS_P",
            Self::TxExecMisc1 => "TX_EXEC_MISC1",
            Self::TxExecMisc2 => "TX_EXEC_MISC2",
            Self::TxExecMisc3 => "TX_EXEC_MISC3",
            Self::TxExecMisc4 => "TX_EXEC_MISC4",
            Self::TxExecMisc5 => "TX_EXEC_MISC5",
            Self::TxMemAbortCapacity => "TX_MEM_ABORT_CAPACITY",
            Self::TxMemAbortCapacityRead => "TX_MEM_ABORT_CAPACITY_READ",
            Self::TxMemAbortCapacityWrite => "TX_MEM_ABORT_CAPACITY_WRITE",
            Self::TxMemAbortConflict => "TX_MEM_ABORT_CONFLICT",
            Self::TxMemAbortHleElisionBufferMismatch => "TX_MEM_ABORT_HLE_ELISION_BUFFER_MISMATCH",
            Self::TxMemAbortHleElisionBufferNotEmpty => "TX_MEM_ABORT_HLE_ELISION_BUFFER_NOT_EMPTY",
            Self::TxMemAbortHleElisionBufferUnsupportedAlignment => "TX_MEM_ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT",
            Self::TxMemAbortHleStoreToElidedLock => "TX_MEM_ABORT_HLE_STORE_TO_ELIDED_LOCK",
            Self::TxMemHleElisionBufferFull => "TX_MEM_HLE_ELISION_BUFFER_FULL",
            Self::UopDispatchesCancelledSimdPrf => "UOP_DISPATCHES_CANCELLED_SIMD_PRF",
            Self::UopsDecodedDec0 => "UOPS_DECODED_DEC0",
            Self::UopsDecodedDec0Uops => "UOPS_DECODED_DEC0_UOPS",
            Self::UopsDispatchedCore => "UOPS_DISPATCHED_CORE",
            Self::UopsDispatchedPort23 => "UOPS_DISPATCHED_PORT_2_3",
            Self::UopsDispatchedPort2310 => "UOPS_DISPATCHED_PORT_2_3_10",
            Self::UopsDispatchedPort5 => "UOPS_DISPATCHED_PORT_5",
            Self::UopsDispatchedPort511 => "UOPS_DISPATCHED_PORT_5_11",
            Self::UopsDispatchedPortPort0 => "UOPS_DISPATCHED_PORT_PORT_0",
            Self::UopsDispatchedPortPort0Core => "UOPS_DISPATCHED_PORT_PORT_0_CORE",
            Self::UopsDispatchedPortPort1 => "UOPS_DISPATCHED_PORT_PORT_1",
            Self::UopsDispatchedPortPort1Core => "UOPS_DISPATCHED_PORT_PORT_1_CORE",
            Self::UopsDispatchedPortPort2Core => "UOPS_DISPATCHED_PORT_PORT_2_CORE",
            Self::UopsDispatchedPortPort3Core => "UOPS_DISPATCHED_PORT_PORT_3_CORE",
            Self::UopsDispatchedPortPort4Core => "UOPS_DISPATCHED_PORT_PORT_4_CORE",
            Self::UopsDispatchedPortPort5Core => "UOPS_DISPATCHED_PORT_PORT_5_CORE",
            Self::UopsDispatchedPortPort6 => "UOPS_DISPATCHED_PORT_PORT_6",
            Self::UopsDispatchedPortPort7 => "UOPS_DISPATCHED_PORT_PORT_7",
            Self::UopsDispatchedThread => "UOPS_DISPATCHED_THREAD",
            Self::UopsExecutedCore => "UOPS_EXECUTED_CORE",
            Self::UopsExecutedCoreActiveCycles => "UOPS_EXECUTED_CORE_ACTIVE_CYCLES",
            Self::UopsExecutedCoreActiveCyclesNoPort5 => "UOPS_EXECUTED_CORE_ACTIVE_CYCLES_NO_PORT5",
            Self::UopsExecutedCoreCyclesGe1 => "UOPS_EXECUTED_CORE_CYCLES_GE_1",
            Self::UopsExecutedCoreCyclesGe2 => "UOPS_EXECUTED_CORE_CYCLES_GE_2",
            Self::UopsExecutedCoreCyclesGe3 => "UOPS_EXECUTED_CORE_CYCLES_GE_3",
            Self::UopsExecutedCoreCyclesGe4 => "UOPS_EXECUTED_CORE_CYCLES_GE_4",
            Self::UopsExecutedCoreStallCount => "UOPS_EXECUTED_CORE_STALL_COUNT",
            Self::UopsExecutedCoreStallCountNoPort5 => "UOPS_EXECUTED_CORE_STALL_COUNT_NO_PORT5",
            Self::UopsExecutedCoreStallCycles => "UOPS_EXECUTED_CORE_STALL_CYCLES",
            Self::UopsExecutedCoreStallCyclesNoPort5 => "UOPS_EXECUTED_CORE_STALL_CYCLES_NO_PORT5",
            Self::UopsExecutedCyclesGe1 => "UOPS_EXECUTED_CYCLES_GE_1",
            Self::UopsExecutedCyclesGe1UopExec => "UOPS_EXECUTED_CYCLES_GE_1_UOP_EXEC",
            Self::UopsExecutedCyclesGe2 => "UOPS_EXECUTED_CYCLES_GE_2",
            Self::UopsExecutedCyclesGe2UopsExec => "UOPS_EXECUTED_CYCLES_GE_2_UOPS_EXEC",
            Self::UopsExecutedCyclesGe3 => "UOPS_EXECUTED_CYCLES_GE_3",
            Self::UopsExecutedCyclesGe3UopsExec => "UOPS_EXECUTED_CYCLES_GE_3_UOPS_EXEC",
            Self::UopsExecutedCyclesGe4 => "UOPS_EXECUTED_CYCLES_GE_4",
            Self::UopsExecutedCyclesGe4UopsExec => "UOPS_EXECUTED_CYCLES_GE_4_UOPS_EXEC",
            Self::UopsExecutedPort015 => "UOPS_EXECUTED_PORT015",
            Self::UopsExecutedPort015StallCycles => "UOPS_EXECUTED_PORT015_STALL_CYCLES",
            Self::UopsExecutedPort234Core => "UOPS_EXECUTED_PORT234_CORE",
            Self::UopsExecutedPort4Core => "UOPS_EXECUTED_PORT4_CORE",
            Self::UopsExecutedPort5 => "UOPS_EXECUTED_PORT5",
            Self::UopsExecutedPortPort0 => "UOPS_EXECUTED_PORT_PORT_0",
            Self::UopsExecutedPortPort0Core => "UOPS_EXECUTED_PORT_PORT_0_CORE",
            Self::UopsExecutedPortPort1 => "UOPS_EXECUTED_PORT_PORT_1",
            Self::UopsExecutedPortPort1Core => "UOPS_EXECUTED_PORT_PORT_1_CORE",
            Self::UopsExecutedPortPort2 => "UOPS_EXECUTED_PORT_PORT_2",
            Self::UopsExecutedPortPort2Core => "UOPS_EXECUTED_PORT_PORT_2_CORE",
            Self::UopsExecutedPortPort3 => "UOPS_EXECUTED_PORT_PORT_3",
            Self::UopsExecutedPortPort3Core => "UOPS_EXECUTED_PORT_PORT_3_CORE",
            Self::UopsExecutedPortPort4 => "UOPS_EXECUTED_PORT_PORT_4",
            Self::UopsExecutedPortPort4Core => "UOPS_EXECUTED_PORT_PORT_4_CORE",
            Self::UopsExecutedPortPort5 => "UOPS_EXECUTED_PORT_PORT_5",
            Self::UopsExecutedPortPort5Core => "UOPS_EXECUTED_PORT_PORT_5_CORE",
            Self::UopsExecutedPortPort6 => "UOPS_EXECUTED_PORT_PORT_6",
            Self::UopsExecutedPortPort6Core => "UOPS_EXECUTED_PORT_PORT_6_CORE",
            Self::UopsExecutedPortPort7 => "UOPS_EXECUTED_PORT_PORT_7",
            Self::UopsExecutedPortPort7Core => "UOPS_EXECUTED_PORT_PORT_7_CORE",
            Self::UopsExecutedStallCycles => "UOPS_EXECUTED_STALL_CYCLES",
            Self::UopsExecutedStalls => "UOPS_EXECUTED_STALLS",
            Self::UopsExecutedThread => "UOPS_EXECUTED_THREAD",
            Self::UopsExecutedX87 => "UOPS_EXECUTED_X87",
            Self::UopsIssuedCoreStallCycles => "UOPS_ISSUED_CORE_STALL_CYCLES",
            Self::UopsIssuedCycles => "UOPS_ISSUED_CYCLES",
            Self::UopsIssuedFlagsMerge => "UOPS_ISSUED_FLAGS_MERGE",
            Self::UopsIssuedSingleMul => "UOPS_ISSUED_SINGLE_MUL",
            Self::UopsIssuedSlowLea => "UOPS_ISSUED_SLOW_LEA",
            Self::UopsIssuedStallCycles => "UOPS_ISSUED_STALL_CYCLES",
            Self::UopsIssuedVectorWidthMismatch => "UOPS_ISSUED_VECTOR_WIDTH_MISMATCH",
            Self::UopsNotDeliveredAny => "UOPS_NOT_DELIVERED_ANY",
            Self::UopsRetiredCoreStallCycles => "UOPS_RETIRED_CORE_STALL_CYCLES",
            Self::UopsRetiredCycles => "UOPS_RETIRED_CYCLES",
            Self::UopsRetiredFpdiv => "UOPS_RETIRED_FPDIV",
            Self::UopsRetiredHeavy => "UOPS_RETIRED_HEAVY",
            Self::UopsRetiredIdiv => "UOPS_RETIRED_IDIV",
            Self::UopsRetiredMacroFused => "UOPS_RETIRED_MACRO_FUSED",
            Self::UopsRetiredPackedSimd => "UOPS_RETIRED_PACKED_SIMD",
            Self::UopsRetiredRetireSlots => "UOPS_RETIRED_RETIRE_SLOTS",
            Self::UopsRetiredScalarSimd => "UOPS_RETIRED_SCALAR_SIMD",
            Self::UopsRetiredSlots => "UOPS_RETIRED_SLOTS",
            Self::UopsRetiredStalledCycles => "UOPS_RETIRED_STALLED_CYCLES",
            Self::UopsRetiredX87 => "UOPS_RETIRED_X87",
            Self::X87CompOpsExeAnyAr => "X87_COMP_OPS_EXE_ANY_AR",
            Self::X87CompOpsExeFxchAr => "X87_COMP_OPS_EXE_FXCH_AR",
            Self::XqFullCycles => "XQ_FULL_CYCLES",
            Self::AlderlakeGracemont(event) => event.name(),
            Self::Bonnell(event) => event.name(),
            Self::Broadwell(event) => event.name(),
            Self::Broadwellde(event) => event.name(),
            Self::Broadwellx(event) => event.name(),
            Self::Elkhartlake(event) => event.name(),
            Self::Emeraldrapids(event) => event.name(),
            Self::Goldmont(event) => event.name(),
            Self::Goldmontplus(event) => event.name(),
            Self::Grandridge(event) => event.name(),
            Self::Graniterapids(event) => event.name(),
            Self::Haswell(event) => event.name(),
            Self::Haswellx(event) => event.name(),
            Self::Icelake(event) => event.name(),
            Self::Icelakex(event) => event.name(),
            Self::Ivybridge(event) => event.name(),
            Self::Ivytown(event) => event.name(),
            Self::Jaketown(event) => event.name(),
            Self::Knightslanding(event) => event.name(),
            Self::NehalemEp(event) => event.name(),
            Self::NehalemEx(event) => event.name(),
            Self::Rocketlake(event) => event.name(),
            Self::Sandybridge(event) => event.name(),
            Self::Sapphirerapids(event) => event.name(),
            Self::Sierraforest(event) => event.name(),
            Self::Silvermont(event) => event.name(),
            Self::Skylake(event) => event.name(),
            Self::Skylakex(event) => event.name(),
            Self::Snowridgex(event) => event.name(),
            Self::Tigerlake(event) => event.name(),
            Self::WestmereEpDp(event) => event.name(),
            Self::WestmereEpSp(event) => event.name(),
            Self::WestmereEx(event) => event.name(),
        }
    }
}
impl core::fmt::Display for Event {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        write!(f, "{}", self.name())
    }
}
