// Seed: 1385605120
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1;
  initial @(posedge 1 or negedge 1'b0);
  assign id_1 = "" * 1;
  wire id_2;
  wand id_3;
  module_0(
      id_3, id_2, id_2, id_1, id_3, id_2, id_3, id_3
  );
  if (id_1) begin
    assign id_3 = 1;
  end else begin
    id_5(
        .id_0({id_1{1}}), .id_1(id_4), .id_2(1), .id_3(id_1 ? 1 : 1)
    );
  end
endmodule
