INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Documents/FPGA_mini_projects/FSM_traffic_light_controllers/FSM_traffic_light_controller.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Documents/FPGA_mini_projects/FSM_traffic_light_controllers/FSM_traffic_light_controller.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Documents/FPGA_mini_projects/FSM_traffic_light_controllers/FSM_traffic_light_controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
