
stm32f103rbt_adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c944  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d04  0800ca58  0800ca58  0001ca58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d75c  0800d75c  00020260  2**0
                  CONTENTS
  4 .ARM          00000000  0800d75c  0800d75c  00020260  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d75c  0800d75c  00020260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d75c  0800d75c  0001d75c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d760  0800d760  0001d760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000260  20000000  0800d764  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001354  20000260  0800d9c4  00020260  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015b4  0800d9c4  000215b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020260  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bf0e  00000000  00000000  00020289  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003faa  00000000  00000000  0003c197  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000016c0  00000000  00000000  00040148  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000014b8  00000000  00000000  00041808  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000189d1  00000000  00000000  00042cc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001796a  00000000  00000000  0005b691  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00080e70  00000000  00000000  00072ffb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f3e6b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006934  00000000  00000000  000f3ee8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000260 	.word	0x20000260
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ca3c 	.word	0x0800ca3c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000264 	.word	0x20000264
 800014c:	0800ca3c 	.word	0x0800ca3c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c24:	f1a2 0201 	sub.w	r2, r2, #1
 8000c28:	d1ed      	bne.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <__aeabi_f2uiz>:
 800115c:	0042      	lsls	r2, r0, #1
 800115e:	d20e      	bcs.n	800117e <__aeabi_f2uiz+0x22>
 8001160:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001164:	d30b      	bcc.n	800117e <__aeabi_f2uiz+0x22>
 8001166:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800116a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800116e:	d409      	bmi.n	8001184 <__aeabi_f2uiz+0x28>
 8001170:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001174:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001178:	fa23 f002 	lsr.w	r0, r3, r2
 800117c:	4770      	bx	lr
 800117e:	f04f 0000 	mov.w	r0, #0
 8001182:	4770      	bx	lr
 8001184:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001188:	d101      	bne.n	800118e <__aeabi_f2uiz+0x32>
 800118a:	0242      	lsls	r2, r0, #9
 800118c:	d102      	bne.n	8001194 <__aeabi_f2uiz+0x38>
 800118e:	f04f 30ff 	mov.w	r0, #4294967295
 8001192:	4770      	bx	lr
 8001194:	f04f 0000 	mov.w	r0, #0
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop

0800119c <Batt_Discharge_Mode>:
extern uint8_t				charge_state,
							discharge_state,
							sleep_state;

void Batt_Discharge_Mode(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	if(flag_trip_undervoltage==ON||
 80011a0:	4b1e      	ldr	r3, [pc, #120]	; (800121c <Batt_Discharge_Mode+0x80>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d01b      	beq.n	80011e0 <Batt_Discharge_Mode+0x44>
			flag_trip_overtemperature==ON||
 80011a8:	4b1d      	ldr	r3, [pc, #116]	; (8001220 <Batt_Discharge_Mode+0x84>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
	if(flag_trip_undervoltage==ON||
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d017      	beq.n	80011e0 <Batt_Discharge_Mode+0x44>
			flag_trip_undertemperature==ON||
 80011b0:	4b1c      	ldr	r3, [pc, #112]	; (8001224 <Batt_Discharge_Mode+0x88>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
			flag_trip_overtemperature==ON||
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d013      	beq.n	80011e0 <Batt_Discharge_Mode+0x44>
			flag_trip_overcurrentdischarge==ON||
 80011b8:	4b1b      	ldr	r3, [pc, #108]	; (8001228 <Batt_Discharge_Mode+0x8c>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
			flag_trip_undertemperature==ON||
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d00f      	beq.n	80011e0 <Batt_Discharge_Mode+0x44>
			flag_trip_SOCOverDischarge==ON||
 80011c0:	4b1a      	ldr	r3, [pc, #104]	; (800122c <Batt_Discharge_Mode+0x90>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
			flag_trip_overcurrentdischarge==ON||
 80011c4:	2b01      	cmp	r3, #1
 80011c6:	d00b      	beq.n	80011e0 <Batt_Discharge_Mode+0x44>
			flag_trip_shortcircuit==ON||
 80011c8:	4b19      	ldr	r3, [pc, #100]	; (8001230 <Batt_Discharge_Mode+0x94>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
			flag_trip_SOCOverDischarge==ON||
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d007      	beq.n	80011e0 <Batt_Discharge_Mode+0x44>
			flag_trip_unbalance==ON||
 80011d0:	4b18      	ldr	r3, [pc, #96]	; (8001234 <Batt_Discharge_Mode+0x98>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
			flag_trip_shortcircuit==ON||
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d003      	beq.n	80011e0 <Batt_Discharge_Mode+0x44>
			flag_trip_systemfailure==ON)
 80011d8:	4b17      	ldr	r3, [pc, #92]	; (8001238 <Batt_Discharge_Mode+0x9c>)
 80011da:	781b      	ldrb	r3, [r3, #0]
			flag_trip_unbalance==ON||
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d102      	bne.n	80011e6 <Batt_Discharge_Mode+0x4a>
	{
		Batt_Open_Mode();
 80011e0:	f000 f8fc 	bl	80013dc <Batt_Open_Mode>
 80011e4:	e017      	b.n	8001216 <Batt_Discharge_Mode+0x7a>
	}
	else
	{
		HAL_GPIO_WritePin(BAT_CUT_P_GPIO_Port, BAT_CUT_P_Pin, GPIO_PIN_RESET);
 80011e6:	2200      	movs	r2, #0
 80011e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011ec:	4813      	ldr	r0, [pc, #76]	; (800123c <Batt_Discharge_Mode+0xa0>)
 80011ee:	f007 f9e2 	bl	80085b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BAT_CUT_N_GPIO_Port, BAT_CUT_N_Pin, GPIO_PIN_SET);
 80011f2:	2201      	movs	r2, #1
 80011f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011f8:	4811      	ldr	r0, [pc, #68]	; (8001240 <Batt_Discharge_Mode+0xa4>)
 80011fa:	f007 f9dc 	bl	80085b6 <HAL_GPIO_WritePin>
		BATT_State=STATE_DISCHARGE;
 80011fe:	4b11      	ldr	r3, [pc, #68]	; (8001244 <Batt_Discharge_Mode+0xa8>)
 8001200:	2202      	movs	r2, #2
 8001202:	701a      	strb	r2, [r3, #0]

		charge_state=0;
 8001204:	4b10      	ldr	r3, [pc, #64]	; (8001248 <Batt_Discharge_Mode+0xac>)
 8001206:	2200      	movs	r2, #0
 8001208:	701a      	strb	r2, [r3, #0]
		discharge_state=1;
 800120a:	4b10      	ldr	r3, [pc, #64]	; (800124c <Batt_Discharge_Mode+0xb0>)
 800120c:	2201      	movs	r2, #1
 800120e:	701a      	strb	r2, [r3, #0]
		sleep_state=0;
 8001210:	4b0f      	ldr	r3, [pc, #60]	; (8001250 <Batt_Discharge_Mode+0xb4>)
 8001212:	2200      	movs	r2, #0
 8001214:	701a      	strb	r2, [r3, #0]
	}


}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20001065 	.word	0x20001065
 8001220:	20001044 	.word	0x20001044
 8001224:	20001064 	.word	0x20001064
 8001228:	20001074 	.word	0x20001074
 800122c:	20001090 	.word	0x20001090
 8001230:	20000c3e 	.word	0x20000c3e
 8001234:	20000c3c 	.word	0x20000c3c
 8001238:	2000102c 	.word	0x2000102c
 800123c:	40010800 	.word	0x40010800
 8001240:	40011000 	.word	0x40011000
 8001244:	20000966 	.word	0x20000966
 8001248:	20000000 	.word	0x20000000
 800124c:	20000001 	.word	0x20000001
 8001250:	2000027c 	.word	0x2000027c

08001254 <Batt_Charge_Mode>:

void Batt_Charge_Mode(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
	if(flag_trip_overvoltage==ON			||
 8001258:	4b1c      	ldr	r3, [pc, #112]	; (80012cc <Batt_Charge_Mode+0x78>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d017      	beq.n	8001290 <Batt_Charge_Mode+0x3c>
			flag_trip_overtemperature==ON	||
 8001260:	4b1b      	ldr	r3, [pc, #108]	; (80012d0 <Batt_Charge_Mode+0x7c>)
 8001262:	781b      	ldrb	r3, [r3, #0]
	if(flag_trip_overvoltage==ON			||
 8001264:	2b01      	cmp	r3, #1
 8001266:	d013      	beq.n	8001290 <Batt_Charge_Mode+0x3c>
			flag_trip_undertemperature==ON	||
 8001268:	4b1a      	ldr	r3, [pc, #104]	; (80012d4 <Batt_Charge_Mode+0x80>)
 800126a:	781b      	ldrb	r3, [r3, #0]
			flag_trip_overtemperature==ON	||
 800126c:	2b01      	cmp	r3, #1
 800126e:	d00f      	beq.n	8001290 <Batt_Charge_Mode+0x3c>
			flag_trip_overcurrentcharge==ON	||
 8001270:	4b19      	ldr	r3, [pc, #100]	; (80012d8 <Batt_Charge_Mode+0x84>)
 8001272:	781b      	ldrb	r3, [r3, #0]
			flag_trip_undertemperature==ON	||
 8001274:	2b01      	cmp	r3, #1
 8001276:	d00b      	beq.n	8001290 <Batt_Charge_Mode+0x3c>
			flag_trip_SOCOverCharge==ON		||
 8001278:	4b18      	ldr	r3, [pc, #96]	; (80012dc <Batt_Charge_Mode+0x88>)
 800127a:	781b      	ldrb	r3, [r3, #0]
			flag_trip_overcurrentcharge==ON	||
 800127c:	2b01      	cmp	r3, #1
 800127e:	d007      	beq.n	8001290 <Batt_Charge_Mode+0x3c>
			flag_trip_shortcircuit==ON		||
 8001280:	4b17      	ldr	r3, [pc, #92]	; (80012e0 <Batt_Charge_Mode+0x8c>)
 8001282:	781b      	ldrb	r3, [r3, #0]
			flag_trip_SOCOverCharge==ON		||
 8001284:	2b01      	cmp	r3, #1
 8001286:	d003      	beq.n	8001290 <Batt_Charge_Mode+0x3c>
			flag_trip_systemfailure==ON		)
 8001288:	4b16      	ldr	r3, [pc, #88]	; (80012e4 <Batt_Charge_Mode+0x90>)
 800128a:	781b      	ldrb	r3, [r3, #0]
			flag_trip_shortcircuit==ON		||
 800128c:	2b01      	cmp	r3, #1
 800128e:	d102      	bne.n	8001296 <Batt_Charge_Mode+0x42>
	{
		Batt_Open_Mode();
 8001290:	f000 f8a4 	bl	80013dc <Batt_Open_Mode>
 8001294:	e017      	b.n	80012c6 <Batt_Charge_Mode+0x72>
	}
	else
	{
		HAL_GPIO_WritePin(BAT_CUT_P_GPIO_Port, BAT_CUT_P_Pin, GPIO_PIN_SET);
 8001296:	2201      	movs	r2, #1
 8001298:	f44f 7180 	mov.w	r1, #256	; 0x100
 800129c:	4812      	ldr	r0, [pc, #72]	; (80012e8 <Batt_Charge_Mode+0x94>)
 800129e:	f007 f98a 	bl	80085b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BAT_CUT_N_GPIO_Port, BAT_CUT_N_Pin, GPIO_PIN_RESET);
 80012a2:	2200      	movs	r2, #0
 80012a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012a8:	4810      	ldr	r0, [pc, #64]	; (80012ec <Batt_Charge_Mode+0x98>)
 80012aa:	f007 f984 	bl	80085b6 <HAL_GPIO_WritePin>
		BATT_State=STATE_CHARGE;
 80012ae:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <Batt_Charge_Mode+0x9c>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	701a      	strb	r2, [r3, #0]
		charge_state=1;
 80012b4:	4b0f      	ldr	r3, [pc, #60]	; (80012f4 <Batt_Charge_Mode+0xa0>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	701a      	strb	r2, [r3, #0]
		discharge_state=0;
 80012ba:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <Batt_Charge_Mode+0xa4>)
 80012bc:	2200      	movs	r2, #0
 80012be:	701a      	strb	r2, [r3, #0]
		sleep_state=0;
 80012c0:	4b0e      	ldr	r3, [pc, #56]	; (80012fc <Batt_Charge_Mode+0xa8>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]
	}

}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	200014a1 	.word	0x200014a1
 80012d0:	20001044 	.word	0x20001044
 80012d4:	20001064 	.word	0x20001064
 80012d8:	20001088 	.word	0x20001088
 80012dc:	20000c3d 	.word	0x20000c3d
 80012e0:	20000c3e 	.word	0x20000c3e
 80012e4:	2000102c 	.word	0x2000102c
 80012e8:	40010800 	.word	0x40010800
 80012ec:	40011000 	.word	0x40011000
 80012f0:	20000966 	.word	0x20000966
 80012f4:	20000000 	.word	0x20000000
 80012f8:	20000001 	.word	0x20000001
 80012fc:	2000027c 	.word	0x2000027c

08001300 <Batt_Full_CD_Mode>:

void Batt_Full_CD_Mode(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
	if(flag_trip_undervoltage==ON			||
 8001304:	4b24      	ldr	r3, [pc, #144]	; (8001398 <Batt_Full_CD_Mode+0x98>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b01      	cmp	r3, #1
 800130a:	d027      	beq.n	800135c <Batt_Full_CD_Mode+0x5c>
			flag_trip_overvoltage==ON		||
 800130c:	4b23      	ldr	r3, [pc, #140]	; (800139c <Batt_Full_CD_Mode+0x9c>)
 800130e:	781b      	ldrb	r3, [r3, #0]
	if(flag_trip_undervoltage==ON			||
 8001310:	2b01      	cmp	r3, #1
 8001312:	d023      	beq.n	800135c <Batt_Full_CD_Mode+0x5c>
			flag_trip_overtemperature==ON	||
 8001314:	4b22      	ldr	r3, [pc, #136]	; (80013a0 <Batt_Full_CD_Mode+0xa0>)
 8001316:	781b      	ldrb	r3, [r3, #0]
			flag_trip_overvoltage==ON		||
 8001318:	2b01      	cmp	r3, #1
 800131a:	d01f      	beq.n	800135c <Batt_Full_CD_Mode+0x5c>
			flag_trip_undertemperature==ON	||
 800131c:	4b21      	ldr	r3, [pc, #132]	; (80013a4 <Batt_Full_CD_Mode+0xa4>)
 800131e:	781b      	ldrb	r3, [r3, #0]
			flag_trip_overtemperature==ON	||
 8001320:	2b01      	cmp	r3, #1
 8001322:	d01b      	beq.n	800135c <Batt_Full_CD_Mode+0x5c>
			flag_trip_overcurrentdischarge==ON||
 8001324:	4b20      	ldr	r3, [pc, #128]	; (80013a8 <Batt_Full_CD_Mode+0xa8>)
 8001326:	781b      	ldrb	r3, [r3, #0]
			flag_trip_undertemperature==ON	||
 8001328:	2b01      	cmp	r3, #1
 800132a:	d017      	beq.n	800135c <Batt_Full_CD_Mode+0x5c>
			flag_trip_overcurrentcharge==ON	||
 800132c:	4b1f      	ldr	r3, [pc, #124]	; (80013ac <Batt_Full_CD_Mode+0xac>)
 800132e:	781b      	ldrb	r3, [r3, #0]
			flag_trip_overcurrentdischarge==ON||
 8001330:	2b01      	cmp	r3, #1
 8001332:	d013      	beq.n	800135c <Batt_Full_CD_Mode+0x5c>
			flag_trip_SOCOverDischarge==ON	||
 8001334:	4b1e      	ldr	r3, [pc, #120]	; (80013b0 <Batt_Full_CD_Mode+0xb0>)
 8001336:	781b      	ldrb	r3, [r3, #0]
			flag_trip_overcurrentcharge==ON	||
 8001338:	2b01      	cmp	r3, #1
 800133a:	d00f      	beq.n	800135c <Batt_Full_CD_Mode+0x5c>
			flag_trip_SOCOverCharge==ON		||
 800133c:	4b1d      	ldr	r3, [pc, #116]	; (80013b4 <Batt_Full_CD_Mode+0xb4>)
 800133e:	781b      	ldrb	r3, [r3, #0]
			flag_trip_SOCOverDischarge==ON	||
 8001340:	2b01      	cmp	r3, #1
 8001342:	d00b      	beq.n	800135c <Batt_Full_CD_Mode+0x5c>
			flag_trip_shortcircuit==ON		||
 8001344:	4b1c      	ldr	r3, [pc, #112]	; (80013b8 <Batt_Full_CD_Mode+0xb8>)
 8001346:	781b      	ldrb	r3, [r3, #0]
			flag_trip_SOCOverCharge==ON		||
 8001348:	2b01      	cmp	r3, #1
 800134a:	d007      	beq.n	800135c <Batt_Full_CD_Mode+0x5c>
			flag_trip_unbalance==ON			||
 800134c:	4b1b      	ldr	r3, [pc, #108]	; (80013bc <Batt_Full_CD_Mode+0xbc>)
 800134e:	781b      	ldrb	r3, [r3, #0]
			flag_trip_shortcircuit==ON		||
 8001350:	2b01      	cmp	r3, #1
 8001352:	d003      	beq.n	800135c <Batt_Full_CD_Mode+0x5c>
			flag_trip_systemfailure==ON		)
 8001354:	4b1a      	ldr	r3, [pc, #104]	; (80013c0 <Batt_Full_CD_Mode+0xc0>)
 8001356:	781b      	ldrb	r3, [r3, #0]
			flag_trip_unbalance==ON			||
 8001358:	2b01      	cmp	r3, #1
 800135a:	d102      	bne.n	8001362 <Batt_Full_CD_Mode+0x62>
	{
		Batt_Open_Mode();
 800135c:	f000 f83e 	bl	80013dc <Batt_Open_Mode>
 8001360:	e017      	b.n	8001392 <Batt_Full_CD_Mode+0x92>
	}
	else
	{
		HAL_GPIO_WritePin(BAT_CUT_P_GPIO_Port, BAT_CUT_P_Pin, GPIO_PIN_SET);
 8001362:	2201      	movs	r2, #1
 8001364:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001368:	4816      	ldr	r0, [pc, #88]	; (80013c4 <Batt_Full_CD_Mode+0xc4>)
 800136a:	f007 f924 	bl	80085b6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BAT_CUT_N_GPIO_Port, BAT_CUT_N_Pin, GPIO_PIN_SET);
 800136e:	2201      	movs	r2, #1
 8001370:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001374:	4814      	ldr	r0, [pc, #80]	; (80013c8 <Batt_Full_CD_Mode+0xc8>)
 8001376:	f007 f91e 	bl	80085b6 <HAL_GPIO_WritePin>
		BATT_State=STATE_FULL_CHARGE_DISCHARGE;
 800137a:	4b14      	ldr	r3, [pc, #80]	; (80013cc <Batt_Full_CD_Mode+0xcc>)
 800137c:	2203      	movs	r2, #3
 800137e:	701a      	strb	r2, [r3, #0]
		charge_state=1;
 8001380:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <Batt_Full_CD_Mode+0xd0>)
 8001382:	2201      	movs	r2, #1
 8001384:	701a      	strb	r2, [r3, #0]
		discharge_state=1;
 8001386:	4b13      	ldr	r3, [pc, #76]	; (80013d4 <Batt_Full_CD_Mode+0xd4>)
 8001388:	2201      	movs	r2, #1
 800138a:	701a      	strb	r2, [r3, #0]
		sleep_state=0;
 800138c:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <Batt_Full_CD_Mode+0xd8>)
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
	}
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20001065 	.word	0x20001065
 800139c:	200014a1 	.word	0x200014a1
 80013a0:	20001044 	.word	0x20001044
 80013a4:	20001064 	.word	0x20001064
 80013a8:	20001074 	.word	0x20001074
 80013ac:	20001088 	.word	0x20001088
 80013b0:	20001090 	.word	0x20001090
 80013b4:	20000c3d 	.word	0x20000c3d
 80013b8:	20000c3e 	.word	0x20000c3e
 80013bc:	20000c3c 	.word	0x20000c3c
 80013c0:	2000102c 	.word	0x2000102c
 80013c4:	40010800 	.word	0x40010800
 80013c8:	40011000 	.word	0x40011000
 80013cc:	20000966 	.word	0x20000966
 80013d0:	20000000 	.word	0x20000000
 80013d4:	20000001 	.word	0x20000001
 80013d8:	2000027c 	.word	0x2000027c

080013dc <Batt_Open_Mode>:

void Batt_Open_Mode(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BAT_CUT_P_GPIO_Port, BAT_CUT_P_Pin, GPIO_PIN_RESET);
 80013e0:	2200      	movs	r2, #0
 80013e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013e6:	480f      	ldr	r0, [pc, #60]	; (8001424 <Batt_Open_Mode+0x48>)
 80013e8:	f007 f8e5 	bl	80085b6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BAT_CUT_N_GPIO_Port, BAT_CUT_N_Pin, GPIO_PIN_RESET);
 80013ec:	2200      	movs	r2, #0
 80013ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013f2:	480d      	ldr	r0, [pc, #52]	; (8001428 <Batt_Open_Mode+0x4c>)
 80013f4:	f007 f8df 	bl	80085b6 <HAL_GPIO_WritePin>
	BATT_State=STATE_STANDBY;
 80013f8:	4b0c      	ldr	r3, [pc, #48]	; (800142c <Batt_Open_Mode+0x50>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	701a      	strb	r2, [r3, #0]
	charge_state=0;
 80013fe:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <Batt_Open_Mode+0x54>)
 8001400:	2200      	movs	r2, #0
 8001402:	701a      	strb	r2, [r3, #0]
	discharge_state=0;
 8001404:	4b0b      	ldr	r3, [pc, #44]	; (8001434 <Batt_Open_Mode+0x58>)
 8001406:	2200      	movs	r2, #0
 8001408:	701a      	strb	r2, [r3, #0]
	sleep_state=1;
 800140a:	4b0b      	ldr	r3, [pc, #44]	; (8001438 <Batt_Open_Mode+0x5c>)
 800140c:	2201      	movs	r2, #1
 800140e:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, 0);
 8001410:	2200      	movs	r2, #0
 8001412:	2104      	movs	r1, #4
 8001414:	4804      	ldr	r0, [pc, #16]	; (8001428 <Batt_Open_Mode+0x4c>)
 8001416:	f007 f8ce 	bl	80085b6 <HAL_GPIO_WritePin>

	check_SOC_Based_OCV();
 800141a:	f000 f811 	bl	8001440 <check_SOC_Based_OCV>
}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40010800 	.word	0x40010800
 8001428:	40011000 	.word	0x40011000
 800142c:	20000966 	.word	0x20000966
 8001430:	20000000 	.word	0x20000000
 8001434:	20000001 	.word	0x20000001
 8001438:	2000027c 	.word	0x2000027c
 800143c:	00000000 	.word	0x00000000

08001440 <check_SOC_Based_OCV>:

void check_SOC_Based_OCV(void)
{
 8001440:	b598      	push	{r3, r4, r7, lr}
 8001442:	af00      	add	r7, sp, #0
	//Pack_SOC=0.226863411166458*VBATT*VBATT-18.618705166771*VBATT+378.560621625972;   //Persamaan Baterai INR 21700
	Pack_SOC=(147.471026094008*(VBATT/15.0) - 494.687746093127);  // Persamaan Baterai EVE ICR18650/26V
 8001444:	4b2c      	ldr	r3, [pc, #176]	; (80014f8 <check_SOC_Based_OCV+0xb8>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4618      	mov	r0, r3
 800144a:	f7fe ffed 	bl	8000428 <__aeabi_f2d>
 800144e:	f04f 0200 	mov.w	r2, #0
 8001452:	4b2a      	ldr	r3, [pc, #168]	; (80014fc <check_SOC_Based_OCV+0xbc>)
 8001454:	f7ff f96a 	bl	800072c <__aeabi_ddiv>
 8001458:	4603      	mov	r3, r0
 800145a:	460c      	mov	r4, r1
 800145c:	4618      	mov	r0, r3
 800145e:	4621      	mov	r1, r4
 8001460:	a321      	add	r3, pc, #132	; (adr r3, 80014e8 <check_SOC_Based_OCV+0xa8>)
 8001462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001466:	f7ff f837 	bl	80004d8 <__aeabi_dmul>
 800146a:	4603      	mov	r3, r0
 800146c:	460c      	mov	r4, r1
 800146e:	4618      	mov	r0, r3
 8001470:	4621      	mov	r1, r4
 8001472:	a31f      	add	r3, pc, #124	; (adr r3, 80014f0 <check_SOC_Based_OCV+0xb0>)
 8001474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001478:	f7fe fe76 	bl	8000168 <__aeabi_dsub>
 800147c:	4603      	mov	r3, r0
 800147e:	460c      	mov	r4, r1
 8001480:	4618      	mov	r0, r3
 8001482:	4621      	mov	r1, r4
 8001484:	f7ff fb20 	bl	8000ac8 <__aeabi_d2f>
 8001488:	4602      	mov	r2, r0
 800148a:	4b1d      	ldr	r3, [pc, #116]	; (8001500 <check_SOC_Based_OCV+0xc0>)
 800148c:	601a      	str	r2, [r3, #0]

	if(Pack_SOC>130) Pack_SOC=100;
 800148e:	4b1c      	ldr	r3, [pc, #112]	; (8001500 <check_SOC_Based_OCV+0xc0>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	491c      	ldr	r1, [pc, #112]	; (8001504 <check_SOC_Based_OCV+0xc4>)
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff fe31 	bl	80010fc <__aeabi_fcmpgt>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d003      	beq.n	80014a8 <check_SOC_Based_OCV+0x68>
 80014a0:	4b17      	ldr	r3, [pc, #92]	; (8001500 <check_SOC_Based_OCV+0xc0>)
 80014a2:	4a19      	ldr	r2, [pc, #100]	; (8001508 <check_SOC_Based_OCV+0xc8>)
 80014a4:	601a      	str	r2, [r3, #0]
	else if(Pack_SOC>100) Pack_SOC=100;
	else if(Pack_SOC<0) Pack_SOC=0;
}
 80014a6:	e01b      	b.n	80014e0 <check_SOC_Based_OCV+0xa0>
	else if(Pack_SOC>100) Pack_SOC=100;
 80014a8:	4b15      	ldr	r3, [pc, #84]	; (8001500 <check_SOC_Based_OCV+0xc0>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4916      	ldr	r1, [pc, #88]	; (8001508 <check_SOC_Based_OCV+0xc8>)
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff fe24 	bl	80010fc <__aeabi_fcmpgt>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d003      	beq.n	80014c2 <check_SOC_Based_OCV+0x82>
 80014ba:	4b11      	ldr	r3, [pc, #68]	; (8001500 <check_SOC_Based_OCV+0xc0>)
 80014bc:	4a12      	ldr	r2, [pc, #72]	; (8001508 <check_SOC_Based_OCV+0xc8>)
 80014be:	601a      	str	r2, [r3, #0]
}
 80014c0:	e00e      	b.n	80014e0 <check_SOC_Based_OCV+0xa0>
	else if(Pack_SOC<0) Pack_SOC=0;
 80014c2:	4b0f      	ldr	r3, [pc, #60]	; (8001500 <check_SOC_Based_OCV+0xc0>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f04f 0100 	mov.w	r1, #0
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff fdf8 	bl	80010c0 <__aeabi_fcmplt>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d100      	bne.n	80014d8 <check_SOC_Based_OCV+0x98>
}
 80014d6:	e003      	b.n	80014e0 <check_SOC_Based_OCV+0xa0>
	else if(Pack_SOC<0) Pack_SOC=0;
 80014d8:	4b09      	ldr	r3, [pc, #36]	; (8001500 <check_SOC_Based_OCV+0xc0>)
 80014da:	f04f 0200 	mov.w	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
}
 80014e0:	bf00      	nop
 80014e2:	bd98      	pop	{r3, r4, r7, pc}
 80014e4:	f3af 8000 	nop.w
 80014e8:	a550aa77 	.word	0xa550aa77
 80014ec:	40626f12 	.word	0x40626f12
 80014f0:	020c1eea 	.word	0x020c1eea
 80014f4:	407eeb01 	.word	0x407eeb01
 80014f8:	20001048 	.word	0x20001048
 80014fc:	402e0000 	.word	0x402e0000
 8001500:	20000b98 	.word	0x20000b98
 8001504:	43020000 	.word	0x43020000
 8001508:	42c80000 	.word	0x42c80000

0800150c <BMS_CAN_Tx>:
uint8_t				Handshaking = 0,
					identified = 0,
					Delay_Charger = 0;

void BMS_CAN_Tx()
{
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
		int i;
		Batt_voltage.m_uint16_t=VBATT*100;
 8001512:	4b64      	ldr	r3, [pc, #400]	; (80016a4 <BMS_CAN_Tx+0x198>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4964      	ldr	r1, [pc, #400]	; (80016a8 <BMS_CAN_Tx+0x19c>)
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff fc33 	bl	8000d84 <__aeabi_fmul>
 800151e:	4603      	mov	r3, r0
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff fe1b 	bl	800115c <__aeabi_f2uiz>
 8001526:	4603      	mov	r3, r0
 8001528:	b29a      	uxth	r2, r3
 800152a:	4b60      	ldr	r3, [pc, #384]	; (80016ac <BMS_CAN_Tx+0x1a0>)
 800152c:	801a      	strh	r2, [r3, #0]
		Batt_current.m_uint16_t=(IBATT+50)*100;
 800152e:	4b60      	ldr	r3, [pc, #384]	; (80016b0 <BMS_CAN_Tx+0x1a4>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4960      	ldr	r1, [pc, #384]	; (80016b4 <BMS_CAN_Tx+0x1a8>)
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff fb1d 	bl	8000b74 <__addsf3>
 800153a:	4603      	mov	r3, r0
 800153c:	495a      	ldr	r1, [pc, #360]	; (80016a8 <BMS_CAN_Tx+0x19c>)
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fc20 	bl	8000d84 <__aeabi_fmul>
 8001544:	4603      	mov	r3, r0
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff fe08 	bl	800115c <__aeabi_f2uiz>
 800154c:	4603      	mov	r3, r0
 800154e:	b29a      	uxth	r2, r3
 8001550:	4b59      	ldr	r3, [pc, #356]	; (80016b8 <BMS_CAN_Tx+0x1ac>)
 8001552:	801a      	strh	r2, [r3, #0]
		Batt_SOC.m_uint16_t=(int)Pack_SOC;
 8001554:	4b59      	ldr	r3, [pc, #356]	; (80016bc <BMS_CAN_Tx+0x1b0>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff fdd9 	bl	8001110 <__aeabi_f2iz>
 800155e:	4603      	mov	r3, r0
 8001560:	b29a      	uxth	r2, r3
 8001562:	4b57      	ldr	r3, [pc, #348]	; (80016c0 <BMS_CAN_Tx+0x1b4>)
 8001564:	801a      	strh	r2, [r3, #0]
		Batt_temp.m_uint16_t=(((Suhu_T1+Suhu_T2)/2.0)+40)*10;
 8001566:	4b57      	ldr	r3, [pc, #348]	; (80016c4 <BMS_CAN_Tx+0x1b8>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	4b57      	ldr	r3, [pc, #348]	; (80016c8 <BMS_CAN_Tx+0x1bc>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4619      	mov	r1, r3
 8001570:	4610      	mov	r0, r2
 8001572:	f7ff faff 	bl	8000b74 <__addsf3>
 8001576:	4603      	mov	r3, r0
 8001578:	4618      	mov	r0, r3
 800157a:	f7fe ff55 	bl	8000428 <__aeabi_f2d>
 800157e:	f04f 0200 	mov.w	r2, #0
 8001582:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001586:	f7ff f8d1 	bl	800072c <__aeabi_ddiv>
 800158a:	4603      	mov	r3, r0
 800158c:	460c      	mov	r4, r1
 800158e:	4618      	mov	r0, r3
 8001590:	4621      	mov	r1, r4
 8001592:	f04f 0200 	mov.w	r2, #0
 8001596:	4b4d      	ldr	r3, [pc, #308]	; (80016cc <BMS_CAN_Tx+0x1c0>)
 8001598:	f7fe fde8 	bl	800016c <__adddf3>
 800159c:	4603      	mov	r3, r0
 800159e:	460c      	mov	r4, r1
 80015a0:	4618      	mov	r0, r3
 80015a2:	4621      	mov	r1, r4
 80015a4:	f04f 0200 	mov.w	r2, #0
 80015a8:	4b49      	ldr	r3, [pc, #292]	; (80016d0 <BMS_CAN_Tx+0x1c4>)
 80015aa:	f7fe ff95 	bl	80004d8 <__aeabi_dmul>
 80015ae:	4603      	mov	r3, r0
 80015b0:	460c      	mov	r4, r1
 80015b2:	4618      	mov	r0, r3
 80015b4:	4621      	mov	r1, r4
 80015b6:	f7ff fa67 	bl	8000a88 <__aeabi_d2uiz>
 80015ba:	4603      	mov	r3, r0
 80015bc:	b29a      	uxth	r2, r3
 80015be:	4b45      	ldr	r3, [pc, #276]	; (80016d4 <BMS_CAN_Tx+0x1c8>)
 80015c0:	801a      	strh	r2, [r3, #0]
		Batt_capacity.m_uint16_t=Pack_Cap*100;
 80015c2:	4b45      	ldr	r3, [pc, #276]	; (80016d8 <BMS_CAN_Tx+0x1cc>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4938      	ldr	r1, [pc, #224]	; (80016a8 <BMS_CAN_Tx+0x19c>)
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff fbdb 	bl	8000d84 <__aeabi_fmul>
 80015ce:	4603      	mov	r3, r0
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff fdc3 	bl	800115c <__aeabi_f2uiz>
 80015d6:	4603      	mov	r3, r0
 80015d8:	b29a      	uxth	r2, r3
 80015da:	4b40      	ldr	r3, [pc, #256]	; (80016dc <BMS_CAN_Tx+0x1d0>)
 80015dc:	801a      	strh	r2, [r3, #0]
		Batt_SOH.m_uint16_t=(int)SOH_batt;
 80015de:	4b40      	ldr	r3, [pc, #256]	; (80016e0 <BMS_CAN_Tx+0x1d4>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff fd94 	bl	8001110 <__aeabi_f2iz>
 80015e8:	4603      	mov	r3, r0
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	4b3d      	ldr	r3, [pc, #244]	; (80016e4 <BMS_CAN_Tx+0x1d8>)
 80015ee:	801a      	strh	r2, [r3, #0]
		Batt_cycle.m_uint16_t=LifeTime;
 80015f0:	4b3d      	ldr	r3, [pc, #244]	; (80016e8 <BMS_CAN_Tx+0x1dc>)
 80015f2:	881a      	ldrh	r2, [r3, #0]
 80015f4:	4b3d      	ldr	r3, [pc, #244]	; (80016ec <BMS_CAN_Tx+0x1e0>)
 80015f6:	801a      	strh	r2, [r3, #0]

		for(int mn=0;mn<15;mn++)
 80015f8:	2300      	movs	r3, #0
 80015fa:	603b      	str	r3, [r7, #0]
 80015fc:	e00a      	b.n	8001614 <BMS_CAN_Tx+0x108>
		{
			vcell_15databyte[mn].m_uint16_t=vcell_15data_digi[mn];
 80015fe:	4a3c      	ldr	r2, [pc, #240]	; (80016f0 <BMS_CAN_Tx+0x1e4>)
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001606:	4a3b      	ldr	r2, [pc, #236]	; (80016f4 <BMS_CAN_Tx+0x1e8>)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
		for(int mn=0;mn<15;mn++)
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	3301      	adds	r3, #1
 8001612:	603b      	str	r3, [r7, #0]
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	2b0e      	cmp	r3, #14
 8001618:	ddf1      	ble.n	80015fe <BMS_CAN_Tx+0xf2>
		}

	if(Handshaking==1){
 800161a:	4b37      	ldr	r3, [pc, #220]	; (80016f8 <BMS_CAN_Tx+0x1ec>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	2b01      	cmp	r3, #1
 8001620:	f040 82e4 	bne.w	8001bec <BMS_CAN_Tx+0x6e0>
		// CAN ID transmit #1
		Tx_Header.ExtId = (0x0B0<<20|UNIQUE_Code);  //7b1
 8001624:	4b35      	ldr	r3, [pc, #212]	; (80016fc <BMS_CAN_Tx+0x1f0>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f043 6330 	orr.w	r3, r3, #184549376	; 0xb000000
 800162c:	4a34      	ldr	r2, [pc, #208]	; (8001700 <BMS_CAN_Tx+0x1f4>)
 800162e:	6053      	str	r3, [r2, #4]
		//CAN Data #1
		Tx_data[0] = Batt_voltage.m_bytes[0];
 8001630:	4b1e      	ldr	r3, [pc, #120]	; (80016ac <BMS_CAN_Tx+0x1a0>)
 8001632:	781a      	ldrb	r2, [r3, #0]
 8001634:	4b33      	ldr	r3, [pc, #204]	; (8001704 <BMS_CAN_Tx+0x1f8>)
 8001636:	701a      	strb	r2, [r3, #0]
		Tx_data[1] = Batt_voltage.m_bytes[1];
 8001638:	4b1c      	ldr	r3, [pc, #112]	; (80016ac <BMS_CAN_Tx+0x1a0>)
 800163a:	785a      	ldrb	r2, [r3, #1]
 800163c:	4b31      	ldr	r3, [pc, #196]	; (8001704 <BMS_CAN_Tx+0x1f8>)
 800163e:	705a      	strb	r2, [r3, #1]
		Tx_data[2] = Batt_current.m_bytes[0];
 8001640:	4b1d      	ldr	r3, [pc, #116]	; (80016b8 <BMS_CAN_Tx+0x1ac>)
 8001642:	781a      	ldrb	r2, [r3, #0]
 8001644:	4b2f      	ldr	r3, [pc, #188]	; (8001704 <BMS_CAN_Tx+0x1f8>)
 8001646:	709a      	strb	r2, [r3, #2]
		Tx_data[3] = Batt_current.m_bytes[1];
 8001648:	4b1b      	ldr	r3, [pc, #108]	; (80016b8 <BMS_CAN_Tx+0x1ac>)
 800164a:	785a      	ldrb	r2, [r3, #1]
 800164c:	4b2d      	ldr	r3, [pc, #180]	; (8001704 <BMS_CAN_Tx+0x1f8>)
 800164e:	70da      	strb	r2, [r3, #3]
		Tx_data[4] = Batt_SOC.m_bytes[0];
 8001650:	4b1b      	ldr	r3, [pc, #108]	; (80016c0 <BMS_CAN_Tx+0x1b4>)
 8001652:	781a      	ldrb	r2, [r3, #0]
 8001654:	4b2b      	ldr	r3, [pc, #172]	; (8001704 <BMS_CAN_Tx+0x1f8>)
 8001656:	711a      	strb	r2, [r3, #4]
		Tx_data[5] = Batt_SOC.m_bytes[1];
 8001658:	4b19      	ldr	r3, [pc, #100]	; (80016c0 <BMS_CAN_Tx+0x1b4>)
 800165a:	785a      	ldrb	r2, [r3, #1]
 800165c:	4b29      	ldr	r3, [pc, #164]	; (8001704 <BMS_CAN_Tx+0x1f8>)
 800165e:	715a      	strb	r2, [r3, #5]
		Tx_data[6] = Batt_temp.m_bytes[0];
 8001660:	4b1c      	ldr	r3, [pc, #112]	; (80016d4 <BMS_CAN_Tx+0x1c8>)
 8001662:	781a      	ldrb	r2, [r3, #0]
 8001664:	4b27      	ldr	r3, [pc, #156]	; (8001704 <BMS_CAN_Tx+0x1f8>)
 8001666:	719a      	strb	r2, [r3, #6]
		Tx_data[7] = Batt_temp.m_bytes[1];
 8001668:	4b1a      	ldr	r3, [pc, #104]	; (80016d4 <BMS_CAN_Tx+0x1c8>)
 800166a:	785a      	ldrb	r2, [r3, #1]
 800166c:	4b25      	ldr	r3, [pc, #148]	; (8001704 <BMS_CAN_Tx+0x1f8>)
 800166e:	71da      	strb	r2, [r3, #7]
		//CAN Tx message #1
		Tx_Header.DLC = 8;
 8001670:	4b23      	ldr	r3, [pc, #140]	; (8001700 <BMS_CAN_Tx+0x1f4>)
 8001672:	2208      	movs	r2, #8
 8001674:	611a      	str	r2, [r3, #16]
		while(!HAL_CAN_GetTxMailboxesFreeLevel(&hcan));
 8001676:	bf00      	nop
 8001678:	4823      	ldr	r0, [pc, #140]	; (8001708 <BMS_CAN_Tx+0x1fc>)
 800167a:	f005 ff9d 	bl	80075b8 <HAL_CAN_GetTxMailboxesFreeLevel>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d0f9      	beq.n	8001678 <BMS_CAN_Tx+0x16c>
		if(HAL_CAN_AddTxMessage(&hcan, &Tx_Header,
 8001684:	4b21      	ldr	r3, [pc, #132]	; (800170c <BMS_CAN_Tx+0x200>)
 8001686:	4a1f      	ldr	r2, [pc, #124]	; (8001704 <BMS_CAN_Tx+0x1f8>)
 8001688:	491d      	ldr	r1, [pc, #116]	; (8001700 <BMS_CAN_Tx+0x1f4>)
 800168a:	481f      	ldr	r0, [pc, #124]	; (8001708 <BMS_CAN_Tx+0x1fc>)
 800168c:	f005 feba 	bl	8007404 <HAL_CAN_AddTxMessage>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <BMS_CAN_Tx+0x18e>
				Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 8001696:	f001 fbf1 	bl	8002e7c <Error_Handler>
		i=1000;
 800169a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800169e:	607b      	str	r3, [r7, #4]
		while(i>1) i--;
 80016a0:	e039      	b.n	8001716 <BMS_CAN_Tx+0x20a>
 80016a2:	bf00      	nop
 80016a4:	20001048 	.word	0x20001048
 80016a8:	42c80000 	.word	0x42c80000
 80016ac:	20000794 	.word	0x20000794
 80016b0:	2000105c 	.word	0x2000105c
 80016b4:	42480000 	.word	0x42480000
 80016b8:	200006d8 	.word	0x200006d8
 80016bc:	20000b98 	.word	0x20000b98
 80016c0:	200006e0 	.word	0x200006e0
 80016c4:	20001070 	.word	0x20001070
 80016c8:	200014a4 	.word	0x200014a4
 80016cc:	40440000 	.word	0x40440000
 80016d0:	40240000 	.word	0x40240000
 80016d4:	20000724 	.word	0x20000724
 80016d8:	20000014 	.word	0x20000014
 80016dc:	2000078c 	.word	0x2000078c
 80016e0:	20000004 	.word	0x20000004
 80016e4:	200006a4 	.word	0x200006a4
 80016e8:	20000968 	.word	0x20000968
 80016ec:	200006d0 	.word	0x200006d0
 80016f0:	20000904 	.word	0x20000904
 80016f4:	200006e4 	.word	0x200006e4
 80016f8:	2000027d 	.word	0x2000027d
 80016fc:	20000008 	.word	0x20000008
 8001700:	20000774 	.word	0x20000774
 8001704:	200006b4 	.word	0x200006b4
 8001708:	2000080c 	.word	0x2000080c
 800170c:	20000758 	.word	0x20000758
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3b01      	subs	r3, #1
 8001714:	607b      	str	r3, [r7, #4]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2b01      	cmp	r3, #1
 800171a:	dcf9      	bgt.n	8001710 <BMS_CAN_Tx+0x204>

		// CAN ID transmit #2
		Tx_Header.ExtId = (0x0B1<<20|UNIQUE_Code); //7b2
 800171c:	4b82      	ldr	r3, [pc, #520]	; (8001928 <BMS_CAN_Tx+0x41c>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f043 6331 	orr.w	r3, r3, #185597952	; 0xb100000
 8001724:	4a81      	ldr	r2, [pc, #516]	; (800192c <BMS_CAN_Tx+0x420>)
 8001726:	6053      	str	r3, [r2, #4]
		//CAN Data #2
		Tx_data[0] = Batt_capacity.m_bytes[0];
 8001728:	4b81      	ldr	r3, [pc, #516]	; (8001930 <BMS_CAN_Tx+0x424>)
 800172a:	781a      	ldrb	r2, [r3, #0]
 800172c:	4b81      	ldr	r3, [pc, #516]	; (8001934 <BMS_CAN_Tx+0x428>)
 800172e:	701a      	strb	r2, [r3, #0]
		Tx_data[1] = Batt_capacity.m_bytes[1];
 8001730:	4b7f      	ldr	r3, [pc, #508]	; (8001930 <BMS_CAN_Tx+0x424>)
 8001732:	785a      	ldrb	r2, [r3, #1]
 8001734:	4b7f      	ldr	r3, [pc, #508]	; (8001934 <BMS_CAN_Tx+0x428>)
 8001736:	705a      	strb	r2, [r3, #1]
		Tx_data[2] = Batt_SOH.m_bytes[0];
 8001738:	4b7f      	ldr	r3, [pc, #508]	; (8001938 <BMS_CAN_Tx+0x42c>)
 800173a:	781a      	ldrb	r2, [r3, #0]
 800173c:	4b7d      	ldr	r3, [pc, #500]	; (8001934 <BMS_CAN_Tx+0x428>)
 800173e:	709a      	strb	r2, [r3, #2]
		Tx_data[3] = Batt_SOH.m_bytes[1];
 8001740:	4b7d      	ldr	r3, [pc, #500]	; (8001938 <BMS_CAN_Tx+0x42c>)
 8001742:	785a      	ldrb	r2, [r3, #1]
 8001744:	4b7b      	ldr	r3, [pc, #492]	; (8001934 <BMS_CAN_Tx+0x428>)
 8001746:	70da      	strb	r2, [r3, #3]
		Tx_data[4] = Batt_cycle.m_bytes[0];
 8001748:	4b7c      	ldr	r3, [pc, #496]	; (800193c <BMS_CAN_Tx+0x430>)
 800174a:	781a      	ldrb	r2, [r3, #0]
 800174c:	4b79      	ldr	r3, [pc, #484]	; (8001934 <BMS_CAN_Tx+0x428>)
 800174e:	711a      	strb	r2, [r3, #4]
		Tx_data[5] = Batt_cycle.m_bytes[1];
 8001750:	4b7a      	ldr	r3, [pc, #488]	; (800193c <BMS_CAN_Tx+0x430>)
 8001752:	785a      	ldrb	r2, [r3, #1]
 8001754:	4b77      	ldr	r3, [pc, #476]	; (8001934 <BMS_CAN_Tx+0x428>)
 8001756:	715a      	strb	r2, [r3, #5]
		Tx_data[6] = flag_trip_shortcircuit&0x01;
 8001758:	4b79      	ldr	r3, [pc, #484]	; (8001940 <BMS_CAN_Tx+0x434>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	f003 0301 	and.w	r3, r3, #1
 8001760:	b2da      	uxtb	r2, r3
 8001762:	4b74      	ldr	r3, [pc, #464]	; (8001934 <BMS_CAN_Tx+0x428>)
 8001764:	719a      	strb	r2, [r3, #6]
		Tx_data[6] |= (flag_trip_overcurrentdischarge&0x01)<<1;
 8001766:	4b73      	ldr	r3, [pc, #460]	; (8001934 <BMS_CAN_Tx+0x428>)
 8001768:	799b      	ldrb	r3, [r3, #6]
 800176a:	b25a      	sxtb	r2, r3
 800176c:	4b75      	ldr	r3, [pc, #468]	; (8001944 <BMS_CAN_Tx+0x438>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	b25b      	sxtb	r3, r3
 8001774:	f003 0302 	and.w	r3, r3, #2
 8001778:	b25b      	sxtb	r3, r3
 800177a:	4313      	orrs	r3, r2
 800177c:	b25b      	sxtb	r3, r3
 800177e:	b2da      	uxtb	r2, r3
 8001780:	4b6c      	ldr	r3, [pc, #432]	; (8001934 <BMS_CAN_Tx+0x428>)
 8001782:	719a      	strb	r2, [r3, #6]
		Tx_data[6] |= (flag_trip_overcurrentcharge&0x01)<<2;
 8001784:	4b6b      	ldr	r3, [pc, #428]	; (8001934 <BMS_CAN_Tx+0x428>)
 8001786:	799b      	ldrb	r3, [r3, #6]
 8001788:	b25a      	sxtb	r2, r3
 800178a:	4b6f      	ldr	r3, [pc, #444]	; (8001948 <BMS_CAN_Tx+0x43c>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	b25b      	sxtb	r3, r3
 8001792:	f003 0304 	and.w	r3, r3, #4
 8001796:	b25b      	sxtb	r3, r3
 8001798:	4313      	orrs	r3, r2
 800179a:	b25b      	sxtb	r3, r3
 800179c:	b2da      	uxtb	r2, r3
 800179e:	4b65      	ldr	r3, [pc, #404]	; (8001934 <BMS_CAN_Tx+0x428>)
 80017a0:	719a      	strb	r2, [r3, #6]
		Tx_data[6] |= (flag_trip_overtemperature&0x01)<<3;
 80017a2:	4b64      	ldr	r3, [pc, #400]	; (8001934 <BMS_CAN_Tx+0x428>)
 80017a4:	799b      	ldrb	r3, [r3, #6]
 80017a6:	b25a      	sxtb	r2, r3
 80017a8:	4b68      	ldr	r3, [pc, #416]	; (800194c <BMS_CAN_Tx+0x440>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	00db      	lsls	r3, r3, #3
 80017ae:	b25b      	sxtb	r3, r3
 80017b0:	f003 0308 	and.w	r3, r3, #8
 80017b4:	b25b      	sxtb	r3, r3
 80017b6:	4313      	orrs	r3, r2
 80017b8:	b25b      	sxtb	r3, r3
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	4b5d      	ldr	r3, [pc, #372]	; (8001934 <BMS_CAN_Tx+0x428>)
 80017be:	719a      	strb	r2, [r3, #6]
		Tx_data[6] |= (flag_trip_undertemperature&0x01)<<4;
 80017c0:	4b5c      	ldr	r3, [pc, #368]	; (8001934 <BMS_CAN_Tx+0x428>)
 80017c2:	799b      	ldrb	r3, [r3, #6]
 80017c4:	b25a      	sxtb	r2, r3
 80017c6:	4b62      	ldr	r3, [pc, #392]	; (8001950 <BMS_CAN_Tx+0x444>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	011b      	lsls	r3, r3, #4
 80017cc:	b25b      	sxtb	r3, r3
 80017ce:	f003 0310 	and.w	r3, r3, #16
 80017d2:	b25b      	sxtb	r3, r3
 80017d4:	4313      	orrs	r3, r2
 80017d6:	b25b      	sxtb	r3, r3
 80017d8:	b2da      	uxtb	r2, r3
 80017da:	4b56      	ldr	r3, [pc, #344]	; (8001934 <BMS_CAN_Tx+0x428>)
 80017dc:	719a      	strb	r2, [r3, #6]
		Tx_data[6] |= (flag_trip_overtemperature&0x01)<<5;
 80017de:	4b55      	ldr	r3, [pc, #340]	; (8001934 <BMS_CAN_Tx+0x428>)
 80017e0:	799b      	ldrb	r3, [r3, #6]
 80017e2:	b25a      	sxtb	r2, r3
 80017e4:	4b59      	ldr	r3, [pc, #356]	; (800194c <BMS_CAN_Tx+0x440>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	015b      	lsls	r3, r3, #5
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	f003 0320 	and.w	r3, r3, #32
 80017f0:	b25b      	sxtb	r3, r3
 80017f2:	4313      	orrs	r3, r2
 80017f4:	b25b      	sxtb	r3, r3
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	4b4e      	ldr	r3, [pc, #312]	; (8001934 <BMS_CAN_Tx+0x428>)
 80017fa:	719a      	strb	r2, [r3, #6]
		Tx_data[6] |= (flag_trip_undertemperature&0x01)<<6;
 80017fc:	4b4d      	ldr	r3, [pc, #308]	; (8001934 <BMS_CAN_Tx+0x428>)
 80017fe:	799b      	ldrb	r3, [r3, #6]
 8001800:	b25a      	sxtb	r2, r3
 8001802:	4b53      	ldr	r3, [pc, #332]	; (8001950 <BMS_CAN_Tx+0x444>)
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	019b      	lsls	r3, r3, #6
 8001808:	b25b      	sxtb	r3, r3
 800180a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800180e:	b25b      	sxtb	r3, r3
 8001810:	4313      	orrs	r3, r2
 8001812:	b25b      	sxtb	r3, r3
 8001814:	b2da      	uxtb	r2, r3
 8001816:	4b47      	ldr	r3, [pc, #284]	; (8001934 <BMS_CAN_Tx+0x428>)
 8001818:	719a      	strb	r2, [r3, #6]
		Tx_data[6] |= (flag_trip_unbalance&0x01)<<7;
 800181a:	4b46      	ldr	r3, [pc, #280]	; (8001934 <BMS_CAN_Tx+0x428>)
 800181c:	799b      	ldrb	r3, [r3, #6]
 800181e:	b25a      	sxtb	r2, r3
 8001820:	4b4c      	ldr	r3, [pc, #304]	; (8001954 <BMS_CAN_Tx+0x448>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	01db      	lsls	r3, r3, #7
 8001826:	b25b      	sxtb	r3, r3
 8001828:	4313      	orrs	r3, r2
 800182a:	b25b      	sxtb	r3, r3
 800182c:	b2da      	uxtb	r2, r3
 800182e:	4b41      	ldr	r3, [pc, #260]	; (8001934 <BMS_CAN_Tx+0x428>)
 8001830:	719a      	strb	r2, [r3, #6]

		Tx_data[7] =  (flag_trip_undervoltage&0x01);
 8001832:	4b49      	ldr	r3, [pc, #292]	; (8001958 <BMS_CAN_Tx+0x44c>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	b2da      	uxtb	r2, r3
 800183c:	4b3d      	ldr	r3, [pc, #244]	; (8001934 <BMS_CAN_Tx+0x428>)
 800183e:	71da      	strb	r2, [r3, #7]
		Tx_data[7] |= (flag_trip_overvoltage&0x01)<<1;
 8001840:	4b3c      	ldr	r3, [pc, #240]	; (8001934 <BMS_CAN_Tx+0x428>)
 8001842:	79db      	ldrb	r3, [r3, #7]
 8001844:	b25a      	sxtb	r2, r3
 8001846:	4b45      	ldr	r3, [pc, #276]	; (800195c <BMS_CAN_Tx+0x450>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	b25b      	sxtb	r3, r3
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	b25b      	sxtb	r3, r3
 8001854:	4313      	orrs	r3, r2
 8001856:	b25b      	sxtb	r3, r3
 8001858:	b2da      	uxtb	r2, r3
 800185a:	4b36      	ldr	r3, [pc, #216]	; (8001934 <BMS_CAN_Tx+0x428>)
 800185c:	71da      	strb	r2, [r3, #7]
		Tx_data[7] |= (flag_trip_SOCOverDischarge&0x01)<<2;
 800185e:	4b35      	ldr	r3, [pc, #212]	; (8001934 <BMS_CAN_Tx+0x428>)
 8001860:	79db      	ldrb	r3, [r3, #7]
 8001862:	b25a      	sxtb	r2, r3
 8001864:	4b3e      	ldr	r3, [pc, #248]	; (8001960 <BMS_CAN_Tx+0x454>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	b25b      	sxtb	r3, r3
 800186c:	f003 0304 	and.w	r3, r3, #4
 8001870:	b25b      	sxtb	r3, r3
 8001872:	4313      	orrs	r3, r2
 8001874:	b25b      	sxtb	r3, r3
 8001876:	b2da      	uxtb	r2, r3
 8001878:	4b2e      	ldr	r3, [pc, #184]	; (8001934 <BMS_CAN_Tx+0x428>)
 800187a:	71da      	strb	r2, [r3, #7]
		Tx_data[7] |= (flag_trip_systemfailure&0x01)<<3;
 800187c:	4b2d      	ldr	r3, [pc, #180]	; (8001934 <BMS_CAN_Tx+0x428>)
 800187e:	79db      	ldrb	r3, [r3, #7]
 8001880:	b25a      	sxtb	r2, r3
 8001882:	4b38      	ldr	r3, [pc, #224]	; (8001964 <BMS_CAN_Tx+0x458>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	00db      	lsls	r3, r3, #3
 8001888:	b25b      	sxtb	r3, r3
 800188a:	f003 0308 	and.w	r3, r3, #8
 800188e:	b25b      	sxtb	r3, r3
 8001890:	4313      	orrs	r3, r2
 8001892:	b25b      	sxtb	r3, r3
 8001894:	b2da      	uxtb	r2, r3
 8001896:	4b27      	ldr	r3, [pc, #156]	; (8001934 <BMS_CAN_Tx+0x428>)
 8001898:	71da      	strb	r2, [r3, #7]
		Tx_data[7] |= (charge_state&0x01)<<4;
 800189a:	4b26      	ldr	r3, [pc, #152]	; (8001934 <BMS_CAN_Tx+0x428>)
 800189c:	79db      	ldrb	r3, [r3, #7]
 800189e:	b25a      	sxtb	r2, r3
 80018a0:	4b31      	ldr	r3, [pc, #196]	; (8001968 <BMS_CAN_Tx+0x45c>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	011b      	lsls	r3, r3, #4
 80018a6:	b25b      	sxtb	r3, r3
 80018a8:	f003 0310 	and.w	r3, r3, #16
 80018ac:	b25b      	sxtb	r3, r3
 80018ae:	4313      	orrs	r3, r2
 80018b0:	b25b      	sxtb	r3, r3
 80018b2:	b2da      	uxtb	r2, r3
 80018b4:	4b1f      	ldr	r3, [pc, #124]	; (8001934 <BMS_CAN_Tx+0x428>)
 80018b6:	71da      	strb	r2, [r3, #7]
		Tx_data[7] |= (discharge_state&0x01)<<5;
 80018b8:	4b1e      	ldr	r3, [pc, #120]	; (8001934 <BMS_CAN_Tx+0x428>)
 80018ba:	79db      	ldrb	r3, [r3, #7]
 80018bc:	b25a      	sxtb	r2, r3
 80018be:	4b2b      	ldr	r3, [pc, #172]	; (800196c <BMS_CAN_Tx+0x460>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	015b      	lsls	r3, r3, #5
 80018c4:	b25b      	sxtb	r3, r3
 80018c6:	f003 0320 	and.w	r3, r3, #32
 80018ca:	b25b      	sxtb	r3, r3
 80018cc:	4313      	orrs	r3, r2
 80018ce:	b25b      	sxtb	r3, r3
 80018d0:	b2da      	uxtb	r2, r3
 80018d2:	4b18      	ldr	r3, [pc, #96]	; (8001934 <BMS_CAN_Tx+0x428>)
 80018d4:	71da      	strb	r2, [r3, #7]
		Tx_data[7] |= (sleep_state&0x01)<<6;
 80018d6:	4b17      	ldr	r3, [pc, #92]	; (8001934 <BMS_CAN_Tx+0x428>)
 80018d8:	79db      	ldrb	r3, [r3, #7]
 80018da:	b25a      	sxtb	r2, r3
 80018dc:	4b24      	ldr	r3, [pc, #144]	; (8001970 <BMS_CAN_Tx+0x464>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	019b      	lsls	r3, r3, #6
 80018e2:	b25b      	sxtb	r3, r3
 80018e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018e8:	b25b      	sxtb	r3, r3
 80018ea:	4313      	orrs	r3, r2
 80018ec:	b25b      	sxtb	r3, r3
 80018ee:	b2da      	uxtb	r2, r3
 80018f0:	4b10      	ldr	r3, [pc, #64]	; (8001934 <BMS_CAN_Tx+0x428>)
 80018f2:	71da      	strb	r2, [r3, #7]

		//CAN Tx message #2
		Tx_Header.DLC = 8;
 80018f4:	4b0d      	ldr	r3, [pc, #52]	; (800192c <BMS_CAN_Tx+0x420>)
 80018f6:	2208      	movs	r2, #8
 80018f8:	611a      	str	r2, [r3, #16]
		while(!HAL_CAN_GetTxMailboxesFreeLevel(&hcan));
 80018fa:	bf00      	nop
 80018fc:	481d      	ldr	r0, [pc, #116]	; (8001974 <BMS_CAN_Tx+0x468>)
 80018fe:	f005 fe5b 	bl	80075b8 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d0f9      	beq.n	80018fc <BMS_CAN_Tx+0x3f0>
		if(HAL_CAN_AddTxMessage(&hcan, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 8001908:	4b1b      	ldr	r3, [pc, #108]	; (8001978 <BMS_CAN_Tx+0x46c>)
 800190a:	4a0a      	ldr	r2, [pc, #40]	; (8001934 <BMS_CAN_Tx+0x428>)
 800190c:	4907      	ldr	r1, [pc, #28]	; (800192c <BMS_CAN_Tx+0x420>)
 800190e:	4819      	ldr	r0, [pc, #100]	; (8001974 <BMS_CAN_Tx+0x468>)
 8001910:	f005 fd78 	bl	8007404 <HAL_CAN_AddTxMessage>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <BMS_CAN_Tx+0x412>
 800191a:	f001 faaf 	bl	8002e7c <Error_Handler>
		i=1000;
 800191e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001922:	607b      	str	r3, [r7, #4]
		while(i>1) i--;
 8001924:	e02d      	b.n	8001982 <BMS_CAN_Tx+0x476>
 8001926:	bf00      	nop
 8001928:	20000008 	.word	0x20000008
 800192c:	20000774 	.word	0x20000774
 8001930:	2000078c 	.word	0x2000078c
 8001934:	200006b4 	.word	0x200006b4
 8001938:	200006a4 	.word	0x200006a4
 800193c:	200006d0 	.word	0x200006d0
 8001940:	20000c3e 	.word	0x20000c3e
 8001944:	20001074 	.word	0x20001074
 8001948:	20001088 	.word	0x20001088
 800194c:	20001044 	.word	0x20001044
 8001950:	20001064 	.word	0x20001064
 8001954:	20000c3c 	.word	0x20000c3c
 8001958:	20001065 	.word	0x20001065
 800195c:	200014a1 	.word	0x200014a1
 8001960:	20001090 	.word	0x20001090
 8001964:	2000102c 	.word	0x2000102c
 8001968:	20000000 	.word	0x20000000
 800196c:	20000001 	.word	0x20000001
 8001970:	2000027c 	.word	0x2000027c
 8001974:	2000080c 	.word	0x2000080c
 8001978:	20000758 	.word	0x20000758
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	3b01      	subs	r3, #1
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2b01      	cmp	r3, #1
 8001986:	dcf9      	bgt.n	800197c <BMS_CAN_Tx+0x470>


		// *********************** Start Cell  Voltage Data Send ******************************
		// CAN ID transmit #4
		Tx_Header.ExtId=(0x0B4<<20|UNIQUE_Code); //b4
 8001988:	4b92      	ldr	r3, [pc, #584]	; (8001bd4 <BMS_CAN_Tx+0x6c8>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f043 6334 	orr.w	r3, r3, #188743680	; 0xb400000
 8001990:	4a91      	ldr	r2, [pc, #580]	; (8001bd8 <BMS_CAN_Tx+0x6cc>)
 8001992:	6053      	str	r3, [r2, #4]
		//CAN Data #4
		Tx_data[0]=vcell_15databyte[0].m_bytes[0];
 8001994:	4b91      	ldr	r3, [pc, #580]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001996:	781a      	ldrb	r2, [r3, #0]
 8001998:	4b91      	ldr	r3, [pc, #580]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 800199a:	701a      	strb	r2, [r3, #0]
		Tx_data[1]=vcell_15databyte[0].m_bytes[1];
 800199c:	4b8f      	ldr	r3, [pc, #572]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 800199e:	785a      	ldrb	r2, [r3, #1]
 80019a0:	4b8f      	ldr	r3, [pc, #572]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 80019a2:	705a      	strb	r2, [r3, #1]
		Tx_data[2]=vcell_15databyte[1].m_bytes[0];
 80019a4:	4b8d      	ldr	r3, [pc, #564]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 80019a6:	791a      	ldrb	r2, [r3, #4]
 80019a8:	4b8d      	ldr	r3, [pc, #564]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 80019aa:	709a      	strb	r2, [r3, #2]
		Tx_data[3]=vcell_15databyte[1].m_bytes[1];
 80019ac:	4b8b      	ldr	r3, [pc, #556]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 80019ae:	795a      	ldrb	r2, [r3, #5]
 80019b0:	4b8b      	ldr	r3, [pc, #556]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 80019b2:	70da      	strb	r2, [r3, #3]
		Tx_data[4]=vcell_15databyte[2].m_bytes[0];
 80019b4:	4b89      	ldr	r3, [pc, #548]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 80019b6:	7a1a      	ldrb	r2, [r3, #8]
 80019b8:	4b89      	ldr	r3, [pc, #548]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 80019ba:	711a      	strb	r2, [r3, #4]
		Tx_data[5]=vcell_15databyte[2].m_bytes[1];
 80019bc:	4b87      	ldr	r3, [pc, #540]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 80019be:	7a5a      	ldrb	r2, [r3, #9]
 80019c0:	4b87      	ldr	r3, [pc, #540]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 80019c2:	715a      	strb	r2, [r3, #5]
		Tx_data[6]=vcell_15databyte[3].m_bytes[0];
 80019c4:	4b85      	ldr	r3, [pc, #532]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 80019c6:	7b1a      	ldrb	r2, [r3, #12]
 80019c8:	4b85      	ldr	r3, [pc, #532]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 80019ca:	719a      	strb	r2, [r3, #6]
		Tx_data[7]=vcell_15databyte[3].m_bytes[1];
 80019cc:	4b83      	ldr	r3, [pc, #524]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 80019ce:	7b5a      	ldrb	r2, [r3, #13]
 80019d0:	4b83      	ldr	r3, [pc, #524]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 80019d2:	71da      	strb	r2, [r3, #7]

		//CAN Tx message #4
		Tx_Header.DLC = 8;
 80019d4:	4b80      	ldr	r3, [pc, #512]	; (8001bd8 <BMS_CAN_Tx+0x6cc>)
 80019d6:	2208      	movs	r2, #8
 80019d8:	611a      	str	r2, [r3, #16]
		while(!HAL_CAN_GetTxMailboxesFreeLevel(&hcan));
 80019da:	bf00      	nop
 80019dc:	4881      	ldr	r0, [pc, #516]	; (8001be4 <BMS_CAN_Tx+0x6d8>)
 80019de:	f005 fdeb 	bl	80075b8 <HAL_CAN_GetTxMailboxesFreeLevel>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d0f9      	beq.n	80019dc <BMS_CAN_Tx+0x4d0>
		if(HAL_CAN_AddTxMessage(&hcan, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 80019e8:	4b7f      	ldr	r3, [pc, #508]	; (8001be8 <BMS_CAN_Tx+0x6dc>)
 80019ea:	4a7d      	ldr	r2, [pc, #500]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 80019ec:	497a      	ldr	r1, [pc, #488]	; (8001bd8 <BMS_CAN_Tx+0x6cc>)
 80019ee:	487d      	ldr	r0, [pc, #500]	; (8001be4 <BMS_CAN_Tx+0x6d8>)
 80019f0:	f005 fd08 	bl	8007404 <HAL_CAN_AddTxMessage>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <BMS_CAN_Tx+0x4f2>
 80019fa:	f001 fa3f 	bl	8002e7c <Error_Handler>
		i=1000;
 80019fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a02:	607b      	str	r3, [r7, #4]
		while(i>1) i--;
 8001a04:	e002      	b.n	8001a0c <BMS_CAN_Tx+0x500>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	3b01      	subs	r3, #1
 8001a0a:	607b      	str	r3, [r7, #4]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	dcf9      	bgt.n	8001a06 <BMS_CAN_Tx+0x4fa>

		// CAN ID transmit #5
		Tx_Header.ExtId=(0x0B5<<20|UNIQUE_Code);  //b5
 8001a12:	4b70      	ldr	r3, [pc, #448]	; (8001bd4 <BMS_CAN_Tx+0x6c8>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f043 6335 	orr.w	r3, r3, #189792256	; 0xb500000
 8001a1a:	4a6f      	ldr	r2, [pc, #444]	; (8001bd8 <BMS_CAN_Tx+0x6cc>)
 8001a1c:	6053      	str	r3, [r2, #4]
		//CAN Data #4
		Tx_data[0]=vcell_15databyte[4].m_bytes[0];
 8001a1e:	4b6f      	ldr	r3, [pc, #444]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001a20:	7c1a      	ldrb	r2, [r3, #16]
 8001a22:	4b6f      	ldr	r3, [pc, #444]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001a24:	701a      	strb	r2, [r3, #0]
		Tx_data[1]=vcell_15databyte[4].m_bytes[1];
 8001a26:	4b6d      	ldr	r3, [pc, #436]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001a28:	7c5a      	ldrb	r2, [r3, #17]
 8001a2a:	4b6d      	ldr	r3, [pc, #436]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001a2c:	705a      	strb	r2, [r3, #1]
		Tx_data[2]=vcell_15databyte[5].m_bytes[0];
 8001a2e:	4b6b      	ldr	r3, [pc, #428]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001a30:	7d1a      	ldrb	r2, [r3, #20]
 8001a32:	4b6b      	ldr	r3, [pc, #428]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001a34:	709a      	strb	r2, [r3, #2]
		Tx_data[3]=vcell_15databyte[5].m_bytes[1];
 8001a36:	4b69      	ldr	r3, [pc, #420]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001a38:	7d5a      	ldrb	r2, [r3, #21]
 8001a3a:	4b69      	ldr	r3, [pc, #420]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001a3c:	70da      	strb	r2, [r3, #3]
		Tx_data[4]=vcell_15databyte[6].m_bytes[0];
 8001a3e:	4b67      	ldr	r3, [pc, #412]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001a40:	7e1a      	ldrb	r2, [r3, #24]
 8001a42:	4b67      	ldr	r3, [pc, #412]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001a44:	711a      	strb	r2, [r3, #4]
		Tx_data[5]=vcell_15databyte[6].m_bytes[1];
 8001a46:	4b65      	ldr	r3, [pc, #404]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001a48:	7e5a      	ldrb	r2, [r3, #25]
 8001a4a:	4b65      	ldr	r3, [pc, #404]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001a4c:	715a      	strb	r2, [r3, #5]
		Tx_data[6]=vcell_15databyte[7].m_bytes[0];
 8001a4e:	4b63      	ldr	r3, [pc, #396]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001a50:	7f1a      	ldrb	r2, [r3, #28]
 8001a52:	4b63      	ldr	r3, [pc, #396]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001a54:	719a      	strb	r2, [r3, #6]
		Tx_data[7]=vcell_15databyte[7].m_bytes[1];
 8001a56:	4b61      	ldr	r3, [pc, #388]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001a58:	7f5a      	ldrb	r2, [r3, #29]
 8001a5a:	4b61      	ldr	r3, [pc, #388]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001a5c:	71da      	strb	r2, [r3, #7]
		//CAN Tx message #4
		Tx_Header.DLC = 8;
 8001a5e:	4b5e      	ldr	r3, [pc, #376]	; (8001bd8 <BMS_CAN_Tx+0x6cc>)
 8001a60:	2208      	movs	r2, #8
 8001a62:	611a      	str	r2, [r3, #16]
		while(!HAL_CAN_GetTxMailboxesFreeLevel(&hcan));
 8001a64:	bf00      	nop
 8001a66:	485f      	ldr	r0, [pc, #380]	; (8001be4 <BMS_CAN_Tx+0x6d8>)
 8001a68:	f005 fda6 	bl	80075b8 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d0f9      	beq.n	8001a66 <BMS_CAN_Tx+0x55a>
		if(HAL_CAN_AddTxMessage(&hcan, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 8001a72:	4b5d      	ldr	r3, [pc, #372]	; (8001be8 <BMS_CAN_Tx+0x6dc>)
 8001a74:	4a5a      	ldr	r2, [pc, #360]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001a76:	4958      	ldr	r1, [pc, #352]	; (8001bd8 <BMS_CAN_Tx+0x6cc>)
 8001a78:	485a      	ldr	r0, [pc, #360]	; (8001be4 <BMS_CAN_Tx+0x6d8>)
 8001a7a:	f005 fcc3 	bl	8007404 <HAL_CAN_AddTxMessage>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <BMS_CAN_Tx+0x57c>
 8001a84:	f001 f9fa 	bl	8002e7c <Error_Handler>
		i=1000;
 8001a88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a8c:	607b      	str	r3, [r7, #4]
		while(i>1) i--;
 8001a8e:	e002      	b.n	8001a96 <BMS_CAN_Tx+0x58a>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	3b01      	subs	r3, #1
 8001a94:	607b      	str	r3, [r7, #4]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	dcf9      	bgt.n	8001a90 <BMS_CAN_Tx+0x584>

		// CAN ID transmit #6
		Tx_Header.ExtId=(0x0B6<<20|UNIQUE_Code); //b6
 8001a9c:	4b4d      	ldr	r3, [pc, #308]	; (8001bd4 <BMS_CAN_Tx+0x6c8>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f043 6336 	orr.w	r3, r3, #190840832	; 0xb600000
 8001aa4:	4a4c      	ldr	r2, [pc, #304]	; (8001bd8 <BMS_CAN_Tx+0x6cc>)
 8001aa6:	6053      	str	r3, [r2, #4]
		//CAN Data #4
		Tx_data[0]=vcell_15databyte[8].m_bytes[0];
 8001aa8:	4b4c      	ldr	r3, [pc, #304]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001aaa:	f893 2020 	ldrb.w	r2, [r3, #32]
 8001aae:	4b4c      	ldr	r3, [pc, #304]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001ab0:	701a      	strb	r2, [r3, #0]
		Tx_data[1]=vcell_15databyte[8].m_bytes[1];
 8001ab2:	4b4a      	ldr	r3, [pc, #296]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001ab4:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001ab8:	4b49      	ldr	r3, [pc, #292]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001aba:	705a      	strb	r2, [r3, #1]
		Tx_data[2]=vcell_15databyte[9].m_bytes[0];
 8001abc:	4b47      	ldr	r3, [pc, #284]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001abe:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8001ac2:	4b47      	ldr	r3, [pc, #284]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001ac4:	709a      	strb	r2, [r3, #2]
		Tx_data[3]=vcell_15databyte[9].m_bytes[1];
 8001ac6:	4b45      	ldr	r3, [pc, #276]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001ac8:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001acc:	4b44      	ldr	r3, [pc, #272]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001ace:	70da      	strb	r2, [r3, #3]
		Tx_data[4]=vcell_15databyte[10].m_bytes[0];
 8001ad0:	4b42      	ldr	r3, [pc, #264]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001ad2:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001ad6:	4b42      	ldr	r3, [pc, #264]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001ad8:	711a      	strb	r2, [r3, #4]
		Tx_data[5]=vcell_15databyte[10].m_bytes[1];
 8001ada:	4b40      	ldr	r3, [pc, #256]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001adc:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8001ae0:	4b3f      	ldr	r3, [pc, #252]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001ae2:	715a      	strb	r2, [r3, #5]
		Tx_data[6]=vcell_15databyte[11].m_bytes[0];
 8001ae4:	4b3d      	ldr	r3, [pc, #244]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001ae6:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8001aea:	4b3d      	ldr	r3, [pc, #244]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001aec:	719a      	strb	r2, [r3, #6]
		Tx_data[7]=vcell_15databyte[11].m_bytes[1];
 8001aee:	4b3b      	ldr	r3, [pc, #236]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001af0:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 8001af4:	4b3a      	ldr	r3, [pc, #232]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001af6:	71da      	strb	r2, [r3, #7]
		//CAN Tx message #4
		Tx_Header.DLC = 8;
 8001af8:	4b37      	ldr	r3, [pc, #220]	; (8001bd8 <BMS_CAN_Tx+0x6cc>)
 8001afa:	2208      	movs	r2, #8
 8001afc:	611a      	str	r2, [r3, #16]
		while(!HAL_CAN_GetTxMailboxesFreeLevel(&hcan));
 8001afe:	bf00      	nop
 8001b00:	4838      	ldr	r0, [pc, #224]	; (8001be4 <BMS_CAN_Tx+0x6d8>)
 8001b02:	f005 fd59 	bl	80075b8 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d0f9      	beq.n	8001b00 <BMS_CAN_Tx+0x5f4>
		if(HAL_CAN_AddTxMessage(&hcan, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 8001b0c:	4b36      	ldr	r3, [pc, #216]	; (8001be8 <BMS_CAN_Tx+0x6dc>)
 8001b0e:	4a34      	ldr	r2, [pc, #208]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001b10:	4931      	ldr	r1, [pc, #196]	; (8001bd8 <BMS_CAN_Tx+0x6cc>)
 8001b12:	4834      	ldr	r0, [pc, #208]	; (8001be4 <BMS_CAN_Tx+0x6d8>)
 8001b14:	f005 fc76 	bl	8007404 <HAL_CAN_AddTxMessage>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <BMS_CAN_Tx+0x616>
 8001b1e:	f001 f9ad 	bl	8002e7c <Error_Handler>
		i=1000;
 8001b22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b26:	607b      	str	r3, [r7, #4]
		while(i>1) i--;
 8001b28:	e002      	b.n	8001b30 <BMS_CAN_Tx+0x624>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	3b01      	subs	r3, #1
 8001b2e:	607b      	str	r3, [r7, #4]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	dcf9      	bgt.n	8001b2a <BMS_CAN_Tx+0x61e>

		// CAN ID transmit #4
		Tx_Header.ExtId=(0x0B7<<20|UNIQUE_Code); //b7
 8001b36:	4b27      	ldr	r3, [pc, #156]	; (8001bd4 <BMS_CAN_Tx+0x6c8>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f043 6337 	orr.w	r3, r3, #191889408	; 0xb700000
 8001b3e:	4a26      	ldr	r2, [pc, #152]	; (8001bd8 <BMS_CAN_Tx+0x6cc>)
 8001b40:	6053      	str	r3, [r2, #4]
		//CAN Data #4
		Tx_data[0]=vcell_15databyte[12].m_bytes[0];
 8001b42:	4b26      	ldr	r3, [pc, #152]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001b44:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8001b48:	4b25      	ldr	r3, [pc, #148]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001b4a:	701a      	strb	r2, [r3, #0]
		Tx_data[1]=vcell_15databyte[12].m_bytes[1];
 8001b4c:	4b23      	ldr	r3, [pc, #140]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001b4e:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8001b52:	4b23      	ldr	r3, [pc, #140]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001b54:	705a      	strb	r2, [r3, #1]
		Tx_data[2]=vcell_15databyte[13].m_bytes[0];
 8001b56:	4b21      	ldr	r3, [pc, #132]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001b58:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8001b5c:	4b20      	ldr	r3, [pc, #128]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001b5e:	709a      	strb	r2, [r3, #2]
		Tx_data[3]=vcell_15databyte[13].m_bytes[1];
 8001b60:	4b1e      	ldr	r3, [pc, #120]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001b62:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8001b66:	4b1e      	ldr	r3, [pc, #120]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001b68:	70da      	strb	r2, [r3, #3]
		Tx_data[4]=vcell_15databyte[14].m_bytes[0];
 8001b6a:	4b1c      	ldr	r3, [pc, #112]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001b6c:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8001b70:	4b1b      	ldr	r3, [pc, #108]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001b72:	711a      	strb	r2, [r3, #4]
		Tx_data[5]=vcell_15databyte[14].m_bytes[1];
 8001b74:	4b19      	ldr	r3, [pc, #100]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001b76:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8001b7a:	4b19      	ldr	r3, [pc, #100]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001b7c:	715a      	strb	r2, [r3, #5]
		Tx_data[6]=vcell_15databyte[14].m_bytes[0];
 8001b7e:	4b17      	ldr	r3, [pc, #92]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001b80:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8001b84:	4b16      	ldr	r3, [pc, #88]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001b86:	719a      	strb	r2, [r3, #6]
		Tx_data[7]=vcell_15databyte[14].m_bytes[1];
 8001b88:	4b14      	ldr	r3, [pc, #80]	; (8001bdc <BMS_CAN_Tx+0x6d0>)
 8001b8a:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8001b8e:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001b90:	71da      	strb	r2, [r3, #7]
		//CAN Tx message #4
		Tx_Header.DLC = 8;
 8001b92:	4b11      	ldr	r3, [pc, #68]	; (8001bd8 <BMS_CAN_Tx+0x6cc>)
 8001b94:	2208      	movs	r2, #8
 8001b96:	611a      	str	r2, [r3, #16]
		while(!HAL_CAN_GetTxMailboxesFreeLevel(&hcan));
 8001b98:	bf00      	nop
 8001b9a:	4812      	ldr	r0, [pc, #72]	; (8001be4 <BMS_CAN_Tx+0x6d8>)
 8001b9c:	f005 fd0c 	bl	80075b8 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d0f9      	beq.n	8001b9a <BMS_CAN_Tx+0x68e>
		if(HAL_CAN_AddTxMessage(&hcan, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 8001ba6:	4b10      	ldr	r3, [pc, #64]	; (8001be8 <BMS_CAN_Tx+0x6dc>)
 8001ba8:	4a0d      	ldr	r2, [pc, #52]	; (8001be0 <BMS_CAN_Tx+0x6d4>)
 8001baa:	490b      	ldr	r1, [pc, #44]	; (8001bd8 <BMS_CAN_Tx+0x6cc>)
 8001bac:	480d      	ldr	r0, [pc, #52]	; (8001be4 <BMS_CAN_Tx+0x6d8>)
 8001bae:	f005 fc29 	bl	8007404 <HAL_CAN_AddTxMessage>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <BMS_CAN_Tx+0x6b0>
 8001bb8:	f001 f960 	bl	8002e7c <Error_Handler>
		i=1000;
 8001bbc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bc0:	607b      	str	r3, [r7, #4]
		while(i>1) i--;
 8001bc2:	e002      	b.n	8001bca <BMS_CAN_Tx+0x6be>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	607b      	str	r3, [r7, #4]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	dcf9      	bgt.n	8001bc4 <BMS_CAN_Tx+0x6b8>

//		if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &Rx_Header, Rx_data)== HAL_OK){
//
//		}
	}
}
 8001bd0:	e05e      	b.n	8001c90 <BMS_CAN_Tx+0x784>
 8001bd2:	bf00      	nop
 8001bd4:	20000008 	.word	0x20000008
 8001bd8:	20000774 	.word	0x20000774
 8001bdc:	200006e4 	.word	0x200006e4
 8001be0:	200006b4 	.word	0x200006b4
 8001be4:	2000080c 	.word	0x2000080c
 8001be8:	20000758 	.word	0x20000758
		Delay_Charger+=1;
 8001bec:	4b2a      	ldr	r3, [pc, #168]	; (8001c98 <BMS_CAN_Tx+0x78c>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	b2da      	uxtb	r2, r3
 8001bf4:	4b28      	ldr	r3, [pc, #160]	; (8001c98 <BMS_CAN_Tx+0x78c>)
 8001bf6:	701a      	strb	r2, [r3, #0]
		if(Handshaking == 0 && identified == 0 && Delay_Charger >= 50){
 8001bf8:	4b28      	ldr	r3, [pc, #160]	; (8001c9c <BMS_CAN_Tx+0x790>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d147      	bne.n	8001c90 <BMS_CAN_Tx+0x784>
 8001c00:	4b27      	ldr	r3, [pc, #156]	; (8001ca0 <BMS_CAN_Tx+0x794>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d143      	bne.n	8001c90 <BMS_CAN_Tx+0x784>
 8001c08:	4b23      	ldr	r3, [pc, #140]	; (8001c98 <BMS_CAN_Tx+0x78c>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	2b31      	cmp	r3, #49	; 0x31
 8001c0e:	d93f      	bls.n	8001c90 <BMS_CAN_Tx+0x784>
			Tx_Header.ExtId = (0x0E0<<20|UNIQUE_Code); //b7
 8001c10:	4b24      	ldr	r3, [pc, #144]	; (8001ca4 <BMS_CAN_Tx+0x798>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f043 6360 	orr.w	r3, r3, #234881024	; 0xe000000
 8001c18:	4a23      	ldr	r2, [pc, #140]	; (8001ca8 <BMS_CAN_Tx+0x79c>)
 8001c1a:	6053      	str	r3, [r2, #4]
			Tx_data[0] = 0;
 8001c1c:	4b23      	ldr	r3, [pc, #140]	; (8001cac <BMS_CAN_Tx+0x7a0>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	701a      	strb	r2, [r3, #0]
			Tx_data[1] = 0;
 8001c22:	4b22      	ldr	r3, [pc, #136]	; (8001cac <BMS_CAN_Tx+0x7a0>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	705a      	strb	r2, [r3, #1]
			Tx_data[2] = 0;
 8001c28:	4b20      	ldr	r3, [pc, #128]	; (8001cac <BMS_CAN_Tx+0x7a0>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	709a      	strb	r2, [r3, #2]
			Tx_data[3] = 0;
 8001c2e:	4b1f      	ldr	r3, [pc, #124]	; (8001cac <BMS_CAN_Tx+0x7a0>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	70da      	strb	r2, [r3, #3]
			Tx_data[4] = 0;
 8001c34:	4b1d      	ldr	r3, [pc, #116]	; (8001cac <BMS_CAN_Tx+0x7a0>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	711a      	strb	r2, [r3, #4]
			Tx_data[5] = 0;
 8001c3a:	4b1c      	ldr	r3, [pc, #112]	; (8001cac <BMS_CAN_Tx+0x7a0>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	715a      	strb	r2, [r3, #5]
			Tx_data[6] = 0x55;
 8001c40:	4b1a      	ldr	r3, [pc, #104]	; (8001cac <BMS_CAN_Tx+0x7a0>)
 8001c42:	2255      	movs	r2, #85	; 0x55
 8001c44:	719a      	strb	r2, [r3, #6]
			Tx_data[7] = 0;
 8001c46:	4b19      	ldr	r3, [pc, #100]	; (8001cac <BMS_CAN_Tx+0x7a0>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	71da      	strb	r2, [r3, #7]
			Tx_Header.DLC = 8;
 8001c4c:	4b16      	ldr	r3, [pc, #88]	; (8001ca8 <BMS_CAN_Tx+0x79c>)
 8001c4e:	2208      	movs	r2, #8
 8001c50:	611a      	str	r2, [r3, #16]
			while(!HAL_CAN_GetTxMailboxesFreeLevel(&hcan));
 8001c52:	bf00      	nop
 8001c54:	4816      	ldr	r0, [pc, #88]	; (8001cb0 <BMS_CAN_Tx+0x7a4>)
 8001c56:	f005 fcaf 	bl	80075b8 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d0f9      	beq.n	8001c54 <BMS_CAN_Tx+0x748>
			if(HAL_CAN_AddTxMessage(&hcan, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 8001c60:	4b14      	ldr	r3, [pc, #80]	; (8001cb4 <BMS_CAN_Tx+0x7a8>)
 8001c62:	4a12      	ldr	r2, [pc, #72]	; (8001cac <BMS_CAN_Tx+0x7a0>)
 8001c64:	4910      	ldr	r1, [pc, #64]	; (8001ca8 <BMS_CAN_Tx+0x79c>)
 8001c66:	4812      	ldr	r0, [pc, #72]	; (8001cb0 <BMS_CAN_Tx+0x7a4>)
 8001c68:	f005 fbcc 	bl	8007404 <HAL_CAN_AddTxMessage>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <BMS_CAN_Tx+0x76a>
 8001c72:	f001 f903 	bl	8002e7c <Error_Handler>
			i=1000;
 8001c76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c7a:	607b      	str	r3, [r7, #4]
			while(i>1) i--;
 8001c7c:	e002      	b.n	8001c84 <BMS_CAN_Tx+0x778>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	3b01      	subs	r3, #1
 8001c82:	607b      	str	r3, [r7, #4]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	dcf9      	bgt.n	8001c7e <BMS_CAN_Tx+0x772>
			Delay_Charger=0;
 8001c8a:	4b03      	ldr	r3, [pc, #12]	; (8001c98 <BMS_CAN_Tx+0x78c>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	701a      	strb	r2, [r3, #0]
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd90      	pop	{r4, r7, pc}
 8001c98:	2000027f 	.word	0x2000027f
 8001c9c:	2000027d 	.word	0x2000027d
 8001ca0:	2000027e 	.word	0x2000027e
 8001ca4:	20000008 	.word	0x20000008
 8001ca8:	20000774 	.word	0x20000774
 8001cac:	200006b4 	.word	0x200006b4
 8001cb0:	2000080c 	.word	0x2000080c
 8001cb4:	20000758 	.word	0x20000758

08001cb8 <BMS_CAN_Rx>:

void BMS_CAN_Rx()
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
	int i;
	HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &Rx_Header, Rx_data);
 8001cbe:	4b50      	ldr	r3, [pc, #320]	; (8001e00 <BMS_CAN_Rx+0x148>)
 8001cc0:	4a50      	ldr	r2, [pc, #320]	; (8001e04 <BMS_CAN_Rx+0x14c>)
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	4850      	ldr	r0, [pc, #320]	; (8001e08 <BMS_CAN_Rx+0x150>)
 8001cc6:	f005 fcab 	bl	8007620 <HAL_CAN_GetRxMessage>

	if(Rx_Header.StdId==0x0E2){
 8001cca:	4b4e      	ldr	r3, [pc, #312]	; (8001e04 <BMS_CAN_Rx+0x14c>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2be2      	cmp	r3, #226	; 0xe2
 8001cd0:	d13a      	bne.n	8001d48 <BMS_CAN_Rx+0x90>
		if(Rx_data[6]==0x55 && identified==0){
 8001cd2:	4b4b      	ldr	r3, [pc, #300]	; (8001e00 <BMS_CAN_Rx+0x148>)
 8001cd4:	799b      	ldrb	r3, [r3, #6]
 8001cd6:	2b55      	cmp	r3, #85	; 0x55
 8001cd8:	d12b      	bne.n	8001d32 <BMS_CAN_Rx+0x7a>
 8001cda:	4b4c      	ldr	r3, [pc, #304]	; (8001e0c <BMS_CAN_Rx+0x154>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d127      	bne.n	8001d32 <BMS_CAN_Rx+0x7a>
			BMS_mode =2;
 8001ce2:	4b4b      	ldr	r3, [pc, #300]	; (8001e10 <BMS_CAN_Rx+0x158>)
 8001ce4:	2202      	movs	r2, #2
 8001ce6:	701a      	strb	r2, [r3, #0]
			identified = 1;
 8001ce8:	4b48      	ldr	r3, [pc, #288]	; (8001e0c <BMS_CAN_Rx+0x154>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	701a      	strb	r2, [r3, #0]
			Tx_Header.DLC = 8;
 8001cee:	4b49      	ldr	r3, [pc, #292]	; (8001e14 <BMS_CAN_Rx+0x15c>)
 8001cf0:	2208      	movs	r2, #8
 8001cf2:	611a      	str	r2, [r3, #16]
			Tx_data[6] = 0xAA;
 8001cf4:	4b48      	ldr	r3, [pc, #288]	; (8001e18 <BMS_CAN_Rx+0x160>)
 8001cf6:	22aa      	movs	r2, #170	; 0xaa
 8001cf8:	719a      	strb	r2, [r3, #6]

			while(!HAL_CAN_GetTxMailboxesFreeLevel(&hcan));
 8001cfa:	bf00      	nop
 8001cfc:	4842      	ldr	r0, [pc, #264]	; (8001e08 <BMS_CAN_Rx+0x150>)
 8001cfe:	f005 fc5b 	bl	80075b8 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d0f9      	beq.n	8001cfc <BMS_CAN_Rx+0x44>
			if(HAL_CAN_AddTxMessage(&hcan, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 8001d08:	4b44      	ldr	r3, [pc, #272]	; (8001e1c <BMS_CAN_Rx+0x164>)
 8001d0a:	4a43      	ldr	r2, [pc, #268]	; (8001e18 <BMS_CAN_Rx+0x160>)
 8001d0c:	4941      	ldr	r1, [pc, #260]	; (8001e14 <BMS_CAN_Rx+0x15c>)
 8001d0e:	483e      	ldr	r0, [pc, #248]	; (8001e08 <BMS_CAN_Rx+0x150>)
 8001d10:	f005 fb78 	bl	8007404 <HAL_CAN_AddTxMessage>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <BMS_CAN_Rx+0x66>
 8001d1a:	f001 f8af 	bl	8002e7c <Error_Handler>
			i=1000;
 8001d1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d22:	607b      	str	r3, [r7, #4]
			while(i>1) i--;
 8001d24:	e002      	b.n	8001d2c <BMS_CAN_Rx+0x74>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	3b01      	subs	r3, #1
 8001d2a:	607b      	str	r3, [r7, #4]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	dcf9      	bgt.n	8001d26 <BMS_CAN_Rx+0x6e>
		}

		if(Rx_data[6]==0xAA && identified==1){
 8001d32:	4b33      	ldr	r3, [pc, #204]	; (8001e00 <BMS_CAN_Rx+0x148>)
 8001d34:	799b      	ldrb	r3, [r3, #6]
 8001d36:	2baa      	cmp	r3, #170	; 0xaa
 8001d38:	d106      	bne.n	8001d48 <BMS_CAN_Rx+0x90>
 8001d3a:	4b34      	ldr	r3, [pc, #208]	; (8001e0c <BMS_CAN_Rx+0x154>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d102      	bne.n	8001d48 <BMS_CAN_Rx+0x90>
			Handshaking = 1;
 8001d42:	4b37      	ldr	r3, [pc, #220]	; (8001e20 <BMS_CAN_Rx+0x168>)
 8001d44:	2201      	movs	r2, #1
 8001d46:	701a      	strb	r2, [r3, #0]
		}
	}

		if(Rx_Header.StdId==0x1B2){
 8001d48:	4b2e      	ldr	r3, [pc, #184]	; (8001e04 <BMS_CAN_Rx+0x14c>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f5b3 7fd9 	cmp.w	r3, #434	; 0x1b2
 8001d50:	d151      	bne.n	8001df6 <BMS_CAN_Rx+0x13e>

			if((Rx_data[0]&0x01) == 1)  //without handshake
 8001d52:	4b2b      	ldr	r3, [pc, #172]	; (8001e00 <BMS_CAN_Rx+0x148>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	f003 0301 	and.w	r3, r3, #1
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d012      	beq.n	8001d84 <BMS_CAN_Rx+0xcc>
			{
				flag_start_shutdown=1;
 8001d5e:	4b31      	ldr	r3, [pc, #196]	; (8001e24 <BMS_CAN_Rx+0x16c>)
 8001d60:	2201      	movs	r2, #1
 8001d62:	701a      	strb	r2, [r3, #0]
				BMS_mode=(Rx_data[0]>>1)&0x03;
 8001d64:	4b26      	ldr	r3, [pc, #152]	; (8001e00 <BMS_CAN_Rx+0x148>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	085b      	lsrs	r3, r3, #1
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	f003 0303 	and.w	r3, r3, #3
 8001d70:	b2da      	uxtb	r2, r3
 8001d72:	4b27      	ldr	r3, [pc, #156]	; (8001e10 <BMS_CAN_Rx+0x158>)
 8001d74:	701a      	strb	r2, [r3, #0]
				Handshaking=1; identified=1;
 8001d76:	4b2a      	ldr	r3, [pc, #168]	; (8001e20 <BMS_CAN_Rx+0x168>)
 8001d78:	2201      	movs	r2, #1
 8001d7a:	701a      	strb	r2, [r3, #0]
 8001d7c:	4b23      	ldr	r3, [pc, #140]	; (8001e0c <BMS_CAN_Rx+0x154>)
 8001d7e:	2201      	movs	r2, #1
 8001d80:	701a      	strb	r2, [r3, #0]
 8001d82:	e020      	b.n	8001dc6 <BMS_CAN_Rx+0x10e>
			}

			else if((Rx_data[7]&0x01) == 1) //with hs
 8001d84:	4b1e      	ldr	r3, [pc, #120]	; (8001e00 <BMS_CAN_Rx+0x148>)
 8001d86:	79db      	ldrb	r3, [r3, #7]
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d006      	beq.n	8001d9e <BMS_CAN_Rx+0xe6>
			{
				flag_start_shutdown=1;
 8001d90:	4b24      	ldr	r3, [pc, #144]	; (8001e24 <BMS_CAN_Rx+0x16c>)
 8001d92:	2201      	movs	r2, #1
 8001d94:	701a      	strb	r2, [r3, #0]
				BMS_mode=0;
 8001d96:	4b1e      	ldr	r3, [pc, #120]	; (8001e10 <BMS_CAN_Rx+0x158>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	701a      	strb	r2, [r3, #0]
 8001d9c:	e013      	b.n	8001dc6 <BMS_CAN_Rx+0x10e>
			}

			else if(Rx_data[1]==0 && Rx_data[7]==0)
 8001d9e:	4b18      	ldr	r3, [pc, #96]	; (8001e00 <BMS_CAN_Rx+0x148>)
 8001da0:	785b      	ldrb	r3, [r3, #1]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d10f      	bne.n	8001dc6 <BMS_CAN_Rx+0x10e>
 8001da6:	4b16      	ldr	r3, [pc, #88]	; (8001e00 <BMS_CAN_Rx+0x148>)
 8001da8:	79db      	ldrb	r3, [r3, #7]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d10b      	bne.n	8001dc6 <BMS_CAN_Rx+0x10e>
			{
				BMS_mode=0;
 8001dae:	4b18      	ldr	r3, [pc, #96]	; (8001e10 <BMS_CAN_Rx+0x158>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	701a      	strb	r2, [r3, #0]
				Handshaking=0;
 8001db4:	4b1a      	ldr	r3, [pc, #104]	; (8001e20 <BMS_CAN_Rx+0x168>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	701a      	strb	r2, [r3, #0]
				identified=0;
 8001dba:	4b14      	ldr	r3, [pc, #80]	; (8001e0c <BMS_CAN_Rx+0x154>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	701a      	strb	r2, [r3, #0]
				flag_start_shutdown=0;
 8001dc0:	4b18      	ldr	r3, [pc, #96]	; (8001e24 <BMS_CAN_Rx+0x16c>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	701a      	strb	r2, [r3, #0]
			}

			Clear_Trip_overcurrentdischarge=(Rx_data[0]>>3)&&0x01;
 8001dc6:	4b0e      	ldr	r3, [pc, #56]	; (8001e00 <BMS_CAN_Rx+0x148>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	08db      	lsrs	r3, r3, #3
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	bf14      	ite	ne
 8001dd2:	2301      	movne	r3, #1
 8001dd4:	2300      	moveq	r3, #0
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	461a      	mov	r2, r3
 8001dda:	4b13      	ldr	r3, [pc, #76]	; (8001e28 <BMS_CAN_Rx+0x170>)
 8001ddc:	701a      	strb	r2, [r3, #0]
			Clear_Trip_undervoltage=(Rx_data[0]>>4)&&0x01;
 8001dde:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <BMS_CAN_Rx+0x148>)
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	091b      	lsrs	r3, r3, #4
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	bf14      	ite	ne
 8001dea:	2301      	movne	r3, #1
 8001dec:	2300      	moveq	r3, #0
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	461a      	mov	r2, r3
 8001df2:	4b0e      	ldr	r3, [pc, #56]	; (8001e2c <BMS_CAN_Rx+0x174>)
 8001df4:	701a      	strb	r2, [r3, #0]
		}

}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	200006bc 	.word	0x200006bc
 8001e04:	2000073c 	.word	0x2000073c
 8001e08:	2000080c 	.word	0x2000080c
 8001e0c:	2000027e 	.word	0x2000027e
 8001e10:	20000b94 	.word	0x20000b94
 8001e14:	20000774 	.word	0x20000774
 8001e18:	200006b4 	.word	0x200006b4
 8001e1c:	20000758 	.word	0x20000758
 8001e20:	2000027d 	.word	0x2000027d
 8001e24:	20000960 	.word	0x20000960
 8001e28:	20001050 	.word	0x20001050
 8001e2c:	200010a8 	.word	0x200010a8

08001e30 <BMS_CAN_Config>:


void BMS_CAN_Config()
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08a      	sub	sp, #40	; 0x28
 8001e34:	af00      	add	r7, sp, #0
	/* Configure the CAN Filter */
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterBank = 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 8001e42:	2300      	movs	r3, #0
 8001e44:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8001e46:	2300      	movs	r3, #0
 8001e48:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001e52:	2300      	movs	r3, #0
 8001e54:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8001e56:	2301      	movs	r3, #1
 8001e58:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8001e5a:	230e      	movs	r3, #14
 8001e5c:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK) Error_Handler();
 8001e5e:	463b      	mov	r3, r7
 8001e60:	4619      	mov	r1, r3
 8001e62:	480e      	ldr	r0, [pc, #56]	; (8001e9c <BMS_CAN_Config+0x6c>)
 8001e64:	f005 f9c1 	bl	80071ea <HAL_CAN_ConfigFilter>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <BMS_CAN_Config+0x42>
 8001e6e:	f001 f805 	bl	8002e7c <Error_Handler>

	/* Start the CAN peripheral */
	if (HAL_CAN_Start(&hcan) != HAL_OK) Error_Handler();
 8001e72:	480a      	ldr	r0, [pc, #40]	; (8001e9c <BMS_CAN_Config+0x6c>)
 8001e74:	f005 fa82 	bl	800737c <HAL_CAN_Start>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <BMS_CAN_Config+0x52>
 8001e7e:	f000 fffd 	bl	8002e7c <Error_Handler>

	/* Configure Transmission process */
	Tx_Header.TransmitGlobalTime = DISABLE;
 8001e82:	4b07      	ldr	r3, [pc, #28]	; (8001ea0 <BMS_CAN_Config+0x70>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	751a      	strb	r2, [r3, #20]
	Tx_Header.RTR = CAN_RTR_DATA;
 8001e88:	4b05      	ldr	r3, [pc, #20]	; (8001ea0 <BMS_CAN_Config+0x70>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	60da      	str	r2, [r3, #12]
	Tx_Header.IDE = CAN_ID_EXT;
 8001e8e:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <BMS_CAN_Config+0x70>)
 8001e90:	2204      	movs	r2, #4
 8001e92:	609a      	str	r2, [r3, #8]
}
 8001e94:	bf00      	nop
 8001e96:	3728      	adds	r7, #40	; 0x28
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	2000080c 	.word	0x2000080c
 8001ea0:	20000774 	.word	0x20000774

08001ea4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001eaa:	1d3b      	adds	r3, r7, #4
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8001eb4:	4b3d      	ldr	r3, [pc, #244]	; (8001fac <MX_ADC1_Init+0x108>)
 8001eb6:	4a3e      	ldr	r2, [pc, #248]	; (8001fb0 <MX_ADC1_Init+0x10c>)
 8001eb8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001eba:	4b3c      	ldr	r3, [pc, #240]	; (8001fac <MX_ADC1_Init+0x108>)
 8001ebc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ec0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001ec2:	4b3a      	ldr	r3, [pc, #232]	; (8001fac <MX_ADC1_Init+0x108>)
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ec8:	4b38      	ldr	r3, [pc, #224]	; (8001fac <MX_ADC1_Init+0x108>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ece:	4b37      	ldr	r3, [pc, #220]	; (8001fac <MX_ADC1_Init+0x108>)
 8001ed0:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001ed4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ed6:	4b35      	ldr	r3, [pc, #212]	; (8001fac <MX_ADC1_Init+0x108>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 6;
 8001edc:	4b33      	ldr	r3, [pc, #204]	; (8001fac <MX_ADC1_Init+0x108>)
 8001ede:	2206      	movs	r2, #6
 8001ee0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ee2:	4832      	ldr	r0, [pc, #200]	; (8001fac <MX_ADC1_Init+0x108>)
 8001ee4:	f004 fcca 	bl	800687c <HAL_ADC_Init>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001eee:	f000 ffc5 	bl	8002e7c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001efa:	2307      	movs	r3, #7
 8001efc:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001efe:	1d3b      	adds	r3, r7, #4
 8001f00:	4619      	mov	r1, r3
 8001f02:	482a      	ldr	r0, [pc, #168]	; (8001fac <MX_ADC1_Init+0x108>)
 8001f04:	f004 fe8c 	bl	8006c20 <HAL_ADC_ConfigChannel>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001f0e:	f000 ffb5 	bl	8002e7c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001f12:	2305      	movs	r3, #5
 8001f14:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001f16:	2302      	movs	r3, #2
 8001f18:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4823      	ldr	r0, [pc, #140]	; (8001fac <MX_ADC1_Init+0x108>)
 8001f20:	f004 fe7e 	bl	8006c20 <HAL_ADC_ConfigChannel>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001f2a:	f000 ffa7 	bl	8002e7c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001f32:	2303      	movs	r3, #3
 8001f34:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f36:	1d3b      	adds	r3, r7, #4
 8001f38:	4619      	mov	r1, r3
 8001f3a:	481c      	ldr	r0, [pc, #112]	; (8001fac <MX_ADC1_Init+0x108>)
 8001f3c:	f004 fe70 	bl	8006c20 <HAL_ADC_ConfigChannel>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001f46:	f000 ff99 	bl	8002e7c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001f4e:	2304      	movs	r3, #4
 8001f50:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f52:	1d3b      	adds	r3, r7, #4
 8001f54:	4619      	mov	r1, r3
 8001f56:	4815      	ldr	r0, [pc, #84]	; (8001fac <MX_ADC1_Init+0x108>)
 8001f58:	f004 fe62 	bl	8006c20 <HAL_ADC_ConfigChannel>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001f62:	f000 ff8b 	bl	8002e7c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001f66:	2303      	movs	r3, #3
 8001f68:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001f6a:	2305      	movs	r3, #5
 8001f6c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8001f6e:	2306      	movs	r3, #6
 8001f70:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f72:	1d3b      	adds	r3, r7, #4
 8001f74:	4619      	mov	r1, r3
 8001f76:	480d      	ldr	r0, [pc, #52]	; (8001fac <MX_ADC1_Init+0x108>)
 8001f78:	f004 fe52 	bl	8006c20 <HAL_ADC_ConfigChannel>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001f82:	f000 ff7b 	bl	8002e7c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001f86:	2304      	movs	r3, #4
 8001f88:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001f8a:	2306      	movs	r3, #6
 8001f8c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f8e:	1d3b      	adds	r3, r7, #4
 8001f90:	4619      	mov	r1, r3
 8001f92:	4806      	ldr	r0, [pc, #24]	; (8001fac <MX_ADC1_Init+0x108>)
 8001f94:	f004 fe44 	bl	8006c20 <HAL_ADC_ConfigChannel>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8001f9e:	f000 ff6d 	bl	8002e7c <Error_Handler>
  }

}
 8001fa2:	bf00      	nop
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	20000798 	.word	0x20000798
 8001fb0:	40012400 	.word	0x40012400

08001fb4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b088      	sub	sp, #32
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fbc:	f107 0310 	add.w	r3, r7, #16
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	605a      	str	r2, [r3, #4]
 8001fc6:	609a      	str	r2, [r3, #8]
 8001fc8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a28      	ldr	r2, [pc, #160]	; (8002070 <HAL_ADC_MspInit+0xbc>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d149      	bne.n	8002068 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001fd4:	4b27      	ldr	r3, [pc, #156]	; (8002074 <HAL_ADC_MspInit+0xc0>)
 8001fd6:	699b      	ldr	r3, [r3, #24]
 8001fd8:	4a26      	ldr	r2, [pc, #152]	; (8002074 <HAL_ADC_MspInit+0xc0>)
 8001fda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fde:	6193      	str	r3, [r2, #24]
 8001fe0:	4b24      	ldr	r3, [pc, #144]	; (8002074 <HAL_ADC_MspInit+0xc0>)
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fec:	4b21      	ldr	r3, [pc, #132]	; (8002074 <HAL_ADC_MspInit+0xc0>)
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	4a20      	ldr	r2, [pc, #128]	; (8002074 <HAL_ADC_MspInit+0xc0>)
 8001ff2:	f043 0304 	orr.w	r3, r3, #4
 8001ff6:	6193      	str	r3, [r2, #24]
 8001ff8:	4b1e      	ldr	r3, [pc, #120]	; (8002074 <HAL_ADC_MspInit+0xc0>)
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	f003 0304 	and.w	r3, r3, #4
 8002000:	60bb      	str	r3, [r7, #8]
 8002002:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002004:	233f      	movs	r3, #63	; 0x3f
 8002006:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002008:	2303      	movs	r3, #3
 800200a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800200c:	f107 0310 	add.w	r3, r7, #16
 8002010:	4619      	mov	r1, r3
 8002012:	4819      	ldr	r0, [pc, #100]	; (8002078 <HAL_ADC_MspInit+0xc4>)
 8002014:	f006 f95e 	bl	80082d4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002018:	4b18      	ldr	r3, [pc, #96]	; (800207c <HAL_ADC_MspInit+0xc8>)
 800201a:	4a19      	ldr	r2, [pc, #100]	; (8002080 <HAL_ADC_MspInit+0xcc>)
 800201c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800201e:	4b17      	ldr	r3, [pc, #92]	; (800207c <HAL_ADC_MspInit+0xc8>)
 8002020:	2200      	movs	r2, #0
 8002022:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002024:	4b15      	ldr	r3, [pc, #84]	; (800207c <HAL_ADC_MspInit+0xc8>)
 8002026:	2200      	movs	r2, #0
 8002028:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800202a:	4b14      	ldr	r3, [pc, #80]	; (800207c <HAL_ADC_MspInit+0xc8>)
 800202c:	2280      	movs	r2, #128	; 0x80
 800202e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002030:	4b12      	ldr	r3, [pc, #72]	; (800207c <HAL_ADC_MspInit+0xc8>)
 8002032:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002036:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002038:	4b10      	ldr	r3, [pc, #64]	; (800207c <HAL_ADC_MspInit+0xc8>)
 800203a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800203e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002040:	4b0e      	ldr	r3, [pc, #56]	; (800207c <HAL_ADC_MspInit+0xc8>)
 8002042:	2220      	movs	r2, #32
 8002044:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002046:	4b0d      	ldr	r3, [pc, #52]	; (800207c <HAL_ADC_MspInit+0xc8>)
 8002048:	2200      	movs	r2, #0
 800204a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800204c:	480b      	ldr	r0, [pc, #44]	; (800207c <HAL_ADC_MspInit+0xc8>)
 800204e:	f005 ff2d 	bl	8007eac <HAL_DMA_Init>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8002058:	f000 ff10 	bl	8002e7c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	4a07      	ldr	r2, [pc, #28]	; (800207c <HAL_ADC_MspInit+0xc8>)
 8002060:	621a      	str	r2, [r3, #32]
 8002062:	4a06      	ldr	r2, [pc, #24]	; (800207c <HAL_ADC_MspInit+0xc8>)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002068:	bf00      	nop
 800206a:	3720      	adds	r7, #32
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	40012400 	.word	0x40012400
 8002074:	40021000 	.word	0x40021000
 8002078:	40010800 	.word	0x40010800
 800207c:	200007c8 	.word	0x200007c8
 8002080:	40020008 	.word	0x40020008

08002084 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0

  hcan.Instance = CAN1;
 8002088:	4b17      	ldr	r3, [pc, #92]	; (80020e8 <MX_CAN_Init+0x64>)
 800208a:	4a18      	ldr	r2, [pc, #96]	; (80020ec <MX_CAN_Init+0x68>)
 800208c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 800208e:	4b16      	ldr	r3, [pc, #88]	; (80020e8 <MX_CAN_Init+0x64>)
 8002090:	2208      	movs	r2, #8
 8002092:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8002094:	4b14      	ldr	r3, [pc, #80]	; (80020e8 <MX_CAN_Init+0x64>)
 8002096:	2200      	movs	r2, #0
 8002098:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800209a:	4b13      	ldr	r3, [pc, #76]	; (80020e8 <MX_CAN_Init+0x64>)
 800209c:	2200      	movs	r2, #0
 800209e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 80020a0:	4b11      	ldr	r3, [pc, #68]	; (80020e8 <MX_CAN_Init+0x64>)
 80020a2:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 80020a6:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80020a8:	4b0f      	ldr	r3, [pc, #60]	; (80020e8 <MX_CAN_Init+0x64>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80020ae:	4b0e      	ldr	r3, [pc, #56]	; (80020e8 <MX_CAN_Init+0x64>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80020b4:	4b0c      	ldr	r3, [pc, #48]	; (80020e8 <MX_CAN_Init+0x64>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80020ba:	4b0b      	ldr	r3, [pc, #44]	; (80020e8 <MX_CAN_Init+0x64>)
 80020bc:	2200      	movs	r2, #0
 80020be:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80020c0:	4b09      	ldr	r3, [pc, #36]	; (80020e8 <MX_CAN_Init+0x64>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80020c6:	4b08      	ldr	r3, [pc, #32]	; (80020e8 <MX_CAN_Init+0x64>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80020cc:	4b06      	ldr	r3, [pc, #24]	; (80020e8 <MX_CAN_Init+0x64>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80020d2:	4805      	ldr	r0, [pc, #20]	; (80020e8 <MX_CAN_Init+0x64>)
 80020d4:	f004 ff8e 	bl	8006ff4 <HAL_CAN_Init>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 80020de:	f000 fecd 	bl	8002e7c <Error_Handler>
  }

}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	2000080c 	.word	0x2000080c
 80020ec:	40006400 	.word	0x40006400

080020f0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b08a      	sub	sp, #40	; 0x28
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f8:	f107 0314 	add.w	r3, r7, #20
 80020fc:	2200      	movs	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	605a      	str	r2, [r3, #4]
 8002102:	609a      	str	r2, [r3, #8]
 8002104:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a2d      	ldr	r2, [pc, #180]	; (80021c0 <HAL_CAN_MspInit+0xd0>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d153      	bne.n	80021b8 <HAL_CAN_MspInit+0xc8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002110:	4b2c      	ldr	r3, [pc, #176]	; (80021c4 <HAL_CAN_MspInit+0xd4>)
 8002112:	69db      	ldr	r3, [r3, #28]
 8002114:	4a2b      	ldr	r2, [pc, #172]	; (80021c4 <HAL_CAN_MspInit+0xd4>)
 8002116:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800211a:	61d3      	str	r3, [r2, #28]
 800211c:	4b29      	ldr	r3, [pc, #164]	; (80021c4 <HAL_CAN_MspInit+0xd4>)
 800211e:	69db      	ldr	r3, [r3, #28]
 8002120:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002124:	613b      	str	r3, [r7, #16]
 8002126:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002128:	4b26      	ldr	r3, [pc, #152]	; (80021c4 <HAL_CAN_MspInit+0xd4>)
 800212a:	699b      	ldr	r3, [r3, #24]
 800212c:	4a25      	ldr	r2, [pc, #148]	; (80021c4 <HAL_CAN_MspInit+0xd4>)
 800212e:	f043 0308 	orr.w	r3, r3, #8
 8002132:	6193      	str	r3, [r2, #24]
 8002134:	4b23      	ldr	r3, [pc, #140]	; (80021c4 <HAL_CAN_MspInit+0xd4>)
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	f003 0308 	and.w	r3, r3, #8
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration    
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002140:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002144:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002146:	2300      	movs	r3, #0
 8002148:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214a:	2300      	movs	r3, #0
 800214c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800214e:	f107 0314 	add.w	r3, r7, #20
 8002152:	4619      	mov	r1, r3
 8002154:	481c      	ldr	r0, [pc, #112]	; (80021c8 <HAL_CAN_MspInit+0xd8>)
 8002156:	f006 f8bd 	bl	80082d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800215a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800215e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002160:	2302      	movs	r3, #2
 8002162:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002164:	2303      	movs	r3, #3
 8002166:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002168:	f107 0314 	add.w	r3, r7, #20
 800216c:	4619      	mov	r1, r3
 800216e:	4816      	ldr	r0, [pc, #88]	; (80021c8 <HAL_CAN_MspInit+0xd8>)
 8002170:	f006 f8b0 	bl	80082d4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8002174:	4b15      	ldr	r3, [pc, #84]	; (80021cc <HAL_CAN_MspInit+0xdc>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	627b      	str	r3, [r7, #36]	; 0x24
 800217a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217c:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8002180:	627b      	str	r3, [r7, #36]	; 0x24
 8002182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002184:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002188:	627b      	str	r3, [r7, #36]	; 0x24
 800218a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
 8002192:	4a0e      	ldr	r2, [pc, #56]	; (80021cc <HAL_CAN_MspInit+0xdc>)
 8002194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002196:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8002198:	2200      	movs	r2, #0
 800219a:	2100      	movs	r1, #0
 800219c:	2015      	movs	r0, #21
 800219e:	f005 fe4e 	bl	8007e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80021a2:	2015      	movs	r0, #21
 80021a4:	f005 fe67 	bl	8007e76 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 80021a8:	2200      	movs	r2, #0
 80021aa:	2100      	movs	r1, #0
 80021ac:	2016      	movs	r0, #22
 80021ae:	f005 fe46 	bl	8007e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80021b2:	2016      	movs	r0, #22
 80021b4:	f005 fe5f 	bl	8007e76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80021b8:	bf00      	nop
 80021ba:	3728      	adds	r7, #40	; 0x28
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	40006400 	.word	0x40006400
 80021c4:	40021000 	.word	0x40021000
 80021c8:	40010c00 	.word	0x40010c00
 80021cc:	40010000 	.word	0x40010000

080021d0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021d6:	4b0c      	ldr	r3, [pc, #48]	; (8002208 <MX_DMA_Init+0x38>)
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	4a0b      	ldr	r2, [pc, #44]	; (8002208 <MX_DMA_Init+0x38>)
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	6153      	str	r3, [r2, #20]
 80021e2:	4b09      	ldr	r3, [pc, #36]	; (8002208 <MX_DMA_Init+0x38>)
 80021e4:	695b      	ldr	r3, [r3, #20]
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	607b      	str	r3, [r7, #4]
 80021ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80021ee:	2200      	movs	r2, #0
 80021f0:	2100      	movs	r1, #0
 80021f2:	200b      	movs	r0, #11
 80021f4:	f005 fe23 	bl	8007e3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80021f8:	200b      	movs	r0, #11
 80021fa:	f005 fe3c 	bl	8007e76 <HAL_NVIC_EnableIRQ>

}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40021000 	.word	0x40021000

0800220c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b088      	sub	sp, #32
 8002210:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002212:	f107 0310 	add.w	r3, r7, #16
 8002216:	2200      	movs	r2, #0
 8002218:	601a      	str	r2, [r3, #0]
 800221a:	605a      	str	r2, [r3, #4]
 800221c:	609a      	str	r2, [r3, #8]
 800221e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002220:	4b3f      	ldr	r3, [pc, #252]	; (8002320 <MX_GPIO_Init+0x114>)
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	4a3e      	ldr	r2, [pc, #248]	; (8002320 <MX_GPIO_Init+0x114>)
 8002226:	f043 0310 	orr.w	r3, r3, #16
 800222a:	6193      	str	r3, [r2, #24]
 800222c:	4b3c      	ldr	r3, [pc, #240]	; (8002320 <MX_GPIO_Init+0x114>)
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	f003 0310 	and.w	r3, r3, #16
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002238:	4b39      	ldr	r3, [pc, #228]	; (8002320 <MX_GPIO_Init+0x114>)
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	4a38      	ldr	r2, [pc, #224]	; (8002320 <MX_GPIO_Init+0x114>)
 800223e:	f043 0304 	orr.w	r3, r3, #4
 8002242:	6193      	str	r3, [r2, #24]
 8002244:	4b36      	ldr	r3, [pc, #216]	; (8002320 <MX_GPIO_Init+0x114>)
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	f003 0304 	and.w	r3, r3, #4
 800224c:	60bb      	str	r3, [r7, #8]
 800224e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002250:	4b33      	ldr	r3, [pc, #204]	; (8002320 <MX_GPIO_Init+0x114>)
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	4a32      	ldr	r2, [pc, #200]	; (8002320 <MX_GPIO_Init+0x114>)
 8002256:	f043 0308 	orr.w	r3, r3, #8
 800225a:	6193      	str	r3, [r2, #24]
 800225c:	4b30      	ldr	r3, [pc, #192]	; (8002320 <MX_GPIO_Init+0x114>)
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	f003 0308 	and.w	r3, r3, #8
 8002264:	607b      	str	r3, [r7, #4]
 8002266:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUZZ_Pin|LED_Pin|GPIO_PIN_5|BAT_CUT_N_Pin, GPIO_PIN_RESET);
 8002268:	2200      	movs	r2, #0
 800226a:	f44f 710d 	mov.w	r1, #564	; 0x234
 800226e:	482d      	ldr	r0, [pc, #180]	; (8002324 <MX_GPIO_Init+0x118>)
 8002270:	f006 f9a1 	bl	80085b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_SPI1_Pin|GPIO_PIN_1|MEM_WP_Pin, GPIO_PIN_RESET);
 8002274:	2200      	movs	r2, #0
 8002276:	f241 0103 	movw	r1, #4099	; 0x1003
 800227a:	482b      	ldr	r0, [pc, #172]	; (8002328 <MX_GPIO_Init+0x11c>)
 800227c:	f006 f99b 	bl	80085b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BAT_CUT_P_GPIO_Port, BAT_CUT_P_Pin, GPIO_PIN_RESET);
 8002280:	2200      	movs	r2, #0
 8002282:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002286:	4829      	ldr	r0, [pc, #164]	; (800232c <MX_GPIO_Init+0x120>)
 8002288:	f006 f995 	bl	80085b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = DIP1_Pin|DIP2_Pin;
 800228c:	2303      	movs	r3, #3
 800228e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002290:	2300      	movs	r3, #0
 8002292:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002294:	2302      	movs	r3, #2
 8002296:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002298:	f107 0310 	add.w	r3, r7, #16
 800229c:	4619      	mov	r1, r3
 800229e:	4821      	ldr	r0, [pc, #132]	; (8002324 <MX_GPIO_Init+0x118>)
 80022a0:	f006 f818 	bl	80082d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PC5 PCPin */
  GPIO_InitStruct.Pin = BUZZ_Pin|LED_Pin|GPIO_PIN_5|BAT_CUT_N_Pin;
 80022a4:	f44f 730d 	mov.w	r3, #564	; 0x234
 80022a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022aa:	2301      	movs	r3, #1
 80022ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b2:	2302      	movs	r3, #2
 80022b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022b6:	f107 0310 	add.w	r3, r7, #16
 80022ba:	4619      	mov	r1, r3
 80022bc:	4819      	ldr	r0, [pc, #100]	; (8002324 <MX_GPIO_Init+0x118>)
 80022be:	f006 f809 	bl	80082d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB1 PBPin */
  GPIO_InitStruct.Pin = CS_SPI1_Pin|GPIO_PIN_1|MEM_WP_Pin;
 80022c2:	f241 0303 	movw	r3, #4099	; 0x1003
 80022c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c8:	2301      	movs	r3, #1
 80022ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d0:	2302      	movs	r3, #2
 80022d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d4:	f107 0310 	add.w	r3, r7, #16
 80022d8:	4619      	mov	r1, r3
 80022da:	4813      	ldr	r0, [pc, #76]	; (8002328 <MX_GPIO_Init+0x11c>)
 80022dc:	f005 fffa 	bl	80082d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80022e0:	2304      	movs	r3, #4
 80022e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022e4:	2300      	movs	r3, #0
 80022e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ec:	f107 0310 	add.w	r3, r7, #16
 80022f0:	4619      	mov	r1, r3
 80022f2:	480d      	ldr	r0, [pc, #52]	; (8002328 <MX_GPIO_Init+0x11c>)
 80022f4:	f005 ffee 	bl	80082d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BAT_CUT_P_Pin;
 80022f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022fe:	2301      	movs	r3, #1
 8002300:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002302:	2300      	movs	r3, #0
 8002304:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002306:	2302      	movs	r3, #2
 8002308:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BAT_CUT_P_GPIO_Port, &GPIO_InitStruct);
 800230a:	f107 0310 	add.w	r3, r7, #16
 800230e:	4619      	mov	r1, r3
 8002310:	4806      	ldr	r0, [pc, #24]	; (800232c <MX_GPIO_Init+0x120>)
 8002312:	f005 ffdf 	bl	80082d4 <HAL_GPIO_Init>

}
 8002316:	bf00      	nop
 8002318:	3720      	adds	r7, #32
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40021000 	.word	0x40021000
 8002324:	40011000 	.word	0x40011000
 8002328:	40010c00 	.word	0x40010c00
 800232c:	40010800 	.word	0x40010800

08002330 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8002334:	4b12      	ldr	r3, [pc, #72]	; (8002380 <MX_I2C1_Init+0x50>)
 8002336:	4a13      	ldr	r2, [pc, #76]	; (8002384 <MX_I2C1_Init+0x54>)
 8002338:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800233a:	4b11      	ldr	r3, [pc, #68]	; (8002380 <MX_I2C1_Init+0x50>)
 800233c:	4a12      	ldr	r2, [pc, #72]	; (8002388 <MX_I2C1_Init+0x58>)
 800233e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002340:	4b0f      	ldr	r3, [pc, #60]	; (8002380 <MX_I2C1_Init+0x50>)
 8002342:	2200      	movs	r2, #0
 8002344:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002346:	4b0e      	ldr	r3, [pc, #56]	; (8002380 <MX_I2C1_Init+0x50>)
 8002348:	2200      	movs	r2, #0
 800234a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800234c:	4b0c      	ldr	r3, [pc, #48]	; (8002380 <MX_I2C1_Init+0x50>)
 800234e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002352:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002354:	4b0a      	ldr	r3, [pc, #40]	; (8002380 <MX_I2C1_Init+0x50>)
 8002356:	2200      	movs	r2, #0
 8002358:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800235a:	4b09      	ldr	r3, [pc, #36]	; (8002380 <MX_I2C1_Init+0x50>)
 800235c:	2200      	movs	r2, #0
 800235e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002360:	4b07      	ldr	r3, [pc, #28]	; (8002380 <MX_I2C1_Init+0x50>)
 8002362:	2200      	movs	r2, #0
 8002364:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002366:	4b06      	ldr	r3, [pc, #24]	; (8002380 <MX_I2C1_Init+0x50>)
 8002368:	2200      	movs	r2, #0
 800236a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800236c:	4804      	ldr	r0, [pc, #16]	; (8002380 <MX_I2C1_Init+0x50>)
 800236e:	f006 f953 	bl	8008618 <HAL_I2C_Init>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002378:	f000 fd80 	bl	8002e7c <Error_Handler>
  }

}
 800237c:	bf00      	nop
 800237e:	bd80      	pop	{r7, pc}
 8002380:	20000834 	.word	0x20000834
 8002384:	40005400 	.word	0x40005400
 8002388:	00061a80 	.word	0x00061a80

0800238c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8002390:	4b12      	ldr	r3, [pc, #72]	; (80023dc <MX_I2C2_Init+0x50>)
 8002392:	4a13      	ldr	r2, [pc, #76]	; (80023e0 <MX_I2C2_Init+0x54>)
 8002394:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002396:	4b11      	ldr	r3, [pc, #68]	; (80023dc <MX_I2C2_Init+0x50>)
 8002398:	4a12      	ldr	r2, [pc, #72]	; (80023e4 <MX_I2C2_Init+0x58>)
 800239a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800239c:	4b0f      	ldr	r3, [pc, #60]	; (80023dc <MX_I2C2_Init+0x50>)
 800239e:	2200      	movs	r2, #0
 80023a0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80023a2:	4b0e      	ldr	r3, [pc, #56]	; (80023dc <MX_I2C2_Init+0x50>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80023a8:	4b0c      	ldr	r3, [pc, #48]	; (80023dc <MX_I2C2_Init+0x50>)
 80023aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023ae:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80023b0:	4b0a      	ldr	r3, [pc, #40]	; (80023dc <MX_I2C2_Init+0x50>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80023b6:	4b09      	ldr	r3, [pc, #36]	; (80023dc <MX_I2C2_Init+0x50>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80023bc:	4b07      	ldr	r3, [pc, #28]	; (80023dc <MX_I2C2_Init+0x50>)
 80023be:	2200      	movs	r2, #0
 80023c0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80023c2:	4b06      	ldr	r3, [pc, #24]	; (80023dc <MX_I2C2_Init+0x50>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80023c8:	4804      	ldr	r0, [pc, #16]	; (80023dc <MX_I2C2_Init+0x50>)
 80023ca:	f006 f925 	bl	8008618 <HAL_I2C_Init>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80023d4:	f000 fd52 	bl	8002e7c <Error_Handler>
  }

}
 80023d8:	bf00      	nop
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	20000888 	.word	0x20000888
 80023e0:	40005800 	.word	0x40005800
 80023e4:	000186a0 	.word	0x000186a0

080023e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b08a      	sub	sp, #40	; 0x28
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f0:	f107 0318 	add.w	r3, r7, #24
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	605a      	str	r2, [r3, #4]
 80023fa:	609a      	str	r2, [r3, #8]
 80023fc:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a2b      	ldr	r2, [pc, #172]	; (80024b0 <HAL_I2C_MspInit+0xc8>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d124      	bne.n	8002452 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002408:	4b2a      	ldr	r3, [pc, #168]	; (80024b4 <HAL_I2C_MspInit+0xcc>)
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	4a29      	ldr	r2, [pc, #164]	; (80024b4 <HAL_I2C_MspInit+0xcc>)
 800240e:	f043 0308 	orr.w	r3, r3, #8
 8002412:	6193      	str	r3, [r2, #24]
 8002414:	4b27      	ldr	r3, [pc, #156]	; (80024b4 <HAL_I2C_MspInit+0xcc>)
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	f003 0308 	and.w	r3, r3, #8
 800241c:	617b      	str	r3, [r7, #20]
 800241e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002420:	23c0      	movs	r3, #192	; 0xc0
 8002422:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002424:	2312      	movs	r3, #18
 8002426:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002428:	2303      	movs	r3, #3
 800242a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800242c:	f107 0318 	add.w	r3, r7, #24
 8002430:	4619      	mov	r1, r3
 8002432:	4821      	ldr	r0, [pc, #132]	; (80024b8 <HAL_I2C_MspInit+0xd0>)
 8002434:	f005 ff4e 	bl	80082d4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002438:	4b1e      	ldr	r3, [pc, #120]	; (80024b4 <HAL_I2C_MspInit+0xcc>)
 800243a:	69db      	ldr	r3, [r3, #28]
 800243c:	4a1d      	ldr	r2, [pc, #116]	; (80024b4 <HAL_I2C_MspInit+0xcc>)
 800243e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002442:	61d3      	str	r3, [r2, #28]
 8002444:	4b1b      	ldr	r3, [pc, #108]	; (80024b4 <HAL_I2C_MspInit+0xcc>)
 8002446:	69db      	ldr	r3, [r3, #28]
 8002448:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800244c:	613b      	str	r3, [r7, #16]
 800244e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8002450:	e029      	b.n	80024a6 <HAL_I2C_MspInit+0xbe>
  else if(i2cHandle->Instance==I2C2)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a19      	ldr	r2, [pc, #100]	; (80024bc <HAL_I2C_MspInit+0xd4>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d124      	bne.n	80024a6 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800245c:	4b15      	ldr	r3, [pc, #84]	; (80024b4 <HAL_I2C_MspInit+0xcc>)
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	4a14      	ldr	r2, [pc, #80]	; (80024b4 <HAL_I2C_MspInit+0xcc>)
 8002462:	f043 0308 	orr.w	r3, r3, #8
 8002466:	6193      	str	r3, [r2, #24]
 8002468:	4b12      	ldr	r3, [pc, #72]	; (80024b4 <HAL_I2C_MspInit+0xcc>)
 800246a:	699b      	ldr	r3, [r3, #24]
 800246c:	f003 0308 	and.w	r3, r3, #8
 8002470:	60fb      	str	r3, [r7, #12]
 8002472:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002474:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002478:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800247a:	2312      	movs	r3, #18
 800247c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800247e:	2303      	movs	r3, #3
 8002480:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002482:	f107 0318 	add.w	r3, r7, #24
 8002486:	4619      	mov	r1, r3
 8002488:	480b      	ldr	r0, [pc, #44]	; (80024b8 <HAL_I2C_MspInit+0xd0>)
 800248a:	f005 ff23 	bl	80082d4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800248e:	4b09      	ldr	r3, [pc, #36]	; (80024b4 <HAL_I2C_MspInit+0xcc>)
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	4a08      	ldr	r2, [pc, #32]	; (80024b4 <HAL_I2C_MspInit+0xcc>)
 8002494:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002498:	61d3      	str	r3, [r2, #28]
 800249a:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <HAL_I2C_MspInit+0xcc>)
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024a2:	60bb      	str	r3, [r7, #8]
 80024a4:	68bb      	ldr	r3, [r7, #8]
}
 80024a6:	bf00      	nop
 80024a8:	3728      	adds	r7, #40	; 0x28
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	40005400 	.word	0x40005400
 80024b4:	40021000 	.word	0x40021000
 80024b8:	40010c00 	.word	0x40010c00
 80024bc:	40005800 	.word	0x40005800

080024c0 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0

  hiwdg.Instance = IWDG;
 80024c4:	4b09      	ldr	r3, [pc, #36]	; (80024ec <MX_IWDG_Init+0x2c>)
 80024c6:	4a0a      	ldr	r2, [pc, #40]	; (80024f0 <MX_IWDG_Init+0x30>)
 80024c8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_128;
 80024ca:	4b08      	ldr	r3, [pc, #32]	; (80024ec <MX_IWDG_Init+0x2c>)
 80024cc:	2205      	movs	r2, #5
 80024ce:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 80024d0:	4b06      	ldr	r3, [pc, #24]	; (80024ec <MX_IWDG_Init+0x2c>)
 80024d2:	f640 72ff 	movw	r2, #4095	; 0xfff
 80024d6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80024d8:	4804      	ldr	r0, [pc, #16]	; (80024ec <MX_IWDG_Init+0x2c>)
 80024da:	f006 fde1 	bl	80090a0 <HAL_IWDG_Init>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 80024e4:	f000 fcca 	bl	8002e7c <Error_Handler>
  }

}
 80024e8:	bf00      	nop
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	200008dc 	.word	0x200008dc
 80024f0:	40003000 	.word	0x40003000
 80024f4:	00000000 	.word	0x00000000

080024f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 80024fc:	f004 f93a 	bl	8006774 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002500:	f000 f8f4 	bl	80026ec <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  //BMS_CAN_Config();b
   HAL_FLASH_Unlock();
 8002504:	f005 fec0 	bl	8008288 <HAL_FLASH_Unlock>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002508:	f7ff fe80 	bl	800220c <MX_GPIO_Init>
  MX_DMA_Init();
 800250c:	f7ff fe60 	bl	80021d0 <MX_DMA_Init>
  MX_ADC1_Init();
 8002510:	f7ff fcc8 	bl	8001ea4 <MX_ADC1_Init>
  MX_CAN_Init();
 8002514:	f7ff fdb6 	bl	8002084 <MX_CAN_Init>
  MX_I2C1_Init();
 8002518:	f7ff ff0a 	bl	8002330 <MX_I2C1_Init>
  MX_I2C2_Init();
 800251c:	f7ff ff36 	bl	800238c <MX_I2C2_Init>
  MX_SPI1_Init();
 8002520:	f001 fdb2 	bl	8004088 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002524:	f004 f810 	bl	8006548 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8002528:	f004 f838 	bl	800659c <MX_USART3_UART_Init>
  MX_IWDG_Init();
 800252c:	f7ff ffc8 	bl	80024c0 <MX_IWDG_Init>
  MX_TIM2_Init();
 8002530:	f003 ff30 	bl	8006394 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002534:	f003 ff7a 	bl	800642c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  //USART3 untuk RS485, tidak digunakan untuk BOARD v1.

  ltc6812_GPIO_Config();
 8002538:	f000 fca6 	bl	8002e88 <ltc6812_GPIO_Config>
  ltc6812_SPIInit();
 800253c:	f000 fd00 	bl	8002f40 <ltc6812_SPIInit>

  HAL_Delay(10);
 8002540:	200a      	movs	r0, #10
 8002542:	f004 f979 	bl	8006838 <HAL_Delay>
  read_v_15cell(vcell_15data_digi, vcell_15data);
 8002546:	495c      	ldr	r1, [pc, #368]	; (80026b8 <main+0x1c0>)
 8002548:	485c      	ldr	r0, [pc, #368]	; (80026bc <main+0x1c4>)
 800254a:	f000 ff1d 	bl	8003388 <read_v_15cell>
  for(ij=0,v_cell_tot=0;ij<15;ij++)
 800254e:	4b5c      	ldr	r3, [pc, #368]	; (80026c0 <main+0x1c8>)
 8002550:	2200      	movs	r2, #0
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	4b5b      	ldr	r3, [pc, #364]	; (80026c4 <main+0x1cc>)
 8002556:	f04f 0200 	mov.w	r2, #0
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	e013      	b.n	8002586 <main+0x8e>
  {
 	v_cell_tot+=vcell_15data[ij];
 800255e:	4b58      	ldr	r3, [pc, #352]	; (80026c0 <main+0x1c8>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a55      	ldr	r2, [pc, #340]	; (80026b8 <main+0x1c0>)
 8002564:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002568:	4b56      	ldr	r3, [pc, #344]	; (80026c4 <main+0x1cc>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4619      	mov	r1, r3
 800256e:	4610      	mov	r0, r2
 8002570:	f7fe fb00 	bl	8000b74 <__addsf3>
 8002574:	4603      	mov	r3, r0
 8002576:	461a      	mov	r2, r3
 8002578:	4b52      	ldr	r3, [pc, #328]	; (80026c4 <main+0x1cc>)
 800257a:	601a      	str	r2, [r3, #0]
  for(ij=0,v_cell_tot=0;ij<15;ij++)
 800257c:	4b50      	ldr	r3, [pc, #320]	; (80026c0 <main+0x1c8>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	3301      	adds	r3, #1
 8002582:	4a4f      	ldr	r2, [pc, #316]	; (80026c0 <main+0x1c8>)
 8002584:	6013      	str	r3, [r2, #0]
 8002586:	4b4e      	ldr	r3, [pc, #312]	; (80026c0 <main+0x1c8>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2b0e      	cmp	r3, #14
 800258c:	dde7      	ble.n	800255e <main+0x66>
  }
  HAL_Delay(10);
 800258e:	200a      	movs	r0, #10
 8002590:	f004 f952 	bl	8006838 <HAL_Delay>

  BMS_CAN_Config();
 8002594:	f7ff fc4c 	bl	8001e30 <BMS_CAN_Config>

  BMS_ON_InitBeep();
 8002598:	f000 f902 	bl	80027a0 <BMS_ON_InitBeep>

  BATT_Start_Up=1;
 800259c:	4b4a      	ldr	r3, [pc, #296]	; (80026c8 <main+0x1d0>)
 800259e:	2201      	movs	r2, #1
 80025a0:	701a      	strb	r2, [r3, #0]

  HAL_Delay(1000);
 80025a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025a6:	f004 f947 	bl	8006838 <HAL_Delay>

  flag_start_shutdown=0;
 80025aa:	4b48      	ldr	r3, [pc, #288]	; (80026cc <main+0x1d4>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(DIP1 && !DIP2)			BMS_ScreenMode_ForceBalance();		//Mode Force Balancing
 80025b0:	2101      	movs	r1, #1
 80025b2:	4847      	ldr	r0, [pc, #284]	; (80026d0 <main+0x1d8>)
 80025b4:	f005 ffe8 	bl	8008588 <HAL_GPIO_ReadPin>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d009      	beq.n	80025d2 <main+0xda>
 80025be:	2102      	movs	r1, #2
 80025c0:	4843      	ldr	r0, [pc, #268]	; (80026d0 <main+0x1d8>)
 80025c2:	f005 ffe1 	bl	8008588 <HAL_GPIO_ReadPin>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d102      	bne.n	80025d2 <main+0xda>
 80025cc:	f000 fbd6 	bl	8002d7c <BMS_ScreenMode_ForceBalance>
 80025d0:	e023      	b.n	800261a <main+0x122>
	  else if(!DIP1 && DIP2) 	BMS_ScreenMode_Locked_Ship();		//Mode Shipping
 80025d2:	2101      	movs	r1, #1
 80025d4:	483e      	ldr	r0, [pc, #248]	; (80026d0 <main+0x1d8>)
 80025d6:	f005 ffd7 	bl	8008588 <HAL_GPIO_ReadPin>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d109      	bne.n	80025f4 <main+0xfc>
 80025e0:	2102      	movs	r1, #2
 80025e2:	483b      	ldr	r0, [pc, #236]	; (80026d0 <main+0x1d8>)
 80025e4:	f005 ffd0 	bl	8008588 <HAL_GPIO_ReadPin>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d002      	beq.n	80025f4 <main+0xfc>
 80025ee:	f000 fb7f 	bl	8002cf0 <BMS_ScreenMode_Locked_Ship>
 80025f2:	e012      	b.n	800261a <main+0x122>
	  else if(DIP1 && DIP2)		BMS_ScreenMode_RUN();				//MODE RUN
 80025f4:	2101      	movs	r1, #1
 80025f6:	4836      	ldr	r0, [pc, #216]	; (80026d0 <main+0x1d8>)
 80025f8:	f005 ffc6 	bl	8008588 <HAL_GPIO_ReadPin>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d009      	beq.n	8002616 <main+0x11e>
 8002602:	2102      	movs	r1, #2
 8002604:	4832      	ldr	r0, [pc, #200]	; (80026d0 <main+0x1d8>)
 8002606:	f005 ffbf 	bl	8008588 <HAL_GPIO_ReadPin>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d002      	beq.n	8002616 <main+0x11e>
 8002610:	f000 f968 	bl	80028e4 <BMS_ScreenMode_RUN>
 8002614:	e001      	b.n	800261a <main+0x122>
	  else						BMS_ScreenMode_Standby();			//Mode Standby
 8002616:	f000 f935 	bl	8002884 <BMS_ScreenMode_Standby>

	  HAL_IWDG_Refresh(&hiwdg);
 800261a:	482e      	ldr	r0, [pc, #184]	; (80026d4 <main+0x1dc>)
 800261c:	f006 fd79 	bl	8009112 <HAL_IWDG_Refresh>

	  if(flag_start_shutdown==1)
 8002620:	4b2a      	ldr	r3, [pc, #168]	; (80026cc <main+0x1d4>)
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	2b01      	cmp	r3, #1
 8002626:	d13b      	bne.n	80026a0 <main+0x1a8>
	  {
		  	  //Read voltage of each cell (15cell)
		  	  if(BATT_State==STATE_CHARGE)
 8002628:	4b2b      	ldr	r3, [pc, #172]	; (80026d8 <main+0x1e0>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d104      	bne.n	800263a <main+0x142>
		  	  {
		  		 // LTC681x_MUTE_UNMUTE_emul(1);
		  		  read_v_15cell(vcell_15data_digi, vcell_15data);
 8002630:	4921      	ldr	r1, [pc, #132]	; (80026b8 <main+0x1c0>)
 8002632:	4822      	ldr	r0, [pc, #136]	; (80026bc <main+0x1c4>)
 8002634:	f000 fea8 	bl	8003388 <read_v_15cell>
 8002638:	e003      	b.n	8002642 <main+0x14a>
		  		  //LTC681x_MUTE_UNMUTE_emul(0);
		  	  }
		  	  else read_v_15cell(vcell_15data_digi, vcell_15data);
 800263a:	491f      	ldr	r1, [pc, #124]	; (80026b8 <main+0x1c0>)
 800263c:	481f      	ldr	r0, [pc, #124]	; (80026bc <main+0x1c4>)
 800263e:	f000 fea3 	bl	8003388 <read_v_15cell>

		  	  //Get Balancing Data
		  	  get_balance_status(vcell_15data);
 8002642:	481d      	ldr	r0, [pc, #116]	; (80026b8 <main+0x1c0>)
 8002644:	f001 fc6c 	bl	8003f20 <get_balance_status>

		  	  // Balancing Process
		  	  if((IBATT<-0.1 && (v_cell_tot>VBATT_BALANCE_START)) || Flag_Force_Balance==1)     //arus charging 0.1 tidak perlu di balancing
 8002648:	4b24      	ldr	r3, [pc, #144]	; (80026dc <main+0x1e4>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4618      	mov	r0, r3
 800264e:	f7fd feeb 	bl	8000428 <__aeabi_f2d>
 8002652:	a317      	add	r3, pc, #92	; (adr r3, 80026b0 <main+0x1b8>)
 8002654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002658:	f7fe f9b0 	bl	80009bc <__aeabi_dcmplt>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d008      	beq.n	8002674 <main+0x17c>
 8002662:	4b18      	ldr	r3, [pc, #96]	; (80026c4 <main+0x1cc>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	491e      	ldr	r1, [pc, #120]	; (80026e0 <main+0x1e8>)
 8002668:	4618      	mov	r0, r3
 800266a:	f7fe fd47 	bl	80010fc <__aeabi_fcmpgt>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d103      	bne.n	800267c <main+0x184>
 8002674:	4b1b      	ldr	r3, [pc, #108]	; (80026e4 <main+0x1ec>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b01      	cmp	r3, #1
 800267a:	d105      	bne.n	8002688 <main+0x190>
		  	  {
		  		  LTC681x_balance_cell(balance_status);
 800267c:	4b1a      	ldr	r3, [pc, #104]	; (80026e8 <main+0x1f0>)
 800267e:	881b      	ldrh	r3, [r3, #0]
 8002680:	4618      	mov	r0, r3
 8002682:	f001 fbe1 	bl	8003e48 <LTC681x_balance_cell>
 8002686:	e005      	b.n	8002694 <main+0x19c>
		  	  }
		  	  else
		  	  {
		  			balance_status=0;
 8002688:	4b17      	ldr	r3, [pc, #92]	; (80026e8 <main+0x1f0>)
 800268a:	2200      	movs	r2, #0
 800268c:	801a      	strh	r2, [r3, #0]
		  			LTC681x_balance_cell(0x0000);
 800268e:	2000      	movs	r0, #0
 8002690:	f001 fbda 	bl	8003e48 <LTC681x_balance_cell>
		  	  }

		  	  //Calculate total Battery Voltage
		  	  Calc_vcell_tot();
 8002694:	f000 fbc8 	bl	8002e28 <Calc_vcell_tot>

			  //Mark that System operating
			  HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 8002698:	2110      	movs	r1, #16
 800269a:	480d      	ldr	r0, [pc, #52]	; (80026d0 <main+0x1d8>)
 800269c:	f005 ffa3 	bl	80085e6 <HAL_GPIO_TogglePin>
	  }

	  HAL_IWDG_Refresh(&hiwdg);
 80026a0:	480c      	ldr	r0, [pc, #48]	; (80026d4 <main+0x1dc>)
 80026a2:	f006 fd36 	bl	8009112 <HAL_IWDG_Refresh>
	  HAL_Delay(1);
 80026a6:	2001      	movs	r0, #1
 80026a8:	f004 f8c6 	bl	8006838 <HAL_Delay>
	  if(DIP1 && !DIP2)			BMS_ScreenMode_ForceBalance();		//Mode Force Balancing
 80026ac:	e780      	b.n	80025b0 <main+0xb8>
 80026ae:	bf00      	nop
 80026b0:	9999999a 	.word	0x9999999a
 80026b4:	bfb99999 	.word	0xbfb99999
 80026b8:	20000924 	.word	0x20000924
 80026bc:	20000904 	.word	0x20000904
 80026c0:	200008e8 	.word	0x200008e8
 80026c4:	20000b70 	.word	0x20000b70
 80026c8:	20000280 	.word	0x20000280
 80026cc:	20000960 	.word	0x20000960
 80026d0:	40011000 	.word	0x40011000
 80026d4:	200008dc 	.word	0x200008dc
 80026d8:	20000966 	.word	0x20000966
 80026dc:	2000105c 	.word	0x2000105c
 80026e0:	425c0000 	.word	0x425c0000
 80026e4:	20000b74 	.word	0x20000b74
 80026e8:	20000ba2 	.word	0x20000ba2

080026ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b094      	sub	sp, #80	; 0x50
 80026f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026f6:	2228      	movs	r2, #40	; 0x28
 80026f8:	2100      	movs	r1, #0
 80026fa:	4618      	mov	r0, r3
 80026fc:	f007 ff26 	bl	800a54c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002700:	f107 0314 	add.w	r3, r7, #20
 8002704:	2200      	movs	r2, #0
 8002706:	601a      	str	r2, [r3, #0]
 8002708:	605a      	str	r2, [r3, #4]
 800270a:	609a      	str	r2, [r3, #8]
 800270c:	60da      	str	r2, [r3, #12]
 800270e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002710:	1d3b      	adds	r3, r7, #4
 8002712:	2200      	movs	r2, #0
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	605a      	str	r2, [r3, #4]
 8002718:	609a      	str	r2, [r3, #8]
 800271a:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800271c:	230a      	movs	r3, #10
 800271e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002720:	2301      	movs	r3, #1
 8002722:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002724:	2310      	movs	r3, #16
 8002726:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002728:	2301      	movs	r3, #1
 800272a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800272c:	2302      	movs	r3, #2
 800272e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002730:	2300      	movs	r3, #0
 8002732:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002734:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002738:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800273a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800273e:	4618      	mov	r0, r3
 8002740:	f006 fcf6 	bl	8009130 <HAL_RCC_OscConfig>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800274a:	f000 fb97 	bl	8002e7c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800274e:	230f      	movs	r3, #15
 8002750:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002752:	2302      	movs	r3, #2
 8002754:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002756:	2300      	movs	r3, #0
 8002758:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800275a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800275e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002760:	2300      	movs	r3, #0
 8002762:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002764:	f107 0314 	add.w	r3, r7, #20
 8002768:	2102      	movs	r1, #2
 800276a:	4618      	mov	r0, r3
 800276c:	f006 ff60 	bl	8009630 <HAL_RCC_ClockConfig>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002776:	f000 fb81 	bl	8002e7c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800277a:	2302      	movs	r3, #2
 800277c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800277e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002782:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002784:	1d3b      	adds	r3, r7, #4
 8002786:	4618      	mov	r0, r3
 8002788:	f007 f8ee 	bl	8009968 <HAL_RCCEx_PeriphCLKConfig>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002792:	f000 fb73 	bl	8002e7c <Error_Handler>
  }
}
 8002796:	bf00      	nop
 8002798:	3750      	adds	r7, #80	; 0x50
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
	...

080027a0 <BMS_ON_InitBeep>:

/* USER CODE BEGIN 4 */
void BMS_ON_InitBeep(void)
{
 80027a0:	b598      	push	{r3, r4, r7, lr}
 80027a2:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) &adc_val, 6);
 80027a4:	2206      	movs	r2, #6
 80027a6:	492e      	ldr	r1, [pc, #184]	; (8002860 <BMS_ON_InitBeep+0xc0>)
 80027a8:	482e      	ldr	r0, [pc, #184]	; (8002864 <BMS_ON_InitBeep+0xc4>)
 80027aa:	f004 f93f 	bl	8006a2c <HAL_ADC_Start_DMA>

	SSD1306_Init();
 80027ae:	f001 fcfb 	bl	80041a8 <SSD1306_Init>
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80027b2:	2000      	movs	r0, #0
 80027b4:	f001 fde4 	bl	8004380 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 80027b8:	f001 fdb4 	bl	8004324 <SSD1306_UpdateScreen>

	HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_SET);
 80027bc:	2201      	movs	r2, #1
 80027be:	2104      	movs	r1, #4
 80027c0:	4829      	ldr	r0, [pc, #164]	; (8002868 <BMS_ON_InitBeep+0xc8>)
 80027c2:	f005 fef8 	bl	80085b6 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80027c6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80027ca:	f004 f835 	bl	8006838 <HAL_Delay>
	HAL_GPIO_TogglePin(BUZZ_GPIO_Port, BUZZ_Pin);
 80027ce:	2104      	movs	r1, #4
 80027d0:	4825      	ldr	r0, [pc, #148]	; (8002868 <BMS_ON_InitBeep+0xc8>)
 80027d2:	f005 ff08 	bl	80085e6 <HAL_GPIO_TogglePin>
	HAL_Delay(500);
 80027d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80027da:	f004 f82d 	bl	8006838 <HAL_Delay>
	HAL_GPIO_TogglePin(BUZZ_GPIO_Port, BUZZ_Pin);
 80027de:	2104      	movs	r1, #4
 80027e0:	4821      	ldr	r0, [pc, #132]	; (8002868 <BMS_ON_InitBeep+0xc8>)
 80027e2:	f005 ff00 	bl	80085e6 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 80027e6:	2064      	movs	r0, #100	; 0x64
 80027e8:	f004 f826 	bl	8006838 <HAL_Delay>
	HAL_GPIO_TogglePin(BUZZ_GPIO_Port, BUZZ_Pin);
 80027ec:	2104      	movs	r1, #4
 80027ee:	481e      	ldr	r0, [pc, #120]	; (8002868 <BMS_ON_InitBeep+0xc8>)
 80027f0:	f005 fef9 	bl	80085e6 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 80027f4:	2064      	movs	r0, #100	; 0x64
 80027f6:	f004 f81f 	bl	8006838 <HAL_Delay>
	HAL_GPIO_TogglePin(BUZZ_GPIO_Port, BUZZ_Pin);
 80027fa:	2104      	movs	r1, #4
 80027fc:	481a      	ldr	r0, [pc, #104]	; (8002868 <BMS_ON_InitBeep+0xc8>)
 80027fe:	f005 fef2 	bl	80085e6 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 8002802:	2064      	movs	r0, #100	; 0x64
 8002804:	f004 f818 	bl	8006838 <HAL_Delay>
	HAL_GPIO_TogglePin(BUZZ_GPIO_Port, BUZZ_Pin);
 8002808:	2104      	movs	r1, #4
 800280a:	4817      	ldr	r0, [pc, #92]	; (8002868 <BMS_ON_InitBeep+0xc8>)
 800280c:	f005 feeb 	bl	80085e6 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 8002810:	2064      	movs	r0, #100	; 0x64
 8002812:	f004 f811 	bl	8006838 <HAL_Delay>

	sprintf(pesan,"BMS - Gen.V2");
 8002816:	4a15      	ldr	r2, [pc, #84]	; (800286c <BMS_ON_InitBeep+0xcc>)
 8002818:	4b15      	ldr	r3, [pc, #84]	; (8002870 <BMS_ON_InitBeep+0xd0>)
 800281a:	4614      	mov	r4, r2
 800281c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800281e:	6020      	str	r0, [r4, #0]
 8002820:	6061      	str	r1, [r4, #4]
 8002822:	60a2      	str	r2, [r4, #8]
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	7323      	strb	r3, [r4, #12]
	SSD1306_GotoXY(5,0);
 8002828:	2100      	movs	r1, #0
 800282a:	2005      	movs	r0, #5
 800282c:	f001 fe1e 	bl	800446c <SSD1306_GotoXY>
	SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 8002830:	2201      	movs	r2, #1
 8002832:	4910      	ldr	r1, [pc, #64]	; (8002874 <BMS_ON_InitBeep+0xd4>)
 8002834:	480d      	ldr	r0, [pc, #52]	; (800286c <BMS_ON_InitBeep+0xcc>)
 8002836:	f001 feaf 	bl	8004598 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 800283a:	f001 fd73 	bl	8004324 <SSD1306_UpdateScreen>

	HAL_TIM_Base_Start_IT(&htim2);
 800283e:	480e      	ldr	r0, [pc, #56]	; (8002878 <BMS_ON_InitBeep+0xd8>)
 8002840:	f007 f9d4 	bl	8009bec <HAL_TIM_Base_Start_IT>

	HAL_TIM_Base_Start_IT(&htim3);
 8002844:	480d      	ldr	r0, [pc, #52]	; (800287c <BMS_ON_InitBeep+0xdc>)
 8002846:	f007 f9d1 	bl	8009bec <HAL_TIM_Base_Start_IT>

	HAL_Delay(1000);
 800284a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800284e:	f003 fff3 	bl	8006838 <HAL_Delay>

	BATT_State=STATE_STANDBY;
 8002852:	4b0b      	ldr	r3, [pc, #44]	; (8002880 <BMS_ON_InitBeep+0xe0>)
 8002854:	2200      	movs	r2, #0
 8002856:	701a      	strb	r2, [r3, #0]
	Batt_Open_Mode();
 8002858:	f7fe fdc0 	bl	80013dc <Batt_Open_Mode>


}
 800285c:	bf00      	nop
 800285e:	bd98      	pop	{r3, r4, r7, pc}
 8002860:	200008ec 	.word	0x200008ec
 8002864:	20000798 	.word	0x20000798
 8002868:	40011000 	.word	0x40011000
 800286c:	20000b78 	.word	0x20000b78
 8002870:	0800ca58 	.word	0x0800ca58
 8002874:	2000000c 	.word	0x2000000c
 8002878:	200014ec 	.word	0x200014ec
 800287c:	200014ac 	.word	0x200014ac
 8002880:	20000966 	.word	0x20000966

08002884 <BMS_ScreenMode_Standby>:

void BMS_ScreenMode_Standby(void)
{
 8002884:	b598      	push	{r3, r4, r7, lr}
 8002886:	af00      	add	r7, sp, #0
	 Flag_Battery_Locked_for_Ship=0;
 8002888:	4b11      	ldr	r3, [pc, #68]	; (80028d0 <BMS_ScreenMode_Standby+0x4c>)
 800288a:	2200      	movs	r2, #0
 800288c:	701a      	strb	r2, [r3, #0]
	 Flag_Force_Balance=0;
 800288e:	4b11      	ldr	r3, [pc, #68]	; (80028d4 <BMS_ScreenMode_Standby+0x50>)
 8002890:	2200      	movs	r2, #0
 8002892:	701a      	strb	r2, [r3, #0]


	 SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002894:	2000      	movs	r0, #0
 8002896:	f001 fd73 	bl	8004380 <SSD1306_Fill>
	 sprintf(pesan,"BMS - Gen.V2");
 800289a:	4a0f      	ldr	r2, [pc, #60]	; (80028d8 <BMS_ScreenMode_Standby+0x54>)
 800289c:	4b0f      	ldr	r3, [pc, #60]	; (80028dc <BMS_ScreenMode_Standby+0x58>)
 800289e:	4614      	mov	r4, r2
 80028a0:	cb07      	ldmia	r3!, {r0, r1, r2}
 80028a2:	6020      	str	r0, [r4, #0]
 80028a4:	6061      	str	r1, [r4, #4]
 80028a6:	60a2      	str	r2, [r4, #8]
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	7323      	strb	r3, [r4, #12]
	 SSD1306_GotoXY(20,28);
 80028ac:	211c      	movs	r1, #28
 80028ae:	2014      	movs	r0, #20
 80028b0:	f001 fddc 	bl	800446c <SSD1306_GotoXY>
	 SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 80028b4:	2201      	movs	r2, #1
 80028b6:	490a      	ldr	r1, [pc, #40]	; (80028e0 <BMS_ScreenMode_Standby+0x5c>)
 80028b8:	4807      	ldr	r0, [pc, #28]	; (80028d8 <BMS_ScreenMode_Standby+0x54>)
 80028ba:	f001 fe6d 	bl	8004598 <SSD1306_Puts>
	 SSD1306_UpdateScreen();
 80028be:	f001 fd31 	bl	8004324 <SSD1306_UpdateScreen>
	 Batt_Open_Mode();
 80028c2:	f7fe fd8b 	bl	80013dc <Batt_Open_Mode>

	 HAL_Delay(1);
 80028c6:	2001      	movs	r0, #1
 80028c8:	f003 ffb6 	bl	8006838 <HAL_Delay>
}
 80028cc:	bf00      	nop
 80028ce:	bd98      	pop	{r3, r4, r7, pc}
 80028d0:	20000900 	.word	0x20000900
 80028d4:	20000b74 	.word	0x20000b74
 80028d8:	20000b78 	.word	0x20000b78
 80028dc:	0800ca58 	.word	0x0800ca58
 80028e0:	2000000c 	.word	0x2000000c

080028e4 <BMS_ScreenMode_RUN>:

void BMS_ScreenMode_RUN(void)
{
 80028e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028e8:	b087      	sub	sp, #28
 80028ea:	af06      	add	r7, sp, #24
	Flag_Battery_Locked_for_Ship=0;
 80028ec:	4b5b      	ldr	r3, [pc, #364]	; (8002a5c <BMS_ScreenMode_RUN+0x178>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	701a      	strb	r2, [r3, #0]
	Flag_Force_Balance=0;
 80028f2:	4b5b      	ldr	r3, [pc, #364]	; (8002a60 <BMS_ScreenMode_RUN+0x17c>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	701a      	strb	r2, [r3, #0]

	if(flag_start_shutdown==0)
 80028f8:	4b5a      	ldr	r3, [pc, #360]	; (8002a64 <BMS_ScreenMode_RUN+0x180>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d158      	bne.n	80029b2 <BMS_ScreenMode_RUN+0xce>
	{
		 SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002900:	2000      	movs	r0, #0
 8002902:	f001 fd3d 	bl	8004380 <SSD1306_Fill>
			 sprintf(pesan,"BMS - Gen.V2 - RUN");
 8002906:	4a58      	ldr	r2, [pc, #352]	; (8002a68 <BMS_ScreenMode_RUN+0x184>)
 8002908:	4b58      	ldr	r3, [pc, #352]	; (8002a6c <BMS_ScreenMode_RUN+0x188>)
 800290a:	4615      	mov	r5, r2
 800290c:	461c      	mov	r4, r3
 800290e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002910:	6028      	str	r0, [r5, #0]
 8002912:	6069      	str	r1, [r5, #4]
 8002914:	60aa      	str	r2, [r5, #8]
 8002916:	60eb      	str	r3, [r5, #12]
 8002918:	8823      	ldrh	r3, [r4, #0]
 800291a:	78a2      	ldrb	r2, [r4, #2]
 800291c:	822b      	strh	r3, [r5, #16]
 800291e:	4613      	mov	r3, r2
 8002920:	74ab      	strb	r3, [r5, #18]
			 SSD1306_GotoXY(0,18);
 8002922:	2112      	movs	r1, #18
 8002924:	2000      	movs	r0, #0
 8002926:	f001 fda1 	bl	800446c <SSD1306_GotoXY>
			 SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 800292a:	2201      	movs	r2, #1
 800292c:	4950      	ldr	r1, [pc, #320]	; (8002a70 <BMS_ScreenMode_RUN+0x18c>)
 800292e:	484e      	ldr	r0, [pc, #312]	; (8002a68 <BMS_ScreenMode_RUN+0x184>)
 8002930:	f001 fe32 	bl	8004598 <SSD1306_Puts>

			 sprintf(pesan,"SLEEP_STATE");
 8002934:	4a4c      	ldr	r2, [pc, #304]	; (8002a68 <BMS_ScreenMode_RUN+0x184>)
 8002936:	4b4f      	ldr	r3, [pc, #316]	; (8002a74 <BMS_ScreenMode_RUN+0x190>)
 8002938:	4614      	mov	r4, r2
 800293a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800293c:	6020      	str	r0, [r4, #0]
 800293e:	6061      	str	r1, [r4, #4]
 8002940:	60a2      	str	r2, [r4, #8]
			 SSD1306_GotoXY(0,38);
 8002942:	2126      	movs	r1, #38	; 0x26
 8002944:	2000      	movs	r0, #0
 8002946:	f001 fd91 	bl	800446c <SSD1306_GotoXY>
			 SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 800294a:	2201      	movs	r2, #1
 800294c:	4948      	ldr	r1, [pc, #288]	; (8002a70 <BMS_ScreenMode_RUN+0x18c>)
 800294e:	4846      	ldr	r0, [pc, #280]	; (8002a68 <BMS_ScreenMode_RUN+0x184>)
 8002950:	f001 fe22 	bl	8004598 <SSD1306_Puts>
			 SSD1306_UpdateScreen();
 8002954:	f001 fce6 	bl	8004324 <SSD1306_UpdateScreen>
			 HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 8002958:	2200      	movs	r2, #0
 800295a:	2110      	movs	r1, #16
 800295c:	4846      	ldr	r0, [pc, #280]	; (8002a78 <BMS_ScreenMode_RUN+0x194>)
 800295e:	f005 fe2a 	bl	80085b6 <HAL_GPIO_WritePin>
			 Batt_Open_Mode();
 8002962:	f7fe fd3b 	bl	80013dc <Batt_Open_Mode>
			 flag_trip_overtemperature=OFF;
 8002966:	4b45      	ldr	r3, [pc, #276]	; (8002a7c <BMS_ScreenMode_RUN+0x198>)
 8002968:	2200      	movs	r2, #0
 800296a:	701a      	strb	r2, [r3, #0]
			 flag_trip_undertemperature=OFF;
 800296c:	4b44      	ldr	r3, [pc, #272]	; (8002a80 <BMS_ScreenMode_RUN+0x19c>)
 800296e:	2200      	movs	r2, #0
 8002970:	701a      	strb	r2, [r3, #0]
			 flag_trip_SOCOverDischarge=OFF;
 8002972:	4b44      	ldr	r3, [pc, #272]	; (8002a84 <BMS_ScreenMode_RUN+0x1a0>)
 8002974:	2200      	movs	r2, #0
 8002976:	701a      	strb	r2, [r3, #0]
			 flag_trip_SOCOverCharge=OFF;			//di tiada kan..!
 8002978:	4b43      	ldr	r3, [pc, #268]	; (8002a88 <BMS_ScreenMode_RUN+0x1a4>)
 800297a:	2200      	movs	r2, #0
 800297c:	701a      	strb	r2, [r3, #0]
			 flag_trip_undervoltage=OFF;
 800297e:	4b43      	ldr	r3, [pc, #268]	; (8002a8c <BMS_ScreenMode_RUN+0x1a8>)
 8002980:	2200      	movs	r2, #0
 8002982:	701a      	strb	r2, [r3, #0]
			 flag_trip_overvoltage=OFF;
 8002984:	4b42      	ldr	r3, [pc, #264]	; (8002a90 <BMS_ScreenMode_RUN+0x1ac>)
 8002986:	2200      	movs	r2, #0
 8002988:	701a      	strb	r2, [r3, #0]
			 flag_trip_overcurrentdischarge=OFF;
 800298a:	4b42      	ldr	r3, [pc, #264]	; (8002a94 <BMS_ScreenMode_RUN+0x1b0>)
 800298c:	2200      	movs	r2, #0
 800298e:	701a      	strb	r2, [r3, #0]
			 flag_trip_overcurrentcharge=OFF;
 8002990:	4b41      	ldr	r3, [pc, #260]	; (8002a98 <BMS_ScreenMode_RUN+0x1b4>)
 8002992:	2200      	movs	r2, #0
 8002994:	701a      	strb	r2, [r3, #0]
			 flag_trip_shortcircuit=OFF;
 8002996:	4b41      	ldr	r3, [pc, #260]	; (8002a9c <BMS_ScreenMode_RUN+0x1b8>)
 8002998:	2200      	movs	r2, #0
 800299a:	701a      	strb	r2, [r3, #0]
			 flag_trip_systemfailure=OFF;
 800299c:	4b40      	ldr	r3, [pc, #256]	; (8002aa0 <BMS_ScreenMode_RUN+0x1bc>)
 800299e:	2200      	movs	r2, #0
 80029a0:	701a      	strb	r2, [r3, #0]
			 flag_trip_unbalance=OFF;
 80029a2:	4b40      	ldr	r3, [pc, #256]	; (8002aa4 <BMS_ScreenMode_RUN+0x1c0>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	701a      	strb	r2, [r3, #0]
			 OFFSET_SENSOR_ARUS=IBATT_for_offset_cal;
 80029a8:	4b3f      	ldr	r3, [pc, #252]	; (8002aa8 <BMS_ScreenMode_RUN+0x1c4>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a3f      	ldr	r2, [pc, #252]	; (8002aac <BMS_ScreenMode_RUN+0x1c8>)
 80029ae:	6013      	str	r3, [r2, #0]
 80029b0:	e167      	b.n	8002c82 <BMS_ScreenMode_RUN+0x39e>
	}
	else
	{
		SSD1306_Fill(SSD1306_COLOR_BLACK);
 80029b2:	2000      	movs	r0, #0
 80029b4:	f001 fce4 	bl	8004380 <SSD1306_Fill>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80029b8:	2110      	movs	r1, #16
 80029ba:	482f      	ldr	r0, [pc, #188]	; (8002a78 <BMS_ScreenMode_RUN+0x194>)
 80029bc:	f005 fe13 	bl	80085e6 <HAL_GPIO_TogglePin>

		if(BATT_State==STATE_CHARGE)
 80029c0:	4b3b      	ldr	r3, [pc, #236]	; (8002ab0 <BMS_ScreenMode_RUN+0x1cc>)
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d114      	bne.n	80029f2 <BMS_ScreenMode_RUN+0x10e>
		{
			sprintf(pesan,"BMS-RUN (Charge)");
 80029c8:	4a27      	ldr	r2, [pc, #156]	; (8002a68 <BMS_ScreenMode_RUN+0x184>)
 80029ca:	4b3a      	ldr	r3, [pc, #232]	; (8002ab4 <BMS_ScreenMode_RUN+0x1d0>)
 80029cc:	4615      	mov	r5, r2
 80029ce:	461c      	mov	r4, r3
 80029d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029d2:	6028      	str	r0, [r5, #0]
 80029d4:	6069      	str	r1, [r5, #4]
 80029d6:	60aa      	str	r2, [r5, #8]
 80029d8:	60eb      	str	r3, [r5, #12]
 80029da:	7823      	ldrb	r3, [r4, #0]
 80029dc:	742b      	strb	r3, [r5, #16]
			SSD1306_GotoXY(0,0);
 80029de:	2100      	movs	r1, #0
 80029e0:	2000      	movs	r0, #0
 80029e2:	f001 fd43 	bl	800446c <SSD1306_GotoXY>
			SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 80029e6:	2201      	movs	r2, #1
 80029e8:	4921      	ldr	r1, [pc, #132]	; (8002a70 <BMS_ScreenMode_RUN+0x18c>)
 80029ea:	481f      	ldr	r0, [pc, #124]	; (8002a68 <BMS_ScreenMode_RUN+0x184>)
 80029ec:	f001 fdd4 	bl	8004598 <SSD1306_Puts>
 80029f0:	e07e      	b.n	8002af0 <BMS_ScreenMode_RUN+0x20c>
		}
		else if(BATT_State==STATE_DISCHARGE)
 80029f2:	4b2f      	ldr	r3, [pc, #188]	; (8002ab0 <BMS_ScreenMode_RUN+0x1cc>)
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d114      	bne.n	8002a24 <BMS_ScreenMode_RUN+0x140>
		{
			sprintf(pesan,"BMS-RUN (Discharge)");
 80029fa:	4a1b      	ldr	r2, [pc, #108]	; (8002a68 <BMS_ScreenMode_RUN+0x184>)
 80029fc:	4b2e      	ldr	r3, [pc, #184]	; (8002ab8 <BMS_ScreenMode_RUN+0x1d4>)
 80029fe:	4615      	mov	r5, r2
 8002a00:	461c      	mov	r4, r3
 8002a02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a04:	6028      	str	r0, [r5, #0]
 8002a06:	6069      	str	r1, [r5, #4]
 8002a08:	60aa      	str	r2, [r5, #8]
 8002a0a:	60eb      	str	r3, [r5, #12]
 8002a0c:	6820      	ldr	r0, [r4, #0]
 8002a0e:	6128      	str	r0, [r5, #16]
			SSD1306_GotoXY(0,0);
 8002a10:	2100      	movs	r1, #0
 8002a12:	2000      	movs	r0, #0
 8002a14:	f001 fd2a 	bl	800446c <SSD1306_GotoXY>
			SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 8002a18:	2201      	movs	r2, #1
 8002a1a:	4915      	ldr	r1, [pc, #84]	; (8002a70 <BMS_ScreenMode_RUN+0x18c>)
 8002a1c:	4812      	ldr	r0, [pc, #72]	; (8002a68 <BMS_ScreenMode_RUN+0x184>)
 8002a1e:	f001 fdbb 	bl	8004598 <SSD1306_Puts>
 8002a22:	e065      	b.n	8002af0 <BMS_ScreenMode_RUN+0x20c>
		}
		else if(BATT_State==STATE_FULL_CHARGE_DISCHARGE)
 8002a24:	4b22      	ldr	r3, [pc, #136]	; (8002ab0 <BMS_ScreenMode_RUN+0x1cc>)
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	2b03      	cmp	r3, #3
 8002a2a:	d149      	bne.n	8002ac0 <BMS_ScreenMode_RUN+0x1dc>
		{
			sprintf(pesan,"BMS-RUN (Full C/D)");
 8002a2c:	4a0e      	ldr	r2, [pc, #56]	; (8002a68 <BMS_ScreenMode_RUN+0x184>)
 8002a2e:	4b23      	ldr	r3, [pc, #140]	; (8002abc <BMS_ScreenMode_RUN+0x1d8>)
 8002a30:	4615      	mov	r5, r2
 8002a32:	461c      	mov	r4, r3
 8002a34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a36:	6028      	str	r0, [r5, #0]
 8002a38:	6069      	str	r1, [r5, #4]
 8002a3a:	60aa      	str	r2, [r5, #8]
 8002a3c:	60eb      	str	r3, [r5, #12]
 8002a3e:	8823      	ldrh	r3, [r4, #0]
 8002a40:	78a2      	ldrb	r2, [r4, #2]
 8002a42:	822b      	strh	r3, [r5, #16]
 8002a44:	4613      	mov	r3, r2
 8002a46:	74ab      	strb	r3, [r5, #18]
			SSD1306_GotoXY(0,0);
 8002a48:	2100      	movs	r1, #0
 8002a4a:	2000      	movs	r0, #0
 8002a4c:	f001 fd0e 	bl	800446c <SSD1306_GotoXY>
			SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 8002a50:	2201      	movs	r2, #1
 8002a52:	4907      	ldr	r1, [pc, #28]	; (8002a70 <BMS_ScreenMode_RUN+0x18c>)
 8002a54:	4804      	ldr	r0, [pc, #16]	; (8002a68 <BMS_ScreenMode_RUN+0x184>)
 8002a56:	f001 fd9f 	bl	8004598 <SSD1306_Puts>
 8002a5a:	e049      	b.n	8002af0 <BMS_ScreenMode_RUN+0x20c>
 8002a5c:	20000900 	.word	0x20000900
 8002a60:	20000b74 	.word	0x20000b74
 8002a64:	20000960 	.word	0x20000960
 8002a68:	20000b78 	.word	0x20000b78
 8002a6c:	0800ca68 	.word	0x0800ca68
 8002a70:	2000000c 	.word	0x2000000c
 8002a74:	0800ca7c 	.word	0x0800ca7c
 8002a78:	40011000 	.word	0x40011000
 8002a7c:	20001044 	.word	0x20001044
 8002a80:	20001064 	.word	0x20001064
 8002a84:	20001090 	.word	0x20001090
 8002a88:	20000c3d 	.word	0x20000c3d
 8002a8c:	20001065 	.word	0x20001065
 8002a90:	200014a1 	.word	0x200014a1
 8002a94:	20001074 	.word	0x20001074
 8002a98:	20001088 	.word	0x20001088
 8002a9c:	20000c3e 	.word	0x20000c3e
 8002aa0:	2000102c 	.word	0x2000102c
 8002aa4:	20000c3c 	.word	0x20000c3c
 8002aa8:	200010b4 	.word	0x200010b4
 8002aac:	200010b0 	.word	0x200010b0
 8002ab0:	20000966 	.word	0x20000966
 8002ab4:	0800ca88 	.word	0x0800ca88
 8002ab8:	0800ca9c 	.word	0x0800ca9c
 8002abc:	0800cab0 	.word	0x0800cab0
		}
		else if(BATT_State==STATE_STANDBY)
 8002ac0:	4b74      	ldr	r3, [pc, #464]	; (8002c94 <BMS_ScreenMode_RUN+0x3b0>)
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d113      	bne.n	8002af0 <BMS_ScreenMode_RUN+0x20c>
		{
			sprintf(pesan,"BMS-RUN (Open)");
 8002ac8:	4a73      	ldr	r2, [pc, #460]	; (8002c98 <BMS_ScreenMode_RUN+0x3b4>)
 8002aca:	4b74      	ldr	r3, [pc, #464]	; (8002c9c <BMS_ScreenMode_RUN+0x3b8>)
 8002acc:	4614      	mov	r4, r2
 8002ace:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002ad0:	6020      	str	r0, [r4, #0]
 8002ad2:	6061      	str	r1, [r4, #4]
 8002ad4:	60a2      	str	r2, [r4, #8]
 8002ad6:	881a      	ldrh	r2, [r3, #0]
 8002ad8:	789b      	ldrb	r3, [r3, #2]
 8002ada:	81a2      	strh	r2, [r4, #12]
 8002adc:	73a3      	strb	r3, [r4, #14]
			SSD1306_GotoXY(0,0);
 8002ade:	2100      	movs	r1, #0
 8002ae0:	2000      	movs	r0, #0
 8002ae2:	f001 fcc3 	bl	800446c <SSD1306_GotoXY>
			SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	496d      	ldr	r1, [pc, #436]	; (8002ca0 <BMS_ScreenMode_RUN+0x3bc>)
 8002aea:	486b      	ldr	r0, [pc, #428]	; (8002c98 <BMS_ScreenMode_RUN+0x3b4>)
 8002aec:	f001 fd54 	bl	8004598 <SSD1306_Puts>
		}

		sprintf(pesan,"V=%6.2f I=%6.2f",VBATT,IBATT);
 8002af0:	4b6c      	ldr	r3, [pc, #432]	; (8002ca4 <BMS_ScreenMode_RUN+0x3c0>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7fd fc97 	bl	8000428 <__aeabi_f2d>
 8002afa:	4605      	mov	r5, r0
 8002afc:	460e      	mov	r6, r1
 8002afe:	4b6a      	ldr	r3, [pc, #424]	; (8002ca8 <BMS_ScreenMode_RUN+0x3c4>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7fd fc90 	bl	8000428 <__aeabi_f2d>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	460c      	mov	r4, r1
 8002b0c:	e9cd 3400 	strd	r3, r4, [sp]
 8002b10:	462a      	mov	r2, r5
 8002b12:	4633      	mov	r3, r6
 8002b14:	4965      	ldr	r1, [pc, #404]	; (8002cac <BMS_ScreenMode_RUN+0x3c8>)
 8002b16:	4860      	ldr	r0, [pc, #384]	; (8002c98 <BMS_ScreenMode_RUN+0x3b4>)
 8002b18:	f008 f970 	bl	800adfc <siprintf>
		SSD1306_GotoXY(0,10);
 8002b1c:	210a      	movs	r1, #10
 8002b1e:	2000      	movs	r0, #0
 8002b20:	f001 fca4 	bl	800446c <SSD1306_GotoXY>
		SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 8002b24:	2201      	movs	r2, #1
 8002b26:	495e      	ldr	r1, [pc, #376]	; (8002ca0 <BMS_ScreenMode_RUN+0x3bc>)
 8002b28:	485b      	ldr	r0, [pc, #364]	; (8002c98 <BMS_ScreenMode_RUN+0x3b4>)
 8002b2a:	f001 fd35 	bl	8004598 <SSD1306_Puts>
		sprintf(pesan,"T=%3.0f|%3.0f|%3.0f|%3.0f",Suhu_T1,Suhu_T2,Suhu_T3,Suhu_T4);
 8002b2e:	4b60      	ldr	r3, [pc, #384]	; (8002cb0 <BMS_ScreenMode_RUN+0x3cc>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7fd fc78 	bl	8000428 <__aeabi_f2d>
 8002b38:	4682      	mov	sl, r0
 8002b3a:	468b      	mov	fp, r1
 8002b3c:	4b5d      	ldr	r3, [pc, #372]	; (8002cb4 <BMS_ScreenMode_RUN+0x3d0>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7fd fc71 	bl	8000428 <__aeabi_f2d>
 8002b46:	4604      	mov	r4, r0
 8002b48:	460d      	mov	r5, r1
 8002b4a:	4b5b      	ldr	r3, [pc, #364]	; (8002cb8 <BMS_ScreenMode_RUN+0x3d4>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7fd fc6a 	bl	8000428 <__aeabi_f2d>
 8002b54:	4680      	mov	r8, r0
 8002b56:	4689      	mov	r9, r1
 8002b58:	4b58      	ldr	r3, [pc, #352]	; (8002cbc <BMS_ScreenMode_RUN+0x3d8>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7fd fc63 	bl	8000428 <__aeabi_f2d>
 8002b62:	4602      	mov	r2, r0
 8002b64:	460b      	mov	r3, r1
 8002b66:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002b6a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002b6e:	e9cd 4500 	strd	r4, r5, [sp]
 8002b72:	4652      	mov	r2, sl
 8002b74:	465b      	mov	r3, fp
 8002b76:	4952      	ldr	r1, [pc, #328]	; (8002cc0 <BMS_ScreenMode_RUN+0x3dc>)
 8002b78:	4847      	ldr	r0, [pc, #284]	; (8002c98 <BMS_ScreenMode_RUN+0x3b4>)
 8002b7a:	f008 f93f 	bl	800adfc <siprintf>
		SSD1306_GotoXY(0,20);
 8002b7e:	2114      	movs	r1, #20
 8002b80:	2000      	movs	r0, #0
 8002b82:	f001 fc73 	bl	800446c <SSD1306_GotoXY>
		SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 8002b86:	2201      	movs	r2, #1
 8002b88:	4945      	ldr	r1, [pc, #276]	; (8002ca0 <BMS_ScreenMode_RUN+0x3bc>)
 8002b8a:	4843      	ldr	r0, [pc, #268]	; (8002c98 <BMS_ScreenMode_RUN+0x3b4>)
 8002b8c:	f001 fd04 	bl	8004598 <SSD1306_Puts>
		sprintf(pesan,"C=%5.1f%c -- %d",Pack_SOC,'%',BMS_mode);
 8002b90:	4b4c      	ldr	r3, [pc, #304]	; (8002cc4 <BMS_ScreenMode_RUN+0x3e0>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7fd fc47 	bl	8000428 <__aeabi_f2d>
 8002b9a:	460a      	mov	r2, r1
 8002b9c:	4601      	mov	r1, r0
 8002b9e:	4b4a      	ldr	r3, [pc, #296]	; (8002cc8 <BMS_ScreenMode_RUN+0x3e4>)
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	9301      	str	r3, [sp, #4]
 8002ba4:	2325      	movs	r3, #37	; 0x25
 8002ba6:	9300      	str	r3, [sp, #0]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	460a      	mov	r2, r1
 8002bac:	4947      	ldr	r1, [pc, #284]	; (8002ccc <BMS_ScreenMode_RUN+0x3e8>)
 8002bae:	483a      	ldr	r0, [pc, #232]	; (8002c98 <BMS_ScreenMode_RUN+0x3b4>)
 8002bb0:	f008 f924 	bl	800adfc <siprintf>
		SSD1306_GotoXY(0,30);
 8002bb4:	211e      	movs	r1, #30
 8002bb6:	2000      	movs	r0, #0
 8002bb8:	f001 fc58 	bl	800446c <SSD1306_GotoXY>
		SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	4938      	ldr	r1, [pc, #224]	; (8002ca0 <BMS_ScreenMode_RUN+0x3bc>)
 8002bc0:	4835      	ldr	r0, [pc, #212]	; (8002c98 <BMS_ScreenMode_RUN+0x3b4>)
 8002bc2:	f001 fce9 	bl	8004598 <SSD1306_Puts>
		sprintf(pesan,"B=%5d, %5.2f",balance_status,persen_imbalance);
 8002bc6:	4b42      	ldr	r3, [pc, #264]	; (8002cd0 <BMS_ScreenMode_RUN+0x3ec>)
 8002bc8:	881b      	ldrh	r3, [r3, #0]
 8002bca:	461d      	mov	r5, r3
 8002bcc:	4b41      	ldr	r3, [pc, #260]	; (8002cd4 <BMS_ScreenMode_RUN+0x3f0>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7fd fc29 	bl	8000428 <__aeabi_f2d>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	460c      	mov	r4, r1
 8002bda:	e9cd 3400 	strd	r3, r4, [sp]
 8002bde:	462a      	mov	r2, r5
 8002be0:	493d      	ldr	r1, [pc, #244]	; (8002cd8 <BMS_ScreenMode_RUN+0x3f4>)
 8002be2:	482d      	ldr	r0, [pc, #180]	; (8002c98 <BMS_ScreenMode_RUN+0x3b4>)
 8002be4:	f008 f90a 	bl	800adfc <siprintf>
		SSD1306_GotoXY(0,40);
 8002be8:	2128      	movs	r1, #40	; 0x28
 8002bea:	2000      	movs	r0, #0
 8002bec:	f001 fc3e 	bl	800446c <SSD1306_GotoXY>
		SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	492b      	ldr	r1, [pc, #172]	; (8002ca0 <BMS_ScreenMode_RUN+0x3bc>)
 8002bf4:	4828      	ldr	r0, [pc, #160]	; (8002c98 <BMS_ScreenMode_RUN+0x3b4>)
 8002bf6:	f001 fccf 	bl	8004598 <SSD1306_Puts>


		sprintf(pesan,"%d-%d -- %4.0f-%4.0f",fault_code,last_fault_code,T_I_Over_trip,T_I_Over_trip_cycle);
 8002bfa:	4b38      	ldr	r3, [pc, #224]	; (8002cdc <BMS_ScreenMode_RUN+0x3f8>)
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	461e      	mov	r6, r3
 8002c00:	4b37      	ldr	r3, [pc, #220]	; (8002ce0 <BMS_ScreenMode_RUN+0x3fc>)
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	4698      	mov	r8, r3
 8002c06:	4b37      	ldr	r3, [pc, #220]	; (8002ce4 <BMS_ScreenMode_RUN+0x400>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7fd fc0c 	bl	8000428 <__aeabi_f2d>
 8002c10:	4604      	mov	r4, r0
 8002c12:	460d      	mov	r5, r1
 8002c14:	4b34      	ldr	r3, [pc, #208]	; (8002ce8 <BMS_ScreenMode_RUN+0x404>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7fd fc05 	bl	8000428 <__aeabi_f2d>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	460b      	mov	r3, r1
 8002c22:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002c26:	e9cd 4500 	strd	r4, r5, [sp]
 8002c2a:	4643      	mov	r3, r8
 8002c2c:	4632      	mov	r2, r6
 8002c2e:	492f      	ldr	r1, [pc, #188]	; (8002cec <BMS_ScreenMode_RUN+0x408>)
 8002c30:	4819      	ldr	r0, [pc, #100]	; (8002c98 <BMS_ScreenMode_RUN+0x3b4>)
 8002c32:	f008 f8e3 	bl	800adfc <siprintf>
		SSD1306_GotoXY(0,50);
 8002c36:	2132      	movs	r1, #50	; 0x32
 8002c38:	2000      	movs	r0, #0
 8002c3a:	f001 fc17 	bl	800446c <SSD1306_GotoXY>
		SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 8002c3e:	2201      	movs	r2, #1
 8002c40:	4917      	ldr	r1, [pc, #92]	; (8002ca0 <BMS_ScreenMode_RUN+0x3bc>)
 8002c42:	4815      	ldr	r0, [pc, #84]	; (8002c98 <BMS_ScreenMode_RUN+0x3b4>)
 8002c44:	f001 fca8 	bl	8004598 <SSD1306_Puts>


		SSD1306_UpdateScreen();
 8002c48:	f001 fb6c 	bl	8004324 <SSD1306_UpdateScreen>

		if(BMS_mode==0) Batt_Open_Mode();
 8002c4c:	4b1e      	ldr	r3, [pc, #120]	; (8002cc8 <BMS_ScreenMode_RUN+0x3e4>)
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d102      	bne.n	8002c5a <BMS_ScreenMode_RUN+0x376>
 8002c54:	f7fe fbc2 	bl	80013dc <Batt_Open_Mode>
 8002c58:	e013      	b.n	8002c82 <BMS_ScreenMode_RUN+0x39e>
		else if(BMS_mode==1) Batt_Discharge_Mode();
 8002c5a:	4b1b      	ldr	r3, [pc, #108]	; (8002cc8 <BMS_ScreenMode_RUN+0x3e4>)
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d102      	bne.n	8002c68 <BMS_ScreenMode_RUN+0x384>
 8002c62:	f7fe fa9b 	bl	800119c <Batt_Discharge_Mode>
 8002c66:	e00c      	b.n	8002c82 <BMS_ScreenMode_RUN+0x39e>
		else if(BMS_mode==2) Batt_Charge_Mode();
 8002c68:	4b17      	ldr	r3, [pc, #92]	; (8002cc8 <BMS_ScreenMode_RUN+0x3e4>)
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	d102      	bne.n	8002c76 <BMS_ScreenMode_RUN+0x392>
 8002c70:	f7fe faf0 	bl	8001254 <Batt_Charge_Mode>
 8002c74:	e005      	b.n	8002c82 <BMS_ScreenMode_RUN+0x39e>
		else if(BMS_mode==3) Batt_Full_CD_Mode();
 8002c76:	4b14      	ldr	r3, [pc, #80]	; (8002cc8 <BMS_ScreenMode_RUN+0x3e4>)
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	2b03      	cmp	r3, #3
 8002c7c:	d101      	bne.n	8002c82 <BMS_ScreenMode_RUN+0x39e>
 8002c7e:	f7fe fb3f 	bl	8001300 <Batt_Full_CD_Mode>

	}

	HAL_Delay(1);
 8002c82:	2001      	movs	r0, #1
 8002c84:	f003 fdd8 	bl	8006838 <HAL_Delay>
}
 8002c88:	bf00      	nop
 8002c8a:	3704      	adds	r7, #4
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c92:	bf00      	nop
 8002c94:	20000966 	.word	0x20000966
 8002c98:	20000b78 	.word	0x20000b78
 8002c9c:	0800cac4 	.word	0x0800cac4
 8002ca0:	2000000c 	.word	0x2000000c
 8002ca4:	20001048 	.word	0x20001048
 8002ca8:	2000105c 	.word	0x2000105c
 8002cac:	0800cad4 	.word	0x0800cad4
 8002cb0:	20001070 	.word	0x20001070
 8002cb4:	200014a4 	.word	0x200014a4
 8002cb8:	2000104c 	.word	0x2000104c
 8002cbc:	2000109c 	.word	0x2000109c
 8002cc0:	0800cae4 	.word	0x0800cae4
 8002cc4:	20000b98 	.word	0x20000b98
 8002cc8:	20000b94 	.word	0x20000b94
 8002ccc:	0800cb00 	.word	0x0800cb00
 8002cd0:	20000ba2 	.word	0x20000ba2
 8002cd4:	20000b6c 	.word	0x20000b6c
 8002cd8:	0800cb10 	.word	0x0800cb10
 8002cdc:	2000106c 	.word	0x2000106c
 8002ce0:	200014a0 	.word	0x200014a0
 8002ce4:	20001030 	.word	0x20001030
 8002ce8:	200010a0 	.word	0x200010a0
 8002cec:	0800cb20 	.word	0x0800cb20

08002cf0 <BMS_ScreenMode_Locked_Ship>:

void BMS_ScreenMode_Locked_Ship(void)
{
 8002cf0:	b5b0      	push	{r4, r5, r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
	 Flag_Battery_Locked_for_Ship=1;
 8002cf4:	4b1b      	ldr	r3, [pc, #108]	; (8002d64 <BMS_ScreenMode_Locked_Ship+0x74>)
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	701a      	strb	r2, [r3, #0]
	 Flag_Force_Balance=0;
 8002cfa:	4b1b      	ldr	r3, [pc, #108]	; (8002d68 <BMS_ScreenMode_Locked_Ship+0x78>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	701a      	strb	r2, [r3, #0]

	 SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002d00:	2000      	movs	r0, #0
 8002d02:	f001 fb3d 	bl	8004380 <SSD1306_Fill>
	 sprintf(pesan,"BMS - Gen.V2");
 8002d06:	4a19      	ldr	r2, [pc, #100]	; (8002d6c <BMS_ScreenMode_Locked_Ship+0x7c>)
 8002d08:	4b19      	ldr	r3, [pc, #100]	; (8002d70 <BMS_ScreenMode_Locked_Ship+0x80>)
 8002d0a:	4614      	mov	r4, r2
 8002d0c:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002d0e:	6020      	str	r0, [r4, #0]
 8002d10:	6061      	str	r1, [r4, #4]
 8002d12:	60a2      	str	r2, [r4, #8]
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	7323      	strb	r3, [r4, #12]
	 SSD1306_GotoXY(20,18);
 8002d18:	2112      	movs	r1, #18
 8002d1a:	2014      	movs	r0, #20
 8002d1c:	f001 fba6 	bl	800446c <SSD1306_GotoXY>
	 SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 8002d20:	2201      	movs	r2, #1
 8002d22:	4914      	ldr	r1, [pc, #80]	; (8002d74 <BMS_ScreenMode_Locked_Ship+0x84>)
 8002d24:	4811      	ldr	r0, [pc, #68]	; (8002d6c <BMS_ScreenMode_Locked_Ship+0x7c>)
 8002d26:	f001 fc37 	bl	8004598 <SSD1306_Puts>

	 sprintf(pesan,"Pack Ready Shipped");
 8002d2a:	4a10      	ldr	r2, [pc, #64]	; (8002d6c <BMS_ScreenMode_Locked_Ship+0x7c>)
 8002d2c:	4b12      	ldr	r3, [pc, #72]	; (8002d78 <BMS_ScreenMode_Locked_Ship+0x88>)
 8002d2e:	4615      	mov	r5, r2
 8002d30:	461c      	mov	r4, r3
 8002d32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d34:	6028      	str	r0, [r5, #0]
 8002d36:	6069      	str	r1, [r5, #4]
 8002d38:	60aa      	str	r2, [r5, #8]
 8002d3a:	60eb      	str	r3, [r5, #12]
 8002d3c:	8823      	ldrh	r3, [r4, #0]
 8002d3e:	78a2      	ldrb	r2, [r4, #2]
 8002d40:	822b      	strh	r3, [r5, #16]
 8002d42:	4613      	mov	r3, r2
 8002d44:	74ab      	strb	r3, [r5, #18]
	 SSD1306_GotoXY(0,38);
 8002d46:	2126      	movs	r1, #38	; 0x26
 8002d48:	2000      	movs	r0, #0
 8002d4a:	f001 fb8f 	bl	800446c <SSD1306_GotoXY>
	 SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 8002d4e:	2201      	movs	r2, #1
 8002d50:	4908      	ldr	r1, [pc, #32]	; (8002d74 <BMS_ScreenMode_Locked_Ship+0x84>)
 8002d52:	4806      	ldr	r0, [pc, #24]	; (8002d6c <BMS_ScreenMode_Locked_Ship+0x7c>)
 8002d54:	f001 fc20 	bl	8004598 <SSD1306_Puts>
	 SSD1306_UpdateScreen();
 8002d58:	f001 fae4 	bl	8004324 <SSD1306_UpdateScreen>
	 Batt_Open_Mode();
 8002d5c:	f7fe fb3e 	bl	80013dc <Batt_Open_Mode>
}
 8002d60:	bf00      	nop
 8002d62:	bdb0      	pop	{r4, r5, r7, pc}
 8002d64:	20000900 	.word	0x20000900
 8002d68:	20000b74 	.word	0x20000b74
 8002d6c:	20000b78 	.word	0x20000b78
 8002d70:	0800ca58 	.word	0x0800ca58
 8002d74:	2000000c 	.word	0x2000000c
 8002d78:	0800cb38 	.word	0x0800cb38

08002d7c <BMS_ScreenMode_ForceBalance>:

void BMS_ScreenMode_ForceBalance(void)
{
 8002d7c:	b598      	push	{r3, r4, r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
	Flag_Battery_Locked_for_Ship=0;
 8002d80:	4b21      	ldr	r3, [pc, #132]	; (8002e08 <BMS_ScreenMode_ForceBalance+0x8c>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	701a      	strb	r2, [r3, #0]
	Flag_Force_Balance=1;
 8002d86:	4b21      	ldr	r3, [pc, #132]	; (8002e0c <BMS_ScreenMode_ForceBalance+0x90>)
 8002d88:	2201      	movs	r2, #1
 8002d8a:	701a      	strb	r2, [r3, #0]

	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002d8c:	2000      	movs	r0, #0
 8002d8e:	f001 faf7 	bl	8004380 <SSD1306_Fill>
	sprintf(pesan,"BMS - Gen.V2");
 8002d92:	4a1f      	ldr	r2, [pc, #124]	; (8002e10 <BMS_ScreenMode_ForceBalance+0x94>)
 8002d94:	4b1f      	ldr	r3, [pc, #124]	; (8002e14 <BMS_ScreenMode_ForceBalance+0x98>)
 8002d96:	4614      	mov	r4, r2
 8002d98:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002d9a:	6020      	str	r0, [r4, #0]
 8002d9c:	6061      	str	r1, [r4, #4]
 8002d9e:	60a2      	str	r2, [r4, #8]
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	7323      	strb	r3, [r4, #12]
	SSD1306_GotoXY(20,0);
 8002da4:	2100      	movs	r1, #0
 8002da6:	2014      	movs	r0, #20
 8002da8:	f001 fb60 	bl	800446c <SSD1306_GotoXY>
	SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 8002dac:	2201      	movs	r2, #1
 8002dae:	491a      	ldr	r1, [pc, #104]	; (8002e18 <BMS_ScreenMode_ForceBalance+0x9c>)
 8002db0:	4817      	ldr	r0, [pc, #92]	; (8002e10 <BMS_ScreenMode_ForceBalance+0x94>)
 8002db2:	f001 fbf1 	bl	8004598 <SSD1306_Puts>

	sprintf(pesan,"Force Balance");
 8002db6:	4a16      	ldr	r2, [pc, #88]	; (8002e10 <BMS_ScreenMode_ForceBalance+0x94>)
 8002db8:	4b18      	ldr	r3, [pc, #96]	; (8002e1c <BMS_ScreenMode_ForceBalance+0xa0>)
 8002dba:	4614      	mov	r4, r2
 8002dbc:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002dbe:	6020      	str	r0, [r4, #0]
 8002dc0:	6061      	str	r1, [r4, #4]
 8002dc2:	60a2      	str	r2, [r4, #8]
 8002dc4:	881b      	ldrh	r3, [r3, #0]
 8002dc6:	81a3      	strh	r3, [r4, #12]
	SSD1306_GotoXY(0,10);
 8002dc8:	210a      	movs	r1, #10
 8002dca:	2000      	movs	r0, #0
 8002dcc:	f001 fb4e 	bl	800446c <SSD1306_GotoXY>
	SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	4911      	ldr	r1, [pc, #68]	; (8002e18 <BMS_ScreenMode_ForceBalance+0x9c>)
 8002dd4:	480e      	ldr	r0, [pc, #56]	; (8002e10 <BMS_ScreenMode_ForceBalance+0x94>)
 8002dd6:	f001 fbdf 	bl	8004598 <SSD1306_Puts>

	sprintf(pesan,"B=%5d",balance_status);
 8002dda:	4b11      	ldr	r3, [pc, #68]	; (8002e20 <BMS_ScreenMode_ForceBalance+0xa4>)
 8002ddc:	881b      	ldrh	r3, [r3, #0]
 8002dde:	461a      	mov	r2, r3
 8002de0:	4910      	ldr	r1, [pc, #64]	; (8002e24 <BMS_ScreenMode_ForceBalance+0xa8>)
 8002de2:	480b      	ldr	r0, [pc, #44]	; (8002e10 <BMS_ScreenMode_ForceBalance+0x94>)
 8002de4:	f008 f80a 	bl	800adfc <siprintf>
	SSD1306_GotoXY(0,40);
 8002de8:	2128      	movs	r1, #40	; 0x28
 8002dea:	2000      	movs	r0, #0
 8002dec:	f001 fb3e 	bl	800446c <SSD1306_GotoXY>
	SSD1306_Puts(pesan, &Font_7x10, SSD1306_COLOR_WHITE);
 8002df0:	2201      	movs	r2, #1
 8002df2:	4909      	ldr	r1, [pc, #36]	; (8002e18 <BMS_ScreenMode_ForceBalance+0x9c>)
 8002df4:	4806      	ldr	r0, [pc, #24]	; (8002e10 <BMS_ScreenMode_ForceBalance+0x94>)
 8002df6:	f001 fbcf 	bl	8004598 <SSD1306_Puts>

	SSD1306_UpdateScreen();
 8002dfa:	f001 fa93 	bl	8004324 <SSD1306_UpdateScreen>
	Batt_Open_Mode();
 8002dfe:	f7fe faed 	bl	80013dc <Batt_Open_Mode>
}
 8002e02:	bf00      	nop
 8002e04:	bd98      	pop	{r3, r4, r7, pc}
 8002e06:	bf00      	nop
 8002e08:	20000900 	.word	0x20000900
 8002e0c:	20000b74 	.word	0x20000b74
 8002e10:	20000b78 	.word	0x20000b78
 8002e14:	0800ca58 	.word	0x0800ca58
 8002e18:	2000000c 	.word	0x2000000c
 8002e1c:	0800cb4c 	.word	0x0800cb4c
 8002e20:	20000ba2 	.word	0x20000ba2
 8002e24:	0800cb5c 	.word	0x0800cb5c

08002e28 <Calc_vcell_tot>:

void Calc_vcell_tot(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
	for(ij=0,v_cell_tot=0;ij<15;ij++)
 8002e2c:	4b10      	ldr	r3, [pc, #64]	; (8002e70 <Calc_vcell_tot+0x48>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	601a      	str	r2, [r3, #0]
 8002e32:	4b10      	ldr	r3, [pc, #64]	; (8002e74 <Calc_vcell_tot+0x4c>)
 8002e34:	f04f 0200 	mov.w	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]
 8002e3a:	e013      	b.n	8002e64 <Calc_vcell_tot+0x3c>
	{
		v_cell_tot+=vcell_15data[ij];
 8002e3c:	4b0c      	ldr	r3, [pc, #48]	; (8002e70 <Calc_vcell_tot+0x48>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a0d      	ldr	r2, [pc, #52]	; (8002e78 <Calc_vcell_tot+0x50>)
 8002e42:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002e46:	4b0b      	ldr	r3, [pc, #44]	; (8002e74 <Calc_vcell_tot+0x4c>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	4610      	mov	r0, r2
 8002e4e:	f7fd fe91 	bl	8000b74 <__addsf3>
 8002e52:	4603      	mov	r3, r0
 8002e54:	461a      	mov	r2, r3
 8002e56:	4b07      	ldr	r3, [pc, #28]	; (8002e74 <Calc_vcell_tot+0x4c>)
 8002e58:	601a      	str	r2, [r3, #0]
	for(ij=0,v_cell_tot=0;ij<15;ij++)
 8002e5a:	4b05      	ldr	r3, [pc, #20]	; (8002e70 <Calc_vcell_tot+0x48>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	3301      	adds	r3, #1
 8002e60:	4a03      	ldr	r2, [pc, #12]	; (8002e70 <Calc_vcell_tot+0x48>)
 8002e62:	6013      	str	r3, [r2, #0]
 8002e64:	4b02      	ldr	r3, [pc, #8]	; (8002e70 <Calc_vcell_tot+0x48>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2b0e      	cmp	r3, #14
 8002e6a:	dde7      	ble.n	8002e3c <Calc_vcell_tot+0x14>
	}
}
 8002e6c:	bf00      	nop
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	200008e8 	.word	0x200008e8
 8002e74:	20000b70 	.word	0x20000b70
 8002e78:	20000924 	.word	0x20000924

08002e7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002e80:	bf00      	nop
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bc80      	pop	{r7}
 8002e86:	4770      	bx	lr

08002e88 <ltc6812_GPIO_Config>:
void ltc6812_GPIO_Config(void);
void ltc6812_SPIInit(void);
void ltc6812_Delay(volatile uint32_t nCount);

void ltc6812_GPIO_Config(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b088      	sub	sp, #32
 8002e8c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable GPIO clocks */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002e8e:	4b2a      	ldr	r3, [pc, #168]	; (8002f38 <ltc6812_GPIO_Config+0xb0>)
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	4a29      	ldr	r2, [pc, #164]	; (8002f38 <ltc6812_GPIO_Config+0xb0>)
 8002e94:	f043 0304 	orr.w	r3, r3, #4
 8002e98:	6193      	str	r3, [r2, #24]
 8002e9a:	4b27      	ldr	r3, [pc, #156]	; (8002f38 <ltc6812_GPIO_Config+0xb0>)
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	f003 0304 	and.w	r3, r3, #4
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002ea6:	4b24      	ldr	r3, [pc, #144]	; (8002f38 <ltc6812_GPIO_Config+0xb0>)
 8002ea8:	699b      	ldr	r3, [r3, #24]
 8002eaa:	4a23      	ldr	r2, [pc, #140]	; (8002f38 <ltc6812_GPIO_Config+0xb0>)
 8002eac:	f043 0308 	orr.w	r3, r3, #8
 8002eb0:	6193      	str	r3, [r2, #24]
 8002eb2:	4b21      	ldr	r3, [pc, #132]	; (8002f38 <ltc6812_GPIO_Config+0xb0>)
 8002eb4:	699b      	ldr	r3, [r3, #24]
 8002eb6:	f003 0308 	and.w	r3, r3, #8
 8002eba:	60bb      	str	r3, [r7, #8]
 8002ebc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002ebe:	4b1e      	ldr	r3, [pc, #120]	; (8002f38 <ltc6812_GPIO_Config+0xb0>)
 8002ec0:	699b      	ldr	r3, [r3, #24]
 8002ec2:	4a1d      	ldr	r2, [pc, #116]	; (8002f38 <ltc6812_GPIO_Config+0xb0>)
 8002ec4:	f043 0310 	orr.w	r3, r3, #16
 8002ec8:	6193      	str	r3, [r2, #24]
 8002eca:	4b1b      	ldr	r3, [pc, #108]	; (8002f38 <ltc6812_GPIO_Config+0xb0>)
 8002ecc:	699b      	ldr	r3, [r3, #24]
 8002ece:	f003 0310 	and.w	r3, r3, #16
 8002ed2:	607b      	str	r3, [r7, #4]
 8002ed4:	687b      	ldr	r3, [r7, #4]

	GPIO_InitStructure.Pin       = ltc6812_CS_PIN;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode      = GPIO_MODE_OUTPUT_PP;
 8002eda:	2301      	movs	r3, #1
 8002edc:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull      = GPIO_NOPULL;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(ltc6812_CS_PORT, &GPIO_InitStructure);
 8002ee6:	f107 0310 	add.w	r3, r7, #16
 8002eea:	4619      	mov	r1, r3
 8002eec:	4813      	ldr	r0, [pc, #76]	; (8002f3c <ltc6812_GPIO_Config+0xb4>)
 8002eee:	f005 f9f1 	bl	80082d4 <HAL_GPIO_Init>

	GPIO_InitStructure.Pin = ltc6812_SCK_PIN;
 8002ef2:	2308      	movs	r3, #8
 8002ef4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(ltc6812_SCK_PORT, &GPIO_InitStructure);
 8002ef6:	f107 0310 	add.w	r3, r7, #16
 8002efa:	4619      	mov	r1, r3
 8002efc:	480f      	ldr	r0, [pc, #60]	; (8002f3c <ltc6812_GPIO_Config+0xb4>)
 8002efe:	f005 f9e9 	bl	80082d4 <HAL_GPIO_Init>

	GPIO_InitStructure.Pin = ltc6812_MOSI_PIN;
 8002f02:	2320      	movs	r3, #32
 8002f04:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(ltc6812_MOSI_PORT, &GPIO_InitStructure);
 8002f06:	f107 0310 	add.w	r3, r7, #16
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	480b      	ldr	r0, [pc, #44]	; (8002f3c <ltc6812_GPIO_Config+0xb4>)
 8002f0e:	f005 f9e1 	bl	80082d4 <HAL_GPIO_Init>

	

	GPIO_InitStructure.Pin       = ltc6812_MISO_PIN;
 8002f12:	2310      	movs	r3, #16
 8002f14:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode      = GPIO_MODE_INPUT;
 8002f16:	2300      	movs	r3, #0
 8002f18:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull      = GPIO_NOPULL;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(ltc6812_MISO_PORT, &GPIO_InitStructure);
 8002f22:	f107 0310 	add.w	r3, r7, #16
 8002f26:	4619      	mov	r1, r3
 8002f28:	4804      	ldr	r0, [pc, #16]	; (8002f3c <ltc6812_GPIO_Config+0xb4>)
 8002f2a:	f005 f9d3 	bl	80082d4 <HAL_GPIO_Init>
}
 8002f2e:	bf00      	nop
 8002f30:	3720      	adds	r7, #32
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	40021000 	.word	0x40021000
 8002f3c:	40010c00 	.word	0x40010c00

08002f40 <ltc6812_SPIInit>:

void ltc6812_SPIInit(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0

	ltc6812_CS_SET(ltc6812_CS_PIN);
 8002f44:	2201      	movs	r2, #1
 8002f46:	2101      	movs	r1, #1
 8002f48:	482a      	ldr	r0, [pc, #168]	; (8002ff4 <ltc6812_SPIInit+0xb4>)
 8002f4a:	f005 fb34 	bl	80085b6 <HAL_GPIO_WritePin>
	ltc6812_RESET_HIGH;
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f54:	4828      	ldr	r0, [pc, #160]	; (8002ff8 <ltc6812_SPIInit+0xb8>)
 8002f56:	f005 fb2e 	bl	80085b6 <HAL_GPIO_WritePin>
	ltc6812_Delay(10);
 8002f5a:	200a      	movs	r0, #10
 8002f5c:	f000 f84e 	bl	8002ffc <ltc6812_Delay>
	ltc6812_RESET_LOW;
 8002f60:	2200      	movs	r2, #0
 8002f62:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f66:	4824      	ldr	r0, [pc, #144]	; (8002ff8 <ltc6812_SPIInit+0xb8>)
 8002f68:	f005 fb25 	bl	80085b6 <HAL_GPIO_WritePin>
	ltc6812_Delay(2000);
 8002f6c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002f70:	f000 f844 	bl	8002ffc <ltc6812_Delay>
	ltc6812_RESET_HIGH;
 8002f74:	2201      	movs	r2, #1
 8002f76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f7a:	481f      	ldr	r0, [pc, #124]	; (8002ff8 <ltc6812_SPIInit+0xb8>)
 8002f7c:	f005 fb1b 	bl	80085b6 <HAL_GPIO_WritePin>
	ltc6812_Delay(10);
 8002f80:	200a      	movs	r0, #10
 8002f82:	f000 f83b 	bl	8002ffc <ltc6812_Delay>

	//toggle CS 3 times to enter SPI Mode
	ltc6812_CS_RESET(ltc6812_CS_PIN);
 8002f86:	2200      	movs	r2, #0
 8002f88:	2101      	movs	r1, #1
 8002f8a:	481a      	ldr	r0, [pc, #104]	; (8002ff4 <ltc6812_SPIInit+0xb4>)
 8002f8c:	f005 fb13 	bl	80085b6 <HAL_GPIO_WritePin>
	ltc6812_Delay(100);
 8002f90:	2064      	movs	r0, #100	; 0x64
 8002f92:	f000 f833 	bl	8002ffc <ltc6812_Delay>
	ltc6812_CS_SET(ltc6812_CS_PIN);
 8002f96:	2201      	movs	r2, #1
 8002f98:	2101      	movs	r1, #1
 8002f9a:	4816      	ldr	r0, [pc, #88]	; (8002ff4 <ltc6812_SPIInit+0xb4>)
 8002f9c:	f005 fb0b 	bl	80085b6 <HAL_GPIO_WritePin>
	ltc6812_Delay(100);
 8002fa0:	2064      	movs	r0, #100	; 0x64
 8002fa2:	f000 f82b 	bl	8002ffc <ltc6812_Delay>
	ltc6812_CS_RESET(ltc6812_CS_PIN);
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	2101      	movs	r1, #1
 8002faa:	4812      	ldr	r0, [pc, #72]	; (8002ff4 <ltc6812_SPIInit+0xb4>)
 8002fac:	f005 fb03 	bl	80085b6 <HAL_GPIO_WritePin>
	ltc6812_Delay(100);
 8002fb0:	2064      	movs	r0, #100	; 0x64
 8002fb2:	f000 f823 	bl	8002ffc <ltc6812_Delay>
	ltc6812_CS_SET(ltc6812_CS_PIN);
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	2101      	movs	r1, #1
 8002fba:	480e      	ldr	r0, [pc, #56]	; (8002ff4 <ltc6812_SPIInit+0xb4>)
 8002fbc:	f005 fafb 	bl	80085b6 <HAL_GPIO_WritePin>
	ltc6812_Delay(100);
 8002fc0:	2064      	movs	r0, #100	; 0x64
 8002fc2:	f000 f81b 	bl	8002ffc <ltc6812_Delay>
	ltc6812_CS_RESET(ltc6812_CS_PIN);
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	2101      	movs	r1, #1
 8002fca:	480a      	ldr	r0, [pc, #40]	; (8002ff4 <ltc6812_SPIInit+0xb4>)
 8002fcc:	f005 faf3 	bl	80085b6 <HAL_GPIO_WritePin>
	ltc6812_Delay(100);
 8002fd0:	2064      	movs	r0, #100	; 0x64
 8002fd2:	f000 f813 	bl	8002ffc <ltc6812_Delay>
	ltc6812_CS_SET(ltc6812_CS_PIN);
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	2101      	movs	r1, #1
 8002fda:	4806      	ldr	r0, [pc, #24]	; (8002ff4 <ltc6812_SPIInit+0xb4>)
 8002fdc:	f005 faeb 	bl	80085b6 <HAL_GPIO_WritePin>
	ltc6812_Delay(100);
 8002fe0:	2064      	movs	r0, #100	; 0x64
 8002fe2:	f000 f80b 	bl	8002ffc <ltc6812_Delay>

	ltc6812_Delay(20000);
 8002fe6:	f644 6020 	movw	r0, #20000	; 0x4e20
 8002fea:	f000 f807 	bl	8002ffc <ltc6812_Delay>
}
 8002fee:	bf00      	nop
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40010c00 	.word	0x40010c00
 8002ff8:	40011000 	.word	0x40011000

08002ffc <ltc6812_Delay>:

void ltc6812_Delay(volatile uint32_t nCount)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
	while(nCount > 0) { nCount--; }
 8003004:	e002      	b.n	800300c <ltc6812_Delay+0x10>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	3b01      	subs	r3, #1
 800300a:	607b      	str	r3, [r7, #4]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1f9      	bne.n	8003006 <ltc6812_Delay+0xa>
}
 8003012:	bf00      	nop
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr

0800301c <ltc6812_Write8>:

void ltc6812_Write8(uint8_t out)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	4603      	mov	r3, r0
 8003024:	71fb      	strb	r3, [r7, #7]
	uint8_t i;

	//ltc6812_CS_SET(CS_Pin);
	//ltc6812_MOSI_RESET;
	ltc6812_SCK_RESET;
 8003026:	2200      	movs	r2, #0
 8003028:	2108      	movs	r1, #8
 800302a:	481a      	ldr	r0, [pc, #104]	; (8003094 <ltc6812_Write8+0x78>)
 800302c:	f005 fac3 	bl	80085b6 <HAL_GPIO_WritePin>
	//ltc6812_CS_RESET(CS_Pin);
	//ltc6812_Delay(10);
	for (i = 0; i < 8; i++) {
 8003030:	2300      	movs	r3, #0
 8003032:	73fb      	strb	r3, [r7, #15]
 8003034:	e027      	b.n	8003086 <ltc6812_Write8+0x6a>
		if ((out >> (7-i)) & 0x01) {
 8003036:	79fa      	ldrb	r2, [r7, #7]
 8003038:	7bfb      	ldrb	r3, [r7, #15]
 800303a:	f1c3 0307 	rsb	r3, r3, #7
 800303e:	fa42 f303 	asr.w	r3, r2, r3
 8003042:	f003 0301 	and.w	r3, r3, #1
 8003046:	2b00      	cmp	r3, #0
 8003048:	d005      	beq.n	8003056 <ltc6812_Write8+0x3a>
			ltc6812_MOSI_SET;
 800304a:	2201      	movs	r2, #1
 800304c:	2120      	movs	r1, #32
 800304e:	4811      	ldr	r0, [pc, #68]	; (8003094 <ltc6812_Write8+0x78>)
 8003050:	f005 fab1 	bl	80085b6 <HAL_GPIO_WritePin>
 8003054:	e004      	b.n	8003060 <ltc6812_Write8+0x44>
		} else {
			ltc6812_MOSI_RESET;
 8003056:	2200      	movs	r2, #0
 8003058:	2120      	movs	r1, #32
 800305a:	480e      	ldr	r0, [pc, #56]	; (8003094 <ltc6812_Write8+0x78>)
 800305c:	f005 faab 	bl	80085b6 <HAL_GPIO_WritePin>
		}
		ltc6812_Delay(10);
 8003060:	200a      	movs	r0, #10
 8003062:	f7ff ffcb 	bl	8002ffc <ltc6812_Delay>
		ltc6812_SCK_SET;
 8003066:	2201      	movs	r2, #1
 8003068:	2108      	movs	r1, #8
 800306a:	480a      	ldr	r0, [pc, #40]	; (8003094 <ltc6812_Write8+0x78>)
 800306c:	f005 faa3 	bl	80085b6 <HAL_GPIO_WritePin>
		ltc6812_Delay(10);
 8003070:	200a      	movs	r0, #10
 8003072:	f7ff ffc3 	bl	8002ffc <ltc6812_Delay>
		ltc6812_SCK_RESET;
 8003076:	2200      	movs	r2, #0
 8003078:	2108      	movs	r1, #8
 800307a:	4806      	ldr	r0, [pc, #24]	; (8003094 <ltc6812_Write8+0x78>)
 800307c:	f005 fa9b 	bl	80085b6 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++) {
 8003080:	7bfb      	ldrb	r3, [r7, #15]
 8003082:	3301      	adds	r3, #1
 8003084:	73fb      	strb	r3, [r7, #15]
 8003086:	7bfb      	ldrb	r3, [r7, #15]
 8003088:	2b07      	cmp	r3, #7
 800308a:	d9d4      	bls.n	8003036 <ltc6812_Write8+0x1a>
	}
}
 800308c:	bf00      	nop
 800308e:	3710      	adds	r7, #16
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	40010c00 	.word	0x40010c00

08003098 <ltc6812_Read8>:
		ltc6812_SCK_SET;
	}
}

uint8_t ltc6812_Read8()
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
	uint8_t i;
	uint8_t temp = 0;
 800309e:	2300      	movs	r3, #0
 80030a0:	71bb      	strb	r3, [r7, #6]
	//ltc6812_Delay(10);
	//ltc6812_CS_RESET(CS_Pin);
	ltc6812_MOSI_RESET;
 80030a2:	2200      	movs	r2, #0
 80030a4:	2120      	movs	r1, #32
 80030a6:	481e      	ldr	r0, [pc, #120]	; (8003120 <ltc6812_Read8+0x88>)
 80030a8:	f005 fa85 	bl	80085b6 <HAL_GPIO_WritePin>
	ltc6812_SCK_RESET;
 80030ac:	2200      	movs	r2, #0
 80030ae:	2108      	movs	r1, #8
 80030b0:	481b      	ldr	r0, [pc, #108]	; (8003120 <ltc6812_Read8+0x88>)
 80030b2:	f005 fa80 	bl	80085b6 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++) {
 80030b6:	2300      	movs	r3, #0
 80030b8:	71fb      	strb	r3, [r7, #7]
 80030ba:	e028      	b.n	800310e <ltc6812_Read8+0x76>
		ltc6812_Delay(10);
 80030bc:	200a      	movs	r0, #10
 80030be:	f7ff ff9d 	bl	8002ffc <ltc6812_Delay>
		ltc6812_SCK_SET;
 80030c2:	2201      	movs	r2, #1
 80030c4:	2108      	movs	r1, #8
 80030c6:	4816      	ldr	r0, [pc, #88]	; (8003120 <ltc6812_Read8+0x88>)
 80030c8:	f005 fa75 	bl	80085b6 <HAL_GPIO_WritePin>
		ltc6812_Delay(10);
 80030cc:	200a      	movs	r0, #10
 80030ce:	f7ff ff95 	bl	8002ffc <ltc6812_Delay>
		if (ltc6812_MISO == GPIO_PIN_SET) {
 80030d2:	2110      	movs	r1, #16
 80030d4:	4812      	ldr	r0, [pc, #72]	; (8003120 <ltc6812_Read8+0x88>)
 80030d6:	f005 fa57 	bl	8008588 <HAL_GPIO_ReadPin>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d10b      	bne.n	80030f8 <ltc6812_Read8+0x60>
			temp |= (1 << (7-i));
 80030e0:	79fb      	ldrb	r3, [r7, #7]
 80030e2:	f1c3 0307 	rsb	r3, r3, #7
 80030e6:	2201      	movs	r2, #1
 80030e8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ec:	b25a      	sxtb	r2, r3
 80030ee:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	b25b      	sxtb	r3, r3
 80030f6:	71bb      	strb	r3, [r7, #6]
		}
		ltc6812_Delay(10);
 80030f8:	200a      	movs	r0, #10
 80030fa:	f7ff ff7f 	bl	8002ffc <ltc6812_Delay>
		ltc6812_SCK_RESET;
 80030fe:	2200      	movs	r2, #0
 8003100:	2108      	movs	r1, #8
 8003102:	4807      	ldr	r0, [pc, #28]	; (8003120 <ltc6812_Read8+0x88>)
 8003104:	f005 fa57 	bl	80085b6 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++) {
 8003108:	79fb      	ldrb	r3, [r7, #7]
 800310a:	3301      	adds	r3, #1
 800310c:	71fb      	strb	r3, [r7, #7]
 800310e:	79fb      	ldrb	r3, [r7, #7]
 8003110:	2b07      	cmp	r3, #7
 8003112:	d9d3      	bls.n	80030bc <ltc6812_Read8+0x24>
	}
	//ltc6812_CS_SET(CS_Pin);

	return temp;
 8003114:	79bb      	ldrb	r3, [r7, #6]
}
 8003116:	4618      	mov	r0, r3
 8003118:	3708      	adds	r7, #8
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	40010c00 	.word	0x40010c00

08003124 <LTC681x_adcv_emul>:

void LTC681x_adcv_emul( uint8_t MD, //ADC Mode
				   uint8_t DCP, //Discharge Permit
				   uint8_t CH //Cell Channels to be measured
                 )
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	4603      	mov	r3, r0
 800312c:	71fb      	strb	r3, [r7, #7]
 800312e:	460b      	mov	r3, r1
 8003130:	71bb      	strb	r3, [r7, #6]
 8003132:	4613      	mov	r3, r2
 8003134:	717b      	strb	r3, [r7, #5]
	uint8_t cmd[2];
	uint8_t md_bits;
	
	md_bits = (MD & 0x02) >> 1;
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	105b      	asrs	r3, r3, #1
 800313a:	b2db      	uxtb	r3, r3
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x02;
 8003142:	7bfb      	ldrb	r3, [r7, #15]
 8003144:	3302      	adds	r3, #2
 8003146:	b2db      	uxtb	r3, r3
 8003148:	733b      	strb	r3, [r7, #12]
	md_bits = (MD & 0x01) << 7;
 800314a:	79fb      	ldrb	r3, [r7, #7]
 800314c:	01db      	lsls	r3, r3, #7
 800314e:	73fb      	strb	r3, [r7, #15]
	cmd[1] =  md_bits + 0x60 + (DCP<<4) + CH;
 8003150:	79bb      	ldrb	r3, [r7, #6]
 8003152:	011b      	lsls	r3, r3, #4
 8003154:	b2da      	uxtb	r2, r3
 8003156:	7bfb      	ldrb	r3, [r7, #15]
 8003158:	4413      	add	r3, r2
 800315a:	b2da      	uxtb	r2, r3
 800315c:	797b      	ldrb	r3, [r7, #5]
 800315e:	4413      	add	r3, r2
 8003160:	b2db      	uxtb	r3, r3
 8003162:	3360      	adds	r3, #96	; 0x60
 8003164:	b2db      	uxtb	r3, r3
 8003166:	737b      	strb	r3, [r7, #13]
	
	cmd_68_emul(cmd);
 8003168:	f107 030c 	add.w	r3, r7, #12
 800316c:	4618      	mov	r0, r3
 800316e:	f000 f805 	bl	800317c <cmd_68_emul>
}
 8003172:	bf00      	nop
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
	...

0800317c <cmd_68_emul>:

void cmd_68_emul(uint8_t tx_cmd[2])
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
    uint8_t cmd[4];
    uint16_t cmd_pec;
//    uint8_t md_bits;

    cmd[0] = tx_cmd[0];
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	723b      	strb	r3, [r7, #8]
    cmd[1] =  tx_cmd[1];
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	785b      	ldrb	r3, [r3, #1]
 800318e:	727b      	strb	r3, [r7, #9]
    cmd_pec = pec15_calc_emul(2, cmd);
 8003190:	f107 0308 	add.w	r3, r7, #8
 8003194:	4619      	mov	r1, r3
 8003196:	2002      	movs	r0, #2
 8003198:	f000 f82a 	bl	80031f0 <pec15_calc_emul>
 800319c:	4603      	mov	r3, r0
 800319e:	81fb      	strh	r3, [r7, #14]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 80031a0:	89fb      	ldrh	r3, [r7, #14]
 80031a2:	0a1b      	lsrs	r3, r3, #8
 80031a4:	b29b      	uxth	r3, r3
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (uint8_t)(cmd_pec);
 80031aa:	89fb      	ldrh	r3, [r7, #14]
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	72fb      	strb	r3, [r7, #11]
    ltc6812_CS_RESET(ltc6812_CS_PIN);
 80031b0:	2200      	movs	r2, #0
 80031b2:	2101      	movs	r1, #1
 80031b4:	480d      	ldr	r0, [pc, #52]	; (80031ec <cmd_68_emul+0x70>)
 80031b6:	f005 f9fe 	bl	80085b6 <HAL_GPIO_WritePin>
    ltc6812_Write8(cmd[0]);
 80031ba:	7a3b      	ldrb	r3, [r7, #8]
 80031bc:	4618      	mov	r0, r3
 80031be:	f7ff ff2d 	bl	800301c <ltc6812_Write8>
		ltc6812_Write8(cmd[1]);
 80031c2:	7a7b      	ldrb	r3, [r7, #9]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff ff29 	bl	800301c <ltc6812_Write8>
		ltc6812_Write8(cmd[2]);
 80031ca:	7abb      	ldrb	r3, [r7, #10]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7ff ff25 	bl	800301c <ltc6812_Write8>
		ltc6812_Write8(cmd[3]);
 80031d2:	7afb      	ldrb	r3, [r7, #11]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7ff ff21 	bl	800301c <ltc6812_Write8>
    ltc6812_CS_SET(ltc6812_CS_PIN);
 80031da:	2201      	movs	r2, #1
 80031dc:	2101      	movs	r1, #1
 80031de:	4803      	ldr	r0, [pc, #12]	; (80031ec <cmd_68_emul+0x70>)
 80031e0:	f005 f9e9 	bl	80085b6 <HAL_GPIO_WritePin>

}
 80031e4:	bf00      	nop
 80031e6:	3710      	adds	r7, #16
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	40010c00 	.word	0x40010c00

080031f0 <pec15_calc_emul>:


uint16_t pec15_calc_emul(uint8_t len, //Number of bytes that will be used to calculate a PEC
                    uint8_t *data //Array of data that will be used to calculate  a PEC
                   )
{
 80031f0:	b480      	push	{r7}
 80031f2:	b085      	sub	sp, #20
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	4603      	mov	r3, r0
 80031f8:	6039      	str	r1, [r7, #0]
 80031fa:	71fb      	strb	r3, [r7, #7]
    uint16_t remainder,addr;

    remainder = 16;//initialize the PEC
 80031fc:	2310      	movs	r3, #16
 80031fe:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i<len; i++) { // loops for each byte in data array
 8003200:	2300      	movs	r3, #0
 8003202:	737b      	strb	r3, [r7, #13]
 8003204:	e019      	b.n	800323a <pec15_calc_emul+0x4a>
        addr = ((remainder>>7)^data[i])&0xff;//calculate PEC table address
 8003206:	89fb      	ldrh	r3, [r7, #14]
 8003208:	09db      	lsrs	r3, r3, #7
 800320a:	b29a      	uxth	r2, r3
 800320c:	7b7b      	ldrb	r3, [r7, #13]
 800320e:	6839      	ldr	r1, [r7, #0]
 8003210:	440b      	add	r3, r1
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	b29b      	uxth	r3, r3
 8003216:	4053      	eors	r3, r2
 8003218:	b29b      	uxth	r3, r3
 800321a:	b2db      	uxtb	r3, r3
 800321c:	817b      	strh	r3, [r7, #10]
//#ifdef MBED
        remainder = (remainder<<8)^crc15Table[addr];
 800321e:	89fb      	ldrh	r3, [r7, #14]
 8003220:	021b      	lsls	r3, r3, #8
 8003222:	b21a      	sxth	r2, r3
 8003224:	897b      	ldrh	r3, [r7, #10]
 8003226:	490b      	ldr	r1, [pc, #44]	; (8003254 <pec15_calc_emul+0x64>)
 8003228:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800322c:	b21b      	sxth	r3, r3
 800322e:	4053      	eors	r3, r2
 8003230:	b21b      	sxth	r3, r3
 8003232:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i<len; i++) { // loops for each byte in data array
 8003234:	7b7b      	ldrb	r3, [r7, #13]
 8003236:	3301      	adds	r3, #1
 8003238:	737b      	strb	r3, [r7, #13]
 800323a:	7b7a      	ldrb	r2, [r7, #13]
 800323c:	79fb      	ldrb	r3, [r7, #7]
 800323e:	429a      	cmp	r2, r3
 8003240:	d3e1      	bcc.n	8003206 <pec15_calc_emul+0x16>
//#else
//        remainder = (remainder<<8)^pgm_read_word_near(crc15Table+addr);
//#endif
    }
    return(remainder*2);//The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8003242:	89fb      	ldrh	r3, [r7, #14]
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	b29b      	uxth	r3, r3
}
 8003248:	4618      	mov	r0, r3
 800324a:	3714      	adds	r7, #20
 800324c:	46bd      	mov	sp, r7
 800324e:	bc80      	pop	{r7}
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	0800d2e4 	.word	0x0800d2e4

08003258 <LTC681x_rdcv_reg_emul>:
/* Writes the command and reads the raw cell voltage register data */
void LTC681x_rdcv_reg_emul(uint8_t reg, //Determines which cell voltage register is read back
                      uint8_t total_ic, //the number of ICs in the
                      uint8_t data_out[8] //An array of the unparsed cell codes
                     )
{
 8003258:	b590      	push	{r4, r7, lr}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 800325e:	4603      	mov	r3, r0
 8003260:	603a      	str	r2, [r7, #0]
 8003262:	71fb      	strb	r3, [r7, #7]
 8003264:	460b      	mov	r3, r1
 8003266:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	if (reg == 1)     //1: RDCVA
 8003268:	79fb      	ldrb	r3, [r7, #7]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d104      	bne.n	8003278 <LTC681x_rdcv_reg_emul+0x20>
	{
		cmd[1] = 0x04;  //alamat asli 0x04
 800326e:	2304      	movs	r3, #4
 8003270:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003272:	2300      	movs	r3, #0
 8003274:	723b      	strb	r3, [r7, #8]
 8003276:	e026      	b.n	80032c6 <LTC681x_rdcv_reg_emul+0x6e>
	}
	else if (reg == 2) //2: RDCVB
 8003278:	79fb      	ldrb	r3, [r7, #7]
 800327a:	2b02      	cmp	r3, #2
 800327c:	d104      	bne.n	8003288 <LTC681x_rdcv_reg_emul+0x30>
	{
		cmd[1] = 0x06;
 800327e:	2306      	movs	r3, #6
 8003280:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003282:	2300      	movs	r3, #0
 8003284:	723b      	strb	r3, [r7, #8]
 8003286:	e01e      	b.n	80032c6 <LTC681x_rdcv_reg_emul+0x6e>
	}
	else if (reg == 3) //3: RDCVC
 8003288:	79fb      	ldrb	r3, [r7, #7]
 800328a:	2b03      	cmp	r3, #3
 800328c:	d104      	bne.n	8003298 <LTC681x_rdcv_reg_emul+0x40>
	{
		cmd[1] = 0x08;
 800328e:	2308      	movs	r3, #8
 8003290:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003292:	2300      	movs	r3, #0
 8003294:	723b      	strb	r3, [r7, #8]
 8003296:	e016      	b.n	80032c6 <LTC681x_rdcv_reg_emul+0x6e>
	}
	else if (reg == 4) //4: RDCVD
 8003298:	79fb      	ldrb	r3, [r7, #7]
 800329a:	2b04      	cmp	r3, #4
 800329c:	d104      	bne.n	80032a8 <LTC681x_rdcv_reg_emul+0x50>
	{
		cmd[1] = 0x0A;
 800329e:	230a      	movs	r3, #10
 80032a0:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032a2:	2300      	movs	r3, #0
 80032a4:	723b      	strb	r3, [r7, #8]
 80032a6:	e00e      	b.n	80032c6 <LTC681x_rdcv_reg_emul+0x6e>
	}
	else if (reg == 5) //4: RDCVE
 80032a8:	79fb      	ldrb	r3, [r7, #7]
 80032aa:	2b05      	cmp	r3, #5
 80032ac:	d104      	bne.n	80032b8 <LTC681x_rdcv_reg_emul+0x60>
	{
		cmd[1] = 0x09;
 80032ae:	2309      	movs	r3, #9
 80032b0:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032b2:	2300      	movs	r3, #0
 80032b4:	723b      	strb	r3, [r7, #8]
 80032b6:	e006      	b.n	80032c6 <LTC681x_rdcv_reg_emul+0x6e>
	}
	else if (reg == 6) //4: RDCVF
 80032b8:	79fb      	ldrb	r3, [r7, #7]
 80032ba:	2b06      	cmp	r3, #6
 80032bc:	d103      	bne.n	80032c6 <LTC681x_rdcv_reg_emul+0x6e>
	{
		cmd[1] = 0x0B;
 80032be:	230b      	movs	r3, #11
 80032c0:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032c2:	2300      	movs	r3, #0
 80032c4:	723b      	strb	r3, [r7, #8]
	}

	cmd_pec = pec15_calc_emul(2, cmd);
 80032c6:	f107 0308 	add.w	r3, r7, #8
 80032ca:	4619      	mov	r1, r3
 80032cc:	2002      	movs	r0, #2
 80032ce:	f7ff ff8f 	bl	80031f0 <pec15_calc_emul>
 80032d2:	4603      	mov	r3, r0
 80032d4:	81fb      	strh	r3, [r7, #14]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 80032d6:	89fb      	ldrh	r3, [r7, #14]
 80032d8:	0a1b      	lsrs	r3, r3, #8
 80032da:	b29b      	uxth	r3, r3
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 80032e0:	89fb      	ldrh	r3, [r7, #14]
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	72fb      	strb	r3, [r7, #11]

	ltc6812_CS_RESET(ltc6812_CS_PIN);
 80032e6:	2200      	movs	r2, #0
 80032e8:	2101      	movs	r1, #1
 80032ea:	4826      	ldr	r0, [pc, #152]	; (8003384 <LTC681x_rdcv_reg_emul+0x12c>)
 80032ec:	f005 f963 	bl	80085b6 <HAL_GPIO_WritePin>
  ltc6812_Write8(cmd[0]);
 80032f0:	7a3b      	ldrb	r3, [r7, #8]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7ff fe92 	bl	800301c <ltc6812_Write8>
	ltc6812_Write8(cmd[1]);
 80032f8:	7a7b      	ldrb	r3, [r7, #9]
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7ff fe8e 	bl	800301c <ltc6812_Write8>
	ltc6812_Write8(cmd[2]);
 8003300:	7abb      	ldrb	r3, [r7, #10]
 8003302:	4618      	mov	r0, r3
 8003304:	f7ff fe8a 	bl	800301c <ltc6812_Write8>
	ltc6812_Write8(cmd[3]);
 8003308:	7afb      	ldrb	r3, [r7, #11]
 800330a:	4618      	mov	r0, r3
 800330c:	f7ff fe86 	bl	800301c <ltc6812_Write8>
	
	data_out[0]= ltc6812_Read8();
 8003310:	f7ff fec2 	bl	8003098 <ltc6812_Read8>
 8003314:	4603      	mov	r3, r0
 8003316:	461a      	mov	r2, r3
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	701a      	strb	r2, [r3, #0]
	data_out[1]= ltc6812_Read8();
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	1c5c      	adds	r4, r3, #1
 8003320:	f7ff feba 	bl	8003098 <ltc6812_Read8>
 8003324:	4603      	mov	r3, r0
 8003326:	7023      	strb	r3, [r4, #0]
	data_out[2]= ltc6812_Read8();
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	1c9c      	adds	r4, r3, #2
 800332c:	f7ff feb4 	bl	8003098 <ltc6812_Read8>
 8003330:	4603      	mov	r3, r0
 8003332:	7023      	strb	r3, [r4, #0]
	data_out[3]= ltc6812_Read8();
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	1cdc      	adds	r4, r3, #3
 8003338:	f7ff feae 	bl	8003098 <ltc6812_Read8>
 800333c:	4603      	mov	r3, r0
 800333e:	7023      	strb	r3, [r4, #0]
	data_out[4]= ltc6812_Read8();
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	1d1c      	adds	r4, r3, #4
 8003344:	f7ff fea8 	bl	8003098 <ltc6812_Read8>
 8003348:	4603      	mov	r3, r0
 800334a:	7023      	strb	r3, [r4, #0]
	data_out[5]= ltc6812_Read8();
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	1d5c      	adds	r4, r3, #5
 8003350:	f7ff fea2 	bl	8003098 <ltc6812_Read8>
 8003354:	4603      	mov	r3, r0
 8003356:	7023      	strb	r3, [r4, #0]
	data_out[6]= ltc6812_Read8();
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	1d9c      	adds	r4, r3, #6
 800335c:	f7ff fe9c 	bl	8003098 <ltc6812_Read8>
 8003360:	4603      	mov	r3, r0
 8003362:	7023      	strb	r3, [r4, #0]
	data_out[7]= ltc6812_Read8();
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	1ddc      	adds	r4, r3, #7
 8003368:	f7ff fe96 	bl	8003098 <ltc6812_Read8>
 800336c:	4603      	mov	r3, r0
 800336e:	7023      	strb	r3, [r4, #0]
	
  ltc6812_CS_SET(ltc6812_CS_PIN);
 8003370:	2201      	movs	r2, #1
 8003372:	2101      	movs	r1, #1
 8003374:	4803      	ldr	r0, [pc, #12]	; (8003384 <LTC681x_rdcv_reg_emul+0x12c>)
 8003376:	f005 f91e 	bl	80085b6 <HAL_GPIO_WritePin>
	
}
 800337a:	bf00      	nop
 800337c:	3714      	adds	r7, #20
 800337e:	46bd      	mov	sp, r7
 8003380:	bd90      	pop	{r4, r7, pc}
 8003382:	bf00      	nop
 8003384:	40010c00 	.word	0x40010c00

08003388 <read_v_15cell>:
	cell_data[ccc]=v_cell_digi*0.0001;
	
}

void read_v_15cell(uint16_t v_cell_digi[15],float vcell_data[15])
{
 8003388:	b590      	push	{r4, r7, lr}
 800338a:	b087      	sub	sp, #28
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
		uint8_t cmd_v[8];
		uint8_t cc=0;
 8003392:	2300      	movs	r3, #0
 8003394:	75fb      	strb	r3, [r7, #23]
		
		HAL_GPIO_WritePin(CS_SPI1_GPIO_Port,CS_SPI1_Pin,GPIO_PIN_RESET);
 8003396:	2200      	movs	r2, #0
 8003398:	2101      	movs	r1, #1
 800339a:	48c7      	ldr	r0, [pc, #796]	; (80036b8 <read_v_15cell+0x330>)
 800339c:	f005 f90b 	bl	80085b6 <HAL_GPIO_WritePin>
		cmd2[0]=0x07;
 80033a0:	4bc6      	ldr	r3, [pc, #792]	; (80036bc <read_v_15cell+0x334>)
 80033a2:	2207      	movs	r2, #7
 80033a4:	701a      	strb	r2, [r3, #0]
		cmd2[1]=0x23;
 80033a6:	4bc5      	ldr	r3, [pc, #788]	; (80036bc <read_v_15cell+0x334>)
 80033a8:	2223      	movs	r2, #35	; 0x23
 80033aa:	705a      	strb	r2, [r3, #1]
		cmd_68_emul(cmd2);	
 80033ac:	48c3      	ldr	r0, [pc, #780]	; (80036bc <read_v_15cell+0x334>)
 80033ae:	f7ff fee5 	bl	800317c <cmd_68_emul>
		HAL_Delay(1);
 80033b2:	2001      	movs	r0, #1
 80033b4:	f003 fa40 	bl	8006838 <HAL_Delay>
		LTC681x_adcv_emul(0,1,0);
 80033b8:	2200      	movs	r2, #0
 80033ba:	2101      	movs	r1, #1
 80033bc:	2000      	movs	r0, #0
 80033be:	f7ff feb1 	bl	8003124 <LTC681x_adcv_emul>
		HAL_Delay(700);
 80033c2:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80033c6:	f003 fa37 	bl	8006838 <HAL_Delay>
	
		LTC681x_rdcv_reg_emul(1,1,cmd_v);
 80033ca:	f107 030c 	add.w	r3, r7, #12
 80033ce:	461a      	mov	r2, r3
 80033d0:	2101      	movs	r1, #1
 80033d2:	2001      	movs	r0, #1
 80033d4:	f7ff ff40 	bl	8003258 <LTC681x_rdcv_reg_emul>
		
		v_cell_digi[cc]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc];
 80033d8:	7dfb      	ldrb	r3, [r7, #23]
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	3301      	adds	r3, #1
 80033de:	f107 0218 	add.w	r2, r7, #24
 80033e2:	4413      	add	r3, r2
 80033e4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80033e8:	021b      	lsls	r3, r3, #8
 80033ea:	7dfa      	ldrb	r2, [r7, #23]
 80033ec:	0052      	lsls	r2, r2, #1
 80033ee:	f107 0118 	add.w	r1, r7, #24
 80033f2:	440a      	add	r2, r1
 80033f4:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7fd fc6e 	bl	8000cdc <__aeabi_i2f>
 8003400:	7dfb      	ldrb	r3, [r7, #23]
 8003402:	4aaf      	ldr	r2, [pc, #700]	; (80036c0 <read_v_15cell+0x338>)
 8003404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003408:	4619      	mov	r1, r3
 800340a:	f7fd fbb1 	bl	8000b70 <__aeabi_fsub>
 800340e:	4603      	mov	r3, r0
 8003410:	4619      	mov	r1, r3
 8003412:	7dfb      	ldrb	r3, [r7, #23]
 8003414:	005b      	lsls	r3, r3, #1
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	18d4      	adds	r4, r2, r3
 800341a:	4608      	mov	r0, r1
 800341c:	f7fd fe9e 	bl	800115c <__aeabi_f2uiz>
 8003420:	4603      	mov	r3, r0
 8003422:	b29b      	uxth	r3, r3
 8003424:	8023      	strh	r3, [r4, #0]
		vcell_data[cc]=v_cell_digi[cc]*0.0001;
 8003426:	7dfb      	ldrb	r3, [r7, #23]
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	4413      	add	r3, r2
 800342e:	881b      	ldrh	r3, [r3, #0]
 8003430:	4618      	mov	r0, r3
 8003432:	f7fc ffe7 	bl	8000404 <__aeabi_i2d>
 8003436:	a39e      	add	r3, pc, #632	; (adr r3, 80036b0 <read_v_15cell+0x328>)
 8003438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800343c:	f7fd f84c 	bl	80004d8 <__aeabi_dmul>
 8003440:	4603      	mov	r3, r0
 8003442:	460c      	mov	r4, r1
 8003444:	4618      	mov	r0, r3
 8003446:	4621      	mov	r1, r4
 8003448:	7dfb      	ldrb	r3, [r7, #23]
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	683a      	ldr	r2, [r7, #0]
 800344e:	18d4      	adds	r4, r2, r3
 8003450:	f7fd fb3a 	bl	8000ac8 <__aeabi_d2f>
 8003454:	4603      	mov	r3, r0
 8003456:	6023      	str	r3, [r4, #0]
		cc++;
 8003458:	7dfb      	ldrb	r3, [r7, #23]
 800345a:	3301      	adds	r3, #1
 800345c:	75fb      	strb	r3, [r7, #23]
	
		v_cell_digi[cc]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc];
 800345e:	7dfb      	ldrb	r3, [r7, #23]
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	3301      	adds	r3, #1
 8003464:	f107 0218 	add.w	r2, r7, #24
 8003468:	4413      	add	r3, r2
 800346a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800346e:	021b      	lsls	r3, r3, #8
 8003470:	7dfa      	ldrb	r2, [r7, #23]
 8003472:	0052      	lsls	r2, r2, #1
 8003474:	f107 0118 	add.w	r1, r7, #24
 8003478:	440a      	add	r2, r1
 800347a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800347e:	4313      	orrs	r3, r2
 8003480:	4618      	mov	r0, r3
 8003482:	f7fd fc2b 	bl	8000cdc <__aeabi_i2f>
 8003486:	7dfb      	ldrb	r3, [r7, #23]
 8003488:	4a8d      	ldr	r2, [pc, #564]	; (80036c0 <read_v_15cell+0x338>)
 800348a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800348e:	4619      	mov	r1, r3
 8003490:	f7fd fb6e 	bl	8000b70 <__aeabi_fsub>
 8003494:	4603      	mov	r3, r0
 8003496:	4619      	mov	r1, r3
 8003498:	7dfb      	ldrb	r3, [r7, #23]
 800349a:	005b      	lsls	r3, r3, #1
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	18d4      	adds	r4, r2, r3
 80034a0:	4608      	mov	r0, r1
 80034a2:	f7fd fe5b 	bl	800115c <__aeabi_f2uiz>
 80034a6:	4603      	mov	r3, r0
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	8023      	strh	r3, [r4, #0]
		vcell_data[cc]=v_cell_digi[cc]*0.0001;
 80034ac:	7dfb      	ldrb	r3, [r7, #23]
 80034ae:	005b      	lsls	r3, r3, #1
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	4413      	add	r3, r2
 80034b4:	881b      	ldrh	r3, [r3, #0]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7fc ffa4 	bl	8000404 <__aeabi_i2d>
 80034bc:	a37c      	add	r3, pc, #496	; (adr r3, 80036b0 <read_v_15cell+0x328>)
 80034be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c2:	f7fd f809 	bl	80004d8 <__aeabi_dmul>
 80034c6:	4603      	mov	r3, r0
 80034c8:	460c      	mov	r4, r1
 80034ca:	4618      	mov	r0, r3
 80034cc:	4621      	mov	r1, r4
 80034ce:	7dfb      	ldrb	r3, [r7, #23]
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	683a      	ldr	r2, [r7, #0]
 80034d4:	18d4      	adds	r4, r2, r3
 80034d6:	f7fd faf7 	bl	8000ac8 <__aeabi_d2f>
 80034da:	4603      	mov	r3, r0
 80034dc:	6023      	str	r3, [r4, #0]
		cc++;
 80034de:	7dfb      	ldrb	r3, [r7, #23]
 80034e0:	3301      	adds	r3, #1
 80034e2:	75fb      	strb	r3, [r7, #23]
	
		v_cell_digi[cc]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc];
 80034e4:	7dfb      	ldrb	r3, [r7, #23]
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	3301      	adds	r3, #1
 80034ea:	f107 0218 	add.w	r2, r7, #24
 80034ee:	4413      	add	r3, r2
 80034f0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80034f4:	021b      	lsls	r3, r3, #8
 80034f6:	7dfa      	ldrb	r2, [r7, #23]
 80034f8:	0052      	lsls	r2, r2, #1
 80034fa:	f107 0118 	add.w	r1, r7, #24
 80034fe:	440a      	add	r2, r1
 8003500:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003504:	4313      	orrs	r3, r2
 8003506:	4618      	mov	r0, r3
 8003508:	f7fd fbe8 	bl	8000cdc <__aeabi_i2f>
 800350c:	7dfb      	ldrb	r3, [r7, #23]
 800350e:	4a6c      	ldr	r2, [pc, #432]	; (80036c0 <read_v_15cell+0x338>)
 8003510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003514:	4619      	mov	r1, r3
 8003516:	f7fd fb2b 	bl	8000b70 <__aeabi_fsub>
 800351a:	4603      	mov	r3, r0
 800351c:	4619      	mov	r1, r3
 800351e:	7dfb      	ldrb	r3, [r7, #23]
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	18d4      	adds	r4, r2, r3
 8003526:	4608      	mov	r0, r1
 8003528:	f7fd fe18 	bl	800115c <__aeabi_f2uiz>
 800352c:	4603      	mov	r3, r0
 800352e:	b29b      	uxth	r3, r3
 8003530:	8023      	strh	r3, [r4, #0]
		vcell_data[cc]=v_cell_digi[cc]*0.0001;
 8003532:	7dfb      	ldrb	r3, [r7, #23]
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	4413      	add	r3, r2
 800353a:	881b      	ldrh	r3, [r3, #0]
 800353c:	4618      	mov	r0, r3
 800353e:	f7fc ff61 	bl	8000404 <__aeabi_i2d>
 8003542:	a35b      	add	r3, pc, #364	; (adr r3, 80036b0 <read_v_15cell+0x328>)
 8003544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003548:	f7fc ffc6 	bl	80004d8 <__aeabi_dmul>
 800354c:	4603      	mov	r3, r0
 800354e:	460c      	mov	r4, r1
 8003550:	4618      	mov	r0, r3
 8003552:	4621      	mov	r1, r4
 8003554:	7dfb      	ldrb	r3, [r7, #23]
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	683a      	ldr	r2, [r7, #0]
 800355a:	18d4      	adds	r4, r2, r3
 800355c:	f7fd fab4 	bl	8000ac8 <__aeabi_d2f>
 8003560:	4603      	mov	r3, r0
 8003562:	6023      	str	r3, [r4, #0]
		cc++;
 8003564:	7dfb      	ldrb	r3, [r7, #23]
 8003566:	3301      	adds	r3, #1
 8003568:	75fb      	strb	r3, [r7, #23]
		
		LTC681x_rdcv_reg_emul(2,1,cmd_v);
 800356a:	f107 030c 	add.w	r3, r7, #12
 800356e:	461a      	mov	r2, r3
 8003570:	2101      	movs	r1, #1
 8003572:	2002      	movs	r0, #2
 8003574:	f7ff fe70 	bl	8003258 <LTC681x_rdcv_reg_emul>
		cc=0;
 8003578:	2300      	movs	r3, #0
 800357a:	75fb      	strb	r3, [r7, #23]
		
		v_cell_digi[cc+3]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc+3];
 800357c:	7dfb      	ldrb	r3, [r7, #23]
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	3301      	adds	r3, #1
 8003582:	f107 0218 	add.w	r2, r7, #24
 8003586:	4413      	add	r3, r2
 8003588:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800358c:	021b      	lsls	r3, r3, #8
 800358e:	7dfa      	ldrb	r2, [r7, #23]
 8003590:	0052      	lsls	r2, r2, #1
 8003592:	f107 0118 	add.w	r1, r7, #24
 8003596:	440a      	add	r2, r1
 8003598:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800359c:	4313      	orrs	r3, r2
 800359e:	4618      	mov	r0, r3
 80035a0:	f7fd fb9c 	bl	8000cdc <__aeabi_i2f>
 80035a4:	7dfb      	ldrb	r3, [r7, #23]
 80035a6:	3303      	adds	r3, #3
 80035a8:	4a45      	ldr	r2, [pc, #276]	; (80036c0 <read_v_15cell+0x338>)
 80035aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ae:	4619      	mov	r1, r3
 80035b0:	f7fd fade 	bl	8000b70 <__aeabi_fsub>
 80035b4:	4603      	mov	r3, r0
 80035b6:	4619      	mov	r1, r3
 80035b8:	7dfb      	ldrb	r3, [r7, #23]
 80035ba:	3303      	adds	r3, #3
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	18d4      	adds	r4, r2, r3
 80035c2:	4608      	mov	r0, r1
 80035c4:	f7fd fdca 	bl	800115c <__aeabi_f2uiz>
 80035c8:	4603      	mov	r3, r0
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	8023      	strh	r3, [r4, #0]
		vcell_data[cc+3]=v_cell_digi[cc+3]*0.0001;
 80035ce:	7dfb      	ldrb	r3, [r7, #23]
 80035d0:	3303      	adds	r3, #3
 80035d2:	005b      	lsls	r3, r3, #1
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	4413      	add	r3, r2
 80035d8:	881b      	ldrh	r3, [r3, #0]
 80035da:	4618      	mov	r0, r3
 80035dc:	f7fc ff12 	bl	8000404 <__aeabi_i2d>
 80035e0:	a333      	add	r3, pc, #204	; (adr r3, 80036b0 <read_v_15cell+0x328>)
 80035e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e6:	f7fc ff77 	bl	80004d8 <__aeabi_dmul>
 80035ea:	4603      	mov	r3, r0
 80035ec:	460c      	mov	r4, r1
 80035ee:	4618      	mov	r0, r3
 80035f0:	4621      	mov	r1, r4
 80035f2:	7dfb      	ldrb	r3, [r7, #23]
 80035f4:	3303      	adds	r3, #3
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	683a      	ldr	r2, [r7, #0]
 80035fa:	18d4      	adds	r4, r2, r3
 80035fc:	f7fd fa64 	bl	8000ac8 <__aeabi_d2f>
 8003600:	4603      	mov	r3, r0
 8003602:	6023      	str	r3, [r4, #0]
		cc++;
 8003604:	7dfb      	ldrb	r3, [r7, #23]
 8003606:	3301      	adds	r3, #1
 8003608:	75fb      	strb	r3, [r7, #23]
	
		v_cell_digi[cc+3]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc+3];
 800360a:	7dfb      	ldrb	r3, [r7, #23]
 800360c:	005b      	lsls	r3, r3, #1
 800360e:	3301      	adds	r3, #1
 8003610:	f107 0218 	add.w	r2, r7, #24
 8003614:	4413      	add	r3, r2
 8003616:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800361a:	021b      	lsls	r3, r3, #8
 800361c:	7dfa      	ldrb	r2, [r7, #23]
 800361e:	0052      	lsls	r2, r2, #1
 8003620:	f107 0118 	add.w	r1, r7, #24
 8003624:	440a      	add	r2, r1
 8003626:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800362a:	4313      	orrs	r3, r2
 800362c:	4618      	mov	r0, r3
 800362e:	f7fd fb55 	bl	8000cdc <__aeabi_i2f>
 8003632:	7dfb      	ldrb	r3, [r7, #23]
 8003634:	3303      	adds	r3, #3
 8003636:	4a22      	ldr	r2, [pc, #136]	; (80036c0 <read_v_15cell+0x338>)
 8003638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800363c:	4619      	mov	r1, r3
 800363e:	f7fd fa97 	bl	8000b70 <__aeabi_fsub>
 8003642:	4603      	mov	r3, r0
 8003644:	4619      	mov	r1, r3
 8003646:	7dfb      	ldrb	r3, [r7, #23]
 8003648:	3303      	adds	r3, #3
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	18d4      	adds	r4, r2, r3
 8003650:	4608      	mov	r0, r1
 8003652:	f7fd fd83 	bl	800115c <__aeabi_f2uiz>
 8003656:	4603      	mov	r3, r0
 8003658:	b29b      	uxth	r3, r3
 800365a:	8023      	strh	r3, [r4, #0]
		vcell_data[cc+3]=v_cell_digi[cc+3]*0.0001;
 800365c:	7dfb      	ldrb	r3, [r7, #23]
 800365e:	3303      	adds	r3, #3
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	4413      	add	r3, r2
 8003666:	881b      	ldrh	r3, [r3, #0]
 8003668:	4618      	mov	r0, r3
 800366a:	f7fc fecb 	bl	8000404 <__aeabi_i2d>
 800366e:	a310      	add	r3, pc, #64	; (adr r3, 80036b0 <read_v_15cell+0x328>)
 8003670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003674:	f7fc ff30 	bl	80004d8 <__aeabi_dmul>
 8003678:	4603      	mov	r3, r0
 800367a:	460c      	mov	r4, r1
 800367c:	4618      	mov	r0, r3
 800367e:	4621      	mov	r1, r4
 8003680:	7dfb      	ldrb	r3, [r7, #23]
 8003682:	3303      	adds	r3, #3
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	683a      	ldr	r2, [r7, #0]
 8003688:	18d4      	adds	r4, r2, r3
 800368a:	f7fd fa1d 	bl	8000ac8 <__aeabi_d2f>
 800368e:	4603      	mov	r3, r0
 8003690:	6023      	str	r3, [r4, #0]
		cc++;
 8003692:	7dfb      	ldrb	r3, [r7, #23]
 8003694:	3301      	adds	r3, #1
 8003696:	75fb      	strb	r3, [r7, #23]
	
		v_cell_digi[cc+3]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc+3];
 8003698:	7dfb      	ldrb	r3, [r7, #23]
 800369a:	005b      	lsls	r3, r3, #1
 800369c:	3301      	adds	r3, #1
 800369e:	f107 0218 	add.w	r2, r7, #24
 80036a2:	4413      	add	r3, r2
 80036a4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80036a8:	021b      	lsls	r3, r3, #8
 80036aa:	e00b      	b.n	80036c4 <read_v_15cell+0x33c>
 80036ac:	f3af 8000 	nop.w
 80036b0:	eb1c432d 	.word	0xeb1c432d
 80036b4:	3f1a36e2 	.word	0x3f1a36e2
 80036b8:	40010c00 	.word	0x40010c00
 80036bc:	20000ba0 	.word	0x20000ba0
 80036c0:	20000018 	.word	0x20000018
 80036c4:	7dfa      	ldrb	r2, [r7, #23]
 80036c6:	0052      	lsls	r2, r2, #1
 80036c8:	f107 0118 	add.w	r1, r7, #24
 80036cc:	440a      	add	r2, r1
 80036ce:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7fd fb01 	bl	8000cdc <__aeabi_i2f>
 80036da:	7dfb      	ldrb	r3, [r7, #23]
 80036dc:	3303      	adds	r3, #3
 80036de:	4ac6      	ldr	r2, [pc, #792]	; (80039f8 <read_v_15cell+0x670>)
 80036e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036e4:	4619      	mov	r1, r3
 80036e6:	f7fd fa43 	bl	8000b70 <__aeabi_fsub>
 80036ea:	4603      	mov	r3, r0
 80036ec:	4619      	mov	r1, r3
 80036ee:	7dfb      	ldrb	r3, [r7, #23]
 80036f0:	3303      	adds	r3, #3
 80036f2:	005b      	lsls	r3, r3, #1
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	18d4      	adds	r4, r2, r3
 80036f8:	4608      	mov	r0, r1
 80036fa:	f7fd fd2f 	bl	800115c <__aeabi_f2uiz>
 80036fe:	4603      	mov	r3, r0
 8003700:	b29b      	uxth	r3, r3
 8003702:	8023      	strh	r3, [r4, #0]
		vcell_data[cc+3]=v_cell_digi[cc+3]*0.0001;
 8003704:	7dfb      	ldrb	r3, [r7, #23]
 8003706:	3303      	adds	r3, #3
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	4413      	add	r3, r2
 800370e:	881b      	ldrh	r3, [r3, #0]
 8003710:	4618      	mov	r0, r3
 8003712:	f7fc fe77 	bl	8000404 <__aeabi_i2d>
 8003716:	a3b6      	add	r3, pc, #728	; (adr r3, 80039f0 <read_v_15cell+0x668>)
 8003718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800371c:	f7fc fedc 	bl	80004d8 <__aeabi_dmul>
 8003720:	4603      	mov	r3, r0
 8003722:	460c      	mov	r4, r1
 8003724:	4618      	mov	r0, r3
 8003726:	4621      	mov	r1, r4
 8003728:	7dfb      	ldrb	r3, [r7, #23]
 800372a:	3303      	adds	r3, #3
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	18d4      	adds	r4, r2, r3
 8003732:	f7fd f9c9 	bl	8000ac8 <__aeabi_d2f>
 8003736:	4603      	mov	r3, r0
 8003738:	6023      	str	r3, [r4, #0]
		cc++;
 800373a:	7dfb      	ldrb	r3, [r7, #23]
 800373c:	3301      	adds	r3, #1
 800373e:	75fb      	strb	r3, [r7, #23]
		
		LTC681x_rdcv_reg_emul(3,1,cmd_v);
 8003740:	f107 030c 	add.w	r3, r7, #12
 8003744:	461a      	mov	r2, r3
 8003746:	2101      	movs	r1, #1
 8003748:	2003      	movs	r0, #3
 800374a:	f7ff fd85 	bl	8003258 <LTC681x_rdcv_reg_emul>
		cc=0;
 800374e:	2300      	movs	r3, #0
 8003750:	75fb      	strb	r3, [r7, #23]
		
		v_cell_digi[cc+6]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc+6];
 8003752:	7dfb      	ldrb	r3, [r7, #23]
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	3301      	adds	r3, #1
 8003758:	f107 0218 	add.w	r2, r7, #24
 800375c:	4413      	add	r3, r2
 800375e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003762:	021b      	lsls	r3, r3, #8
 8003764:	7dfa      	ldrb	r2, [r7, #23]
 8003766:	0052      	lsls	r2, r2, #1
 8003768:	f107 0118 	add.w	r1, r7, #24
 800376c:	440a      	add	r2, r1
 800376e:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003772:	4313      	orrs	r3, r2
 8003774:	4618      	mov	r0, r3
 8003776:	f7fd fab1 	bl	8000cdc <__aeabi_i2f>
 800377a:	7dfb      	ldrb	r3, [r7, #23]
 800377c:	3306      	adds	r3, #6
 800377e:	4a9e      	ldr	r2, [pc, #632]	; (80039f8 <read_v_15cell+0x670>)
 8003780:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003784:	4619      	mov	r1, r3
 8003786:	f7fd f9f3 	bl	8000b70 <__aeabi_fsub>
 800378a:	4603      	mov	r3, r0
 800378c:	4619      	mov	r1, r3
 800378e:	7dfb      	ldrb	r3, [r7, #23]
 8003790:	3306      	adds	r3, #6
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	18d4      	adds	r4, r2, r3
 8003798:	4608      	mov	r0, r1
 800379a:	f7fd fcdf 	bl	800115c <__aeabi_f2uiz>
 800379e:	4603      	mov	r3, r0
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	8023      	strh	r3, [r4, #0]
		vcell_data[cc+6]=v_cell_digi[cc+6]*0.0001;
 80037a4:	7dfb      	ldrb	r3, [r7, #23]
 80037a6:	3306      	adds	r3, #6
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	4413      	add	r3, r2
 80037ae:	881b      	ldrh	r3, [r3, #0]
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7fc fe27 	bl	8000404 <__aeabi_i2d>
 80037b6:	a38e      	add	r3, pc, #568	; (adr r3, 80039f0 <read_v_15cell+0x668>)
 80037b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037bc:	f7fc fe8c 	bl	80004d8 <__aeabi_dmul>
 80037c0:	4603      	mov	r3, r0
 80037c2:	460c      	mov	r4, r1
 80037c4:	4618      	mov	r0, r3
 80037c6:	4621      	mov	r1, r4
 80037c8:	7dfb      	ldrb	r3, [r7, #23]
 80037ca:	3306      	adds	r3, #6
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	683a      	ldr	r2, [r7, #0]
 80037d0:	18d4      	adds	r4, r2, r3
 80037d2:	f7fd f979 	bl	8000ac8 <__aeabi_d2f>
 80037d6:	4603      	mov	r3, r0
 80037d8:	6023      	str	r3, [r4, #0]
		cc++;
 80037da:	7dfb      	ldrb	r3, [r7, #23]
 80037dc:	3301      	adds	r3, #1
 80037de:	75fb      	strb	r3, [r7, #23]
	
		v_cell_digi[cc+6]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc+6];
 80037e0:	7dfb      	ldrb	r3, [r7, #23]
 80037e2:	005b      	lsls	r3, r3, #1
 80037e4:	3301      	adds	r3, #1
 80037e6:	f107 0218 	add.w	r2, r7, #24
 80037ea:	4413      	add	r3, r2
 80037ec:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80037f0:	021b      	lsls	r3, r3, #8
 80037f2:	7dfa      	ldrb	r2, [r7, #23]
 80037f4:	0052      	lsls	r2, r2, #1
 80037f6:	f107 0118 	add.w	r1, r7, #24
 80037fa:	440a      	add	r2, r1
 80037fc:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003800:	4313      	orrs	r3, r2
 8003802:	4618      	mov	r0, r3
 8003804:	f7fd fa6a 	bl	8000cdc <__aeabi_i2f>
 8003808:	7dfb      	ldrb	r3, [r7, #23]
 800380a:	3306      	adds	r3, #6
 800380c:	4a7a      	ldr	r2, [pc, #488]	; (80039f8 <read_v_15cell+0x670>)
 800380e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003812:	4619      	mov	r1, r3
 8003814:	f7fd f9ac 	bl	8000b70 <__aeabi_fsub>
 8003818:	4603      	mov	r3, r0
 800381a:	4619      	mov	r1, r3
 800381c:	7dfb      	ldrb	r3, [r7, #23]
 800381e:	3306      	adds	r3, #6
 8003820:	005b      	lsls	r3, r3, #1
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	18d4      	adds	r4, r2, r3
 8003826:	4608      	mov	r0, r1
 8003828:	f7fd fc98 	bl	800115c <__aeabi_f2uiz>
 800382c:	4603      	mov	r3, r0
 800382e:	b29b      	uxth	r3, r3
 8003830:	8023      	strh	r3, [r4, #0]
		vcell_data[cc+6]=v_cell_digi[cc+6]*0.0001;
 8003832:	7dfb      	ldrb	r3, [r7, #23]
 8003834:	3306      	adds	r3, #6
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	687a      	ldr	r2, [r7, #4]
 800383a:	4413      	add	r3, r2
 800383c:	881b      	ldrh	r3, [r3, #0]
 800383e:	4618      	mov	r0, r3
 8003840:	f7fc fde0 	bl	8000404 <__aeabi_i2d>
 8003844:	a36a      	add	r3, pc, #424	; (adr r3, 80039f0 <read_v_15cell+0x668>)
 8003846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384a:	f7fc fe45 	bl	80004d8 <__aeabi_dmul>
 800384e:	4603      	mov	r3, r0
 8003850:	460c      	mov	r4, r1
 8003852:	4618      	mov	r0, r3
 8003854:	4621      	mov	r1, r4
 8003856:	7dfb      	ldrb	r3, [r7, #23]
 8003858:	3306      	adds	r3, #6
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	18d4      	adds	r4, r2, r3
 8003860:	f7fd f932 	bl	8000ac8 <__aeabi_d2f>
 8003864:	4603      	mov	r3, r0
 8003866:	6023      	str	r3, [r4, #0]
		cc++;
 8003868:	7dfb      	ldrb	r3, [r7, #23]
 800386a:	3301      	adds	r3, #1
 800386c:	75fb      	strb	r3, [r7, #23]
	
		v_cell_digi[cc+6]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc+6];
 800386e:	7dfb      	ldrb	r3, [r7, #23]
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	3301      	adds	r3, #1
 8003874:	f107 0218 	add.w	r2, r7, #24
 8003878:	4413      	add	r3, r2
 800387a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800387e:	021b      	lsls	r3, r3, #8
 8003880:	7dfa      	ldrb	r2, [r7, #23]
 8003882:	0052      	lsls	r2, r2, #1
 8003884:	f107 0118 	add.w	r1, r7, #24
 8003888:	440a      	add	r2, r1
 800388a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800388e:	4313      	orrs	r3, r2
 8003890:	4618      	mov	r0, r3
 8003892:	f7fd fa23 	bl	8000cdc <__aeabi_i2f>
 8003896:	7dfb      	ldrb	r3, [r7, #23]
 8003898:	3306      	adds	r3, #6
 800389a:	4a57      	ldr	r2, [pc, #348]	; (80039f8 <read_v_15cell+0x670>)
 800389c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038a0:	4619      	mov	r1, r3
 80038a2:	f7fd f965 	bl	8000b70 <__aeabi_fsub>
 80038a6:	4603      	mov	r3, r0
 80038a8:	4619      	mov	r1, r3
 80038aa:	7dfb      	ldrb	r3, [r7, #23]
 80038ac:	3306      	adds	r3, #6
 80038ae:	005b      	lsls	r3, r3, #1
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	18d4      	adds	r4, r2, r3
 80038b4:	4608      	mov	r0, r1
 80038b6:	f7fd fc51 	bl	800115c <__aeabi_f2uiz>
 80038ba:	4603      	mov	r3, r0
 80038bc:	b29b      	uxth	r3, r3
 80038be:	8023      	strh	r3, [r4, #0]
		vcell_data[cc+6]=v_cell_digi[cc+6]*0.0001;
 80038c0:	7dfb      	ldrb	r3, [r7, #23]
 80038c2:	3306      	adds	r3, #6
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	4413      	add	r3, r2
 80038ca:	881b      	ldrh	r3, [r3, #0]
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7fc fd99 	bl	8000404 <__aeabi_i2d>
 80038d2:	a347      	add	r3, pc, #284	; (adr r3, 80039f0 <read_v_15cell+0x668>)
 80038d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038d8:	f7fc fdfe 	bl	80004d8 <__aeabi_dmul>
 80038dc:	4603      	mov	r3, r0
 80038de:	460c      	mov	r4, r1
 80038e0:	4618      	mov	r0, r3
 80038e2:	4621      	mov	r1, r4
 80038e4:	7dfb      	ldrb	r3, [r7, #23]
 80038e6:	3306      	adds	r3, #6
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	683a      	ldr	r2, [r7, #0]
 80038ec:	18d4      	adds	r4, r2, r3
 80038ee:	f7fd f8eb 	bl	8000ac8 <__aeabi_d2f>
 80038f2:	4603      	mov	r3, r0
 80038f4:	6023      	str	r3, [r4, #0]
		cc++;
 80038f6:	7dfb      	ldrb	r3, [r7, #23]
 80038f8:	3301      	adds	r3, #1
 80038fa:	75fb      	strb	r3, [r7, #23]
		
		LTC681x_rdcv_reg_emul(4,1,cmd_v);
 80038fc:	f107 030c 	add.w	r3, r7, #12
 8003900:	461a      	mov	r2, r3
 8003902:	2101      	movs	r1, #1
 8003904:	2004      	movs	r0, #4
 8003906:	f7ff fca7 	bl	8003258 <LTC681x_rdcv_reg_emul>
		cc=0;
 800390a:	2300      	movs	r3, #0
 800390c:	75fb      	strb	r3, [r7, #23]
		
		v_cell_digi[cc+9]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc+9];
 800390e:	7dfb      	ldrb	r3, [r7, #23]
 8003910:	005b      	lsls	r3, r3, #1
 8003912:	3301      	adds	r3, #1
 8003914:	f107 0218 	add.w	r2, r7, #24
 8003918:	4413      	add	r3, r2
 800391a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800391e:	021b      	lsls	r3, r3, #8
 8003920:	7dfa      	ldrb	r2, [r7, #23]
 8003922:	0052      	lsls	r2, r2, #1
 8003924:	f107 0118 	add.w	r1, r7, #24
 8003928:	440a      	add	r2, r1
 800392a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800392e:	4313      	orrs	r3, r2
 8003930:	4618      	mov	r0, r3
 8003932:	f7fd f9d3 	bl	8000cdc <__aeabi_i2f>
 8003936:	7dfb      	ldrb	r3, [r7, #23]
 8003938:	3309      	adds	r3, #9
 800393a:	4a2f      	ldr	r2, [pc, #188]	; (80039f8 <read_v_15cell+0x670>)
 800393c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003940:	4619      	mov	r1, r3
 8003942:	f7fd f915 	bl	8000b70 <__aeabi_fsub>
 8003946:	4603      	mov	r3, r0
 8003948:	4619      	mov	r1, r3
 800394a:	7dfb      	ldrb	r3, [r7, #23]
 800394c:	3309      	adds	r3, #9
 800394e:	005b      	lsls	r3, r3, #1
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	18d4      	adds	r4, r2, r3
 8003954:	4608      	mov	r0, r1
 8003956:	f7fd fc01 	bl	800115c <__aeabi_f2uiz>
 800395a:	4603      	mov	r3, r0
 800395c:	b29b      	uxth	r3, r3
 800395e:	8023      	strh	r3, [r4, #0]
		vcell_data[cc+9]=v_cell_digi[cc+9]*0.0001;
 8003960:	7dfb      	ldrb	r3, [r7, #23]
 8003962:	3309      	adds	r3, #9
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	4413      	add	r3, r2
 800396a:	881b      	ldrh	r3, [r3, #0]
 800396c:	4618      	mov	r0, r3
 800396e:	f7fc fd49 	bl	8000404 <__aeabi_i2d>
 8003972:	a31f      	add	r3, pc, #124	; (adr r3, 80039f0 <read_v_15cell+0x668>)
 8003974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003978:	f7fc fdae 	bl	80004d8 <__aeabi_dmul>
 800397c:	4603      	mov	r3, r0
 800397e:	460c      	mov	r4, r1
 8003980:	4618      	mov	r0, r3
 8003982:	4621      	mov	r1, r4
 8003984:	7dfb      	ldrb	r3, [r7, #23]
 8003986:	3309      	adds	r3, #9
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	683a      	ldr	r2, [r7, #0]
 800398c:	18d4      	adds	r4, r2, r3
 800398e:	f7fd f89b 	bl	8000ac8 <__aeabi_d2f>
 8003992:	4603      	mov	r3, r0
 8003994:	6023      	str	r3, [r4, #0]
		cc++;
 8003996:	7dfb      	ldrb	r3, [r7, #23]
 8003998:	3301      	adds	r3, #1
 800399a:	75fb      	strb	r3, [r7, #23]
	
		v_cell_digi[cc+9]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc+9];
 800399c:	7dfb      	ldrb	r3, [r7, #23]
 800399e:	005b      	lsls	r3, r3, #1
 80039a0:	3301      	adds	r3, #1
 80039a2:	f107 0218 	add.w	r2, r7, #24
 80039a6:	4413      	add	r3, r2
 80039a8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80039ac:	021b      	lsls	r3, r3, #8
 80039ae:	7dfa      	ldrb	r2, [r7, #23]
 80039b0:	0052      	lsls	r2, r2, #1
 80039b2:	f107 0118 	add.w	r1, r7, #24
 80039b6:	440a      	add	r2, r1
 80039b8:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80039bc:	4313      	orrs	r3, r2
 80039be:	4618      	mov	r0, r3
 80039c0:	f7fd f98c 	bl	8000cdc <__aeabi_i2f>
 80039c4:	7dfb      	ldrb	r3, [r7, #23]
 80039c6:	3309      	adds	r3, #9
 80039c8:	4a0b      	ldr	r2, [pc, #44]	; (80039f8 <read_v_15cell+0x670>)
 80039ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039ce:	4619      	mov	r1, r3
 80039d0:	f7fd f8ce 	bl	8000b70 <__aeabi_fsub>
 80039d4:	4603      	mov	r3, r0
 80039d6:	4619      	mov	r1, r3
 80039d8:	7dfb      	ldrb	r3, [r7, #23]
 80039da:	3309      	adds	r3, #9
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	18d4      	adds	r4, r2, r3
 80039e2:	4608      	mov	r0, r1
 80039e4:	f7fd fbba 	bl	800115c <__aeabi_f2uiz>
 80039e8:	4603      	mov	r3, r0
 80039ea:	e007      	b.n	80039fc <read_v_15cell+0x674>
 80039ec:	f3af 8000 	nop.w
 80039f0:	eb1c432d 	.word	0xeb1c432d
 80039f4:	3f1a36e2 	.word	0x3f1a36e2
 80039f8:	20000018 	.word	0x20000018
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	8023      	strh	r3, [r4, #0]
		vcell_data[cc+9]=v_cell_digi[cc+9]*0.0001;
 8003a00:	7dfb      	ldrb	r3, [r7, #23]
 8003a02:	3309      	adds	r3, #9
 8003a04:	005b      	lsls	r3, r3, #1
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	4413      	add	r3, r2
 8003a0a:	881b      	ldrh	r3, [r3, #0]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7fc fcf9 	bl	8000404 <__aeabi_i2d>
 8003a12:	a3a1      	add	r3, pc, #644	; (adr r3, 8003c98 <read_v_15cell+0x910>)
 8003a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a18:	f7fc fd5e 	bl	80004d8 <__aeabi_dmul>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	460c      	mov	r4, r1
 8003a20:	4618      	mov	r0, r3
 8003a22:	4621      	mov	r1, r4
 8003a24:	7dfb      	ldrb	r3, [r7, #23]
 8003a26:	3309      	adds	r3, #9
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	18d4      	adds	r4, r2, r3
 8003a2e:	f7fd f84b 	bl	8000ac8 <__aeabi_d2f>
 8003a32:	4603      	mov	r3, r0
 8003a34:	6023      	str	r3, [r4, #0]
		cc++;
 8003a36:	7dfb      	ldrb	r3, [r7, #23]
 8003a38:	3301      	adds	r3, #1
 8003a3a:	75fb      	strb	r3, [r7, #23]
	
		v_cell_digi[cc+9]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc+9];
 8003a3c:	7dfb      	ldrb	r3, [r7, #23]
 8003a3e:	005b      	lsls	r3, r3, #1
 8003a40:	3301      	adds	r3, #1
 8003a42:	f107 0218 	add.w	r2, r7, #24
 8003a46:	4413      	add	r3, r2
 8003a48:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003a4c:	021b      	lsls	r3, r3, #8
 8003a4e:	7dfa      	ldrb	r2, [r7, #23]
 8003a50:	0052      	lsls	r2, r2, #1
 8003a52:	f107 0118 	add.w	r1, r7, #24
 8003a56:	440a      	add	r2, r1
 8003a58:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fd f93c 	bl	8000cdc <__aeabi_i2f>
 8003a64:	7dfb      	ldrb	r3, [r7, #23]
 8003a66:	3309      	adds	r3, #9
 8003a68:	4a8d      	ldr	r2, [pc, #564]	; (8003ca0 <read_v_15cell+0x918>)
 8003a6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a6e:	4619      	mov	r1, r3
 8003a70:	f7fd f87e 	bl	8000b70 <__aeabi_fsub>
 8003a74:	4603      	mov	r3, r0
 8003a76:	4619      	mov	r1, r3
 8003a78:	7dfb      	ldrb	r3, [r7, #23]
 8003a7a:	3309      	adds	r3, #9
 8003a7c:	005b      	lsls	r3, r3, #1
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	18d4      	adds	r4, r2, r3
 8003a82:	4608      	mov	r0, r1
 8003a84:	f7fd fb6a 	bl	800115c <__aeabi_f2uiz>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	8023      	strh	r3, [r4, #0]
		vcell_data[cc+9]=v_cell_digi[cc+9]*0.0001;
 8003a8e:	7dfb      	ldrb	r3, [r7, #23]
 8003a90:	3309      	adds	r3, #9
 8003a92:	005b      	lsls	r3, r3, #1
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	4413      	add	r3, r2
 8003a98:	881b      	ldrh	r3, [r3, #0]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7fc fcb2 	bl	8000404 <__aeabi_i2d>
 8003aa0:	a37d      	add	r3, pc, #500	; (adr r3, 8003c98 <read_v_15cell+0x910>)
 8003aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa6:	f7fc fd17 	bl	80004d8 <__aeabi_dmul>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	460c      	mov	r4, r1
 8003aae:	4618      	mov	r0, r3
 8003ab0:	4621      	mov	r1, r4
 8003ab2:	7dfb      	ldrb	r3, [r7, #23]
 8003ab4:	3309      	adds	r3, #9
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	683a      	ldr	r2, [r7, #0]
 8003aba:	18d4      	adds	r4, r2, r3
 8003abc:	f7fd f804 	bl	8000ac8 <__aeabi_d2f>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	6023      	str	r3, [r4, #0]
		cc++;
 8003ac4:	7dfb      	ldrb	r3, [r7, #23]
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	75fb      	strb	r3, [r7, #23]
		
		LTC681x_rdcv_reg_emul(5,1,cmd_v);
 8003aca:	f107 030c 	add.w	r3, r7, #12
 8003ace:	461a      	mov	r2, r3
 8003ad0:	2101      	movs	r1, #1
 8003ad2:	2005      	movs	r0, #5
 8003ad4:	f7ff fbc0 	bl	8003258 <LTC681x_rdcv_reg_emul>
		cc=0;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	75fb      	strb	r3, [r7, #23]
		
		v_cell_digi[cc+12]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc+12];
 8003adc:	7dfb      	ldrb	r3, [r7, #23]
 8003ade:	005b      	lsls	r3, r3, #1
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	f107 0218 	add.w	r2, r7, #24
 8003ae6:	4413      	add	r3, r2
 8003ae8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003aec:	021b      	lsls	r3, r3, #8
 8003aee:	7dfa      	ldrb	r2, [r7, #23]
 8003af0:	0052      	lsls	r2, r2, #1
 8003af2:	f107 0118 	add.w	r1, r7, #24
 8003af6:	440a      	add	r2, r1
 8003af8:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7fd f8ec 	bl	8000cdc <__aeabi_i2f>
 8003b04:	7dfb      	ldrb	r3, [r7, #23]
 8003b06:	330c      	adds	r3, #12
 8003b08:	4a65      	ldr	r2, [pc, #404]	; (8003ca0 <read_v_15cell+0x918>)
 8003b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b0e:	4619      	mov	r1, r3
 8003b10:	f7fd f82e 	bl	8000b70 <__aeabi_fsub>
 8003b14:	4603      	mov	r3, r0
 8003b16:	4619      	mov	r1, r3
 8003b18:	7dfb      	ldrb	r3, [r7, #23]
 8003b1a:	330c      	adds	r3, #12
 8003b1c:	005b      	lsls	r3, r3, #1
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	18d4      	adds	r4, r2, r3
 8003b22:	4608      	mov	r0, r1
 8003b24:	f7fd fb1a 	bl	800115c <__aeabi_f2uiz>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	8023      	strh	r3, [r4, #0]
		vcell_data[cc+12]=v_cell_digi[cc+12]*0.0001;
 8003b2e:	7dfb      	ldrb	r3, [r7, #23]
 8003b30:	330c      	adds	r3, #12
 8003b32:	005b      	lsls	r3, r3, #1
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	4413      	add	r3, r2
 8003b38:	881b      	ldrh	r3, [r3, #0]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fc fc62 	bl	8000404 <__aeabi_i2d>
 8003b40:	a355      	add	r3, pc, #340	; (adr r3, 8003c98 <read_v_15cell+0x910>)
 8003b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b46:	f7fc fcc7 	bl	80004d8 <__aeabi_dmul>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	460c      	mov	r4, r1
 8003b4e:	4618      	mov	r0, r3
 8003b50:	4621      	mov	r1, r4
 8003b52:	7dfb      	ldrb	r3, [r7, #23]
 8003b54:	330c      	adds	r3, #12
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	683a      	ldr	r2, [r7, #0]
 8003b5a:	18d4      	adds	r4, r2, r3
 8003b5c:	f7fc ffb4 	bl	8000ac8 <__aeabi_d2f>
 8003b60:	4603      	mov	r3, r0
 8003b62:	6023      	str	r3, [r4, #0]
		cc++;
 8003b64:	7dfb      	ldrb	r3, [r7, #23]
 8003b66:	3301      	adds	r3, #1
 8003b68:	75fb      	strb	r3, [r7, #23]
	
		v_cell_digi[cc+12]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc+12];
 8003b6a:	7dfb      	ldrb	r3, [r7, #23]
 8003b6c:	005b      	lsls	r3, r3, #1
 8003b6e:	3301      	adds	r3, #1
 8003b70:	f107 0218 	add.w	r2, r7, #24
 8003b74:	4413      	add	r3, r2
 8003b76:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003b7a:	021b      	lsls	r3, r3, #8
 8003b7c:	7dfa      	ldrb	r2, [r7, #23]
 8003b7e:	0052      	lsls	r2, r2, #1
 8003b80:	f107 0118 	add.w	r1, r7, #24
 8003b84:	440a      	add	r2, r1
 8003b86:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7fd f8a5 	bl	8000cdc <__aeabi_i2f>
 8003b92:	7dfb      	ldrb	r3, [r7, #23]
 8003b94:	330c      	adds	r3, #12
 8003b96:	4a42      	ldr	r2, [pc, #264]	; (8003ca0 <read_v_15cell+0x918>)
 8003b98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	f7fc ffe7 	bl	8000b70 <__aeabi_fsub>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	7dfb      	ldrb	r3, [r7, #23]
 8003ba8:	330c      	adds	r3, #12
 8003baa:	005b      	lsls	r3, r3, #1
 8003bac:	687a      	ldr	r2, [r7, #4]
 8003bae:	18d4      	adds	r4, r2, r3
 8003bb0:	4608      	mov	r0, r1
 8003bb2:	f7fd fad3 	bl	800115c <__aeabi_f2uiz>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	8023      	strh	r3, [r4, #0]
		vcell_data[cc+12]=v_cell_digi[cc+12]*0.0001;
 8003bbc:	7dfb      	ldrb	r3, [r7, #23]
 8003bbe:	330c      	adds	r3, #12
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	4413      	add	r3, r2
 8003bc6:	881b      	ldrh	r3, [r3, #0]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7fc fc1b 	bl	8000404 <__aeabi_i2d>
 8003bce:	a332      	add	r3, pc, #200	; (adr r3, 8003c98 <read_v_15cell+0x910>)
 8003bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd4:	f7fc fc80 	bl	80004d8 <__aeabi_dmul>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	460c      	mov	r4, r1
 8003bdc:	4618      	mov	r0, r3
 8003bde:	4621      	mov	r1, r4
 8003be0:	7dfb      	ldrb	r3, [r7, #23]
 8003be2:	330c      	adds	r3, #12
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	683a      	ldr	r2, [r7, #0]
 8003be8:	18d4      	adds	r4, r2, r3
 8003bea:	f7fc ff6d 	bl	8000ac8 <__aeabi_d2f>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	6023      	str	r3, [r4, #0]
		cc++;
 8003bf2:	7dfb      	ldrb	r3, [r7, #23]
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	75fb      	strb	r3, [r7, #23]
	
		v_cell_digi[cc+12]=(cmd_v[2*cc+1]<<8|cmd_v[2*cc])-minus_offset[cc+12];
 8003bf8:	7dfb      	ldrb	r3, [r7, #23]
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	f107 0218 	add.w	r2, r7, #24
 8003c02:	4413      	add	r3, r2
 8003c04:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003c08:	021b      	lsls	r3, r3, #8
 8003c0a:	7dfa      	ldrb	r2, [r7, #23]
 8003c0c:	0052      	lsls	r2, r2, #1
 8003c0e:	f107 0118 	add.w	r1, r7, #24
 8003c12:	440a      	add	r2, r1
 8003c14:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7fd f85e 	bl	8000cdc <__aeabi_i2f>
 8003c20:	7dfb      	ldrb	r3, [r7, #23]
 8003c22:	330c      	adds	r3, #12
 8003c24:	4a1e      	ldr	r2, [pc, #120]	; (8003ca0 <read_v_15cell+0x918>)
 8003c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	f7fc ffa0 	bl	8000b70 <__aeabi_fsub>
 8003c30:	4603      	mov	r3, r0
 8003c32:	4619      	mov	r1, r3
 8003c34:	7dfb      	ldrb	r3, [r7, #23]
 8003c36:	330c      	adds	r3, #12
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	18d4      	adds	r4, r2, r3
 8003c3e:	4608      	mov	r0, r1
 8003c40:	f7fd fa8c 	bl	800115c <__aeabi_f2uiz>
 8003c44:	4603      	mov	r3, r0
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	8023      	strh	r3, [r4, #0]
		vcell_data[cc+12]=v_cell_digi[cc+12]*0.0001;
 8003c4a:	7dfb      	ldrb	r3, [r7, #23]
 8003c4c:	330c      	adds	r3, #12
 8003c4e:	005b      	lsls	r3, r3, #1
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	4413      	add	r3, r2
 8003c54:	881b      	ldrh	r3, [r3, #0]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f7fc fbd4 	bl	8000404 <__aeabi_i2d>
 8003c5c:	a30e      	add	r3, pc, #56	; (adr r3, 8003c98 <read_v_15cell+0x910>)
 8003c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c62:	f7fc fc39 	bl	80004d8 <__aeabi_dmul>
 8003c66:	4603      	mov	r3, r0
 8003c68:	460c      	mov	r4, r1
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	4621      	mov	r1, r4
 8003c6e:	7dfb      	ldrb	r3, [r7, #23]
 8003c70:	330c      	adds	r3, #12
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	683a      	ldr	r2, [r7, #0]
 8003c76:	18d4      	adds	r4, r2, r3
 8003c78:	f7fc ff26 	bl	8000ac8 <__aeabi_d2f>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	6023      	str	r3, [r4, #0]
		cc++;
 8003c80:	7dfb      	ldrb	r3, [r7, #23]
 8003c82:	3301      	adds	r3, #1
 8003c84:	75fb      	strb	r3, [r7, #23]
		
		HAL_GPIO_WritePin(CS_SPI1_GPIO_Port,CS_SPI1_Pin,GPIO_PIN_SET);
 8003c86:	2201      	movs	r2, #1
 8003c88:	2101      	movs	r1, #1
 8003c8a:	4806      	ldr	r0, [pc, #24]	; (8003ca4 <read_v_15cell+0x91c>)
 8003c8c:	f004 fc93 	bl	80085b6 <HAL_GPIO_WritePin>
}
 8003c90:	bf00      	nop
 8003c92:	371c      	adds	r7, #28
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd90      	pop	{r4, r7, pc}
 8003c98:	eb1c432d 	.word	0xeb1c432d
 8003c9c:	3f1a36e2 	.word	0x3f1a36e2
 8003ca0:	20000018 	.word	0x20000018
 8003ca4:	40010c00 	.word	0x40010c00

08003ca8 <LTC681x_wrcfga_reg_emul>:
	
}

void LTC681x_wrcfga_reg_emul( uint8_t CFGA4, uint8_t CFGA5
                     )
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b088      	sub	sp, #32
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	4603      	mov	r3, r0
 8003cb0:	460a      	mov	r2, r1
 8003cb2:	71fb      	strb	r3, [r7, #7]
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t data_in[8];

	cmd[1] = 0x01;  //WRCFGA
 8003cb8:	2301      	movs	r3, #1
 8003cba:	757b      	strb	r3, [r7, #21]
	cmd[0] = 0x00;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	753b      	strb	r3, [r7, #20]
	
	cmd_pec = pec15_calc_emul(2, cmd);
 8003cc0:	f107 0314 	add.w	r3, r7, #20
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	2002      	movs	r0, #2
 8003cc8:	f7ff fa92 	bl	80031f0 <pec15_calc_emul>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	837b      	strh	r3, [r7, #26]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8003cd0:	8b7b      	ldrh	r3, [r7, #26]
 8003cd2:	0a1b      	lsrs	r3, r3, #8
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	75bb      	strb	r3, [r7, #22]
	cmd[3] = (uint8_t)(cmd_pec);
 8003cda:	8b7b      	ldrh	r3, [r7, #26]
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	75fb      	strb	r3, [r7, #23]

	ltc6812_CS_RESET(ltc6812_CS_PIN);
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	2101      	movs	r1, #1
 8003ce4:	4824      	ldr	r0, [pc, #144]	; (8003d78 <LTC681x_wrcfga_reg_emul+0xd0>)
 8003ce6:	f004 fc66 	bl	80085b6 <HAL_GPIO_WritePin>
  ltc6812_Write8(cmd[0]);
 8003cea:	7d3b      	ldrb	r3, [r7, #20]
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7ff f995 	bl	800301c <ltc6812_Write8>
	ltc6812_Write8(cmd[1]);
 8003cf2:	7d7b      	ldrb	r3, [r7, #21]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f7ff f991 	bl	800301c <ltc6812_Write8>
	ltc6812_Write8(cmd[2]);
 8003cfa:	7dbb      	ldrb	r3, [r7, #22]
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7ff f98d 	bl	800301c <ltc6812_Write8>
	ltc6812_Write8(cmd[3]);
 8003d02:	7dfb      	ldrb	r3, [r7, #23]
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7ff f989 	bl	800301c <ltc6812_Write8>
	
	data_in[0]= 0x00;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	733b      	strb	r3, [r7, #12]
	data_in[1]= 0x00;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	737b      	strb	r3, [r7, #13]
	data_in[2]= 0x00;
 8003d12:	2300      	movs	r3, #0
 8003d14:	73bb      	strb	r3, [r7, #14]
	data_in[3]= 0x00;
 8003d16:	2300      	movs	r3, #0
 8003d18:	73fb      	strb	r3, [r7, #15]
	data_in[4]= CFGA4;
 8003d1a:	79fb      	ldrb	r3, [r7, #7]
 8003d1c:	743b      	strb	r3, [r7, #16]
	data_in[5]= CFGA5;
 8003d1e:	79bb      	ldrb	r3, [r7, #6]
 8003d20:	747b      	strb	r3, [r7, #17]
	cmd_pec=pec15_calc_emul(6,data_in);
 8003d22:	f107 030c 	add.w	r3, r7, #12
 8003d26:	4619      	mov	r1, r3
 8003d28:	2006      	movs	r0, #6
 8003d2a:	f7ff fa61 	bl	80031f0 <pec15_calc_emul>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	837b      	strh	r3, [r7, #26]
	data_in[6]= (uint8_t)(cmd_pec >> 8);
 8003d32:	8b7b      	ldrh	r3, [r7, #26]
 8003d34:	0a1b      	lsrs	r3, r3, #8
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	74bb      	strb	r3, [r7, #18]
	data_in[7]= (uint8_t)(cmd_pec);
 8003d3c:	8b7b      	ldrh	r3, [r7, #26]
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	74fb      	strb	r3, [r7, #19]
	
	for(int kl=0;kl<8;kl++)
 8003d42:	2300      	movs	r3, #0
 8003d44:	61fb      	str	r3, [r7, #28]
 8003d46:	e00a      	b.n	8003d5e <LTC681x_wrcfga_reg_emul+0xb6>
	{
		ltc6812_Write8(data_in[kl]);
 8003d48:	f107 020c 	add.w	r2, r7, #12
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	4413      	add	r3, r2
 8003d50:	781b      	ldrb	r3, [r3, #0]
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7ff f962 	bl	800301c <ltc6812_Write8>
	for(int kl=0;kl<8;kl++)
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	61fb      	str	r3, [r7, #28]
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	2b07      	cmp	r3, #7
 8003d62:	ddf1      	ble.n	8003d48 <LTC681x_wrcfga_reg_emul+0xa0>
	}
	
  ltc6812_CS_SET(ltc6812_CS_PIN);
 8003d64:	2201      	movs	r2, #1
 8003d66:	2101      	movs	r1, #1
 8003d68:	4803      	ldr	r0, [pc, #12]	; (8003d78 <LTC681x_wrcfga_reg_emul+0xd0>)
 8003d6a:	f004 fc24 	bl	80085b6 <HAL_GPIO_WritePin>
	
}
 8003d6e:	bf00      	nop
 8003d70:	3720      	adds	r7, #32
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	40010c00 	.word	0x40010c00

08003d7c <LTC681x_wrcfgb_reg_emul>:

void LTC681x_wrcfgb_reg_emul( uint8_t CFGB0
                     )
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b088      	sub	sp, #32
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	4603      	mov	r3, r0
 8003d84:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t data_in[8];

	cmd[1] = 0x24;  //WRCFGB
 8003d86:	2324      	movs	r3, #36	; 0x24
 8003d88:	757b      	strb	r3, [r7, #21]
	cmd[0] = 0x00;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	753b      	strb	r3, [r7, #20]

	cmd_pec = pec15_calc_emul(2, cmd);
 8003d8e:	f107 0314 	add.w	r3, r7, #20
 8003d92:	4619      	mov	r1, r3
 8003d94:	2002      	movs	r0, #2
 8003d96:	f7ff fa2b 	bl	80031f0 <pec15_calc_emul>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	837b      	strh	r3, [r7, #26]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8003d9e:	8b7b      	ldrh	r3, [r7, #26]
 8003da0:	0a1b      	lsrs	r3, r3, #8
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	75bb      	strb	r3, [r7, #22]
	cmd[3] = (uint8_t)(cmd_pec);
 8003da8:	8b7b      	ldrh	r3, [r7, #26]
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	75fb      	strb	r3, [r7, #23]

	ltc6812_CS_RESET(ltc6812_CS_PIN);
 8003dae:	2200      	movs	r2, #0
 8003db0:	2101      	movs	r1, #1
 8003db2:	4824      	ldr	r0, [pc, #144]	; (8003e44 <LTC681x_wrcfgb_reg_emul+0xc8>)
 8003db4:	f004 fbff 	bl	80085b6 <HAL_GPIO_WritePin>
  ltc6812_Write8(cmd[0]);
 8003db8:	7d3b      	ldrb	r3, [r7, #20]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7ff f92e 	bl	800301c <ltc6812_Write8>
	ltc6812_Write8(cmd[1]);
 8003dc0:	7d7b      	ldrb	r3, [r7, #21]
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7ff f92a 	bl	800301c <ltc6812_Write8>
	ltc6812_Write8(cmd[2]);
 8003dc8:	7dbb      	ldrb	r3, [r7, #22]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7ff f926 	bl	800301c <ltc6812_Write8>
	ltc6812_Write8(cmd[3]);
 8003dd0:	7dfb      	ldrb	r3, [r7, #23]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7ff f922 	bl	800301c <ltc6812_Write8>

	data_in[0]= CFGB0;
 8003dd8:	79fb      	ldrb	r3, [r7, #7]
 8003dda:	733b      	strb	r3, [r7, #12]
	data_in[1]= 0x00;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	737b      	strb	r3, [r7, #13]
	data_in[2]= 0x00;
 8003de0:	2300      	movs	r3, #0
 8003de2:	73bb      	strb	r3, [r7, #14]
	data_in[3]= 0x00;
 8003de4:	2300      	movs	r3, #0
 8003de6:	73fb      	strb	r3, [r7, #15]
	data_in[4]= 0x00;
 8003de8:	2300      	movs	r3, #0
 8003dea:	743b      	strb	r3, [r7, #16]
	data_in[5]= 0x00;
 8003dec:	2300      	movs	r3, #0
 8003dee:	747b      	strb	r3, [r7, #17]
	cmd_pec=pec15_calc_emul(6,data_in);
 8003df0:	f107 030c 	add.w	r3, r7, #12
 8003df4:	4619      	mov	r1, r3
 8003df6:	2006      	movs	r0, #6
 8003df8:	f7ff f9fa 	bl	80031f0 <pec15_calc_emul>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	837b      	strh	r3, [r7, #26]
	data_in[6]= (uint8_t)(cmd_pec >> 8);
 8003e00:	8b7b      	ldrh	r3, [r7, #26]
 8003e02:	0a1b      	lsrs	r3, r3, #8
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	74bb      	strb	r3, [r7, #18]
	data_in[7]= (uint8_t)(cmd_pec);
 8003e0a:	8b7b      	ldrh	r3, [r7, #26]
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	74fb      	strb	r3, [r7, #19]

	for(int kl=0;kl<8;kl++)
 8003e10:	2300      	movs	r3, #0
 8003e12:	61fb      	str	r3, [r7, #28]
 8003e14:	e00a      	b.n	8003e2c <LTC681x_wrcfgb_reg_emul+0xb0>
	{
		ltc6812_Write8(data_in[kl]);
 8003e16:	f107 020c 	add.w	r2, r7, #12
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	4413      	add	r3, r2
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	4618      	mov	r0, r3
 8003e22:	f7ff f8fb 	bl	800301c <ltc6812_Write8>
	for(int kl=0;kl<8;kl++)
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	3301      	adds	r3, #1
 8003e2a:	61fb      	str	r3, [r7, #28]
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	2b07      	cmp	r3, #7
 8003e30:	ddf1      	ble.n	8003e16 <LTC681x_wrcfgb_reg_emul+0x9a>
	}

  ltc6812_CS_SET(ltc6812_CS_PIN);
 8003e32:	2201      	movs	r2, #1
 8003e34:	2101      	movs	r1, #1
 8003e36:	4803      	ldr	r0, [pc, #12]	; (8003e44 <LTC681x_wrcfgb_reg_emul+0xc8>)
 8003e38:	f004 fbbd 	bl	80085b6 <HAL_GPIO_WritePin>

}
 8003e3c:	bf00      	nop
 8003e3e:	3720      	adds	r7, #32
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	40010c00 	.word	0x40010c00

08003e48 <LTC681x_balance_cell>:
  ltc6812_CS_SET(ltc6812_CS_PIN);
	
}

void LTC681x_balance_cell(uint16_t Cell_to_balance)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	4603      	mov	r3, r0
 8003e50:	80fb      	strh	r3, [r7, #6]
	uint8_t cell_balance_status;
	uint16_t temp_var;
	CFGAR4=0x00;
 8003e52:	4b2f      	ldr	r3, [pc, #188]	; (8003f10 <LTC681x_balance_cell+0xc8>)
 8003e54:	2200      	movs	r2, #0
 8003e56:	701a      	strb	r2, [r3, #0]
	CFGAR5=0x00;
 8003e58:	4b2e      	ldr	r3, [pc, #184]	; (8003f14 <LTC681x_balance_cell+0xcc>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	701a      	strb	r2, [r3, #0]
	CFGBR0=0x00;
 8003e5e:	4b2e      	ldr	r3, [pc, #184]	; (8003f18 <LTC681x_balance_cell+0xd0>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	701a      	strb	r2, [r3, #0]

	for(int lm=0;lm<15;lm++)
 8003e64:	2300      	movs	r3, #0
 8003e66:	60fb      	str	r3, [r7, #12]
 8003e68:	e03d      	b.n	8003ee6 <LTC681x_balance_cell+0x9e>
	{
		cell_balance_status=Cell_to_balance>>lm & 0x0001;
 8003e6a:	88fa      	ldrh	r2, [r7, #6]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	fa42 f303 	asr.w	r3, r2, r3
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	72fb      	strb	r3, [r7, #11]
		if(lm<8)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2b07      	cmp	r3, #7
 8003e7e:	dc0d      	bgt.n	8003e9c <LTC681x_balance_cell+0x54>
		{
			temp_var=cell_balance_status<<lm;
 8003e80:	7afa      	ldrb	r2, [r7, #11]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	813b      	strh	r3, [r7, #8]
			CFGAR4+=temp_var;
 8003e8a:	893b      	ldrh	r3, [r7, #8]
 8003e8c:	b2da      	uxtb	r2, r3
 8003e8e:	4b20      	ldr	r3, [pc, #128]	; (8003f10 <LTC681x_balance_cell+0xc8>)
 8003e90:	781b      	ldrb	r3, [r3, #0]
 8003e92:	4413      	add	r3, r2
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	4b1e      	ldr	r3, [pc, #120]	; (8003f10 <LTC681x_balance_cell+0xc8>)
 8003e98:	701a      	strb	r2, [r3, #0]
 8003e9a:	e01f      	b.n	8003edc <LTC681x_balance_cell+0x94>
		}
		else if(lm<12)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2b0b      	cmp	r3, #11
 8003ea0:	dc0e      	bgt.n	8003ec0 <LTC681x_balance_cell+0x78>
		{
			temp_var=cell_balance_status<<(lm-8);
 8003ea2:	7afa      	ldrb	r2, [r7, #11]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	3b08      	subs	r3, #8
 8003ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eac:	813b      	strh	r3, [r7, #8]
			CFGAR5+=temp_var;
 8003eae:	893b      	ldrh	r3, [r7, #8]
 8003eb0:	b2da      	uxtb	r2, r3
 8003eb2:	4b18      	ldr	r3, [pc, #96]	; (8003f14 <LTC681x_balance_cell+0xcc>)
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	4413      	add	r3, r2
 8003eb8:	b2da      	uxtb	r2, r3
 8003eba:	4b16      	ldr	r3, [pc, #88]	; (8003f14 <LTC681x_balance_cell+0xcc>)
 8003ebc:	701a      	strb	r2, [r3, #0]
 8003ebe:	e00d      	b.n	8003edc <LTC681x_balance_cell+0x94>
		}
		else
		{
			temp_var=cell_balance_status<<(lm-8);
 8003ec0:	7afa      	ldrb	r2, [r7, #11]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	3b08      	subs	r3, #8
 8003ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eca:	813b      	strh	r3, [r7, #8]
			CFGBR0+=temp_var;
 8003ecc:	893b      	ldrh	r3, [r7, #8]
 8003ece:	b2da      	uxtb	r2, r3
 8003ed0:	4b11      	ldr	r3, [pc, #68]	; (8003f18 <LTC681x_balance_cell+0xd0>)
 8003ed2:	781b      	ldrb	r3, [r3, #0]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	4b0f      	ldr	r3, [pc, #60]	; (8003f18 <LTC681x_balance_cell+0xd0>)
 8003eda:	701a      	strb	r2, [r3, #0]
		}
		temp_var=0;
 8003edc:	2300      	movs	r3, #0
 8003ede:	813b      	strh	r3, [r7, #8]
	for(int lm=0;lm<15;lm++)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	60fb      	str	r3, [r7, #12]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2b0e      	cmp	r3, #14
 8003eea:	ddbe      	ble.n	8003e6a <LTC681x_balance_cell+0x22>
	}

	LTC681x_wrcfga_reg_emul(CFGAR4, CFGAR5);
 8003eec:	4b08      	ldr	r3, [pc, #32]	; (8003f10 <LTC681x_balance_cell+0xc8>)
 8003eee:	781a      	ldrb	r2, [r3, #0]
 8003ef0:	4b08      	ldr	r3, [pc, #32]	; (8003f14 <LTC681x_balance_cell+0xcc>)
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	4610      	mov	r0, r2
 8003ef8:	f7ff fed6 	bl	8003ca8 <LTC681x_wrcfga_reg_emul>
	LTC681x_wrcfgb_reg_emul(CFGBR0);
 8003efc:	4b06      	ldr	r3, [pc, #24]	; (8003f18 <LTC681x_balance_cell+0xd0>)
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7ff ff3b 	bl	8003d7c <LTC681x_wrcfgb_reg_emul>

}
 8003f06:	bf00      	nop
 8003f08:	3710      	adds	r7, #16
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	20000281 	.word	0x20000281
 8003f14:	20000282 	.word	0x20000282
 8003f18:	20000283 	.word	0x20000283
 8003f1c:	00000000 	.word	0x00000000

08003f20 <get_balance_status>:

void get_balance_status(float Cell_Voltage_15data[15])
{
 8003f20:	b590      	push	{r4, r7, lr}
 8003f22:	b087      	sub	sp, #28
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
	Cell_Voltage_Lowest=4.2;
 8003f28:	4b4f      	ldr	r3, [pc, #316]	; (8004068 <get_balance_status+0x148>)
 8003f2a:	4a50      	ldr	r2, [pc, #320]	; (800406c <get_balance_status+0x14c>)
 8003f2c:	601a      	str	r2, [r3, #0]
	balance_status=0x0000;
 8003f2e:	4b50      	ldr	r3, [pc, #320]	; (8004070 <get_balance_status+0x150>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	801a      	strh	r2, [r3, #0]
	uint16_t temp_dat;
	float buffer_imbalance;


		for(int ik=0;ik<15;ik++)
 8003f34:	2300      	movs	r3, #0
 8003f36:	613b      	str	r3, [r7, #16]
 8003f38:	e017      	b.n	8003f6a <get_balance_status+0x4a>
		{
			if(Cell_Voltage_15data[ik]<Cell_Voltage_Lowest) Cell_Voltage_Lowest=Cell_Voltage_15data[ik];
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	4413      	add	r3, r2
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	4b48      	ldr	r3, [pc, #288]	; (8004068 <get_balance_status+0x148>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4619      	mov	r1, r3
 8003f4a:	4610      	mov	r0, r2
 8003f4c:	f7fd f8b8 	bl	80010c0 <__aeabi_fcmplt>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d006      	beq.n	8003f64 <get_balance_status+0x44>
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	4413      	add	r3, r2
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a41      	ldr	r2, [pc, #260]	; (8004068 <get_balance_status+0x148>)
 8003f62:	6013      	str	r3, [r2, #0]
		for(int ik=0;ik<15;ik++)
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	3301      	adds	r3, #1
 8003f68:	613b      	str	r3, [r7, #16]
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	2b0e      	cmp	r3, #14
 8003f6e:	dde4      	ble.n	8003f3a <get_balance_status+0x1a>
		}

		for(int ik=0;ik<15;ik++)
 8003f70:	2300      	movs	r3, #0
 8003f72:	60fb      	str	r3, [r7, #12]
 8003f74:	e04a      	b.n	800400c <get_balance_status+0xec>
		{
		   delta_vbatt[ik] = Cell_Voltage_15data[ik] - Cell_Voltage_Lowest;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	4b39      	ldr	r3, [pc, #228]	; (8004068 <get_balance_status+0x148>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4619      	mov	r1, r3
 8003f86:	4610      	mov	r0, r2
 8003f88:	f7fc fdf2 	bl	8000b70 <__aeabi_fsub>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	4619      	mov	r1, r3
 8003f90:	4a38      	ldr	r2, [pc, #224]	; (8004074 <get_balance_status+0x154>)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		   buffer_imbalance+=delta_vbatt[ik];
 8003f98:	4a36      	ldr	r2, [pc, #216]	; (8004074 <get_balance_status+0x154>)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	6978      	ldr	r0, [r7, #20]
 8003fa4:	f7fc fde6 	bl	8000b74 <__addsf3>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	617b      	str	r3, [r7, #20]

		   if(delta_vbatt[ik]> 0.025 && Cell_Voltage_15data[ik]>VCELL_BALANCE_PERMITTED)
 8003fac:	4a31      	ldr	r2, [pc, #196]	; (8004074 <get_balance_status+0x154>)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7fc fa37 	bl	8000428 <__aeabi_f2d>
 8003fba:	a327      	add	r3, pc, #156	; (adr r3, 8004058 <get_balance_status+0x138>)
 8003fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc0:	f7fc fd1a 	bl	80009f8 <__aeabi_dcmpgt>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d01d      	beq.n	8004006 <get_balance_status+0xe6>
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7fc fa27 	bl	8000428 <__aeabi_f2d>
 8003fda:	a321      	add	r3, pc, #132	; (adr r3, 8004060 <get_balance_status+0x140>)
 8003fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe0:	f7fc fd0a 	bl	80009f8 <__aeabi_dcmpgt>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00d      	beq.n	8004006 <get_balance_status+0xe6>
		   {
			   temp_dat = 0x01;
 8003fea:	2301      	movs	r3, #1
 8003fec:	817b      	strh	r3, [r7, #10]
			   temp_dat = temp_dat << ik;
 8003fee:	897a      	ldrh	r2, [r7, #10]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff6:	817b      	strh	r3, [r7, #10]
			   balance_status= balance_status+temp_dat;
 8003ff8:	4b1d      	ldr	r3, [pc, #116]	; (8004070 <get_balance_status+0x150>)
 8003ffa:	881a      	ldrh	r2, [r3, #0]
 8003ffc:	897b      	ldrh	r3, [r7, #10]
 8003ffe:	4413      	add	r3, r2
 8004000:	b29a      	uxth	r2, r3
 8004002:	4b1b      	ldr	r3, [pc, #108]	; (8004070 <get_balance_status+0x150>)
 8004004:	801a      	strh	r2, [r3, #0]
		for(int ik=0;ik<15;ik++)
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	3301      	adds	r3, #1
 800400a:	60fb      	str	r3, [r7, #12]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2b0e      	cmp	r3, #14
 8004010:	ddb1      	ble.n	8003f76 <get_balance_status+0x56>
		   }

		}
		persen_imbalance=buffer_imbalance*100/14.0/1.2;
 8004012:	4919      	ldr	r1, [pc, #100]	; (8004078 <get_balance_status+0x158>)
 8004014:	6978      	ldr	r0, [r7, #20]
 8004016:	f7fc feb5 	bl	8000d84 <__aeabi_fmul>
 800401a:	4603      	mov	r3, r0
 800401c:	4618      	mov	r0, r3
 800401e:	f7fc fa03 	bl	8000428 <__aeabi_f2d>
 8004022:	f04f 0200 	mov.w	r2, #0
 8004026:	4b15      	ldr	r3, [pc, #84]	; (800407c <get_balance_status+0x15c>)
 8004028:	f7fc fb80 	bl	800072c <__aeabi_ddiv>
 800402c:	4603      	mov	r3, r0
 800402e:	460c      	mov	r4, r1
 8004030:	4618      	mov	r0, r3
 8004032:	4621      	mov	r1, r4
 8004034:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8004038:	4b11      	ldr	r3, [pc, #68]	; (8004080 <get_balance_status+0x160>)
 800403a:	f7fc fb77 	bl	800072c <__aeabi_ddiv>
 800403e:	4603      	mov	r3, r0
 8004040:	460c      	mov	r4, r1
 8004042:	4618      	mov	r0, r3
 8004044:	4621      	mov	r1, r4
 8004046:	f7fc fd3f 	bl	8000ac8 <__aeabi_d2f>
 800404a:	4602      	mov	r2, r0
 800404c:	4b0d      	ldr	r3, [pc, #52]	; (8004084 <get_balance_status+0x164>)
 800404e:	601a      	str	r2, [r3, #0]


}
 8004050:	bf00      	nop
 8004052:	371c      	adds	r7, #28
 8004054:	46bd      	mov	sp, r7
 8004056:	bd90      	pop	{r4, r7, pc}
 8004058:	9999999a 	.word	0x9999999a
 800405c:	3f999999 	.word	0x3f999999
 8004060:	33333333 	.word	0x33333333
 8004064:	400b3333 	.word	0x400b3333
 8004068:	20000be0 	.word	0x20000be0
 800406c:	40866666 	.word	0x40866666
 8004070:	20000ba2 	.word	0x20000ba2
 8004074:	20000ba4 	.word	0x20000ba4
 8004078:	42c80000 	.word	0x42c80000
 800407c:	402c0000 	.word	0x402c0000
 8004080:	3ff33333 	.word	0x3ff33333
 8004084:	20000b6c 	.word	0x20000b6c

08004088 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 800408c:	4b17      	ldr	r3, [pc, #92]	; (80040ec <MX_SPI1_Init+0x64>)
 800408e:	4a18      	ldr	r2, [pc, #96]	; (80040f0 <MX_SPI1_Init+0x68>)
 8004090:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004092:	4b16      	ldr	r3, [pc, #88]	; (80040ec <MX_SPI1_Init+0x64>)
 8004094:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004098:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800409a:	4b14      	ldr	r3, [pc, #80]	; (80040ec <MX_SPI1_Init+0x64>)
 800409c:	2200      	movs	r2, #0
 800409e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80040a0:	4b12      	ldr	r3, [pc, #72]	; (80040ec <MX_SPI1_Init+0x64>)
 80040a2:	2200      	movs	r2, #0
 80040a4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80040a6:	4b11      	ldr	r3, [pc, #68]	; (80040ec <MX_SPI1_Init+0x64>)
 80040a8:	2200      	movs	r2, #0
 80040aa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80040ac:	4b0f      	ldr	r3, [pc, #60]	; (80040ec <MX_SPI1_Init+0x64>)
 80040ae:	2200      	movs	r2, #0
 80040b0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80040b2:	4b0e      	ldr	r3, [pc, #56]	; (80040ec <MX_SPI1_Init+0x64>)
 80040b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040b8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80040ba:	4b0c      	ldr	r3, [pc, #48]	; (80040ec <MX_SPI1_Init+0x64>)
 80040bc:	2228      	movs	r2, #40	; 0x28
 80040be:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80040c0:	4b0a      	ldr	r3, [pc, #40]	; (80040ec <MX_SPI1_Init+0x64>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80040c6:	4b09      	ldr	r3, [pc, #36]	; (80040ec <MX_SPI1_Init+0x64>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040cc:	4b07      	ldr	r3, [pc, #28]	; (80040ec <MX_SPI1_Init+0x64>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80040d2:	4b06      	ldr	r3, [pc, #24]	; (80040ec <MX_SPI1_Init+0x64>)
 80040d4:	220a      	movs	r2, #10
 80040d6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80040d8:	4804      	ldr	r0, [pc, #16]	; (80040ec <MX_SPI1_Init+0x64>)
 80040da:	f005 fcfb 	bl	8009ad4 <HAL_SPI_Init>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d001      	beq.n	80040e8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80040e4:	f7fe feca 	bl	8002e7c <Error_Handler>
  }

}
 80040e8:	bf00      	nop
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	20000be4 	.word	0x20000be4
 80040f0:	40013000 	.word	0x40013000

080040f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b08a      	sub	sp, #40	; 0x28
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040fc:	f107 0314 	add.w	r3, r7, #20
 8004100:	2200      	movs	r2, #0
 8004102:	601a      	str	r2, [r3, #0]
 8004104:	605a      	str	r2, [r3, #4]
 8004106:	609a      	str	r2, [r3, #8]
 8004108:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a22      	ldr	r2, [pc, #136]	; (8004198 <HAL_SPI_MspInit+0xa4>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d13d      	bne.n	8004190 <HAL_SPI_MspInit+0x9c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004114:	4b21      	ldr	r3, [pc, #132]	; (800419c <HAL_SPI_MspInit+0xa8>)
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	4a20      	ldr	r2, [pc, #128]	; (800419c <HAL_SPI_MspInit+0xa8>)
 800411a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800411e:	6193      	str	r3, [r2, #24]
 8004120:	4b1e      	ldr	r3, [pc, #120]	; (800419c <HAL_SPI_MspInit+0xa8>)
 8004122:	699b      	ldr	r3, [r3, #24]
 8004124:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004128:	613b      	str	r3, [r7, #16]
 800412a:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800412c:	4b1b      	ldr	r3, [pc, #108]	; (800419c <HAL_SPI_MspInit+0xa8>)
 800412e:	699b      	ldr	r3, [r3, #24]
 8004130:	4a1a      	ldr	r2, [pc, #104]	; (800419c <HAL_SPI_MspInit+0xa8>)
 8004132:	f043 0308 	orr.w	r3, r3, #8
 8004136:	6193      	str	r3, [r2, #24]
 8004138:	4b18      	ldr	r3, [pc, #96]	; (800419c <HAL_SPI_MspInit+0xa8>)
 800413a:	699b      	ldr	r3, [r3, #24]
 800413c:	f003 0308 	and.w	r3, r3, #8
 8004140:	60fb      	str	r3, [r7, #12]
 8004142:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8004144:	2328      	movs	r3, #40	; 0x28
 8004146:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004148:	2302      	movs	r3, #2
 800414a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800414c:	2303      	movs	r3, #3
 800414e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004150:	f107 0314 	add.w	r3, r7, #20
 8004154:	4619      	mov	r1, r3
 8004156:	4812      	ldr	r0, [pc, #72]	; (80041a0 <HAL_SPI_MspInit+0xac>)
 8004158:	f004 f8bc 	bl	80082d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800415c:	2310      	movs	r3, #16
 800415e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004160:	2300      	movs	r3, #0
 8004162:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004164:	2300      	movs	r3, #0
 8004166:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004168:	f107 0314 	add.w	r3, r7, #20
 800416c:	4619      	mov	r1, r3
 800416e:	480c      	ldr	r0, [pc, #48]	; (80041a0 <HAL_SPI_MspInit+0xac>)
 8004170:	f004 f8b0 	bl	80082d4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8004174:	4b0b      	ldr	r3, [pc, #44]	; (80041a4 <HAL_SPI_MspInit+0xb0>)
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	627b      	str	r3, [r7, #36]	; 0x24
 800417a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800417c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004180:	627b      	str	r3, [r7, #36]	; 0x24
 8004182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004184:	f043 0301 	orr.w	r3, r3, #1
 8004188:	627b      	str	r3, [r7, #36]	; 0x24
 800418a:	4a06      	ldr	r2, [pc, #24]	; (80041a4 <HAL_SPI_MspInit+0xb0>)
 800418c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8004190:	bf00      	nop
 8004192:	3728      	adds	r7, #40	; 0x28
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	40013000 	.word	0x40013000
 800419c:	40021000 	.word	0x40021000
 80041a0:	40010c00 	.word	0x40010c00
 80041a4:	40010000 	.word	0x40010000

080041a8 <SSD1306_Init>:
} SSD1306_t;

/* Private variable */
static SSD1306_t SSD1306;

uint8_t SSD1306_Init(void) {
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80041ae:	f000 fa19 	bl	80045e4 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80041b2:	f644 6320 	movw	r3, #20000	; 0x4e20
 80041b6:	2201      	movs	r2, #1
 80041b8:	2178      	movs	r1, #120	; 0x78
 80041ba:	4858      	ldr	r0, [pc, #352]	; (800431c <SSD1306_Init+0x174>)
 80041bc:	f004 fc52 	bl	8008a64 <HAL_I2C_IsDeviceReady>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d001      	beq.n	80041ca <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80041c6:	2300      	movs	r3, #0
 80041c8:	e0a4      	b.n	8004314 <SSD1306_Init+0x16c>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 80041ca:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80041ce:	607b      	str	r3, [r7, #4]
	while(p>0)
 80041d0:	e002      	b.n	80041d8 <SSD1306_Init+0x30>
		p--;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	3b01      	subs	r3, #1
 80041d6:	607b      	str	r3, [r7, #4]
	while(p>0)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1f9      	bne.n	80041d2 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80041de:	22ae      	movs	r2, #174	; 0xae
 80041e0:	2100      	movs	r1, #0
 80041e2:	2078      	movs	r0, #120	; 0x78
 80041e4:	f000 fa6c 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80041e8:	2220      	movs	r2, #32
 80041ea:	2100      	movs	r1, #0
 80041ec:	2078      	movs	r0, #120	; 0x78
 80041ee:	f000 fa67 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80041f2:	2210      	movs	r2, #16
 80041f4:	2100      	movs	r1, #0
 80041f6:	2078      	movs	r0, #120	; 0x78
 80041f8:	f000 fa62 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80041fc:	22b0      	movs	r2, #176	; 0xb0
 80041fe:	2100      	movs	r1, #0
 8004200:	2078      	movs	r0, #120	; 0x78
 8004202:	f000 fa5d 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8004206:	22c8      	movs	r2, #200	; 0xc8
 8004208:	2100      	movs	r1, #0
 800420a:	2078      	movs	r0, #120	; 0x78
 800420c:	f000 fa58 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8004210:	2200      	movs	r2, #0
 8004212:	2100      	movs	r1, #0
 8004214:	2078      	movs	r0, #120	; 0x78
 8004216:	f000 fa53 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800421a:	2210      	movs	r2, #16
 800421c:	2100      	movs	r1, #0
 800421e:	2078      	movs	r0, #120	; 0x78
 8004220:	f000 fa4e 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8004224:	2240      	movs	r2, #64	; 0x40
 8004226:	2100      	movs	r1, #0
 8004228:	2078      	movs	r0, #120	; 0x78
 800422a:	f000 fa49 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800422e:	2281      	movs	r2, #129	; 0x81
 8004230:	2100      	movs	r1, #0
 8004232:	2078      	movs	r0, #120	; 0x78
 8004234:	f000 fa44 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8004238:	22ff      	movs	r2, #255	; 0xff
 800423a:	2100      	movs	r1, #0
 800423c:	2078      	movs	r0, #120	; 0x78
 800423e:	f000 fa3f 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8004242:	22a1      	movs	r2, #161	; 0xa1
 8004244:	2100      	movs	r1, #0
 8004246:	2078      	movs	r0, #120	; 0x78
 8004248:	f000 fa3a 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800424c:	22a6      	movs	r2, #166	; 0xa6
 800424e:	2100      	movs	r1, #0
 8004250:	2078      	movs	r0, #120	; 0x78
 8004252:	f000 fa35 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8004256:	22a8      	movs	r2, #168	; 0xa8
 8004258:	2100      	movs	r1, #0
 800425a:	2078      	movs	r0, #120	; 0x78
 800425c:	f000 fa30 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8004260:	223f      	movs	r2, #63	; 0x3f
 8004262:	2100      	movs	r1, #0
 8004264:	2078      	movs	r0, #120	; 0x78
 8004266:	f000 fa2b 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800426a:	22a4      	movs	r2, #164	; 0xa4
 800426c:	2100      	movs	r1, #0
 800426e:	2078      	movs	r0, #120	; 0x78
 8004270:	f000 fa26 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8004274:	22d3      	movs	r2, #211	; 0xd3
 8004276:	2100      	movs	r1, #0
 8004278:	2078      	movs	r0, #120	; 0x78
 800427a:	f000 fa21 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800427e:	2200      	movs	r2, #0
 8004280:	2100      	movs	r1, #0
 8004282:	2078      	movs	r0, #120	; 0x78
 8004284:	f000 fa1c 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8004288:	22d5      	movs	r2, #213	; 0xd5
 800428a:	2100      	movs	r1, #0
 800428c:	2078      	movs	r0, #120	; 0x78
 800428e:	f000 fa17 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8004292:	22f0      	movs	r2, #240	; 0xf0
 8004294:	2100      	movs	r1, #0
 8004296:	2078      	movs	r0, #120	; 0x78
 8004298:	f000 fa12 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800429c:	22d9      	movs	r2, #217	; 0xd9
 800429e:	2100      	movs	r1, #0
 80042a0:	2078      	movs	r0, #120	; 0x78
 80042a2:	f000 fa0d 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80042a6:	2222      	movs	r2, #34	; 0x22
 80042a8:	2100      	movs	r1, #0
 80042aa:	2078      	movs	r0, #120	; 0x78
 80042ac:	f000 fa08 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80042b0:	22da      	movs	r2, #218	; 0xda
 80042b2:	2100      	movs	r1, #0
 80042b4:	2078      	movs	r0, #120	; 0x78
 80042b6:	f000 fa03 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80042ba:	2212      	movs	r2, #18
 80042bc:	2100      	movs	r1, #0
 80042be:	2078      	movs	r0, #120	; 0x78
 80042c0:	f000 f9fe 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80042c4:	22db      	movs	r2, #219	; 0xdb
 80042c6:	2100      	movs	r1, #0
 80042c8:	2078      	movs	r0, #120	; 0x78
 80042ca:	f000 f9f9 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80042ce:	2220      	movs	r2, #32
 80042d0:	2100      	movs	r1, #0
 80042d2:	2078      	movs	r0, #120	; 0x78
 80042d4:	f000 f9f4 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80042d8:	228d      	movs	r2, #141	; 0x8d
 80042da:	2100      	movs	r1, #0
 80042dc:	2078      	movs	r0, #120	; 0x78
 80042de:	f000 f9ef 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80042e2:	2214      	movs	r2, #20
 80042e4:	2100      	movs	r1, #0
 80042e6:	2078      	movs	r0, #120	; 0x78
 80042e8:	f000 f9ea 	bl	80046c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80042ec:	22af      	movs	r2, #175	; 0xaf
 80042ee:	2100      	movs	r1, #0
 80042f0:	2078      	movs	r0, #120	; 0x78
 80042f2:	f000 f9e5 	bl	80046c0 <ssd1306_I2C_Write>
	
	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80042f6:	2000      	movs	r0, #0
 80042f8:	f000 f842 	bl	8004380 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80042fc:	f000 f812 	bl	8004324 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8004300:	4b07      	ldr	r3, [pc, #28]	; (8004320 <SSD1306_Init+0x178>)
 8004302:	2200      	movs	r2, #0
 8004304:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8004306:	4b06      	ldr	r3, [pc, #24]	; (8004320 <SSD1306_Init+0x178>)
 8004308:	2200      	movs	r2, #0
 800430a:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 800430c:	4b04      	ldr	r3, [pc, #16]	; (8004320 <SSD1306_Init+0x178>)
 800430e:	2201      	movs	r2, #1
 8004310:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8004312:	2301      	movs	r3, #1
}
 8004314:	4618      	mov	r0, r3
 8004316:	3708      	adds	r7, #8
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	20000834 	.word	0x20000834
 8004320:	20000684 	.word	0x20000684

08004324 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 800432a:	2300      	movs	r3, #0
 800432c:	71fb      	strb	r3, [r7, #7]
 800432e:	e01d      	b.n	800436c <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8004330:	79fb      	ldrb	r3, [r7, #7]
 8004332:	3b50      	subs	r3, #80	; 0x50
 8004334:	b2db      	uxtb	r3, r3
 8004336:	461a      	mov	r2, r3
 8004338:	2100      	movs	r1, #0
 800433a:	2078      	movs	r0, #120	; 0x78
 800433c:	f000 f9c0 	bl	80046c0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8004340:	2200      	movs	r2, #0
 8004342:	2100      	movs	r1, #0
 8004344:	2078      	movs	r0, #120	; 0x78
 8004346:	f000 f9bb 	bl	80046c0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800434a:	2210      	movs	r2, #16
 800434c:	2100      	movs	r1, #0
 800434e:	2078      	movs	r0, #120	; 0x78
 8004350:	f000 f9b6 	bl	80046c0 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8004354:	79fb      	ldrb	r3, [r7, #7]
 8004356:	01db      	lsls	r3, r3, #7
 8004358:	4a08      	ldr	r2, [pc, #32]	; (800437c <SSD1306_UpdateScreen+0x58>)
 800435a:	441a      	add	r2, r3
 800435c:	2380      	movs	r3, #128	; 0x80
 800435e:	2140      	movs	r1, #64	; 0x40
 8004360:	2078      	movs	r0, #120	; 0x78
 8004362:	f000 f953 	bl	800460c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8004366:	79fb      	ldrb	r3, [r7, #7]
 8004368:	3301      	adds	r3, #1
 800436a:	71fb      	strb	r3, [r7, #7]
 800436c:	79fb      	ldrb	r3, [r7, #7]
 800436e:	2b07      	cmp	r3, #7
 8004370:	d9de      	bls.n	8004330 <SSD1306_UpdateScreen+0xc>
	}
}
 8004372:	bf00      	nop
 8004374:	3708      	adds	r7, #8
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	20000284 	.word	0x20000284

08004380 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8004380:	b580      	push	{r7, lr}
 8004382:	b082      	sub	sp, #8
 8004384:	af00      	add	r7, sp, #0
 8004386:	4603      	mov	r3, r0
 8004388:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0x100, sizeof(SSD1306_Buffer));
 800438a:	79fb      	ldrb	r3, [r7, #7]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d101      	bne.n	8004394 <SSD1306_Fill+0x14>
 8004390:	2300      	movs	r3, #0
 8004392:	e001      	b.n	8004398 <SSD1306_Fill+0x18>
 8004394:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004398:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800439c:	4619      	mov	r1, r3
 800439e:	4803      	ldr	r0, [pc, #12]	; (80043ac <SSD1306_Fill+0x2c>)
 80043a0:	f006 f8d4 	bl	800a54c <memset>
}
 80043a4:	bf00      	nop
 80043a6:	3708      	adds	r7, #8
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	20000284 	.word	0x20000284

080043b0 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	4603      	mov	r3, r0
 80043b8:	80fb      	strh	r3, [r7, #6]
 80043ba:	460b      	mov	r3, r1
 80043bc:	80bb      	strh	r3, [r7, #4]
 80043be:	4613      	mov	r3, r2
 80043c0:	70fb      	strb	r3, [r7, #3]
	if (
 80043c2:	88fb      	ldrh	r3, [r7, #6]
 80043c4:	2b7f      	cmp	r3, #127	; 0x7f
 80043c6:	d848      	bhi.n	800445a <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80043c8:	88bb      	ldrh	r3, [r7, #4]
 80043ca:	2b3f      	cmp	r3, #63	; 0x3f
 80043cc:	d845      	bhi.n	800445a <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80043ce:	4b25      	ldr	r3, [pc, #148]	; (8004464 <SSD1306_DrawPixel+0xb4>)
 80043d0:	791b      	ldrb	r3, [r3, #4]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d006      	beq.n	80043e4 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80043d6:	78fb      	ldrb	r3, [r7, #3]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	bf0c      	ite	eq
 80043dc:	2301      	moveq	r3, #1
 80043de:	2300      	movne	r3, #0
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80043e4:	78fb      	ldrb	r3, [r7, #3]
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d11a      	bne.n	8004420 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80043ea:	88fa      	ldrh	r2, [r7, #6]
 80043ec:	88bb      	ldrh	r3, [r7, #4]
 80043ee:	08db      	lsrs	r3, r3, #3
 80043f0:	b298      	uxth	r0, r3
 80043f2:	4603      	mov	r3, r0
 80043f4:	01db      	lsls	r3, r3, #7
 80043f6:	4413      	add	r3, r2
 80043f8:	4a1b      	ldr	r2, [pc, #108]	; (8004468 <SSD1306_DrawPixel+0xb8>)
 80043fa:	5cd3      	ldrb	r3, [r2, r3]
 80043fc:	b25a      	sxtb	r2, r3
 80043fe:	88bb      	ldrh	r3, [r7, #4]
 8004400:	f003 0307 	and.w	r3, r3, #7
 8004404:	2101      	movs	r1, #1
 8004406:	fa01 f303 	lsl.w	r3, r1, r3
 800440a:	b25b      	sxtb	r3, r3
 800440c:	4313      	orrs	r3, r2
 800440e:	b259      	sxtb	r1, r3
 8004410:	88fa      	ldrh	r2, [r7, #6]
 8004412:	4603      	mov	r3, r0
 8004414:	01db      	lsls	r3, r3, #7
 8004416:	4413      	add	r3, r2
 8004418:	b2c9      	uxtb	r1, r1
 800441a:	4a13      	ldr	r2, [pc, #76]	; (8004468 <SSD1306_DrawPixel+0xb8>)
 800441c:	54d1      	strb	r1, [r2, r3]
 800441e:	e01d      	b.n	800445c <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004420:	88fa      	ldrh	r2, [r7, #6]
 8004422:	88bb      	ldrh	r3, [r7, #4]
 8004424:	08db      	lsrs	r3, r3, #3
 8004426:	b298      	uxth	r0, r3
 8004428:	4603      	mov	r3, r0
 800442a:	01db      	lsls	r3, r3, #7
 800442c:	4413      	add	r3, r2
 800442e:	4a0e      	ldr	r2, [pc, #56]	; (8004468 <SSD1306_DrawPixel+0xb8>)
 8004430:	5cd3      	ldrb	r3, [r2, r3]
 8004432:	b25a      	sxtb	r2, r3
 8004434:	88bb      	ldrh	r3, [r7, #4]
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	2101      	movs	r1, #1
 800443c:	fa01 f303 	lsl.w	r3, r1, r3
 8004440:	b25b      	sxtb	r3, r3
 8004442:	43db      	mvns	r3, r3
 8004444:	b25b      	sxtb	r3, r3
 8004446:	4013      	ands	r3, r2
 8004448:	b259      	sxtb	r1, r3
 800444a:	88fa      	ldrh	r2, [r7, #6]
 800444c:	4603      	mov	r3, r0
 800444e:	01db      	lsls	r3, r3, #7
 8004450:	4413      	add	r3, r2
 8004452:	b2c9      	uxtb	r1, r1
 8004454:	4a04      	ldr	r2, [pc, #16]	; (8004468 <SSD1306_DrawPixel+0xb8>)
 8004456:	54d1      	strb	r1, [r2, r3]
 8004458:	e000      	b.n	800445c <SSD1306_DrawPixel+0xac>
		return;
 800445a:	bf00      	nop
	}
}
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	bc80      	pop	{r7}
 8004462:	4770      	bx	lr
 8004464:	20000684 	.word	0x20000684
 8004468:	20000284 	.word	0x20000284

0800446c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	4603      	mov	r3, r0
 8004474:	460a      	mov	r2, r1
 8004476:	80fb      	strh	r3, [r7, #6]
 8004478:	4613      	mov	r3, r2
 800447a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800447c:	4a05      	ldr	r2, [pc, #20]	; (8004494 <SSD1306_GotoXY+0x28>)
 800447e:	88fb      	ldrh	r3, [r7, #6]
 8004480:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8004482:	4a04      	ldr	r2, [pc, #16]	; (8004494 <SSD1306_GotoXY+0x28>)
 8004484:	88bb      	ldrh	r3, [r7, #4]
 8004486:	8053      	strh	r3, [r2, #2]
}
 8004488:	bf00      	nop
 800448a:	370c      	adds	r7, #12
 800448c:	46bd      	mov	sp, r7
 800448e:	bc80      	pop	{r7}
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop
 8004494:	20000684 	.word	0x20000684

08004498 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8004498:	b580      	push	{r7, lr}
 800449a:	b086      	sub	sp, #24
 800449c:	af00      	add	r7, sp, #0
 800449e:	4603      	mov	r3, r0
 80044a0:	6039      	str	r1, [r7, #0]
 80044a2:	71fb      	strb	r3, [r7, #7]
 80044a4:	4613      	mov	r3, r2
 80044a6:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80044a8:	4b3a      	ldr	r3, [pc, #232]	; (8004594 <SSD1306_Putc+0xfc>)
 80044aa:	881b      	ldrh	r3, [r3, #0]
 80044ac:	461a      	mov	r2, r3
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	4413      	add	r3, r2
	if (
 80044b4:	2b7f      	cmp	r3, #127	; 0x7f
 80044b6:	dc07      	bgt.n	80044c8 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80044b8:	4b36      	ldr	r3, [pc, #216]	; (8004594 <SSD1306_Putc+0xfc>)
 80044ba:	885b      	ldrh	r3, [r3, #2]
 80044bc:	461a      	mov	r2, r3
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	785b      	ldrb	r3, [r3, #1]
 80044c2:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80044c4:	2b3f      	cmp	r3, #63	; 0x3f
 80044c6:	dd01      	ble.n	80044cc <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80044c8:	2300      	movs	r3, #0
 80044ca:	e05e      	b.n	800458a <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80044cc:	2300      	movs	r3, #0
 80044ce:	617b      	str	r3, [r7, #20]
 80044d0:	e04b      	b.n	800456a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	79fb      	ldrb	r3, [r7, #7]
 80044d8:	3b20      	subs	r3, #32
 80044da:	6839      	ldr	r1, [r7, #0]
 80044dc:	7849      	ldrb	r1, [r1, #1]
 80044de:	fb01 f303 	mul.w	r3, r1, r3
 80044e2:	4619      	mov	r1, r3
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	440b      	add	r3, r1
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	4413      	add	r3, r2
 80044ec:	881b      	ldrh	r3, [r3, #0]
 80044ee:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80044f0:	2300      	movs	r3, #0
 80044f2:	613b      	str	r3, [r7, #16]
 80044f4:	e030      	b.n	8004558 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	fa02 f303 	lsl.w	r3, r2, r3
 80044fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d010      	beq.n	8004528 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8004506:	4b23      	ldr	r3, [pc, #140]	; (8004594 <SSD1306_Putc+0xfc>)
 8004508:	881a      	ldrh	r2, [r3, #0]
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	b29b      	uxth	r3, r3
 800450e:	4413      	add	r3, r2
 8004510:	b298      	uxth	r0, r3
 8004512:	4b20      	ldr	r3, [pc, #128]	; (8004594 <SSD1306_Putc+0xfc>)
 8004514:	885a      	ldrh	r2, [r3, #2]
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	b29b      	uxth	r3, r3
 800451a:	4413      	add	r3, r2
 800451c:	b29b      	uxth	r3, r3
 800451e:	79ba      	ldrb	r2, [r7, #6]
 8004520:	4619      	mov	r1, r3
 8004522:	f7ff ff45 	bl	80043b0 <SSD1306_DrawPixel>
 8004526:	e014      	b.n	8004552 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8004528:	4b1a      	ldr	r3, [pc, #104]	; (8004594 <SSD1306_Putc+0xfc>)
 800452a:	881a      	ldrh	r2, [r3, #0]
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	b29b      	uxth	r3, r3
 8004530:	4413      	add	r3, r2
 8004532:	b298      	uxth	r0, r3
 8004534:	4b17      	ldr	r3, [pc, #92]	; (8004594 <SSD1306_Putc+0xfc>)
 8004536:	885a      	ldrh	r2, [r3, #2]
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	b29b      	uxth	r3, r3
 800453c:	4413      	add	r3, r2
 800453e:	b299      	uxth	r1, r3
 8004540:	79bb      	ldrb	r3, [r7, #6]
 8004542:	2b00      	cmp	r3, #0
 8004544:	bf0c      	ite	eq
 8004546:	2301      	moveq	r3, #1
 8004548:	2300      	movne	r3, #0
 800454a:	b2db      	uxtb	r3, r3
 800454c:	461a      	mov	r2, r3
 800454e:	f7ff ff2f 	bl	80043b0 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	3301      	adds	r3, #1
 8004556:	613b      	str	r3, [r7, #16]
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	461a      	mov	r2, r3
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	4293      	cmp	r3, r2
 8004562:	d3c8      	bcc.n	80044f6 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	3301      	adds	r3, #1
 8004568:	617b      	str	r3, [r7, #20]
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	785b      	ldrb	r3, [r3, #1]
 800456e:	461a      	mov	r2, r3
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	4293      	cmp	r3, r2
 8004574:	d3ad      	bcc.n	80044d2 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8004576:	4b07      	ldr	r3, [pc, #28]	; (8004594 <SSD1306_Putc+0xfc>)
 8004578:	881a      	ldrh	r2, [r3, #0]
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	b29b      	uxth	r3, r3
 8004580:	4413      	add	r3, r2
 8004582:	b29a      	uxth	r2, r3
 8004584:	4b03      	ldr	r3, [pc, #12]	; (8004594 <SSD1306_Putc+0xfc>)
 8004586:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8004588:	79fb      	ldrb	r3, [r7, #7]
}
 800458a:	4618      	mov	r0, r3
 800458c:	3718      	adds	r7, #24
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	20000684 	.word	0x20000684

08004598 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	4613      	mov	r3, r2
 80045a4:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80045a6:	e012      	b.n	80045ce <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	79fa      	ldrb	r2, [r7, #7]
 80045ae:	68b9      	ldr	r1, [r7, #8]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f7ff ff71 	bl	8004498 <SSD1306_Putc>
 80045b6:	4603      	mov	r3, r0
 80045b8:	461a      	mov	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	429a      	cmp	r2, r3
 80045c0:	d002      	beq.n	80045c8 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	781b      	ldrb	r3, [r3, #0]
 80045c6:	e008      	b.n	80045da <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	3301      	adds	r3, #1
 80045cc:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	781b      	ldrb	r3, [r3, #0]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1e8      	bne.n	80045a8 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	781b      	ldrb	r3, [r3, #0]
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
	...

080045e4 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80045ea:	4b07      	ldr	r3, [pc, #28]	; (8004608 <ssd1306_I2C_Init+0x24>)
 80045ec:	607b      	str	r3, [r7, #4]
	while(p>0)
 80045ee:	e002      	b.n	80045f6 <ssd1306_I2C_Init+0x12>
		p--;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	3b01      	subs	r3, #1
 80045f4:	607b      	str	r3, [r7, #4]
	while(p>0)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d1f9      	bne.n	80045f0 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80045fc:	bf00      	nop
 80045fe:	370c      	adds	r7, #12
 8004600:	46bd      	mov	sp, r7
 8004602:	bc80      	pop	{r7}
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	0003d090 	.word	0x0003d090

0800460c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 800460c:	b5b0      	push	{r4, r5, r7, lr}
 800460e:	b088      	sub	sp, #32
 8004610:	af02      	add	r7, sp, #8
 8004612:	603a      	str	r2, [r7, #0]
 8004614:	461a      	mov	r2, r3
 8004616:	4603      	mov	r3, r0
 8004618:	71fb      	strb	r3, [r7, #7]
 800461a:	460b      	mov	r3, r1
 800461c:	71bb      	strb	r3, [r7, #6]
 800461e:	4613      	mov	r3, r2
 8004620:	80bb      	strh	r3, [r7, #4]
 8004622:	466b      	mov	r3, sp
 8004624:	461d      	mov	r5, r3
	uint8_t dt[count + 1];
 8004626:	88bb      	ldrh	r3, [r7, #4]
 8004628:	1c58      	adds	r0, r3, #1
 800462a:	1e43      	subs	r3, r0, #1
 800462c:	613b      	str	r3, [r7, #16]
 800462e:	4603      	mov	r3, r0
 8004630:	4619      	mov	r1, r3
 8004632:	f04f 0200 	mov.w	r2, #0
 8004636:	f04f 0300 	mov.w	r3, #0
 800463a:	f04f 0400 	mov.w	r4, #0
 800463e:	00d4      	lsls	r4, r2, #3
 8004640:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8004644:	00cb      	lsls	r3, r1, #3
 8004646:	4603      	mov	r3, r0
 8004648:	4619      	mov	r1, r3
 800464a:	f04f 0200 	mov.w	r2, #0
 800464e:	f04f 0300 	mov.w	r3, #0
 8004652:	f04f 0400 	mov.w	r4, #0
 8004656:	00d4      	lsls	r4, r2, #3
 8004658:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800465c:	00cb      	lsls	r3, r1, #3
 800465e:	4603      	mov	r3, r0
 8004660:	3307      	adds	r3, #7
 8004662:	08db      	lsrs	r3, r3, #3
 8004664:	00db      	lsls	r3, r3, #3
 8004666:	ebad 0d03 	sub.w	sp, sp, r3
 800466a:	ab02      	add	r3, sp, #8
 800466c:	3300      	adds	r3, #0
 800466e:	60fb      	str	r3, [r7, #12]
	dt[0] = reg;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	79ba      	ldrb	r2, [r7, #6]
 8004674:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 1; i <= count; i++)
 8004676:	2301      	movs	r3, #1
 8004678:	75fb      	strb	r3, [r7, #23]
 800467a:	e00a      	b.n	8004692 <ssd1306_I2C_WriteMulti+0x86>
		dt[i] = data[i-1];
 800467c:	7dfb      	ldrb	r3, [r7, #23]
 800467e:	3b01      	subs	r3, #1
 8004680:	683a      	ldr	r2, [r7, #0]
 8004682:	441a      	add	r2, r3
 8004684:	7dfb      	ldrb	r3, [r7, #23]
 8004686:	7811      	ldrb	r1, [r2, #0]
 8004688:	68fa      	ldr	r2, [r7, #12]
 800468a:	54d1      	strb	r1, [r2, r3]
	for(i = 1; i <= count; i++)
 800468c:	7dfb      	ldrb	r3, [r7, #23]
 800468e:	3301      	adds	r3, #1
 8004690:	75fb      	strb	r3, [r7, #23]
 8004692:	7dfb      	ldrb	r3, [r7, #23]
 8004694:	b29b      	uxth	r3, r3
 8004696:	88ba      	ldrh	r2, [r7, #4]
 8004698:	429a      	cmp	r2, r3
 800469a:	d2ef      	bcs.n	800467c <ssd1306_I2C_WriteMulti+0x70>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count, 10);
 800469c:	79fb      	ldrb	r3, [r7, #7]
 800469e:	b299      	uxth	r1, r3
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	88b8      	ldrh	r0, [r7, #4]
 80046a4:	230a      	movs	r3, #10
 80046a6:	9300      	str	r3, [sp, #0]
 80046a8:	4603      	mov	r3, r0
 80046aa:	4804      	ldr	r0, [pc, #16]	; (80046bc <ssd1306_I2C_WriteMulti+0xb0>)
 80046ac:	f004 f8dc 	bl	8008868 <HAL_I2C_Master_Transmit>
 80046b0:	46ad      	mov	sp, r5
}
 80046b2:	bf00      	nop
 80046b4:	3718      	adds	r7, #24
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bdb0      	pop	{r4, r5, r7, pc}
 80046ba:	bf00      	nop
 80046bc:	20000834 	.word	0x20000834

080046c0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b086      	sub	sp, #24
 80046c4:	af02      	add	r7, sp, #8
 80046c6:	4603      	mov	r3, r0
 80046c8:	71fb      	strb	r3, [r7, #7]
 80046ca:	460b      	mov	r3, r1
 80046cc:	71bb      	strb	r3, [r7, #6]
 80046ce:	4613      	mov	r3, r2
 80046d0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80046d2:	79bb      	ldrb	r3, [r7, #6]
 80046d4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80046d6:	797b      	ldrb	r3, [r7, #5]
 80046d8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80046da:	79fb      	ldrb	r3, [r7, #7]
 80046dc:	b299      	uxth	r1, r3
 80046de:	f107 020c 	add.w	r2, r7, #12
 80046e2:	230a      	movs	r3, #10
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	2302      	movs	r3, #2
 80046e8:	4803      	ldr	r0, [pc, #12]	; (80046f8 <ssd1306_I2C_Write+0x38>)
 80046ea:	f004 f8bd 	bl	8008868 <HAL_I2C_Master_Transmit>
}
 80046ee:	bf00      	nop
 80046f0:	3710      	adds	r7, #16
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	bf00      	nop
 80046f8:	20000834 	.word	0x20000834

080046fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b085      	sub	sp, #20
 8004700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004702:	4b15      	ldr	r3, [pc, #84]	; (8004758 <HAL_MspInit+0x5c>)
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	4a14      	ldr	r2, [pc, #80]	; (8004758 <HAL_MspInit+0x5c>)
 8004708:	f043 0301 	orr.w	r3, r3, #1
 800470c:	6193      	str	r3, [r2, #24]
 800470e:	4b12      	ldr	r3, [pc, #72]	; (8004758 <HAL_MspInit+0x5c>)
 8004710:	699b      	ldr	r3, [r3, #24]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	60bb      	str	r3, [r7, #8]
 8004718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800471a:	4b0f      	ldr	r3, [pc, #60]	; (8004758 <HAL_MspInit+0x5c>)
 800471c:	69db      	ldr	r3, [r3, #28]
 800471e:	4a0e      	ldr	r2, [pc, #56]	; (8004758 <HAL_MspInit+0x5c>)
 8004720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004724:	61d3      	str	r3, [r2, #28]
 8004726:	4b0c      	ldr	r3, [pc, #48]	; (8004758 <HAL_MspInit+0x5c>)
 8004728:	69db      	ldr	r3, [r3, #28]
 800472a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800472e:	607b      	str	r3, [r7, #4]
 8004730:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004732:	4b0a      	ldr	r3, [pc, #40]	; (800475c <HAL_MspInit+0x60>)
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	60fb      	str	r3, [r7, #12]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800473e:	60fb      	str	r3, [r7, #12]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004746:	60fb      	str	r3, [r7, #12]
 8004748:	4a04      	ldr	r2, [pc, #16]	; (800475c <HAL_MspInit+0x60>)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800474e:	bf00      	nop
 8004750:	3714      	adds	r7, #20
 8004752:	46bd      	mov	sp, r7
 8004754:	bc80      	pop	{r7}
 8004756:	4770      	bx	lr
 8004758:	40021000 	.word	0x40021000
 800475c:	40010000 	.word	0x40010000

08004760 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004760:	b480      	push	{r7}
 8004762:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004764:	bf00      	nop
 8004766:	46bd      	mov	sp, r7
 8004768:	bc80      	pop	{r7}
 800476a:	4770      	bx	lr

0800476c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800476c:	b480      	push	{r7}
 800476e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004770:	e7fe      	b.n	8004770 <HardFault_Handler+0x4>

08004772 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004772:	b480      	push	{r7}
 8004774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004776:	e7fe      	b.n	8004776 <MemManage_Handler+0x4>

08004778 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004778:	b480      	push	{r7}
 800477a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800477c:	e7fe      	b.n	800477c <BusFault_Handler+0x4>

0800477e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800477e:	b480      	push	{r7}
 8004780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004782:	e7fe      	b.n	8004782 <UsageFault_Handler+0x4>

08004784 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004788:	bf00      	nop
 800478a:	46bd      	mov	sp, r7
 800478c:	bc80      	pop	{r7}
 800478e:	4770      	bx	lr

08004790 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004790:	b480      	push	{r7}
 8004792:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004794:	bf00      	nop
 8004796:	46bd      	mov	sp, r7
 8004798:	bc80      	pop	{r7}
 800479a:	4770      	bx	lr

0800479c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047a0:	bf00      	nop
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bc80      	pop	{r7}
 80047a6:	4770      	bx	lr

080047a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047ac:	f002 f828 	bl	8006800 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */
}
 80047b0:	bf00      	nop
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80047b8:	4802      	ldr	r0, [pc, #8]	; (80047c4 <DMA1_Channel1_IRQHandler+0x10>)
 80047ba:	f003 fc31 	bl	8008020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80047be:	bf00      	nop
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	200007c8 	.word	0x200007c8

080047c8 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80047cc:	4802      	ldr	r0, [pc, #8]	; (80047d8 <CAN1_RX1_IRQHandler+0x10>)
 80047ce:	f003 f838 	bl	8007842 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80047d2:	bf00      	nop
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	2000080c 	.word	0x2000080c

080047dc <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80047e0:	4802      	ldr	r0, [pc, #8]	; (80047ec <CAN1_SCE_IRQHandler+0x10>)
 80047e2:	f003 f82e 	bl	8007842 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 80047e6:	bf00      	nop
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	2000080c 	.word	0x2000080c

080047f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80047f0:	b5b0      	push	{r4, r5, r7, lr}
 80047f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80047f4:	48b8      	ldr	r0, [pc, #736]	; (8004ad8 <TIM2_IRQHandler+0x2e8>)
 80047f6:	f005 fa1c 	bl	8009c32 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  test_tim2++;
 80047fa:	4bb8      	ldr	r3, [pc, #736]	; (8004adc <TIM2_IRQHandler+0x2ec>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	3301      	adds	r3, #1
 8004800:	4ab6      	ldr	r2, [pc, #728]	; (8004adc <TIM2_IRQHandler+0x2ec>)
 8004802:	6013      	str	r3, [r2, #0]
  hitung_suhu++;
 8004804:	4bb6      	ldr	r3, [pc, #728]	; (8004ae0 <TIM2_IRQHandler+0x2f0>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	3301      	adds	r3, #1
 800480a:	4ab5      	ldr	r2, [pc, #724]	; (8004ae0 <TIM2_IRQHandler+0x2f0>)
 800480c:	6013      	str	r3, [r2, #0]

  sumI=sumI-i_arrdata[i];
 800480e:	4bb5      	ldr	r3, [pc, #724]	; (8004ae4 <TIM2_IRQHandler+0x2f4>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4ab5      	ldr	r2, [pc, #724]	; (8004ae8 <TIM2_IRQHandler+0x2f8>)
 8004814:	6812      	ldr	r2, [r2, #0]
 8004816:	49b5      	ldr	r1, [pc, #724]	; (8004aec <TIM2_IRQHandler+0x2fc>)
 8004818:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800481c:	1a9b      	subs	r3, r3, r2
 800481e:	4ab1      	ldr	r2, [pc, #708]	; (8004ae4 <TIM2_IRQHandler+0x2f4>)
 8004820:	6013      	str	r3, [r2, #0]
  sumRef=sumRef-ref_arrdata[i];
 8004822:	4bb3      	ldr	r3, [pc, #716]	; (8004af0 <TIM2_IRQHandler+0x300>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4ab0      	ldr	r2, [pc, #704]	; (8004ae8 <TIM2_IRQHandler+0x2f8>)
 8004828:	6812      	ldr	r2, [r2, #0]
 800482a:	49b2      	ldr	r1, [pc, #712]	; (8004af4 <TIM2_IRQHandler+0x304>)
 800482c:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8004830:	1a9b      	subs	r3, r3, r2
 8004832:	4aaf      	ldr	r2, [pc, #700]	; (8004af0 <TIM2_IRQHandler+0x300>)
 8004834:	6013      	str	r3, [r2, #0]

  i_arrdata[i]=adc_val[0];
 8004836:	4bac      	ldr	r3, [pc, #688]	; (8004ae8 <TIM2_IRQHandler+0x2f8>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4aaf      	ldr	r2, [pc, #700]	; (8004af8 <TIM2_IRQHandler+0x308>)
 800483c:	8811      	ldrh	r1, [r2, #0]
 800483e:	4aab      	ldr	r2, [pc, #684]	; (8004aec <TIM2_IRQHandler+0x2fc>)
 8004840:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  ref_arrdata[i]=adc_val[1];
 8004844:	4ba8      	ldr	r3, [pc, #672]	; (8004ae8 <TIM2_IRQHandler+0x2f8>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4aab      	ldr	r2, [pc, #684]	; (8004af8 <TIM2_IRQHandler+0x308>)
 800484a:	8851      	ldrh	r1, [r2, #2]
 800484c:	4aa9      	ldr	r2, [pc, #676]	; (8004af4 <TIM2_IRQHandler+0x304>)
 800484e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

  sumI=sumI+i_arrdata[i];
 8004852:	4ba5      	ldr	r3, [pc, #660]	; (8004ae8 <TIM2_IRQHandler+0x2f8>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4aa5      	ldr	r2, [pc, #660]	; (8004aec <TIM2_IRQHandler+0x2fc>)
 8004858:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800485c:	461a      	mov	r2, r3
 800485e:	4ba1      	ldr	r3, [pc, #644]	; (8004ae4 <TIM2_IRQHandler+0x2f4>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4413      	add	r3, r2
 8004864:	4a9f      	ldr	r2, [pc, #636]	; (8004ae4 <TIM2_IRQHandler+0x2f4>)
 8004866:	6013      	str	r3, [r2, #0]
  sumRef=sumRef+ref_arrdata[i];
 8004868:	4b9f      	ldr	r3, [pc, #636]	; (8004ae8 <TIM2_IRQHandler+0x2f8>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4aa1      	ldr	r2, [pc, #644]	; (8004af4 <TIM2_IRQHandler+0x304>)
 800486e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004872:	461a      	mov	r2, r3
 8004874:	4b9e      	ldr	r3, [pc, #632]	; (8004af0 <TIM2_IRQHandler+0x300>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4413      	add	r3, r2
 800487a:	4a9d      	ldr	r2, [pc, #628]	; (8004af0 <TIM2_IRQHandler+0x300>)
 800487c:	6013      	str	r3, [r2, #0]

  i_datadigi=sumI/maxdata;
 800487e:	4b99      	ldr	r3, [pc, #612]	; (8004ae4 <TIM2_IRQHandler+0x2f4>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a9e      	ldr	r2, [pc, #632]	; (8004afc <TIM2_IRQHandler+0x30c>)
 8004884:	fb82 1203 	smull	r1, r2, r2, r3
 8004888:	1152      	asrs	r2, r2, #5
 800488a:	17db      	asrs	r3, r3, #31
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	4618      	mov	r0, r3
 8004890:	f7fc fa24 	bl	8000cdc <__aeabi_i2f>
 8004894:	4602      	mov	r2, r0
 8004896:	4b9a      	ldr	r3, [pc, #616]	; (8004b00 <TIM2_IRQHandler+0x310>)
 8004898:	601a      	str	r2, [r3, #0]
  ref_datadigi=sumRef/maxdata;
 800489a:	4b95      	ldr	r3, [pc, #596]	; (8004af0 <TIM2_IRQHandler+0x300>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a97      	ldr	r2, [pc, #604]	; (8004afc <TIM2_IRQHandler+0x30c>)
 80048a0:	fb82 1203 	smull	r1, r2, r2, r3
 80048a4:	1152      	asrs	r2, r2, #5
 80048a6:	17db      	asrs	r3, r3, #31
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7fc fa16 	bl	8000cdc <__aeabi_i2f>
 80048b0:	4602      	mov	r2, r0
 80048b2:	4b94      	ldr	r3, [pc, #592]	; (8004b04 <TIM2_IRQHandler+0x314>)
 80048b4:	601a      	str	r2, [r3, #0]


  // *************PROSES Konversi dari DATA ADC ke Data Real *******************************/////

  VBATT=v_cell_tot;
 80048b6:	4b94      	ldr	r3, [pc, #592]	; (8004b08 <TIM2_IRQHandler+0x318>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a94      	ldr	r2, [pc, #592]	; (8004b0c <TIM2_IRQHandler+0x31c>)
 80048bc:	6013      	str	r3, [r2, #0]
  if(VBATT<0) VBATT=-1;
 80048be:	4b93      	ldr	r3, [pc, #588]	; (8004b0c <TIM2_IRQHandler+0x31c>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f04f 0100 	mov.w	r1, #0
 80048c6:	4618      	mov	r0, r3
 80048c8:	f7fc fbfa 	bl	80010c0 <__aeabi_fcmplt>
 80048cc:	4603      	mov	r3, r0
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d002      	beq.n	80048d8 <TIM2_IRQHandler+0xe8>
 80048d2:	4b8e      	ldr	r3, [pc, #568]	; (8004b0c <TIM2_IRQHandler+0x31c>)
 80048d4:	4a8e      	ldr	r2, [pc, #568]	; (8004b10 <TIM2_IRQHandler+0x320>)
 80048d6:	601a      	str	r2, [r3, #0]
//	IBATT = -0.06189346733668010*i_datadigi + 121.153903517579 - OFFSET_SENSOR_ARUS; //modul A
//  IBATT_for_offset_cal = -0.06189346733668010*i_datadigi + 121.153903517579;
//  IBATT=0.95556329728489100*IBATT + 0.06243330788446070;// Modul A Recalibrate


  IBATT=-0.0399633588118257*i_datadigi + 77.3576930186035- OFFSET_SENSOR_ARUS; // Modul B
 80048d8:	4b89      	ldr	r3, [pc, #548]	; (8004b00 <TIM2_IRQHandler+0x310>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4618      	mov	r0, r3
 80048de:	f7fb fda3 	bl	8000428 <__aeabi_f2d>
 80048e2:	a375      	add	r3, pc, #468	; (adr r3, 8004ab8 <TIM2_IRQHandler+0x2c8>)
 80048e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e8:	f7fb fdf6 	bl	80004d8 <__aeabi_dmul>
 80048ec:	4603      	mov	r3, r0
 80048ee:	460c      	mov	r4, r1
 80048f0:	4618      	mov	r0, r3
 80048f2:	4621      	mov	r1, r4
 80048f4:	a372      	add	r3, pc, #456	; (adr r3, 8004ac0 <TIM2_IRQHandler+0x2d0>)
 80048f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048fa:	f7fb fc37 	bl	800016c <__adddf3>
 80048fe:	4603      	mov	r3, r0
 8004900:	460c      	mov	r4, r1
 8004902:	4625      	mov	r5, r4
 8004904:	461c      	mov	r4, r3
 8004906:	4b83      	ldr	r3, [pc, #524]	; (8004b14 <TIM2_IRQHandler+0x324>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4618      	mov	r0, r3
 800490c:	f7fb fd8c 	bl	8000428 <__aeabi_f2d>
 8004910:	4602      	mov	r2, r0
 8004912:	460b      	mov	r3, r1
 8004914:	4620      	mov	r0, r4
 8004916:	4629      	mov	r1, r5
 8004918:	f7fb fc26 	bl	8000168 <__aeabi_dsub>
 800491c:	4603      	mov	r3, r0
 800491e:	460c      	mov	r4, r1
 8004920:	4618      	mov	r0, r3
 8004922:	4621      	mov	r1, r4
 8004924:	f7fc f8d0 	bl	8000ac8 <__aeabi_d2f>
 8004928:	4602      	mov	r2, r0
 800492a:	4b7b      	ldr	r3, [pc, #492]	; (8004b18 <TIM2_IRQHandler+0x328>)
 800492c:	601a      	str	r2, [r3, #0]
  IBATT_for_offset_cal= -0.0399633588118257*i_datadigi + 77.3576930186035;
 800492e:	4b74      	ldr	r3, [pc, #464]	; (8004b00 <TIM2_IRQHandler+0x310>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4618      	mov	r0, r3
 8004934:	f7fb fd78 	bl	8000428 <__aeabi_f2d>
 8004938:	a35f      	add	r3, pc, #380	; (adr r3, 8004ab8 <TIM2_IRQHandler+0x2c8>)
 800493a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493e:	f7fb fdcb 	bl	80004d8 <__aeabi_dmul>
 8004942:	4603      	mov	r3, r0
 8004944:	460c      	mov	r4, r1
 8004946:	4618      	mov	r0, r3
 8004948:	4621      	mov	r1, r4
 800494a:	a35d      	add	r3, pc, #372	; (adr r3, 8004ac0 <TIM2_IRQHandler+0x2d0>)
 800494c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004950:	f7fb fc0c 	bl	800016c <__adddf3>
 8004954:	4603      	mov	r3, r0
 8004956:	460c      	mov	r4, r1
 8004958:	4618      	mov	r0, r3
 800495a:	4621      	mov	r1, r4
 800495c:	f7fc f8b4 	bl	8000ac8 <__aeabi_d2f>
 8004960:	4602      	mov	r2, r0
 8004962:	4b6e      	ldr	r3, [pc, #440]	; (8004b1c <TIM2_IRQHandler+0x32c>)
 8004964:	601a      	str	r2, [r3, #0]

  if(hitung_suhu>=max_hitung_suhu)
 8004966:	4b5e      	ldr	r3, [pc, #376]	; (8004ae0 <TIM2_IRQHandler+0x2f0>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	2b09      	cmp	r3, #9
 800496c:	f340 811a 	ble.w	8004ba4 <TIM2_IRQHandler+0x3b4>
  {
	  hitung_suhu=0;
 8004970:	4b5b      	ldr	r3, [pc, #364]	; (8004ae0 <TIM2_IRQHandler+0x2f0>)
 8004972:	2200      	movs	r2, #0
 8004974:	601a      	str	r2, [r3, #0]
	  Res_T1=adc_val[2]*10000/(3900-adc_val[2]); 	// 10000 => R1 , 3900 => Vcc dalam nilai digital
 8004976:	4b60      	ldr	r3, [pc, #384]	; (8004af8 <TIM2_IRQHandler+0x308>)
 8004978:	889b      	ldrh	r3, [r3, #4]
 800497a:	461a      	mov	r2, r3
 800497c:	f242 7310 	movw	r3, #10000	; 0x2710
 8004980:	fb03 f202 	mul.w	r2, r3, r2
 8004984:	4b5c      	ldr	r3, [pc, #368]	; (8004af8 <TIM2_IRQHandler+0x308>)
 8004986:	889b      	ldrh	r3, [r3, #4]
 8004988:	f5c3 6373 	rsb	r3, r3, #3888	; 0xf30
 800498c:	330c      	adds	r3, #12
 800498e:	fb92 f3f3 	sdiv	r3, r2, r3
 8004992:	4618      	mov	r0, r3
 8004994:	f7fc f9a2 	bl	8000cdc <__aeabi_i2f>
 8004998:	4602      	mov	r2, r0
 800499a:	4b61      	ldr	r3, [pc, #388]	; (8004b20 <TIM2_IRQHandler+0x330>)
 800499c:	601a      	str	r2, [r3, #0]
	  Suhu_T1= -24.05*log(Res_T1) + 246.41;			//1 / a + b (Ln RT / R25) + c b (Ln RT / R25)2
 800499e:	4b60      	ldr	r3, [pc, #384]	; (8004b20 <TIM2_IRQHandler+0x330>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7fb fd40 	bl	8000428 <__aeabi_f2d>
 80049a8:	4603      	mov	r3, r0
 80049aa:	460c      	mov	r4, r1
 80049ac:	4618      	mov	r0, r3
 80049ae:	4621      	mov	r1, r4
 80049b0:	f007 fe10 	bl	800c5d4 <log>
 80049b4:	a344      	add	r3, pc, #272	; (adr r3, 8004ac8 <TIM2_IRQHandler+0x2d8>)
 80049b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ba:	f7fb fd8d 	bl	80004d8 <__aeabi_dmul>
 80049be:	4603      	mov	r3, r0
 80049c0:	460c      	mov	r4, r1
 80049c2:	4618      	mov	r0, r3
 80049c4:	4621      	mov	r1, r4
 80049c6:	a342      	add	r3, pc, #264	; (adr r3, 8004ad0 <TIM2_IRQHandler+0x2e0>)
 80049c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049cc:	f7fb fbce 	bl	800016c <__adddf3>
 80049d0:	4603      	mov	r3, r0
 80049d2:	460c      	mov	r4, r1
 80049d4:	4618      	mov	r0, r3
 80049d6:	4621      	mov	r1, r4
 80049d8:	f7fc f876 	bl	8000ac8 <__aeabi_d2f>
 80049dc:	4602      	mov	r2, r0
 80049de:	4b51      	ldr	r3, [pc, #324]	; (8004b24 <TIM2_IRQHandler+0x334>)
 80049e0:	601a      	str	r2, [r3, #0]
	  Res_T2=adc_val[3]*10000/(3900-adc_val[3]);
 80049e2:	4b45      	ldr	r3, [pc, #276]	; (8004af8 <TIM2_IRQHandler+0x308>)
 80049e4:	88db      	ldrh	r3, [r3, #6]
 80049e6:	461a      	mov	r2, r3
 80049e8:	f242 7310 	movw	r3, #10000	; 0x2710
 80049ec:	fb03 f202 	mul.w	r2, r3, r2
 80049f0:	4b41      	ldr	r3, [pc, #260]	; (8004af8 <TIM2_IRQHandler+0x308>)
 80049f2:	88db      	ldrh	r3, [r3, #6]
 80049f4:	f5c3 6373 	rsb	r3, r3, #3888	; 0xf30
 80049f8:	330c      	adds	r3, #12
 80049fa:	fb92 f3f3 	sdiv	r3, r2, r3
 80049fe:	4618      	mov	r0, r3
 8004a00:	f7fc f96c 	bl	8000cdc <__aeabi_i2f>
 8004a04:	4602      	mov	r2, r0
 8004a06:	4b48      	ldr	r3, [pc, #288]	; (8004b28 <TIM2_IRQHandler+0x338>)
 8004a08:	601a      	str	r2, [r3, #0]
	  Suhu_T2= -24.05*log(Res_T2) + 246.41;			//1 / a + b (Ln RT / R25) + c b (Ln RT / R25)2
 8004a0a:	4b47      	ldr	r3, [pc, #284]	; (8004b28 <TIM2_IRQHandler+0x338>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f7fb fd0a 	bl	8000428 <__aeabi_f2d>
 8004a14:	4603      	mov	r3, r0
 8004a16:	460c      	mov	r4, r1
 8004a18:	4618      	mov	r0, r3
 8004a1a:	4621      	mov	r1, r4
 8004a1c:	f007 fdda 	bl	800c5d4 <log>
 8004a20:	a329      	add	r3, pc, #164	; (adr r3, 8004ac8 <TIM2_IRQHandler+0x2d8>)
 8004a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a26:	f7fb fd57 	bl	80004d8 <__aeabi_dmul>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	460c      	mov	r4, r1
 8004a2e:	4618      	mov	r0, r3
 8004a30:	4621      	mov	r1, r4
 8004a32:	a327      	add	r3, pc, #156	; (adr r3, 8004ad0 <TIM2_IRQHandler+0x2e0>)
 8004a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a38:	f7fb fb98 	bl	800016c <__adddf3>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	460c      	mov	r4, r1
 8004a40:	4618      	mov	r0, r3
 8004a42:	4621      	mov	r1, r4
 8004a44:	f7fc f840 	bl	8000ac8 <__aeabi_d2f>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	4b38      	ldr	r3, [pc, #224]	; (8004b2c <TIM2_IRQHandler+0x33c>)
 8004a4c:	601a      	str	r2, [r3, #0]
	  Res_T3=adc_val[4]*10000/(3900-adc_val[4]);
 8004a4e:	4b2a      	ldr	r3, [pc, #168]	; (8004af8 <TIM2_IRQHandler+0x308>)
 8004a50:	891b      	ldrh	r3, [r3, #8]
 8004a52:	461a      	mov	r2, r3
 8004a54:	f242 7310 	movw	r3, #10000	; 0x2710
 8004a58:	fb03 f202 	mul.w	r2, r3, r2
 8004a5c:	4b26      	ldr	r3, [pc, #152]	; (8004af8 <TIM2_IRQHandler+0x308>)
 8004a5e:	891b      	ldrh	r3, [r3, #8]
 8004a60:	f5c3 6373 	rsb	r3, r3, #3888	; 0xf30
 8004a64:	330c      	adds	r3, #12
 8004a66:	fb92 f3f3 	sdiv	r3, r2, r3
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7fc f936 	bl	8000cdc <__aeabi_i2f>
 8004a70:	4602      	mov	r2, r0
 8004a72:	4b2f      	ldr	r3, [pc, #188]	; (8004b30 <TIM2_IRQHandler+0x340>)
 8004a74:	601a      	str	r2, [r3, #0]
	  Suhu_T3= -24.05*log(Res_T3) + 246.41;			//1 / a + b (Ln RT / R25) + c b (Ln RT / R25)2
 8004a76:	4b2e      	ldr	r3, [pc, #184]	; (8004b30 <TIM2_IRQHandler+0x340>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7fb fcd4 	bl	8000428 <__aeabi_f2d>
 8004a80:	4603      	mov	r3, r0
 8004a82:	460c      	mov	r4, r1
 8004a84:	4618      	mov	r0, r3
 8004a86:	4621      	mov	r1, r4
 8004a88:	f007 fda4 	bl	800c5d4 <log>
 8004a8c:	a30e      	add	r3, pc, #56	; (adr r3, 8004ac8 <TIM2_IRQHandler+0x2d8>)
 8004a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a92:	f7fb fd21 	bl	80004d8 <__aeabi_dmul>
 8004a96:	4603      	mov	r3, r0
 8004a98:	460c      	mov	r4, r1
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	4621      	mov	r1, r4
 8004a9e:	a30c      	add	r3, pc, #48	; (adr r3, 8004ad0 <TIM2_IRQHandler+0x2e0>)
 8004aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa4:	f7fb fb62 	bl	800016c <__adddf3>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	460c      	mov	r4, r1
 8004aac:	4618      	mov	r0, r3
 8004aae:	4621      	mov	r1, r4
 8004ab0:	f7fc f80a 	bl	8000ac8 <__aeabi_d2f>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	e03d      	b.n	8004b34 <TIM2_IRQHandler+0x344>
 8004ab8:	ce452c75 	.word	0xce452c75
 8004abc:	bfa47613 	.word	0xbfa47613
 8004ac0:	71423a36 	.word	0x71423a36
 8004ac4:	405356e4 	.word	0x405356e4
 8004ac8:	cccccccd 	.word	0xcccccccd
 8004acc:	c0380ccc 	.word	0xc0380ccc
 8004ad0:	b851eb85 	.word	0xb851eb85
 8004ad4:	406ecd1e 	.word	0x406ecd1e
 8004ad8:	200014ec 	.word	0x200014ec
 8004adc:	20000b90 	.word	0x20000b90
 8004ae0:	200010a4 	.word	0x200010a4
 8004ae4:	20001098 	.word	0x20001098
 8004ae8:	20001068 	.word	0x20001068
 8004aec:	20000c40 	.word	0x20000c40
 8004af0:	20001038 	.word	0x20001038
 8004af4:	200010b8 	.word	0x200010b8
 8004af8:	200008ec 	.word	0x200008ec
 8004afc:	10624dd3 	.word	0x10624dd3
 8004b00:	20001040 	.word	0x20001040
 8004b04:	20001058 	.word	0x20001058
 8004b08:	20000b70 	.word	0x20000b70
 8004b0c:	20001048 	.word	0x20001048
 8004b10:	bf800000 	.word	0xbf800000
 8004b14:	200010b0 	.word	0x200010b0
 8004b18:	2000105c 	.word	0x2000105c
 8004b1c:	200010b4 	.word	0x200010b4
 8004b20:	20001054 	.word	0x20001054
 8004b24:	20001070 	.word	0x20001070
 8004b28:	20001094 	.word	0x20001094
 8004b2c:	200014a4 	.word	0x200014a4
 8004b30:	200010ac 	.word	0x200010ac
 8004b34:	4bae      	ldr	r3, [pc, #696]	; (8004df0 <TIM2_IRQHandler+0x600>)
 8004b36:	601a      	str	r2, [r3, #0]
	  Res_T4=adc_val[5]*10000/(3900-adc_val[5]);
 8004b38:	4bae      	ldr	r3, [pc, #696]	; (8004df4 <TIM2_IRQHandler+0x604>)
 8004b3a:	895b      	ldrh	r3, [r3, #10]
 8004b3c:	461a      	mov	r2, r3
 8004b3e:	f242 7310 	movw	r3, #10000	; 0x2710
 8004b42:	fb03 f202 	mul.w	r2, r3, r2
 8004b46:	4bab      	ldr	r3, [pc, #684]	; (8004df4 <TIM2_IRQHandler+0x604>)
 8004b48:	895b      	ldrh	r3, [r3, #10]
 8004b4a:	f5c3 6373 	rsb	r3, r3, #3888	; 0xf30
 8004b4e:	330c      	adds	r3, #12
 8004b50:	fb92 f3f3 	sdiv	r3, r2, r3
 8004b54:	4618      	mov	r0, r3
 8004b56:	f7fc f8c1 	bl	8000cdc <__aeabi_i2f>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	4ba6      	ldr	r3, [pc, #664]	; (8004df8 <TIM2_IRQHandler+0x608>)
 8004b5e:	601a      	str	r2, [r3, #0]
	  Suhu_T4= -24.05*log(Res_T4) + 246.41;			//1 / a + b (Ln RT / R25) + c b (Ln RT / R25)2
 8004b60:	4ba5      	ldr	r3, [pc, #660]	; (8004df8 <TIM2_IRQHandler+0x608>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4618      	mov	r0, r3
 8004b66:	f7fb fc5f 	bl	8000428 <__aeabi_f2d>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	460c      	mov	r4, r1
 8004b6e:	4618      	mov	r0, r3
 8004b70:	4621      	mov	r1, r4
 8004b72:	f007 fd2f 	bl	800c5d4 <log>
 8004b76:	a398      	add	r3, pc, #608	; (adr r3, 8004dd8 <TIM2_IRQHandler+0x5e8>)
 8004b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b7c:	f7fb fcac 	bl	80004d8 <__aeabi_dmul>
 8004b80:	4603      	mov	r3, r0
 8004b82:	460c      	mov	r4, r1
 8004b84:	4618      	mov	r0, r3
 8004b86:	4621      	mov	r1, r4
 8004b88:	a395      	add	r3, pc, #596	; (adr r3, 8004de0 <TIM2_IRQHandler+0x5f0>)
 8004b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b8e:	f7fb faed 	bl	800016c <__adddf3>
 8004b92:	4603      	mov	r3, r0
 8004b94:	460c      	mov	r4, r1
 8004b96:	4618      	mov	r0, r3
 8004b98:	4621      	mov	r1, r4
 8004b9a:	f7fb ff95 	bl	8000ac8 <__aeabi_d2f>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	4b96      	ldr	r3, [pc, #600]	; (8004dfc <TIM2_IRQHandler+0x60c>)
 8004ba2:	601a      	str	r2, [r3, #0]
  }

  if(BATT_Start_Up==1)
 8004ba4:	4b96      	ldr	r3, [pc, #600]	; (8004e00 <TIM2_IRQHandler+0x610>)
 8004ba6:	781b      	ldrb	r3, [r3, #0]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	f040 80a7 	bne.w	8004cfc <TIM2_IRQHandler+0x50c>
  {
	  if(BATT_State==STATE_DISCHARGE)
 8004bae:	4b95      	ldr	r3, [pc, #596]	; (8004e04 <TIM2_IRQHandler+0x614>)
 8004bb0:	781b      	ldrb	r3, [r3, #0]
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d101      	bne.n	8004bba <TIM2_IRQHandler+0x3ca>
	  {
		 Batt_Protection_when_discharge();
 8004bb6:	f000 f99b 	bl	8004ef0 <Batt_Protection_when_discharge>
	  }

	  if(BATT_State==STATE_CHARGE)
 8004bba:	4b92      	ldr	r3, [pc, #584]	; (8004e04 <TIM2_IRQHandler+0x614>)
 8004bbc:	781b      	ldrb	r3, [r3, #0]
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d101      	bne.n	8004bc6 <TIM2_IRQHandler+0x3d6>
	  {
		  Batt_Protection_when_charge();
 8004bc2:	f000 ffc1 	bl	8005b48 <Batt_Protection_when_charge>
	  }


	  //********************* Clearing protection status *****************************////
	  // ---> Clearing UnderVoltage
	  if(((Clear_Trip_undervoltage==1)||(VBATT>54))&&flag_trip_undervoltage==ON)
 8004bc6:	4b90      	ldr	r3, [pc, #576]	; (8004e08 <TIM2_IRQHandler+0x618>)
 8004bc8:	781b      	ldrb	r3, [r3, #0]
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d008      	beq.n	8004be0 <TIM2_IRQHandler+0x3f0>
 8004bce:	4b8f      	ldr	r3, [pc, #572]	; (8004e0c <TIM2_IRQHandler+0x61c>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	498f      	ldr	r1, [pc, #572]	; (8004e10 <TIM2_IRQHandler+0x620>)
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f7fc fa91 	bl	80010fc <__aeabi_fcmpgt>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d009      	beq.n	8004bf4 <TIM2_IRQHandler+0x404>
 8004be0:	4b8c      	ldr	r3, [pc, #560]	; (8004e14 <TIM2_IRQHandler+0x624>)
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	2b01      	cmp	r3, #1
 8004be6:	d105      	bne.n	8004bf4 <TIM2_IRQHandler+0x404>
	  {
		  flag_trip_undervoltage=OFF;
 8004be8:	4b8a      	ldr	r3, [pc, #552]	; (8004e14 <TIM2_IRQHandler+0x624>)
 8004bea:	2200      	movs	r2, #0
 8004bec:	701a      	strb	r2, [r3, #0]
		  Clear_Trip_undervoltage=0;
 8004bee:	4b86      	ldr	r3, [pc, #536]	; (8004e08 <TIM2_IRQHandler+0x618>)
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	701a      	strb	r2, [r3, #0]
	  }
	  // ---> Clearing OverCurrent Discharge
	  if(flag_trip_overcurrentdischarge==ON && Clear_Trip_overcurrentdischarge==1)
 8004bf4:	4b88      	ldr	r3, [pc, #544]	; (8004e18 <TIM2_IRQHandler+0x628>)
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d109      	bne.n	8004c10 <TIM2_IRQHandler+0x420>
 8004bfc:	4b87      	ldr	r3, [pc, #540]	; (8004e1c <TIM2_IRQHandler+0x62c>)
 8004bfe:	781b      	ldrb	r3, [r3, #0]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d105      	bne.n	8004c10 <TIM2_IRQHandler+0x420>
	  {
		  flag_trip_overcurrentdischarge=OFF;
 8004c04:	4b84      	ldr	r3, [pc, #528]	; (8004e18 <TIM2_IRQHandler+0x628>)
 8004c06:	2200      	movs	r2, #0
 8004c08:	701a      	strb	r2, [r3, #0]
		  Clear_Trip_overcurrentdischarge=0;
 8004c0a:	4b84      	ldr	r3, [pc, #528]	; (8004e1c <TIM2_IRQHandler+0x62c>)
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	701a      	strb	r2, [r3, #0]
	  }
	  // ---> Clearing OverTemperature
	  if(flag_trip_overtemperature==ON && (Suhu_T1<40)&&(Suhu_T2<40)&&(Suhu_T3<40)&&(Suhu_T4<40))
 8004c10:	4b83      	ldr	r3, [pc, #524]	; (8004e20 <TIM2_IRQHandler+0x630>)
 8004c12:	781b      	ldrb	r3, [r3, #0]
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d126      	bne.n	8004c66 <TIM2_IRQHandler+0x476>
 8004c18:	4b82      	ldr	r3, [pc, #520]	; (8004e24 <TIM2_IRQHandler+0x634>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4982      	ldr	r1, [pc, #520]	; (8004e28 <TIM2_IRQHandler+0x638>)
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f7fc fa4e 	bl	80010c0 <__aeabi_fcmplt>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d01d      	beq.n	8004c66 <TIM2_IRQHandler+0x476>
 8004c2a:	4b80      	ldr	r3, [pc, #512]	; (8004e2c <TIM2_IRQHandler+0x63c>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	497e      	ldr	r1, [pc, #504]	; (8004e28 <TIM2_IRQHandler+0x638>)
 8004c30:	4618      	mov	r0, r3
 8004c32:	f7fc fa45 	bl	80010c0 <__aeabi_fcmplt>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d014      	beq.n	8004c66 <TIM2_IRQHandler+0x476>
 8004c3c:	4b6c      	ldr	r3, [pc, #432]	; (8004df0 <TIM2_IRQHandler+0x600>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4979      	ldr	r1, [pc, #484]	; (8004e28 <TIM2_IRQHandler+0x638>)
 8004c42:	4618      	mov	r0, r3
 8004c44:	f7fc fa3c 	bl	80010c0 <__aeabi_fcmplt>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00b      	beq.n	8004c66 <TIM2_IRQHandler+0x476>
 8004c4e:	4b6b      	ldr	r3, [pc, #428]	; (8004dfc <TIM2_IRQHandler+0x60c>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4975      	ldr	r1, [pc, #468]	; (8004e28 <TIM2_IRQHandler+0x638>)
 8004c54:	4618      	mov	r0, r3
 8004c56:	f7fc fa33 	bl	80010c0 <__aeabi_fcmplt>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d002      	beq.n	8004c66 <TIM2_IRQHandler+0x476>
	  {
		  flag_trip_overtemperature=OFF;
 8004c60:	4b6f      	ldr	r3, [pc, #444]	; (8004e20 <TIM2_IRQHandler+0x630>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	701a      	strb	r2, [r3, #0]
	  }
	  // ---> Clearing UnderTemperature
	  if(flag_trip_undertemperature==ON && ((Suhu_T1>20)||(Suhu_T2>20)||(Suhu_T3>20)||(Suhu_T4>20)))
 8004c66:	4b72      	ldr	r3, [pc, #456]	; (8004e30 <TIM2_IRQHandler+0x640>)
 8004c68:	781b      	ldrb	r3, [r3, #0]
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d126      	bne.n	8004cbc <TIM2_IRQHandler+0x4cc>
 8004c6e:	4b6d      	ldr	r3, [pc, #436]	; (8004e24 <TIM2_IRQHandler+0x634>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4970      	ldr	r1, [pc, #448]	; (8004e34 <TIM2_IRQHandler+0x644>)
 8004c74:	4618      	mov	r0, r3
 8004c76:	f7fc fa41 	bl	80010fc <__aeabi_fcmpgt>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d11a      	bne.n	8004cb6 <TIM2_IRQHandler+0x4c6>
 8004c80:	4b6a      	ldr	r3, [pc, #424]	; (8004e2c <TIM2_IRQHandler+0x63c>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	496b      	ldr	r1, [pc, #428]	; (8004e34 <TIM2_IRQHandler+0x644>)
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7fc fa38 	bl	80010fc <__aeabi_fcmpgt>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d111      	bne.n	8004cb6 <TIM2_IRQHandler+0x4c6>
 8004c92:	4b57      	ldr	r3, [pc, #348]	; (8004df0 <TIM2_IRQHandler+0x600>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4967      	ldr	r1, [pc, #412]	; (8004e34 <TIM2_IRQHandler+0x644>)
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f7fc fa2f 	bl	80010fc <__aeabi_fcmpgt>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d108      	bne.n	8004cb6 <TIM2_IRQHandler+0x4c6>
 8004ca4:	4b55      	ldr	r3, [pc, #340]	; (8004dfc <TIM2_IRQHandler+0x60c>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4962      	ldr	r1, [pc, #392]	; (8004e34 <TIM2_IRQHandler+0x644>)
 8004caa:	4618      	mov	r0, r3
 8004cac:	f7fc fa26 	bl	80010fc <__aeabi_fcmpgt>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d002      	beq.n	8004cbc <TIM2_IRQHandler+0x4cc>
	  {
		  flag_trip_undertemperature=OFF;
 8004cb6:	4b5e      	ldr	r3, [pc, #376]	; (8004e30 <TIM2_IRQHandler+0x640>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	701a      	strb	r2, [r3, #0]
	  }
	  // ---> Clearing OverDischarge
	   if(flag_trip_SOCOverDischarge==ON && Pack_SOC>20)
 8004cbc:	4b5e      	ldr	r3, [pc, #376]	; (8004e38 <TIM2_IRQHandler+0x648>)
 8004cbe:	781b      	ldrb	r3, [r3, #0]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d10b      	bne.n	8004cdc <TIM2_IRQHandler+0x4ec>
 8004cc4:	4b5d      	ldr	r3, [pc, #372]	; (8004e3c <TIM2_IRQHandler+0x64c>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	495a      	ldr	r1, [pc, #360]	; (8004e34 <TIM2_IRQHandler+0x644>)
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7fc fa16 	bl	80010fc <__aeabi_fcmpgt>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d002      	beq.n	8004cdc <TIM2_IRQHandler+0x4ec>
	   {
		  flag_trip_SOCOverDischarge=OFF;
 8004cd6:	4b58      	ldr	r3, [pc, #352]	; (8004e38 <TIM2_IRQHandler+0x648>)
 8004cd8:	2200      	movs	r2, #0
 8004cda:	701a      	strb	r2, [r3, #0]
	   }
	   // ---> Clearing OverCharge
	   if(flag_trip_SOCOverCharge==ON && Pack_SOC<70)
 8004cdc:	4b58      	ldr	r3, [pc, #352]	; (8004e40 <TIM2_IRQHandler+0x650>)
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d10b      	bne.n	8004cfc <TIM2_IRQHandler+0x50c>
 8004ce4:	4b55      	ldr	r3, [pc, #340]	; (8004e3c <TIM2_IRQHandler+0x64c>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4956      	ldr	r1, [pc, #344]	; (8004e44 <TIM2_IRQHandler+0x654>)
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7fc f9e8 	bl	80010c0 <__aeabi_fcmplt>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d002      	beq.n	8004cfc <TIM2_IRQHandler+0x50c>
	   {
		  flag_trip_SOCOverCharge=OFF;
 8004cf6:	4b52      	ldr	r3, [pc, #328]	; (8004e40 <TIM2_IRQHandler+0x650>)
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	701a      	strb	r2, [r3, #0]
	   }
  }
	  i++;
 8004cfc:	4b52      	ldr	r3, [pc, #328]	; (8004e48 <TIM2_IRQHandler+0x658>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	3301      	adds	r3, #1
 8004d02:	4a51      	ldr	r2, [pc, #324]	; (8004e48 <TIM2_IRQHandler+0x658>)
 8004d04:	6013      	str	r3, [r2, #0]
	  i=i%maxdata;
 8004d06:	4b50      	ldr	r3, [pc, #320]	; (8004e48 <TIM2_IRQHandler+0x658>)
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	4b50      	ldr	r3, [pc, #320]	; (8004e4c <TIM2_IRQHandler+0x65c>)
 8004d0c:	fb83 1302 	smull	r1, r3, r3, r2
 8004d10:	1159      	asrs	r1, r3, #5
 8004d12:	17d3      	asrs	r3, r2, #31
 8004d14:	1acb      	subs	r3, r1, r3
 8004d16:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004d1a:	fb01 f303 	mul.w	r3, r1, r3
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	4a49      	ldr	r2, [pc, #292]	; (8004e48 <TIM2_IRQHandler+0x658>)
 8004d22:	6013      	str	r3, [r2, #0]

  //////////// Bagian Hitung SOC /////// SOC akan dihitung berdasarkan state baterai (Jika charge maupun discharge)
  if(BATT_State==STATE_CHARGE||BATT_State==STATE_DISCHARGE||BATT_State==STATE_FULL_CHARGE_DISCHARGE||BATT_State==STATE_STANDBY)
 8004d24:	4b37      	ldr	r3, [pc, #220]	; (8004e04 <TIM2_IRQHandler+0x614>)
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d00c      	beq.n	8004d46 <TIM2_IRQHandler+0x556>
 8004d2c:	4b35      	ldr	r3, [pc, #212]	; (8004e04 <TIM2_IRQHandler+0x614>)
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d008      	beq.n	8004d46 <TIM2_IRQHandler+0x556>
 8004d34:	4b33      	ldr	r3, [pc, #204]	; (8004e04 <TIM2_IRQHandler+0x614>)
 8004d36:	781b      	ldrb	r3, [r3, #0]
 8004d38:	2b03      	cmp	r3, #3
 8004d3a:	d004      	beq.n	8004d46 <TIM2_IRQHandler+0x556>
 8004d3c:	4b31      	ldr	r3, [pc, #196]	; (8004e04 <TIM2_IRQHandler+0x614>)
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	f040 80b2 	bne.w	8004eaa <TIM2_IRQHandler+0x6ba>
  {
	  time_soc++;
 8004d46:	4b42      	ldr	r3, [pc, #264]	; (8004e50 <TIM2_IRQHandler+0x660>)
 8004d48:	881b      	ldrh	r3, [r3, #0]
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	b29a      	uxth	r2, r3
 8004d4e:	4b40      	ldr	r3, [pc, #256]	; (8004e50 <TIM2_IRQHandler+0x660>)
 8004d50:	801a      	strh	r2, [r3, #0]
	  sum_current+=IBATT;
 8004d52:	4b40      	ldr	r3, [pc, #256]	; (8004e54 <TIM2_IRQHandler+0x664>)
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	4b40      	ldr	r3, [pc, #256]	; (8004e58 <TIM2_IRQHandler+0x668>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	4610      	mov	r0, r2
 8004d5e:	f7fb ff09 	bl	8000b74 <__addsf3>
 8004d62:	4603      	mov	r3, r0
 8004d64:	461a      	mov	r2, r3
 8004d66:	4b3b      	ldr	r3, [pc, #236]	; (8004e54 <TIM2_IRQHandler+0x664>)
 8004d68:	601a      	str	r2, [r3, #0]
	  if(time_soc>999)
 8004d6a:	4b39      	ldr	r3, [pc, #228]	; (8004e50 <TIM2_IRQHandler+0x660>)
 8004d6c:	881b      	ldrh	r3, [r3, #0]
 8004d6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004d72:	f0c0 809a 	bcc.w	8004eaa <TIM2_IRQHandler+0x6ba>
	  {
		  AH_Consumption = (-1*sum_current/1000*(1.0/3600.0))/Pack_Cap*100-(4e-5); //Konsumsi System 4e-5
 8004d76:	4b37      	ldr	r3, [pc, #220]	; (8004e54 <TIM2_IRQHandler+0x664>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004d7e:	4937      	ldr	r1, [pc, #220]	; (8004e5c <TIM2_IRQHandler+0x66c>)
 8004d80:	4618      	mov	r0, r3
 8004d82:	f7fc f8b3 	bl	8000eec <__aeabi_fdiv>
 8004d86:	4603      	mov	r3, r0
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7fb fb4d 	bl	8000428 <__aeabi_f2d>
 8004d8e:	a316      	add	r3, pc, #88	; (adr r3, 8004de8 <TIM2_IRQHandler+0x5f8>)
 8004d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d94:	f7fb fba0 	bl	80004d8 <__aeabi_dmul>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	460c      	mov	r4, r1
 8004d9c:	4625      	mov	r5, r4
 8004d9e:	461c      	mov	r4, r3
 8004da0:	4b2f      	ldr	r3, [pc, #188]	; (8004e60 <TIM2_IRQHandler+0x670>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4618      	mov	r0, r3
 8004da6:	f7fb fb3f 	bl	8000428 <__aeabi_f2d>
 8004daa:	4602      	mov	r2, r0
 8004dac:	460b      	mov	r3, r1
 8004dae:	4620      	mov	r0, r4
 8004db0:	4629      	mov	r1, r5
 8004db2:	f7fb fcbb 	bl	800072c <__aeabi_ddiv>
 8004db6:	4603      	mov	r3, r0
 8004db8:	460c      	mov	r4, r1
 8004dba:	4618      	mov	r0, r3
 8004dbc:	4621      	mov	r1, r4
 8004dbe:	f04f 0200 	mov.w	r2, #0
 8004dc2:	4b28      	ldr	r3, [pc, #160]	; (8004e64 <TIM2_IRQHandler+0x674>)
 8004dc4:	f7fb fb88 	bl	80004d8 <__aeabi_dmul>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	460c      	mov	r4, r1
 8004dcc:	4618      	mov	r0, r3
 8004dce:	4621      	mov	r1, r4
 8004dd0:	e04a      	b.n	8004e68 <TIM2_IRQHandler+0x678>
 8004dd2:	bf00      	nop
 8004dd4:	f3af 8000 	nop.w
 8004dd8:	cccccccd 	.word	0xcccccccd
 8004ddc:	c0380ccc 	.word	0xc0380ccc
 8004de0:	b851eb85 	.word	0xb851eb85
 8004de4:	406ecd1e 	.word	0x406ecd1e
 8004de8:	789abcdf 	.word	0x789abcdf
 8004dec:	3f323456 	.word	0x3f323456
 8004df0:	2000104c 	.word	0x2000104c
 8004df4:	200008ec 	.word	0x200008ec
 8004df8:	20001060 	.word	0x20001060
 8004dfc:	2000109c 	.word	0x2000109c
 8004e00:	20000280 	.word	0x20000280
 8004e04:	20000966 	.word	0x20000966
 8004e08:	200010a8 	.word	0x200010a8
 8004e0c:	20001048 	.word	0x20001048
 8004e10:	42580000 	.word	0x42580000
 8004e14:	20001065 	.word	0x20001065
 8004e18:	20001074 	.word	0x20001074
 8004e1c:	20001050 	.word	0x20001050
 8004e20:	20001044 	.word	0x20001044
 8004e24:	20001070 	.word	0x20001070
 8004e28:	42200000 	.word	0x42200000
 8004e2c:	200014a4 	.word	0x200014a4
 8004e30:	20001064 	.word	0x20001064
 8004e34:	41a00000 	.word	0x41a00000
 8004e38:	20001090 	.word	0x20001090
 8004e3c:	20000b98 	.word	0x20000b98
 8004e40:	20000c3d 	.word	0x20000c3d
 8004e44:	428c0000 	.word	0x428c0000
 8004e48:	20001068 	.word	0x20001068
 8004e4c:	10624dd3 	.word	0x10624dd3
 8004e50:	20001046 	.word	0x20001046
 8004e54:	200014a8 	.word	0x200014a8
 8004e58:	2000105c 	.word	0x2000105c
 8004e5c:	447a0000 	.word	0x447a0000
 8004e60:	20000014 	.word	0x20000014
 8004e64:	40590000 	.word	0x40590000
 8004e68:	a311      	add	r3, pc, #68	; (adr r3, 8004eb0 <TIM2_IRQHandler+0x6c0>)
 8004e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e6e:	f7fb f97b 	bl	8000168 <__aeabi_dsub>
 8004e72:	4603      	mov	r3, r0
 8004e74:	460c      	mov	r4, r1
 8004e76:	4618      	mov	r0, r3
 8004e78:	4621      	mov	r1, r4
 8004e7a:	f7fb fe25 	bl	8000ac8 <__aeabi_d2f>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	4b0d      	ldr	r3, [pc, #52]	; (8004eb8 <TIM2_IRQHandler+0x6c8>)
 8004e82:	601a      	str	r2, [r3, #0]
		  Pack_SOC=Pack_SOC+AH_Consumption;
 8004e84:	4b0d      	ldr	r3, [pc, #52]	; (8004ebc <TIM2_IRQHandler+0x6cc>)
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	4b0b      	ldr	r3, [pc, #44]	; (8004eb8 <TIM2_IRQHandler+0x6c8>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4619      	mov	r1, r3
 8004e8e:	4610      	mov	r0, r2
 8004e90:	f7fb fe70 	bl	8000b74 <__addsf3>
 8004e94:	4603      	mov	r3, r0
 8004e96:	461a      	mov	r2, r3
 8004e98:	4b08      	ldr	r3, [pc, #32]	; (8004ebc <TIM2_IRQHandler+0x6cc>)
 8004e9a:	601a      	str	r2, [r3, #0]
		  time_soc=0;
 8004e9c:	4b08      	ldr	r3, [pc, #32]	; (8004ec0 <TIM2_IRQHandler+0x6d0>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	801a      	strh	r2, [r3, #0]
		  sum_current=0;
 8004ea2:	4b08      	ldr	r3, [pc, #32]	; (8004ec4 <TIM2_IRQHandler+0x6d4>)
 8004ea4:	f04f 0200 	mov.w	r2, #0
 8004ea8:	601a      	str	r2, [r3, #0]
	  }
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8004eaa:	bf00      	nop
 8004eac:	bdb0      	pop	{r4, r5, r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	88e368f1 	.word	0x88e368f1
 8004eb4:	3f04f8b5 	.word	0x3f04f8b5
 8004eb8:	20001028 	.word	0x20001028
 8004ebc:	20000b98 	.word	0x20000b98
 8004ec0:	20001046 	.word	0x20001046
 8004ec4:	200014a8 	.word	0x200014a8

08004ec8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004ecc:	4806      	ldr	r0, [pc, #24]	; (8004ee8 <TIM3_IRQHandler+0x20>)
 8004ece:	f004 feb0 	bl	8009c32 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  if(flag_start_shutdown==1)
 8004ed2:	4b06      	ldr	r3, [pc, #24]	; (8004eec <TIM3_IRQHandler+0x24>)
 8004ed4:	781b      	ldrb	r3, [r3, #0]
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d101      	bne.n	8004ede <TIM3_IRQHandler+0x16>
  {
	  BMS_CAN_Tx();
 8004eda:	f7fc fb17 	bl	800150c <BMS_CAN_Tx>
  }
  BMS_CAN_Rx();
 8004ede:	f7fc feeb 	bl	8001cb8 <BMS_CAN_Rx>
  /* USER CODE END TIM3_IRQn 1 */
}
 8004ee2:	bf00      	nop
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	bf00      	nop
 8004ee8:	200014ac 	.word	0x200014ac
 8004eec:	20000960 	.word	0x20000960

08004ef0 <Batt_Protection_when_discharge>:

/* USER CODE BEGIN 1 */
void Batt_Protection_when_discharge(void)
{
 8004ef0:	b5b0      	push	{r4, r5, r7, lr}
 8004ef2:	af00      	add	r7, sp, #0
	///////////////////// Short Circuit //////////////////////////////////////
			  	  if(IBATT>(VBATT/0.9))
 8004ef4:	4b7e      	ldr	r3, [pc, #504]	; (80050f0 <Batt_Protection_when_discharge+0x200>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7fb fa95 	bl	8000428 <__aeabi_f2d>
 8004efe:	4604      	mov	r4, r0
 8004f00:	460d      	mov	r5, r1
 8004f02:	4b7c      	ldr	r3, [pc, #496]	; (80050f4 <Batt_Protection_when_discharge+0x204>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7fb fa8e 	bl	8000428 <__aeabi_f2d>
 8004f0c:	a374      	add	r3, pc, #464	; (adr r3, 80050e0 <Batt_Protection_when_discharge+0x1f0>)
 8004f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f12:	f7fb fc0b 	bl	800072c <__aeabi_ddiv>
 8004f16:	4602      	mov	r2, r0
 8004f18:	460b      	mov	r3, r1
 8004f1a:	4620      	mov	r0, r4
 8004f1c:	4629      	mov	r1, r5
 8004f1e:	f7fb fd6b 	bl	80009f8 <__aeabi_dcmpgt>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d00e      	beq.n	8004f46 <Batt_Protection_when_discharge+0x56>
	 		  	  {
	 		  		  fault_code=12;
 8004f28:	4b73      	ldr	r3, [pc, #460]	; (80050f8 <Batt_Protection_when_discharge+0x208>)
 8004f2a:	220c      	movs	r2, #12
 8004f2c:	701a      	strb	r2, [r3, #0]
	 		  		  Batt_Open_Mode();
 8004f2e:	f7fc fa55 	bl	80013dc <Batt_Open_Mode>
	 		  		  flag_trip_shortcircuit=ON;
 8004f32:	4b72      	ldr	r3, [pc, #456]	; (80050fc <Batt_Protection_when_discharge+0x20c>)
 8004f34:	2201      	movs	r2, #1
 8004f36:	701a      	strb	r2, [r3, #0]
	 		  		  HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 8004f38:	2200      	movs	r2, #0
 8004f3a:	2104      	movs	r1, #4
 8004f3c:	4870      	ldr	r0, [pc, #448]	; (8005100 <Batt_Protection_when_discharge+0x210>)
 8004f3e:	f003 fb3a 	bl	80085b6 <HAL_GPIO_WritePin>
			  		  T_trip_cycle=T_trip_cycle-0.001;
			  		  T_I_Over_trip_cycle-=0.001;
			  		  if(T_trip_cycle<0) T_trip_cycle=0;
			  		if(T_I_Over_trip_cycle<0) T_I_Over_trip_cycle=0;
			  	  }
}
 8004f42:	f000 bdee 	b.w	8005b22 <Batt_Protection_when_discharge+0xc32>
			  	  else if(VBATT<V_Under_Set && flag_trip_undervoltage==OFF )   //Indikasi terjadi Undervoltage
 8004f46:	4b6b      	ldr	r3, [pc, #428]	; (80050f4 <Batt_Protection_when_discharge+0x204>)
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	4b6e      	ldr	r3, [pc, #440]	; (8005104 <Batt_Protection_when_discharge+0x214>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4619      	mov	r1, r3
 8004f50:	4610      	mov	r0, r2
 8004f52:	f7fc f8b5 	bl	80010c0 <__aeabi_fcmplt>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	f000 80e7 	beq.w	800512c <Batt_Protection_when_discharge+0x23c>
 8004f5e:	4b6a      	ldr	r3, [pc, #424]	; (8005108 <Batt_Protection_when_discharge+0x218>)
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	f040 80e2 	bne.w	800512c <Batt_Protection_when_discharge+0x23c>
			  		fault_code=1;
 8004f68:	4b63      	ldr	r3, [pc, #396]	; (80050f8 <Batt_Protection_when_discharge+0x208>)
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	701a      	strb	r2, [r3, #0]
			  		T_Under_trip=TMS/(1-(VBATT/V_Under_Set));
 8004f6e:	4b67      	ldr	r3, [pc, #412]	; (800510c <Batt_Protection_when_discharge+0x21c>)
 8004f70:	681c      	ldr	r4, [r3, #0]
 8004f72:	4b60      	ldr	r3, [pc, #384]	; (80050f4 <Batt_Protection_when_discharge+0x204>)
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	4b63      	ldr	r3, [pc, #396]	; (8005104 <Batt_Protection_when_discharge+0x214>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	4610      	mov	r0, r2
 8004f7e:	f7fb ffb5 	bl	8000eec <__aeabi_fdiv>
 8004f82:	4603      	mov	r3, r0
 8004f84:	4619      	mov	r1, r3
 8004f86:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8004f8a:	f7fb fdf1 	bl	8000b70 <__aeabi_fsub>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	4619      	mov	r1, r3
 8004f92:	4620      	mov	r0, r4
 8004f94:	f7fb ffaa 	bl	8000eec <__aeabi_fdiv>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	4b5c      	ldr	r3, [pc, #368]	; (8005110 <Batt_Protection_when_discharge+0x220>)
 8004f9e:	601a      	str	r2, [r3, #0]
			  		T_trip_cycle+=0.001;
 8004fa0:	4b5c      	ldr	r3, [pc, #368]	; (8005114 <Batt_Protection_when_discharge+0x224>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f7fb fa3f 	bl	8000428 <__aeabi_f2d>
 8004faa:	a34f      	add	r3, pc, #316	; (adr r3, 80050e8 <Batt_Protection_when_discharge+0x1f8>)
 8004fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb0:	f7fb f8dc 	bl	800016c <__adddf3>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	460c      	mov	r4, r1
 8004fb8:	4618      	mov	r0, r3
 8004fba:	4621      	mov	r1, r4
 8004fbc:	f7fb fd84 	bl	8000ac8 <__aeabi_d2f>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	4b54      	ldr	r3, [pc, #336]	; (8005114 <Batt_Protection_when_discharge+0x224>)
 8004fc4:	601a      	str	r2, [r3, #0]
			  		if(T_trip_cycle>T_Under_trip && flag_trip_undervoltage==OFF)
 8004fc6:	4b53      	ldr	r3, [pc, #332]	; (8005114 <Batt_Protection_when_discharge+0x224>)
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	4b51      	ldr	r3, [pc, #324]	; (8005110 <Batt_Protection_when_discharge+0x220>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4619      	mov	r1, r3
 8004fd0:	4610      	mov	r0, r2
 8004fd2:	f7fc f893 	bl	80010fc <__aeabi_fcmpgt>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d011      	beq.n	8005000 <Batt_Protection_when_discharge+0x110>
 8004fdc:	4b4a      	ldr	r3, [pc, #296]	; (8005108 <Batt_Protection_when_discharge+0x218>)
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d10d      	bne.n	8005000 <Batt_Protection_when_discharge+0x110>
			  			Batt_Open_Mode();
 8004fe4:	f7fc f9fa 	bl	80013dc <Batt_Open_Mode>
			  			T_trip_cycle=T_Under_trip;
 8004fe8:	4b49      	ldr	r3, [pc, #292]	; (8005110 <Batt_Protection_when_discharge+0x220>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a49      	ldr	r2, [pc, #292]	; (8005114 <Batt_Protection_when_discharge+0x224>)
 8004fee:	6013      	str	r3, [r2, #0]
			  			flag_trip_undervoltage=ON;
 8004ff0:	4b45      	ldr	r3, [pc, #276]	; (8005108 <Batt_Protection_when_discharge+0x218>)
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	701a      	strb	r2, [r3, #0]
			  			HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	2104      	movs	r1, #4
 8004ffa:	4841      	ldr	r0, [pc, #260]	; (8005100 <Batt_Protection_when_discharge+0x210>)
 8004ffc:	f003 fadb 	bl	80085b6 <HAL_GPIO_WritePin>
			  		if(flag_trip_undervoltage==OFF)
 8005000:	4b41      	ldr	r3, [pc, #260]	; (8005108 <Batt_Protection_when_discharge+0x218>)
 8005002:	781b      	ldrb	r3, [r3, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	f040 8589 	bne.w	8005b1c <Batt_Protection_when_discharge+0xc2c>
			  			if(T_Under_trip-T_trip_cycle>15)
 800500a:	4b41      	ldr	r3, [pc, #260]	; (8005110 <Batt_Protection_when_discharge+0x220>)
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	4b41      	ldr	r3, [pc, #260]	; (8005114 <Batt_Protection_when_discharge+0x224>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4619      	mov	r1, r3
 8005014:	4610      	mov	r0, r2
 8005016:	f7fb fdab 	bl	8000b70 <__aeabi_fsub>
 800501a:	4603      	mov	r3, r0
 800501c:	493e      	ldr	r1, [pc, #248]	; (8005118 <Batt_Protection_when_discharge+0x228>)
 800501e:	4618      	mov	r0, r3
 8005020:	f7fc f86c 	bl	80010fc <__aeabi_fcmpgt>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d018      	beq.n	800505c <Batt_Protection_when_discharge+0x16c>
			  				if((test_tim2%1000)==0)
 800502a:	4b3c      	ldr	r3, [pc, #240]	; (800511c <Batt_Protection_when_discharge+0x22c>)
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	4b3c      	ldr	r3, [pc, #240]	; (8005120 <Batt_Protection_when_discharge+0x230>)
 8005030:	fb83 1302 	smull	r1, r3, r3, r2
 8005034:	1199      	asrs	r1, r3, #6
 8005036:	17d3      	asrs	r3, r2, #31
 8005038:	1acb      	subs	r3, r1, r3
 800503a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800503e:	fb01 f303 	mul.w	r3, r1, r3
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b00      	cmp	r3, #0
 8005046:	f040 8569 	bne.w	8005b1c <Batt_Protection_when_discharge+0xc2c>
			  					BUZZ_Toggle;
 800504a:	2104      	movs	r1, #4
 800504c:	482c      	ldr	r0, [pc, #176]	; (8005100 <Batt_Protection_when_discharge+0x210>)
 800504e:	f003 faca 	bl	80085e6 <HAL_GPIO_TogglePin>
			  					test_tim2=0;
 8005052:	4b32      	ldr	r3, [pc, #200]	; (800511c <Batt_Protection_when_discharge+0x22c>)
 8005054:	2200      	movs	r2, #0
 8005056:	601a      	str	r2, [r3, #0]
			  		if(flag_trip_undervoltage==OFF)
 8005058:	f000 bd60 	b.w	8005b1c <Batt_Protection_when_discharge+0xc2c>
			  			else if(T_Under_trip-T_trip_cycle>10)
 800505c:	4b2c      	ldr	r3, [pc, #176]	; (8005110 <Batt_Protection_when_discharge+0x220>)
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	4b2c      	ldr	r3, [pc, #176]	; (8005114 <Batt_Protection_when_discharge+0x224>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4619      	mov	r1, r3
 8005066:	4610      	mov	r0, r2
 8005068:	f7fb fd82 	bl	8000b70 <__aeabi_fsub>
 800506c:	4603      	mov	r3, r0
 800506e:	492d      	ldr	r1, [pc, #180]	; (8005124 <Batt_Protection_when_discharge+0x234>)
 8005070:	4618      	mov	r0, r3
 8005072:	f7fc f843 	bl	80010fc <__aeabi_fcmpgt>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d017      	beq.n	80050ac <Batt_Protection_when_discharge+0x1bc>
			  				if((test_tim2%100)==0)
 800507c:	4b27      	ldr	r3, [pc, #156]	; (800511c <Batt_Protection_when_discharge+0x22c>)
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	4b29      	ldr	r3, [pc, #164]	; (8005128 <Batt_Protection_when_discharge+0x238>)
 8005082:	fb83 1302 	smull	r1, r3, r3, r2
 8005086:	1159      	asrs	r1, r3, #5
 8005088:	17d3      	asrs	r3, r2, #31
 800508a:	1acb      	subs	r3, r1, r3
 800508c:	2164      	movs	r1, #100	; 0x64
 800508e:	fb01 f303 	mul.w	r3, r1, r3
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	2b00      	cmp	r3, #0
 8005096:	f040 8541 	bne.w	8005b1c <Batt_Protection_when_discharge+0xc2c>
			  					BUZZ_Toggle;
 800509a:	2104      	movs	r1, #4
 800509c:	4818      	ldr	r0, [pc, #96]	; (8005100 <Batt_Protection_when_discharge+0x210>)
 800509e:	f003 faa2 	bl	80085e6 <HAL_GPIO_TogglePin>
			  					test_tim2=0;
 80050a2:	4b1e      	ldr	r3, [pc, #120]	; (800511c <Batt_Protection_when_discharge+0x22c>)
 80050a4:	2200      	movs	r2, #0
 80050a6:	601a      	str	r2, [r3, #0]
			  		if(flag_trip_undervoltage==OFF)
 80050a8:	f000 bd38 	b.w	8005b1c <Batt_Protection_when_discharge+0xc2c>
			  			else if(T_Under_trip-T_trip_cycle>1)
 80050ac:	4b18      	ldr	r3, [pc, #96]	; (8005110 <Batt_Protection_when_discharge+0x220>)
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	4b18      	ldr	r3, [pc, #96]	; (8005114 <Batt_Protection_when_discharge+0x224>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4619      	mov	r1, r3
 80050b6:	4610      	mov	r0, r2
 80050b8:	f7fb fd5a 	bl	8000b70 <__aeabi_fsub>
 80050bc:	4603      	mov	r3, r0
 80050be:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7fc f81a 	bl	80010fc <__aeabi_fcmpgt>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d101      	bne.n	80050d2 <Batt_Protection_when_discharge+0x1e2>
			  		if(flag_trip_undervoltage==OFF)
 80050ce:	f000 bd25 	b.w	8005b1c <Batt_Protection_when_discharge+0xc2c>
			  				HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_SET);
 80050d2:	2201      	movs	r2, #1
 80050d4:	2104      	movs	r1, #4
 80050d6:	480a      	ldr	r0, [pc, #40]	; (8005100 <Batt_Protection_when_discharge+0x210>)
 80050d8:	f003 fa6d 	bl	80085b6 <HAL_GPIO_WritePin>
			  		if(flag_trip_undervoltage==OFF)
 80050dc:	f000 bd1e 	b.w	8005b1c <Batt_Protection_when_discharge+0xc2c>
 80050e0:	cccccccd 	.word	0xcccccccd
 80050e4:	3feccccc 	.word	0x3feccccc
 80050e8:	d2f1a9fc 	.word	0xd2f1a9fc
 80050ec:	3f50624d 	.word	0x3f50624d
 80050f0:	2000105c 	.word	0x2000105c
 80050f4:	20001048 	.word	0x20001048
 80050f8:	2000106c 	.word	0x2000106c
 80050fc:	20000c3e 	.word	0x20000c3e
 8005100:	40011000 	.word	0x40011000
 8005104:	20000074 	.word	0x20000074
 8005108:	20001065 	.word	0x20001065
 800510c:	20000054 	.word	0x20000054
 8005110:	20001034 	.word	0x20001034
 8005114:	20001078 	.word	0x20001078
 8005118:	41700000 	.word	0x41700000
 800511c:	20000b90 	.word	0x20000b90
 8005120:	10624dd3 	.word	0x10624dd3
 8005124:	41200000 	.word	0x41200000
 8005128:	51eb851f 	.word	0x51eb851f
			  	  else if((IBATT-I_Over_Set)>0 && flag_trip_overcurrentdischarge==OFF)   //Indikasi terjadi Over Current
 800512c:	4b76      	ldr	r3, [pc, #472]	; (8005308 <Batt_Protection_when_discharge+0x418>)
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	4b76      	ldr	r3, [pc, #472]	; (800530c <Batt_Protection_when_discharge+0x41c>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4619      	mov	r1, r3
 8005136:	4610      	mov	r0, r2
 8005138:	f7fb fd1a 	bl	8000b70 <__aeabi_fsub>
 800513c:	4603      	mov	r3, r0
 800513e:	f04f 0100 	mov.w	r1, #0
 8005142:	4618      	mov	r0, r3
 8005144:	f7fb ffda 	bl	80010fc <__aeabi_fcmpgt>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	f000 80f8 	beq.w	8005340 <Batt_Protection_when_discharge+0x450>
 8005150:	4b6f      	ldr	r3, [pc, #444]	; (8005310 <Batt_Protection_when_discharge+0x420>)
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	2b00      	cmp	r3, #0
 8005156:	f040 80f3 	bne.w	8005340 <Batt_Protection_when_discharge+0x450>
			  		fault_code=2;
 800515a:	4b6e      	ldr	r3, [pc, #440]	; (8005314 <Batt_Protection_when_discharge+0x424>)
 800515c:	2202      	movs	r2, #2
 800515e:	701a      	strb	r2, [r3, #0]
			  		T_I_Over_trip=TMS_I_Over/((IBATT/10.9)-1);
 8005160:	4b6d      	ldr	r3, [pc, #436]	; (8005318 <Batt_Protection_when_discharge+0x428>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4618      	mov	r0, r3
 8005166:	f7fb f95f 	bl	8000428 <__aeabi_f2d>
 800516a:	4604      	mov	r4, r0
 800516c:	460d      	mov	r5, r1
 800516e:	4b66      	ldr	r3, [pc, #408]	; (8005308 <Batt_Protection_when_discharge+0x418>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4618      	mov	r0, r3
 8005174:	f7fb f958 	bl	8000428 <__aeabi_f2d>
 8005178:	a35f      	add	r3, pc, #380	; (adr r3, 80052f8 <Batt_Protection_when_discharge+0x408>)
 800517a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800517e:	f7fb fad5 	bl	800072c <__aeabi_ddiv>
 8005182:	4602      	mov	r2, r0
 8005184:	460b      	mov	r3, r1
 8005186:	4610      	mov	r0, r2
 8005188:	4619      	mov	r1, r3
 800518a:	f04f 0200 	mov.w	r2, #0
 800518e:	4b63      	ldr	r3, [pc, #396]	; (800531c <Batt_Protection_when_discharge+0x42c>)
 8005190:	f7fa ffea 	bl	8000168 <__aeabi_dsub>
 8005194:	4602      	mov	r2, r0
 8005196:	460b      	mov	r3, r1
 8005198:	4620      	mov	r0, r4
 800519a:	4629      	mov	r1, r5
 800519c:	f7fb fac6 	bl	800072c <__aeabi_ddiv>
 80051a0:	4603      	mov	r3, r0
 80051a2:	460c      	mov	r4, r1
 80051a4:	4618      	mov	r0, r3
 80051a6:	4621      	mov	r1, r4
 80051a8:	f7fb fc8e 	bl	8000ac8 <__aeabi_d2f>
 80051ac:	4602      	mov	r2, r0
 80051ae:	4b5c      	ldr	r3, [pc, #368]	; (8005320 <Batt_Protection_when_discharge+0x430>)
 80051b0:	601a      	str	r2, [r3, #0]
			  		T_I_Over_trip_cycle+=0.001;
 80051b2:	4b5c      	ldr	r3, [pc, #368]	; (8005324 <Batt_Protection_when_discharge+0x434>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4618      	mov	r0, r3
 80051b8:	f7fb f936 	bl	8000428 <__aeabi_f2d>
 80051bc:	a350      	add	r3, pc, #320	; (adr r3, 8005300 <Batt_Protection_when_discharge+0x410>)
 80051be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c2:	f7fa ffd3 	bl	800016c <__adddf3>
 80051c6:	4603      	mov	r3, r0
 80051c8:	460c      	mov	r4, r1
 80051ca:	4618      	mov	r0, r3
 80051cc:	4621      	mov	r1, r4
 80051ce:	f7fb fc7b 	bl	8000ac8 <__aeabi_d2f>
 80051d2:	4602      	mov	r2, r0
 80051d4:	4b53      	ldr	r3, [pc, #332]	; (8005324 <Batt_Protection_when_discharge+0x434>)
 80051d6:	601a      	str	r2, [r3, #0]
			  		if(T_I_Over_trip_cycle>T_I_Over_trip && flag_trip_overcurrentdischarge==OFF)
 80051d8:	4b52      	ldr	r3, [pc, #328]	; (8005324 <Batt_Protection_when_discharge+0x434>)
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	4b50      	ldr	r3, [pc, #320]	; (8005320 <Batt_Protection_when_discharge+0x430>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4619      	mov	r1, r3
 80051e2:	4610      	mov	r0, r2
 80051e4:	f7fb ff8a 	bl	80010fc <__aeabi_fcmpgt>
 80051e8:	4603      	mov	r3, r0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d011      	beq.n	8005212 <Batt_Protection_when_discharge+0x322>
 80051ee:	4b48      	ldr	r3, [pc, #288]	; (8005310 <Batt_Protection_when_discharge+0x420>)
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d10d      	bne.n	8005212 <Batt_Protection_when_discharge+0x322>
			  			Batt_Open_Mode();
 80051f6:	f7fc f8f1 	bl	80013dc <Batt_Open_Mode>
			  			T_I_Over_trip_cycle=T_I_Over_trip;
 80051fa:	4b49      	ldr	r3, [pc, #292]	; (8005320 <Batt_Protection_when_discharge+0x430>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a49      	ldr	r2, [pc, #292]	; (8005324 <Batt_Protection_when_discharge+0x434>)
 8005200:	6013      	str	r3, [r2, #0]
			  			flag_trip_overcurrentdischarge=ON;
 8005202:	4b43      	ldr	r3, [pc, #268]	; (8005310 <Batt_Protection_when_discharge+0x420>)
 8005204:	2201      	movs	r2, #1
 8005206:	701a      	strb	r2, [r3, #0]
			  			HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 8005208:	2200      	movs	r2, #0
 800520a:	2104      	movs	r1, #4
 800520c:	4846      	ldr	r0, [pc, #280]	; (8005328 <Batt_Protection_when_discharge+0x438>)
 800520e:	f003 f9d2 	bl	80085b6 <HAL_GPIO_WritePin>
			  		if(flag_trip_overcurrentdischarge==OFF)
 8005212:	4b3f      	ldr	r3, [pc, #252]	; (8005310 <Batt_Protection_when_discharge+0x420>)
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	2b00      	cmp	r3, #0
 8005218:	f040 8482 	bne.w	8005b20 <Batt_Protection_when_discharge+0xc30>
		  				if(T_I_Over_trip-T_I_Over_trip_cycle>15)
 800521c:	4b40      	ldr	r3, [pc, #256]	; (8005320 <Batt_Protection_when_discharge+0x430>)
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	4b40      	ldr	r3, [pc, #256]	; (8005324 <Batt_Protection_when_discharge+0x434>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4619      	mov	r1, r3
 8005226:	4610      	mov	r0, r2
 8005228:	f7fb fca2 	bl	8000b70 <__aeabi_fsub>
 800522c:	4603      	mov	r3, r0
 800522e:	493f      	ldr	r1, [pc, #252]	; (800532c <Batt_Protection_when_discharge+0x43c>)
 8005230:	4618      	mov	r0, r3
 8005232:	f7fb ff63 	bl	80010fc <__aeabi_fcmpgt>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d018      	beq.n	800526e <Batt_Protection_when_discharge+0x37e>
		  					if((test_tim2%1000)==0)
 800523c:	4b3c      	ldr	r3, [pc, #240]	; (8005330 <Batt_Protection_when_discharge+0x440>)
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	4b3c      	ldr	r3, [pc, #240]	; (8005334 <Batt_Protection_when_discharge+0x444>)
 8005242:	fb83 1302 	smull	r1, r3, r3, r2
 8005246:	1199      	asrs	r1, r3, #6
 8005248:	17d3      	asrs	r3, r2, #31
 800524a:	1acb      	subs	r3, r1, r3
 800524c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005250:	fb01 f303 	mul.w	r3, r1, r3
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	2b00      	cmp	r3, #0
 8005258:	f040 8462 	bne.w	8005b20 <Batt_Protection_when_discharge+0xc30>
			  					BUZZ_Toggle;
 800525c:	2104      	movs	r1, #4
 800525e:	4832      	ldr	r0, [pc, #200]	; (8005328 <Batt_Protection_when_discharge+0x438>)
 8005260:	f003 f9c1 	bl	80085e6 <HAL_GPIO_TogglePin>
			  					test_tim2=0;
 8005264:	4b32      	ldr	r3, [pc, #200]	; (8005330 <Batt_Protection_when_discharge+0x440>)
 8005266:	2200      	movs	r2, #0
 8005268:	601a      	str	r2, [r3, #0]
			  		if(flag_trip_overcurrentdischarge==OFF)
 800526a:	f000 bc59 	b.w	8005b20 <Batt_Protection_when_discharge+0xc30>
			  			else if(T_I_Over_trip-T_I_Over_trip_cycle>10)
 800526e:	4b2c      	ldr	r3, [pc, #176]	; (8005320 <Batt_Protection_when_discharge+0x430>)
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	4b2c      	ldr	r3, [pc, #176]	; (8005324 <Batt_Protection_when_discharge+0x434>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4619      	mov	r1, r3
 8005278:	4610      	mov	r0, r2
 800527a:	f7fb fc79 	bl	8000b70 <__aeabi_fsub>
 800527e:	4603      	mov	r3, r0
 8005280:	492d      	ldr	r1, [pc, #180]	; (8005338 <Batt_Protection_when_discharge+0x448>)
 8005282:	4618      	mov	r0, r3
 8005284:	f7fb ff3a 	bl	80010fc <__aeabi_fcmpgt>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d017      	beq.n	80052be <Batt_Protection_when_discharge+0x3ce>
			  				if((test_tim2%100)==0)
 800528e:	4b28      	ldr	r3, [pc, #160]	; (8005330 <Batt_Protection_when_discharge+0x440>)
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	4b2a      	ldr	r3, [pc, #168]	; (800533c <Batt_Protection_when_discharge+0x44c>)
 8005294:	fb83 1302 	smull	r1, r3, r3, r2
 8005298:	1159      	asrs	r1, r3, #5
 800529a:	17d3      	asrs	r3, r2, #31
 800529c:	1acb      	subs	r3, r1, r3
 800529e:	2164      	movs	r1, #100	; 0x64
 80052a0:	fb01 f303 	mul.w	r3, r1, r3
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	f040 843a 	bne.w	8005b20 <Batt_Protection_when_discharge+0xc30>
			  					BUZZ_Toggle;
 80052ac:	2104      	movs	r1, #4
 80052ae:	481e      	ldr	r0, [pc, #120]	; (8005328 <Batt_Protection_when_discharge+0x438>)
 80052b0:	f003 f999 	bl	80085e6 <HAL_GPIO_TogglePin>
			  					test_tim2=0;
 80052b4:	4b1e      	ldr	r3, [pc, #120]	; (8005330 <Batt_Protection_when_discharge+0x440>)
 80052b6:	2200      	movs	r2, #0
 80052b8:	601a      	str	r2, [r3, #0]
			  		if(flag_trip_overcurrentdischarge==OFF)
 80052ba:	f000 bc31 	b.w	8005b20 <Batt_Protection_when_discharge+0xc30>
			  			else if(T_I_Over_trip-T_I_Over_trip_cycle>1)
 80052be:	4b18      	ldr	r3, [pc, #96]	; (8005320 <Batt_Protection_when_discharge+0x430>)
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	4b18      	ldr	r3, [pc, #96]	; (8005324 <Batt_Protection_when_discharge+0x434>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4619      	mov	r1, r3
 80052c8:	4610      	mov	r0, r2
 80052ca:	f7fb fc51 	bl	8000b70 <__aeabi_fsub>
 80052ce:	4603      	mov	r3, r0
 80052d0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80052d4:	4618      	mov	r0, r3
 80052d6:	f7fb ff11 	bl	80010fc <__aeabi_fcmpgt>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d101      	bne.n	80052e4 <Batt_Protection_when_discharge+0x3f4>
			  		if(flag_trip_overcurrentdischarge==OFF)
 80052e0:	f000 bc1e 	b.w	8005b20 <Batt_Protection_when_discharge+0xc30>
			  				HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_SET);
 80052e4:	2201      	movs	r2, #1
 80052e6:	2104      	movs	r1, #4
 80052e8:	480f      	ldr	r0, [pc, #60]	; (8005328 <Batt_Protection_when_discharge+0x438>)
 80052ea:	f003 f964 	bl	80085b6 <HAL_GPIO_WritePin>
			  		if(flag_trip_overcurrentdischarge==OFF)
 80052ee:	f000 bc17 	b.w	8005b20 <Batt_Protection_when_discharge+0xc30>
 80052f2:	bf00      	nop
 80052f4:	f3af 8000 	nop.w
 80052f8:	cccccccd 	.word	0xcccccccd
 80052fc:	4025cccc 	.word	0x4025cccc
 8005300:	d2f1a9fc 	.word	0xd2f1a9fc
 8005304:	3f50624d 	.word	0x3f50624d
 8005308:	2000105c 	.word	0x2000105c
 800530c:	2000005c 	.word	0x2000005c
 8005310:	20001074 	.word	0x20001074
 8005314:	2000106c 	.word	0x2000106c
 8005318:	20000058 	.word	0x20000058
 800531c:	3ff00000 	.word	0x3ff00000
 8005320:	20001030 	.word	0x20001030
 8005324:	200010a0 	.word	0x200010a0
 8005328:	40011000 	.word	0x40011000
 800532c:	41700000 	.word	0x41700000
 8005330:	20000b90 	.word	0x20000b90
 8005334:	10624dd3 	.word	0x10624dd3
 8005338:	41200000 	.word	0x41200000
 800533c:	51eb851f 	.word	0x51eb851f
			  	  else if(((50-Suhu_T1<10)||(85-Suhu_T2<10)||(50-Suhu_T3<10)||(85-Suhu_T4<10)) && flag_trip_overtemperature==OFF)
 8005340:	4b8c      	ldr	r3, [pc, #560]	; (8005574 <Batt_Protection_when_discharge+0x684>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4619      	mov	r1, r3
 8005346:	488c      	ldr	r0, [pc, #560]	; (8005578 <Batt_Protection_when_discharge+0x688>)
 8005348:	f7fb fc12 	bl	8000b70 <__aeabi_fsub>
 800534c:	4603      	mov	r3, r0
 800534e:	498b      	ldr	r1, [pc, #556]	; (800557c <Batt_Protection_when_discharge+0x68c>)
 8005350:	4618      	mov	r0, r3
 8005352:	f7fb feb5 	bl	80010c0 <__aeabi_fcmplt>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d12a      	bne.n	80053b2 <Batt_Protection_when_discharge+0x4c2>
 800535c:	4b88      	ldr	r3, [pc, #544]	; (8005580 <Batt_Protection_when_discharge+0x690>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4619      	mov	r1, r3
 8005362:	4888      	ldr	r0, [pc, #544]	; (8005584 <Batt_Protection_when_discharge+0x694>)
 8005364:	f7fb fc04 	bl	8000b70 <__aeabi_fsub>
 8005368:	4603      	mov	r3, r0
 800536a:	4984      	ldr	r1, [pc, #528]	; (800557c <Batt_Protection_when_discharge+0x68c>)
 800536c:	4618      	mov	r0, r3
 800536e:	f7fb fea7 	bl	80010c0 <__aeabi_fcmplt>
 8005372:	4603      	mov	r3, r0
 8005374:	2b00      	cmp	r3, #0
 8005376:	d11c      	bne.n	80053b2 <Batt_Protection_when_discharge+0x4c2>
 8005378:	4b83      	ldr	r3, [pc, #524]	; (8005588 <Batt_Protection_when_discharge+0x698>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4619      	mov	r1, r3
 800537e:	487e      	ldr	r0, [pc, #504]	; (8005578 <Batt_Protection_when_discharge+0x688>)
 8005380:	f7fb fbf6 	bl	8000b70 <__aeabi_fsub>
 8005384:	4603      	mov	r3, r0
 8005386:	497d      	ldr	r1, [pc, #500]	; (800557c <Batt_Protection_when_discharge+0x68c>)
 8005388:	4618      	mov	r0, r3
 800538a:	f7fb fe99 	bl	80010c0 <__aeabi_fcmplt>
 800538e:	4603      	mov	r3, r0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d10e      	bne.n	80053b2 <Batt_Protection_when_discharge+0x4c2>
 8005394:	4b7d      	ldr	r3, [pc, #500]	; (800558c <Batt_Protection_when_discharge+0x69c>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4619      	mov	r1, r3
 800539a:	487a      	ldr	r0, [pc, #488]	; (8005584 <Batt_Protection_when_discharge+0x694>)
 800539c:	f7fb fbe8 	bl	8000b70 <__aeabi_fsub>
 80053a0:	4603      	mov	r3, r0
 80053a2:	4976      	ldr	r1, [pc, #472]	; (800557c <Batt_Protection_when_discharge+0x68c>)
 80053a4:	4618      	mov	r0, r3
 80053a6:	f7fb fe8b 	bl	80010c0 <__aeabi_fcmplt>
 80053aa:	4603      	mov	r3, r0
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	f000 80fd 	beq.w	80055ac <Batt_Protection_when_discharge+0x6bc>
 80053b2:	4b77      	ldr	r3, [pc, #476]	; (8005590 <Batt_Protection_when_discharge+0x6a0>)
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	f040 80f8 	bne.w	80055ac <Batt_Protection_when_discharge+0x6bc>
			  		  fault_code=3;
 80053bc:	4b75      	ldr	r3, [pc, #468]	; (8005594 <Batt_Protection_when_discharge+0x6a4>)
 80053be:	2203      	movs	r2, #3
 80053c0:	701a      	strb	r2, [r3, #0]
			  		  if(Suhu_T1>Temp_Over_Set-10 && Suhu_T1<=Temp_Over_Set-5)
 80053c2:	4b75      	ldr	r3, [pc, #468]	; (8005598 <Batt_Protection_when_discharge+0x6a8>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	496d      	ldr	r1, [pc, #436]	; (800557c <Batt_Protection_when_discharge+0x68c>)
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7fb fbd1 	bl	8000b70 <__aeabi_fsub>
 80053ce:	4603      	mov	r3, r0
 80053d0:	461a      	mov	r2, r3
 80053d2:	4b68      	ldr	r3, [pc, #416]	; (8005574 <Batt_Protection_when_discharge+0x684>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4619      	mov	r1, r3
 80053d8:	4610      	mov	r0, r2
 80053da:	f7fb fe71 	bl	80010c0 <__aeabi_fcmplt>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d028      	beq.n	8005436 <Batt_Protection_when_discharge+0x546>
 80053e4:	4b6c      	ldr	r3, [pc, #432]	; (8005598 <Batt_Protection_when_discharge+0x6a8>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	496c      	ldr	r1, [pc, #432]	; (800559c <Batt_Protection_when_discharge+0x6ac>)
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7fb fbc0 	bl	8000b70 <__aeabi_fsub>
 80053f0:	4603      	mov	r3, r0
 80053f2:	461a      	mov	r2, r3
 80053f4:	4b5f      	ldr	r3, [pc, #380]	; (8005574 <Batt_Protection_when_discharge+0x684>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4619      	mov	r1, r3
 80053fa:	4610      	mov	r0, r2
 80053fc:	f7fb fe74 	bl	80010e8 <__aeabi_fcmpge>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d017      	beq.n	8005436 <Batt_Protection_when_discharge+0x546>
			  			  if((test_tim2%1000)==0)
 8005406:	4b66      	ldr	r3, [pc, #408]	; (80055a0 <Batt_Protection_when_discharge+0x6b0>)
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	4b66      	ldr	r3, [pc, #408]	; (80055a4 <Batt_Protection_when_discharge+0x6b4>)
 800540c:	fb83 1302 	smull	r1, r3, r3, r2
 8005410:	1199      	asrs	r1, r3, #6
 8005412:	17d3      	asrs	r3, r2, #31
 8005414:	1acb      	subs	r3, r1, r3
 8005416:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800541a:	fb01 f303 	mul.w	r3, r1, r3
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	2b00      	cmp	r3, #0
 8005422:	f040 80a6 	bne.w	8005572 <Batt_Protection_when_discharge+0x682>
			  				  BUZZ_Toggle;
 8005426:	2104      	movs	r1, #4
 8005428:	485f      	ldr	r0, [pc, #380]	; (80055a8 <Batt_Protection_when_discharge+0x6b8>)
 800542a:	f003 f8dc 	bl	80085e6 <HAL_GPIO_TogglePin>
			  				  test_tim2=0;
 800542e:	4b5c      	ldr	r3, [pc, #368]	; (80055a0 <Batt_Protection_when_discharge+0x6b0>)
 8005430:	2200      	movs	r2, #0
 8005432:	601a      	str	r2, [r3, #0]
			  			  if((test_tim2%1000)==0)
 8005434:	e09d      	b.n	8005572 <Batt_Protection_when_discharge+0x682>
			  		  else if(Suhu_T1>Temp_Over_Set-5 && Suhu_T1<=Temp_Over_Set-2)
 8005436:	4b58      	ldr	r3, [pc, #352]	; (8005598 <Batt_Protection_when_discharge+0x6a8>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4958      	ldr	r1, [pc, #352]	; (800559c <Batt_Protection_when_discharge+0x6ac>)
 800543c:	4618      	mov	r0, r3
 800543e:	f7fb fb97 	bl	8000b70 <__aeabi_fsub>
 8005442:	4603      	mov	r3, r0
 8005444:	461a      	mov	r2, r3
 8005446:	4b4b      	ldr	r3, [pc, #300]	; (8005574 <Batt_Protection_when_discharge+0x684>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4619      	mov	r1, r3
 800544c:	4610      	mov	r0, r2
 800544e:	f7fb fe37 	bl	80010c0 <__aeabi_fcmplt>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d028      	beq.n	80054aa <Batt_Protection_when_discharge+0x5ba>
 8005458:	4b4f      	ldr	r3, [pc, #316]	; (8005598 <Batt_Protection_when_discharge+0x6a8>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005460:	4618      	mov	r0, r3
 8005462:	f7fb fb85 	bl	8000b70 <__aeabi_fsub>
 8005466:	4603      	mov	r3, r0
 8005468:	461a      	mov	r2, r3
 800546a:	4b42      	ldr	r3, [pc, #264]	; (8005574 <Batt_Protection_when_discharge+0x684>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4619      	mov	r1, r3
 8005470:	4610      	mov	r0, r2
 8005472:	f7fb fe39 	bl	80010e8 <__aeabi_fcmpge>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d016      	beq.n	80054aa <Batt_Protection_when_discharge+0x5ba>
			  			  if((test_tim2%500)==0)
 800547c:	4b48      	ldr	r3, [pc, #288]	; (80055a0 <Batt_Protection_when_discharge+0x6b0>)
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	4b48      	ldr	r3, [pc, #288]	; (80055a4 <Batt_Protection_when_discharge+0x6b4>)
 8005482:	fb83 1302 	smull	r1, r3, r3, r2
 8005486:	1159      	asrs	r1, r3, #5
 8005488:	17d3      	asrs	r3, r2, #31
 800548a:	1acb      	subs	r3, r1, r3
 800548c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8005490:	fb01 f303 	mul.w	r3, r1, r3
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	2b00      	cmp	r3, #0
 8005498:	d16b      	bne.n	8005572 <Batt_Protection_when_discharge+0x682>
			  				  BUZZ_Toggle;
 800549a:	2104      	movs	r1, #4
 800549c:	4842      	ldr	r0, [pc, #264]	; (80055a8 <Batt_Protection_when_discharge+0x6b8>)
 800549e:	f003 f8a2 	bl	80085e6 <HAL_GPIO_TogglePin>
			  				  test_tim2=0;
 80054a2:	4b3f      	ldr	r3, [pc, #252]	; (80055a0 <Batt_Protection_when_discharge+0x6b0>)
 80054a4:	2200      	movs	r2, #0
 80054a6:	601a      	str	r2, [r3, #0]
			  			  if((test_tim2%500)==0)
 80054a8:	e063      	b.n	8005572 <Batt_Protection_when_discharge+0x682>
			  		  else if(Suhu_T1>Temp_Over_Set-2 && Suhu_T1<=Temp_Over_Set)
 80054aa:	4b3b      	ldr	r3, [pc, #236]	; (8005598 <Batt_Protection_when_discharge+0x6a8>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80054b2:	4618      	mov	r0, r3
 80054b4:	f7fb fb5c 	bl	8000b70 <__aeabi_fsub>
 80054b8:	4603      	mov	r3, r0
 80054ba:	461a      	mov	r2, r3
 80054bc:	4b2d      	ldr	r3, [pc, #180]	; (8005574 <Batt_Protection_when_discharge+0x684>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4619      	mov	r1, r3
 80054c2:	4610      	mov	r0, r2
 80054c4:	f7fb fdfc 	bl	80010c0 <__aeabi_fcmplt>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d021      	beq.n	8005512 <Batt_Protection_when_discharge+0x622>
 80054ce:	4b29      	ldr	r3, [pc, #164]	; (8005574 <Batt_Protection_when_discharge+0x684>)
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	4b31      	ldr	r3, [pc, #196]	; (8005598 <Batt_Protection_when_discharge+0x6a8>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4619      	mov	r1, r3
 80054d8:	4610      	mov	r0, r2
 80054da:	f7fb fdfb 	bl	80010d4 <__aeabi_fcmple>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d016      	beq.n	8005512 <Batt_Protection_when_discharge+0x622>
			  			  if((test_tim2%500)==0)
 80054e4:	4b2e      	ldr	r3, [pc, #184]	; (80055a0 <Batt_Protection_when_discharge+0x6b0>)
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	4b2e      	ldr	r3, [pc, #184]	; (80055a4 <Batt_Protection_when_discharge+0x6b4>)
 80054ea:	fb83 1302 	smull	r1, r3, r3, r2
 80054ee:	1159      	asrs	r1, r3, #5
 80054f0:	17d3      	asrs	r3, r2, #31
 80054f2:	1acb      	subs	r3, r1, r3
 80054f4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80054f8:	fb01 f303 	mul.w	r3, r1, r3
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d137      	bne.n	8005572 <Batt_Protection_when_discharge+0x682>
			  				  BUZZ_Toggle;
 8005502:	2104      	movs	r1, #4
 8005504:	4828      	ldr	r0, [pc, #160]	; (80055a8 <Batt_Protection_when_discharge+0x6b8>)
 8005506:	f003 f86e 	bl	80085e6 <HAL_GPIO_TogglePin>
			  				  test_tim2=0;
 800550a:	4b25      	ldr	r3, [pc, #148]	; (80055a0 <Batt_Protection_when_discharge+0x6b0>)
 800550c:	2200      	movs	r2, #0
 800550e:	601a      	str	r2, [r3, #0]
			  			  if((test_tim2%500)==0)
 8005510:	e02f      	b.n	8005572 <Batt_Protection_when_discharge+0x682>
			  		  else if(Suhu_T1>50||Suhu_T2>85||Suhu_T3>50||Suhu_T4>85)
 8005512:	4b18      	ldr	r3, [pc, #96]	; (8005574 <Batt_Protection_when_discharge+0x684>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4918      	ldr	r1, [pc, #96]	; (8005578 <Batt_Protection_when_discharge+0x688>)
 8005518:	4618      	mov	r0, r3
 800551a:	f7fb fdef 	bl	80010fc <__aeabi_fcmpgt>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d11b      	bne.n	800555c <Batt_Protection_when_discharge+0x66c>
 8005524:	4b16      	ldr	r3, [pc, #88]	; (8005580 <Batt_Protection_when_discharge+0x690>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4916      	ldr	r1, [pc, #88]	; (8005584 <Batt_Protection_when_discharge+0x694>)
 800552a:	4618      	mov	r0, r3
 800552c:	f7fb fde6 	bl	80010fc <__aeabi_fcmpgt>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d112      	bne.n	800555c <Batt_Protection_when_discharge+0x66c>
 8005536:	4b14      	ldr	r3, [pc, #80]	; (8005588 <Batt_Protection_when_discharge+0x698>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	490f      	ldr	r1, [pc, #60]	; (8005578 <Batt_Protection_when_discharge+0x688>)
 800553c:	4618      	mov	r0, r3
 800553e:	f7fb fddd 	bl	80010fc <__aeabi_fcmpgt>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d109      	bne.n	800555c <Batt_Protection_when_discharge+0x66c>
 8005548:	4b10      	ldr	r3, [pc, #64]	; (800558c <Batt_Protection_when_discharge+0x69c>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	490d      	ldr	r1, [pc, #52]	; (8005584 <Batt_Protection_when_discharge+0x694>)
 800554e:	4618      	mov	r0, r3
 8005550:	f7fb fdd4 	bl	80010fc <__aeabi_fcmpgt>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d100      	bne.n	800555c <Batt_Protection_when_discharge+0x66c>
			  		  if(Suhu_T1>Temp_Over_Set-10 && Suhu_T1<=Temp_Over_Set-5)
 800555a:	e2e2      	b.n	8005b22 <Batt_Protection_when_discharge+0xc32>
			  			  Batt_Open_Mode();
 800555c:	f7fb ff3e 	bl	80013dc <Batt_Open_Mode>
			  			  flag_trip_overtemperature=ON;
 8005560:	4b0b      	ldr	r3, [pc, #44]	; (8005590 <Batt_Protection_when_discharge+0x6a0>)
 8005562:	2201      	movs	r2, #1
 8005564:	701a      	strb	r2, [r3, #0]
			  			  HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 8005566:	2200      	movs	r2, #0
 8005568:	2104      	movs	r1, #4
 800556a:	480f      	ldr	r0, [pc, #60]	; (80055a8 <Batt_Protection_when_discharge+0x6b8>)
 800556c:	f003 f823 	bl	80085b6 <HAL_GPIO_WritePin>
			  		  if(Suhu_T1>Temp_Over_Set-10 && Suhu_T1<=Temp_Over_Set-5)
 8005570:	e2d7      	b.n	8005b22 <Batt_Protection_when_discharge+0xc32>
 8005572:	e2d6      	b.n	8005b22 <Batt_Protection_when_discharge+0xc32>
 8005574:	20001070 	.word	0x20001070
 8005578:	42480000 	.word	0x42480000
 800557c:	41200000 	.word	0x41200000
 8005580:	200014a4 	.word	0x200014a4
 8005584:	42aa0000 	.word	0x42aa0000
 8005588:	2000104c 	.word	0x2000104c
 800558c:	2000109c 	.word	0x2000109c
 8005590:	20001044 	.word	0x20001044
 8005594:	2000106c 	.word	0x2000106c
 8005598:	20000064 	.word	0x20000064
 800559c:	40a00000 	.word	0x40a00000
 80055a0:	20000b90 	.word	0x20000b90
 80055a4:	10624dd3 	.word	0x10624dd3
 80055a8:	40011000 	.word	0x40011000
			  	  else if((Suhu_T1-Temp_Under_Set<=10||Suhu_T2-Temp_Under_Set<=10||Suhu_T3-Temp_Under_Set<=10||Suhu_T4-Temp_Under_Set<=10) && flag_trip_undertemperature==OFF)
 80055ac:	4b94      	ldr	r3, [pc, #592]	; (8005800 <Batt_Protection_when_discharge+0x910>)
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	4b94      	ldr	r3, [pc, #592]	; (8005804 <Batt_Protection_when_discharge+0x914>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4619      	mov	r1, r3
 80055b6:	4610      	mov	r0, r2
 80055b8:	f7fb fada 	bl	8000b70 <__aeabi_fsub>
 80055bc:	4603      	mov	r3, r0
 80055be:	4992      	ldr	r1, [pc, #584]	; (8005808 <Batt_Protection_when_discharge+0x918>)
 80055c0:	4618      	mov	r0, r3
 80055c2:	f7fb fd87 	bl	80010d4 <__aeabi_fcmple>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d130      	bne.n	800562e <Batt_Protection_when_discharge+0x73e>
 80055cc:	4b8f      	ldr	r3, [pc, #572]	; (800580c <Batt_Protection_when_discharge+0x91c>)
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	4b8c      	ldr	r3, [pc, #560]	; (8005804 <Batt_Protection_when_discharge+0x914>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4619      	mov	r1, r3
 80055d6:	4610      	mov	r0, r2
 80055d8:	f7fb faca 	bl	8000b70 <__aeabi_fsub>
 80055dc:	4603      	mov	r3, r0
 80055de:	498a      	ldr	r1, [pc, #552]	; (8005808 <Batt_Protection_when_discharge+0x918>)
 80055e0:	4618      	mov	r0, r3
 80055e2:	f7fb fd77 	bl	80010d4 <__aeabi_fcmple>
 80055e6:	4603      	mov	r3, r0
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d120      	bne.n	800562e <Batt_Protection_when_discharge+0x73e>
 80055ec:	4b88      	ldr	r3, [pc, #544]	; (8005810 <Batt_Protection_when_discharge+0x920>)
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	4b84      	ldr	r3, [pc, #528]	; (8005804 <Batt_Protection_when_discharge+0x914>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4619      	mov	r1, r3
 80055f6:	4610      	mov	r0, r2
 80055f8:	f7fb faba 	bl	8000b70 <__aeabi_fsub>
 80055fc:	4603      	mov	r3, r0
 80055fe:	4982      	ldr	r1, [pc, #520]	; (8005808 <Batt_Protection_when_discharge+0x918>)
 8005600:	4618      	mov	r0, r3
 8005602:	f7fb fd67 	bl	80010d4 <__aeabi_fcmple>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d110      	bne.n	800562e <Batt_Protection_when_discharge+0x73e>
 800560c:	4b81      	ldr	r3, [pc, #516]	; (8005814 <Batt_Protection_when_discharge+0x924>)
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	4b7c      	ldr	r3, [pc, #496]	; (8005804 <Batt_Protection_when_discharge+0x914>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4619      	mov	r1, r3
 8005616:	4610      	mov	r0, r2
 8005618:	f7fb faaa 	bl	8000b70 <__aeabi_fsub>
 800561c:	4603      	mov	r3, r0
 800561e:	497a      	ldr	r1, [pc, #488]	; (8005808 <Batt_Protection_when_discharge+0x918>)
 8005620:	4618      	mov	r0, r3
 8005622:	f7fb fd57 	bl	80010d4 <__aeabi_fcmple>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	f000 8101 	beq.w	8005830 <Batt_Protection_when_discharge+0x940>
 800562e:	4b7a      	ldr	r3, [pc, #488]	; (8005818 <Batt_Protection_when_discharge+0x928>)
 8005630:	781b      	ldrb	r3, [r3, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	f040 80fc 	bne.w	8005830 <Batt_Protection_when_discharge+0x940>
			  		  fault_code=4;
 8005638:	4b78      	ldr	r3, [pc, #480]	; (800581c <Batt_Protection_when_discharge+0x92c>)
 800563a:	2204      	movs	r2, #4
 800563c:	701a      	strb	r2, [r3, #0]
			  		  if(Suhu_T1<=Temp_Under_Set+10 && Suhu_T1>Temp_Under_Set+5)
 800563e:	4b71      	ldr	r3, [pc, #452]	; (8005804 <Batt_Protection_when_discharge+0x914>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4971      	ldr	r1, [pc, #452]	; (8005808 <Batt_Protection_when_discharge+0x918>)
 8005644:	4618      	mov	r0, r3
 8005646:	f7fb fa95 	bl	8000b74 <__addsf3>
 800564a:	4603      	mov	r3, r0
 800564c:	461a      	mov	r2, r3
 800564e:	4b6c      	ldr	r3, [pc, #432]	; (8005800 <Batt_Protection_when_discharge+0x910>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4619      	mov	r1, r3
 8005654:	4610      	mov	r0, r2
 8005656:	f7fb fd47 	bl	80010e8 <__aeabi_fcmpge>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d028      	beq.n	80056b2 <Batt_Protection_when_discharge+0x7c2>
 8005660:	4b68      	ldr	r3, [pc, #416]	; (8005804 <Batt_Protection_when_discharge+0x914>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	496e      	ldr	r1, [pc, #440]	; (8005820 <Batt_Protection_when_discharge+0x930>)
 8005666:	4618      	mov	r0, r3
 8005668:	f7fb fa84 	bl	8000b74 <__addsf3>
 800566c:	4603      	mov	r3, r0
 800566e:	461a      	mov	r2, r3
 8005670:	4b63      	ldr	r3, [pc, #396]	; (8005800 <Batt_Protection_when_discharge+0x910>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4619      	mov	r1, r3
 8005676:	4610      	mov	r0, r2
 8005678:	f7fb fd22 	bl	80010c0 <__aeabi_fcmplt>
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d017      	beq.n	80056b2 <Batt_Protection_when_discharge+0x7c2>
			  			  if((test_tim2%1000)==0)
 8005682:	4b68      	ldr	r3, [pc, #416]	; (8005824 <Batt_Protection_when_discharge+0x934>)
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	4b68      	ldr	r3, [pc, #416]	; (8005828 <Batt_Protection_when_discharge+0x938>)
 8005688:	fb83 1302 	smull	r1, r3, r3, r2
 800568c:	1199      	asrs	r1, r3, #6
 800568e:	17d3      	asrs	r3, r2, #31
 8005690:	1acb      	subs	r3, r1, r3
 8005692:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005696:	fb01 f303 	mul.w	r3, r1, r3
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	2b00      	cmp	r3, #0
 800569e:	f040 80ae 	bne.w	80057fe <Batt_Protection_when_discharge+0x90e>
			  				  BUZZ_Toggle;
 80056a2:	2104      	movs	r1, #4
 80056a4:	4861      	ldr	r0, [pc, #388]	; (800582c <Batt_Protection_when_discharge+0x93c>)
 80056a6:	f002 ff9e 	bl	80085e6 <HAL_GPIO_TogglePin>
			  				  test_tim2=0;
 80056aa:	4b5e      	ldr	r3, [pc, #376]	; (8005824 <Batt_Protection_when_discharge+0x934>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	601a      	str	r2, [r3, #0]
			  			  if((test_tim2%1000)==0)
 80056b0:	e0a5      	b.n	80057fe <Batt_Protection_when_discharge+0x90e>
			  		  else if(Suhu_T1<=Temp_Under_Set+5 && Suhu_T1>Temp_Under_Set+2)
 80056b2:	4b54      	ldr	r3, [pc, #336]	; (8005804 <Batt_Protection_when_discharge+0x914>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	495a      	ldr	r1, [pc, #360]	; (8005820 <Batt_Protection_when_discharge+0x930>)
 80056b8:	4618      	mov	r0, r3
 80056ba:	f7fb fa5b 	bl	8000b74 <__addsf3>
 80056be:	4603      	mov	r3, r0
 80056c0:	461a      	mov	r2, r3
 80056c2:	4b4f      	ldr	r3, [pc, #316]	; (8005800 <Batt_Protection_when_discharge+0x910>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4619      	mov	r1, r3
 80056c8:	4610      	mov	r0, r2
 80056ca:	f7fb fd0d 	bl	80010e8 <__aeabi_fcmpge>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d028      	beq.n	8005726 <Batt_Protection_when_discharge+0x836>
 80056d4:	4b4b      	ldr	r3, [pc, #300]	; (8005804 <Batt_Protection_when_discharge+0x914>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80056dc:	4618      	mov	r0, r3
 80056de:	f7fb fa49 	bl	8000b74 <__addsf3>
 80056e2:	4603      	mov	r3, r0
 80056e4:	461a      	mov	r2, r3
 80056e6:	4b46      	ldr	r3, [pc, #280]	; (8005800 <Batt_Protection_when_discharge+0x910>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4619      	mov	r1, r3
 80056ec:	4610      	mov	r0, r2
 80056ee:	f7fb fce7 	bl	80010c0 <__aeabi_fcmplt>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d016      	beq.n	8005726 <Batt_Protection_when_discharge+0x836>
			  			  if((test_tim2%500)==0)
 80056f8:	4b4a      	ldr	r3, [pc, #296]	; (8005824 <Batt_Protection_when_discharge+0x934>)
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	4b4a      	ldr	r3, [pc, #296]	; (8005828 <Batt_Protection_when_discharge+0x938>)
 80056fe:	fb83 1302 	smull	r1, r3, r3, r2
 8005702:	1159      	asrs	r1, r3, #5
 8005704:	17d3      	asrs	r3, r2, #31
 8005706:	1acb      	subs	r3, r1, r3
 8005708:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800570c:	fb01 f303 	mul.w	r3, r1, r3
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	d173      	bne.n	80057fe <Batt_Protection_when_discharge+0x90e>
			  				  BUZZ_Toggle;
 8005716:	2104      	movs	r1, #4
 8005718:	4844      	ldr	r0, [pc, #272]	; (800582c <Batt_Protection_when_discharge+0x93c>)
 800571a:	f002 ff64 	bl	80085e6 <HAL_GPIO_TogglePin>
			  				  test_tim2=0;
 800571e:	4b41      	ldr	r3, [pc, #260]	; (8005824 <Batt_Protection_when_discharge+0x934>)
 8005720:	2200      	movs	r2, #0
 8005722:	601a      	str	r2, [r3, #0]
			  			  if((test_tim2%500)==0)
 8005724:	e06b      	b.n	80057fe <Batt_Protection_when_discharge+0x90e>
			  		  else if(Suhu_T1<Temp_Under_Set+2 && Suhu_T1>=Temp_Under_Set)
 8005726:	4b37      	ldr	r3, [pc, #220]	; (8005804 <Batt_Protection_when_discharge+0x914>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800572e:	4618      	mov	r0, r3
 8005730:	f7fb fa20 	bl	8000b74 <__addsf3>
 8005734:	4603      	mov	r3, r0
 8005736:	461a      	mov	r2, r3
 8005738:	4b31      	ldr	r3, [pc, #196]	; (8005800 <Batt_Protection_when_discharge+0x910>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4619      	mov	r1, r3
 800573e:	4610      	mov	r0, r2
 8005740:	f7fb fcdc 	bl	80010fc <__aeabi_fcmpgt>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d021      	beq.n	800578e <Batt_Protection_when_discharge+0x89e>
 800574a:	4b2d      	ldr	r3, [pc, #180]	; (8005800 <Batt_Protection_when_discharge+0x910>)
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	4b2d      	ldr	r3, [pc, #180]	; (8005804 <Batt_Protection_when_discharge+0x914>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4619      	mov	r1, r3
 8005754:	4610      	mov	r0, r2
 8005756:	f7fb fcc7 	bl	80010e8 <__aeabi_fcmpge>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d016      	beq.n	800578e <Batt_Protection_when_discharge+0x89e>
			  			  if((test_tim2%500)==0)
 8005760:	4b30      	ldr	r3, [pc, #192]	; (8005824 <Batt_Protection_when_discharge+0x934>)
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	4b30      	ldr	r3, [pc, #192]	; (8005828 <Batt_Protection_when_discharge+0x938>)
 8005766:	fb83 1302 	smull	r1, r3, r3, r2
 800576a:	1159      	asrs	r1, r3, #5
 800576c:	17d3      	asrs	r3, r2, #31
 800576e:	1acb      	subs	r3, r1, r3
 8005770:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8005774:	fb01 f303 	mul.w	r3, r1, r3
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	2b00      	cmp	r3, #0
 800577c:	d13f      	bne.n	80057fe <Batt_Protection_when_discharge+0x90e>
			  				  BUZZ_Toggle;
 800577e:	2104      	movs	r1, #4
 8005780:	482a      	ldr	r0, [pc, #168]	; (800582c <Batt_Protection_when_discharge+0x93c>)
 8005782:	f002 ff30 	bl	80085e6 <HAL_GPIO_TogglePin>
			  				  test_tim2=0;
 8005786:	4b27      	ldr	r3, [pc, #156]	; (8005824 <Batt_Protection_when_discharge+0x934>)
 8005788:	2200      	movs	r2, #0
 800578a:	601a      	str	r2, [r3, #0]
			  			  if((test_tim2%500)==0)
 800578c:	e037      	b.n	80057fe <Batt_Protection_when_discharge+0x90e>
			  		  else if(Suhu_T1<Temp_Under_Set||Suhu_T2<Temp_Under_Set||Suhu_T3<Temp_Under_Set||Suhu_T4<Temp_Under_Set)
 800578e:	4b1c      	ldr	r3, [pc, #112]	; (8005800 <Batt_Protection_when_discharge+0x910>)
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	4b1c      	ldr	r3, [pc, #112]	; (8005804 <Batt_Protection_when_discharge+0x914>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4619      	mov	r1, r3
 8005798:	4610      	mov	r0, r2
 800579a:	f7fb fc91 	bl	80010c0 <__aeabi_fcmplt>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d121      	bne.n	80057e8 <Batt_Protection_when_discharge+0x8f8>
 80057a4:	4b19      	ldr	r3, [pc, #100]	; (800580c <Batt_Protection_when_discharge+0x91c>)
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	4b16      	ldr	r3, [pc, #88]	; (8005804 <Batt_Protection_when_discharge+0x914>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4619      	mov	r1, r3
 80057ae:	4610      	mov	r0, r2
 80057b0:	f7fb fc86 	bl	80010c0 <__aeabi_fcmplt>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d116      	bne.n	80057e8 <Batt_Protection_when_discharge+0x8f8>
 80057ba:	4b15      	ldr	r3, [pc, #84]	; (8005810 <Batt_Protection_when_discharge+0x920>)
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	4b11      	ldr	r3, [pc, #68]	; (8005804 <Batt_Protection_when_discharge+0x914>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4619      	mov	r1, r3
 80057c4:	4610      	mov	r0, r2
 80057c6:	f7fb fc7b 	bl	80010c0 <__aeabi_fcmplt>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d10b      	bne.n	80057e8 <Batt_Protection_when_discharge+0x8f8>
 80057d0:	4b10      	ldr	r3, [pc, #64]	; (8005814 <Batt_Protection_when_discharge+0x924>)
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	4b0b      	ldr	r3, [pc, #44]	; (8005804 <Batt_Protection_when_discharge+0x914>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4619      	mov	r1, r3
 80057da:	4610      	mov	r0, r2
 80057dc:	f7fb fc70 	bl	80010c0 <__aeabi_fcmplt>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d100      	bne.n	80057e8 <Batt_Protection_when_discharge+0x8f8>
			  		  if(Suhu_T1<=Temp_Under_Set+10 && Suhu_T1>Temp_Under_Set+5)
 80057e6:	e19c      	b.n	8005b22 <Batt_Protection_when_discharge+0xc32>
			  			  Batt_Open_Mode();
 80057e8:	f7fb fdf8 	bl	80013dc <Batt_Open_Mode>
			  			  flag_trip_undertemperature=ON;
 80057ec:	4b0a      	ldr	r3, [pc, #40]	; (8005818 <Batt_Protection_when_discharge+0x928>)
 80057ee:	2201      	movs	r2, #1
 80057f0:	701a      	strb	r2, [r3, #0]
			  			  HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 80057f2:	2200      	movs	r2, #0
 80057f4:	2104      	movs	r1, #4
 80057f6:	480d      	ldr	r0, [pc, #52]	; (800582c <Batt_Protection_when_discharge+0x93c>)
 80057f8:	f002 fedd 	bl	80085b6 <HAL_GPIO_WritePin>
			  		  if(Suhu_T1<=Temp_Under_Set+10 && Suhu_T1>Temp_Under_Set+5)
 80057fc:	e191      	b.n	8005b22 <Batt_Protection_when_discharge+0xc32>
 80057fe:	e190      	b.n	8005b22 <Batt_Protection_when_discharge+0xc32>
 8005800:	20001070 	.word	0x20001070
 8005804:	20000068 	.word	0x20000068
 8005808:	41200000 	.word	0x41200000
 800580c:	200014a4 	.word	0x200014a4
 8005810:	2000104c 	.word	0x2000104c
 8005814:	2000109c 	.word	0x2000109c
 8005818:	20001064 	.word	0x20001064
 800581c:	2000106c 	.word	0x2000106c
 8005820:	40a00000 	.word	0x40a00000
 8005824:	20000b90 	.word	0x20000b90
 8005828:	10624dd3 	.word	0x10624dd3
 800582c:	40011000 	.word	0x40011000
			  	  else if(Pack_SOC-SOC_Under_Set<=10 && flag_trip_SOCOverDischarge==OFF && BATT_State==STATE_DISCHARGE)
 8005830:	4b81      	ldr	r3, [pc, #516]	; (8005a38 <Batt_Protection_when_discharge+0xb48>)
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	4b81      	ldr	r3, [pc, #516]	; (8005a3c <Batt_Protection_when_discharge+0xb4c>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4619      	mov	r1, r3
 800583a:	4610      	mov	r0, r2
 800583c:	f7fb f998 	bl	8000b70 <__aeabi_fsub>
 8005840:	4603      	mov	r3, r0
 8005842:	497f      	ldr	r1, [pc, #508]	; (8005a40 <Batt_Protection_when_discharge+0xb50>)
 8005844:	4618      	mov	r0, r3
 8005846:	f7fb fc45 	bl	80010d4 <__aeabi_fcmple>
 800584a:	4603      	mov	r3, r0
 800584c:	2b00      	cmp	r3, #0
 800584e:	f000 80cd 	beq.w	80059ec <Batt_Protection_when_discharge+0xafc>
 8005852:	4b7c      	ldr	r3, [pc, #496]	; (8005a44 <Batt_Protection_when_discharge+0xb54>)
 8005854:	781b      	ldrb	r3, [r3, #0]
 8005856:	2b00      	cmp	r3, #0
 8005858:	f040 80c8 	bne.w	80059ec <Batt_Protection_when_discharge+0xafc>
 800585c:	4b7a      	ldr	r3, [pc, #488]	; (8005a48 <Batt_Protection_when_discharge+0xb58>)
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	2b02      	cmp	r3, #2
 8005862:	f040 80c3 	bne.w	80059ec <Batt_Protection_when_discharge+0xafc>
			  		  fault_code=5;
 8005866:	4b79      	ldr	r3, [pc, #484]	; (8005a4c <Batt_Protection_when_discharge+0xb5c>)
 8005868:	2205      	movs	r2, #5
 800586a:	701a      	strb	r2, [r3, #0]
			  		  if(Pack_SOC<=SOC_Under_Set+10 && Pack_SOC>SOC_Under_Set+5)
 800586c:	4b73      	ldr	r3, [pc, #460]	; (8005a3c <Batt_Protection_when_discharge+0xb4c>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4973      	ldr	r1, [pc, #460]	; (8005a40 <Batt_Protection_when_discharge+0xb50>)
 8005872:	4618      	mov	r0, r3
 8005874:	f7fb f97e 	bl	8000b74 <__addsf3>
 8005878:	4603      	mov	r3, r0
 800587a:	461a      	mov	r2, r3
 800587c:	4b6e      	ldr	r3, [pc, #440]	; (8005a38 <Batt_Protection_when_discharge+0xb48>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4619      	mov	r1, r3
 8005882:	4610      	mov	r0, r2
 8005884:	f7fb fc30 	bl	80010e8 <__aeabi_fcmpge>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d028      	beq.n	80058e0 <Batt_Protection_when_discharge+0x9f0>
 800588e:	4b6b      	ldr	r3, [pc, #428]	; (8005a3c <Batt_Protection_when_discharge+0xb4c>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	496f      	ldr	r1, [pc, #444]	; (8005a50 <Batt_Protection_when_discharge+0xb60>)
 8005894:	4618      	mov	r0, r3
 8005896:	f7fb f96d 	bl	8000b74 <__addsf3>
 800589a:	4603      	mov	r3, r0
 800589c:	461a      	mov	r2, r3
 800589e:	4b66      	ldr	r3, [pc, #408]	; (8005a38 <Batt_Protection_when_discharge+0xb48>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4619      	mov	r1, r3
 80058a4:	4610      	mov	r0, r2
 80058a6:	f7fb fc0b 	bl	80010c0 <__aeabi_fcmplt>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d017      	beq.n	80058e0 <Batt_Protection_when_discharge+0x9f0>
			  			  if((test_tim2%1000)==0)
 80058b0:	4b68      	ldr	r3, [pc, #416]	; (8005a54 <Batt_Protection_when_discharge+0xb64>)
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	4b68      	ldr	r3, [pc, #416]	; (8005a58 <Batt_Protection_when_discharge+0xb68>)
 80058b6:	fb83 1302 	smull	r1, r3, r3, r2
 80058ba:	1199      	asrs	r1, r3, #6
 80058bc:	17d3      	asrs	r3, r2, #31
 80058be:	1acb      	subs	r3, r1, r3
 80058c0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80058c4:	fb01 f303 	mul.w	r3, r1, r3
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	f040 808d 	bne.w	80059ea <Batt_Protection_when_discharge+0xafa>
			  				  BUZZ_Toggle;
 80058d0:	2104      	movs	r1, #4
 80058d2:	4862      	ldr	r0, [pc, #392]	; (8005a5c <Batt_Protection_when_discharge+0xb6c>)
 80058d4:	f002 fe87 	bl	80085e6 <HAL_GPIO_TogglePin>
			  				  test_tim2=0;
 80058d8:	4b5e      	ldr	r3, [pc, #376]	; (8005a54 <Batt_Protection_when_discharge+0xb64>)
 80058da:	2200      	movs	r2, #0
 80058dc:	601a      	str	r2, [r3, #0]
			  			  if((test_tim2%1000)==0)
 80058de:	e084      	b.n	80059ea <Batt_Protection_when_discharge+0xafa>
			  		  else if(Pack_SOC<=SOC_Under_Set+5 && Pack_SOC>SOC_Under_Set+2)
 80058e0:	4b56      	ldr	r3, [pc, #344]	; (8005a3c <Batt_Protection_when_discharge+0xb4c>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	495a      	ldr	r1, [pc, #360]	; (8005a50 <Batt_Protection_when_discharge+0xb60>)
 80058e6:	4618      	mov	r0, r3
 80058e8:	f7fb f944 	bl	8000b74 <__addsf3>
 80058ec:	4603      	mov	r3, r0
 80058ee:	461a      	mov	r2, r3
 80058f0:	4b51      	ldr	r3, [pc, #324]	; (8005a38 <Batt_Protection_when_discharge+0xb48>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4619      	mov	r1, r3
 80058f6:	4610      	mov	r0, r2
 80058f8:	f7fb fbf6 	bl	80010e8 <__aeabi_fcmpge>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d028      	beq.n	8005954 <Batt_Protection_when_discharge+0xa64>
 8005902:	4b4e      	ldr	r3, [pc, #312]	; (8005a3c <Batt_Protection_when_discharge+0xb4c>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800590a:	4618      	mov	r0, r3
 800590c:	f7fb f932 	bl	8000b74 <__addsf3>
 8005910:	4603      	mov	r3, r0
 8005912:	461a      	mov	r2, r3
 8005914:	4b48      	ldr	r3, [pc, #288]	; (8005a38 <Batt_Protection_when_discharge+0xb48>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4619      	mov	r1, r3
 800591a:	4610      	mov	r0, r2
 800591c:	f7fb fbd0 	bl	80010c0 <__aeabi_fcmplt>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d016      	beq.n	8005954 <Batt_Protection_when_discharge+0xa64>
			  			  if((test_tim2%500)==0)
 8005926:	4b4b      	ldr	r3, [pc, #300]	; (8005a54 <Batt_Protection_when_discharge+0xb64>)
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	4b4b      	ldr	r3, [pc, #300]	; (8005a58 <Batt_Protection_when_discharge+0xb68>)
 800592c:	fb83 1302 	smull	r1, r3, r3, r2
 8005930:	1159      	asrs	r1, r3, #5
 8005932:	17d3      	asrs	r3, r2, #31
 8005934:	1acb      	subs	r3, r1, r3
 8005936:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800593a:	fb01 f303 	mul.w	r3, r1, r3
 800593e:	1ad3      	subs	r3, r2, r3
 8005940:	2b00      	cmp	r3, #0
 8005942:	d152      	bne.n	80059ea <Batt_Protection_when_discharge+0xafa>
			  				  BUZZ_Toggle;
 8005944:	2104      	movs	r1, #4
 8005946:	4845      	ldr	r0, [pc, #276]	; (8005a5c <Batt_Protection_when_discharge+0xb6c>)
 8005948:	f002 fe4d 	bl	80085e6 <HAL_GPIO_TogglePin>
			  				  test_tim2=0;
 800594c:	4b41      	ldr	r3, [pc, #260]	; (8005a54 <Batt_Protection_when_discharge+0xb64>)
 800594e:	2200      	movs	r2, #0
 8005950:	601a      	str	r2, [r3, #0]
			  			  if((test_tim2%500)==0)
 8005952:	e04a      	b.n	80059ea <Batt_Protection_when_discharge+0xafa>
			  		  else if(Pack_SOC<SOC_Under_Set+2 && Pack_SOC>=SOC_Under_Set)
 8005954:	4b39      	ldr	r3, [pc, #228]	; (8005a3c <Batt_Protection_when_discharge+0xb4c>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800595c:	4618      	mov	r0, r3
 800595e:	f7fb f909 	bl	8000b74 <__addsf3>
 8005962:	4603      	mov	r3, r0
 8005964:	461a      	mov	r2, r3
 8005966:	4b34      	ldr	r3, [pc, #208]	; (8005a38 <Batt_Protection_when_discharge+0xb48>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4619      	mov	r1, r3
 800596c:	4610      	mov	r0, r2
 800596e:	f7fb fbc5 	bl	80010fc <__aeabi_fcmpgt>
 8005972:	4603      	mov	r3, r0
 8005974:	2b00      	cmp	r3, #0
 8005976:	d021      	beq.n	80059bc <Batt_Protection_when_discharge+0xacc>
 8005978:	4b2f      	ldr	r3, [pc, #188]	; (8005a38 <Batt_Protection_when_discharge+0xb48>)
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	4b2f      	ldr	r3, [pc, #188]	; (8005a3c <Batt_Protection_when_discharge+0xb4c>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4619      	mov	r1, r3
 8005982:	4610      	mov	r0, r2
 8005984:	f7fb fbb0 	bl	80010e8 <__aeabi_fcmpge>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d016      	beq.n	80059bc <Batt_Protection_when_discharge+0xacc>
			  			  if((test_tim2%500)==0)
 800598e:	4b31      	ldr	r3, [pc, #196]	; (8005a54 <Batt_Protection_when_discharge+0xb64>)
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	4b31      	ldr	r3, [pc, #196]	; (8005a58 <Batt_Protection_when_discharge+0xb68>)
 8005994:	fb83 1302 	smull	r1, r3, r3, r2
 8005998:	1159      	asrs	r1, r3, #5
 800599a:	17d3      	asrs	r3, r2, #31
 800599c:	1acb      	subs	r3, r1, r3
 800599e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80059a2:	fb01 f303 	mul.w	r3, r1, r3
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d11e      	bne.n	80059ea <Batt_Protection_when_discharge+0xafa>
			  				  BUZZ_Toggle;
 80059ac:	2104      	movs	r1, #4
 80059ae:	482b      	ldr	r0, [pc, #172]	; (8005a5c <Batt_Protection_when_discharge+0xb6c>)
 80059b0:	f002 fe19 	bl	80085e6 <HAL_GPIO_TogglePin>
			  				  test_tim2=0;
 80059b4:	4b27      	ldr	r3, [pc, #156]	; (8005a54 <Batt_Protection_when_discharge+0xb64>)
 80059b6:	2200      	movs	r2, #0
 80059b8:	601a      	str	r2, [r3, #0]
			  			  if((test_tim2%500)==0)
 80059ba:	e016      	b.n	80059ea <Batt_Protection_when_discharge+0xafa>
			  		  else if(Pack_SOC<SOC_Under_Set)
 80059bc:	4b1e      	ldr	r3, [pc, #120]	; (8005a38 <Batt_Protection_when_discharge+0xb48>)
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	4b1e      	ldr	r3, [pc, #120]	; (8005a3c <Batt_Protection_when_discharge+0xb4c>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4619      	mov	r1, r3
 80059c6:	4610      	mov	r0, r2
 80059c8:	f7fb fb7a 	bl	80010c0 <__aeabi_fcmplt>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d100      	bne.n	80059d4 <Batt_Protection_when_discharge+0xae4>
			  		  if(Pack_SOC<=SOC_Under_Set+10 && Pack_SOC>SOC_Under_Set+5)
 80059d2:	e0a6      	b.n	8005b22 <Batt_Protection_when_discharge+0xc32>
			  			  Batt_Open_Mode();
 80059d4:	f7fb fd02 	bl	80013dc <Batt_Open_Mode>
			  			  flag_trip_SOCOverDischarge=ON;
 80059d8:	4b1a      	ldr	r3, [pc, #104]	; (8005a44 <Batt_Protection_when_discharge+0xb54>)
 80059da:	2201      	movs	r2, #1
 80059dc:	701a      	strb	r2, [r3, #0]
			  			  HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 80059de:	2200      	movs	r2, #0
 80059e0:	2104      	movs	r1, #4
 80059e2:	481e      	ldr	r0, [pc, #120]	; (8005a5c <Batt_Protection_when_discharge+0xb6c>)
 80059e4:	f002 fde7 	bl	80085b6 <HAL_GPIO_WritePin>
			  		  if(Pack_SOC<=SOC_Under_Set+10 && Pack_SOC>SOC_Under_Set+5)
 80059e8:	e09b      	b.n	8005b22 <Batt_Protection_when_discharge+0xc32>
 80059ea:	e09a      	b.n	8005b22 <Batt_Protection_when_discharge+0xc32>
			  	  else if(Persen_Imbalance_Set-persen_imbalance<10)
 80059ec:	4b1c      	ldr	r3, [pc, #112]	; (8005a60 <Batt_Protection_when_discharge+0xb70>)
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	4b1c      	ldr	r3, [pc, #112]	; (8005a64 <Batt_Protection_when_discharge+0xb74>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4619      	mov	r1, r3
 80059f6:	4610      	mov	r0, r2
 80059f8:	f7fb f8ba 	bl	8000b70 <__aeabi_fsub>
 80059fc:	4603      	mov	r3, r0
 80059fe:	4910      	ldr	r1, [pc, #64]	; (8005a40 <Batt_Protection_when_discharge+0xb50>)
 8005a00:	4618      	mov	r0, r3
 8005a02:	f7fb fb5d 	bl	80010c0 <__aeabi_fcmplt>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d02f      	beq.n	8005a6c <Batt_Protection_when_discharge+0xb7c>
			  		  fault_code=9;
 8005a0c:	4b0f      	ldr	r3, [pc, #60]	; (8005a4c <Batt_Protection_when_discharge+0xb5c>)
 8005a0e:	2209      	movs	r2, #9
 8005a10:	701a      	strb	r2, [r3, #0]
			  		  if(persen_imbalance>Persen_Imbalance_Set)
 8005a12:	4b14      	ldr	r3, [pc, #80]	; (8005a64 <Batt_Protection_when_discharge+0xb74>)
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	4b12      	ldr	r3, [pc, #72]	; (8005a60 <Batt_Protection_when_discharge+0xb70>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	4610      	mov	r0, r2
 8005a1e:	f7fb fb6d 	bl	80010fc <__aeabi_fcmpgt>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d100      	bne.n	8005a2a <Batt_Protection_when_discharge+0xb3a>
}
 8005a28:	e07b      	b.n	8005b22 <Batt_Protection_when_discharge+0xc32>
			  			flag_trip_unbalance=ON;
 8005a2a:	4b0f      	ldr	r3, [pc, #60]	; (8005a68 <Batt_Protection_when_discharge+0xb78>)
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	701a      	strb	r2, [r3, #0]
			  			Batt_Open_Mode();
 8005a30:	f7fb fcd4 	bl	80013dc <Batt_Open_Mode>
}
 8005a34:	e075      	b.n	8005b22 <Batt_Protection_when_discharge+0xc32>
 8005a36:	bf00      	nop
 8005a38:	20000b98 	.word	0x20000b98
 8005a3c:	2000006c 	.word	0x2000006c
 8005a40:	41200000 	.word	0x41200000
 8005a44:	20001090 	.word	0x20001090
 8005a48:	20000966 	.word	0x20000966
 8005a4c:	2000106c 	.word	0x2000106c
 8005a50:	40a00000 	.word	0x40a00000
 8005a54:	20000b90 	.word	0x20000b90
 8005a58:	10624dd3 	.word	0x10624dd3
 8005a5c:	40011000 	.word	0x40011000
 8005a60:	2000007c 	.word	0x2000007c
 8005a64:	20000b6c 	.word	0x20000b6c
 8005a68:	20000c3c 	.word	0x20000c3c
			  		  if(fault_code!=0) last_fault_code=fault_code;
 8005a6c:	4b30      	ldr	r3, [pc, #192]	; (8005b30 <Batt_Protection_when_discharge+0xc40>)
 8005a6e:	781b      	ldrb	r3, [r3, #0]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d003      	beq.n	8005a7c <Batt_Protection_when_discharge+0xb8c>
 8005a74:	4b2e      	ldr	r3, [pc, #184]	; (8005b30 <Batt_Protection_when_discharge+0xc40>)
 8005a76:	781a      	ldrb	r2, [r3, #0]
 8005a78:	4b2e      	ldr	r3, [pc, #184]	; (8005b34 <Batt_Protection_when_discharge+0xc44>)
 8005a7a:	701a      	strb	r2, [r3, #0]
			  		  fault_code=0;
 8005a7c:	4b2c      	ldr	r3, [pc, #176]	; (8005b30 <Batt_Protection_when_discharge+0xc40>)
 8005a7e:	2200      	movs	r2, #0
 8005a80:	701a      	strb	r2, [r3, #0]
			  		  HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 8005a82:	2200      	movs	r2, #0
 8005a84:	2104      	movs	r1, #4
 8005a86:	482c      	ldr	r0, [pc, #176]	; (8005b38 <Batt_Protection_when_discharge+0xc48>)
 8005a88:	f002 fd95 	bl	80085b6 <HAL_GPIO_WritePin>
			  		  T_Under_trip=0;
 8005a8c:	4b2b      	ldr	r3, [pc, #172]	; (8005b3c <Batt_Protection_when_discharge+0xc4c>)
 8005a8e:	f04f 0200 	mov.w	r2, #0
 8005a92:	601a      	str	r2, [r3, #0]
			  		  T_trip_cycle=T_trip_cycle-0.001;
 8005a94:	4b2a      	ldr	r3, [pc, #168]	; (8005b40 <Batt_Protection_when_discharge+0xc50>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f7fa fcc5 	bl	8000428 <__aeabi_f2d>
 8005a9e:	a322      	add	r3, pc, #136	; (adr r3, 8005b28 <Batt_Protection_when_discharge+0xc38>)
 8005aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa4:	f7fa fb60 	bl	8000168 <__aeabi_dsub>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	460c      	mov	r4, r1
 8005aac:	4618      	mov	r0, r3
 8005aae:	4621      	mov	r1, r4
 8005ab0:	f7fb f80a 	bl	8000ac8 <__aeabi_d2f>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	4b22      	ldr	r3, [pc, #136]	; (8005b40 <Batt_Protection_when_discharge+0xc50>)
 8005ab8:	601a      	str	r2, [r3, #0]
			  		  T_I_Over_trip_cycle-=0.001;
 8005aba:	4b22      	ldr	r3, [pc, #136]	; (8005b44 <Batt_Protection_when_discharge+0xc54>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7fa fcb2 	bl	8000428 <__aeabi_f2d>
 8005ac4:	a318      	add	r3, pc, #96	; (adr r3, 8005b28 <Batt_Protection_when_discharge+0xc38>)
 8005ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aca:	f7fa fb4d 	bl	8000168 <__aeabi_dsub>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	460c      	mov	r4, r1
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	4621      	mov	r1, r4
 8005ad6:	f7fa fff7 	bl	8000ac8 <__aeabi_d2f>
 8005ada:	4602      	mov	r2, r0
 8005adc:	4b19      	ldr	r3, [pc, #100]	; (8005b44 <Batt_Protection_when_discharge+0xc54>)
 8005ade:	601a      	str	r2, [r3, #0]
			  		  if(T_trip_cycle<0) T_trip_cycle=0;
 8005ae0:	4b17      	ldr	r3, [pc, #92]	; (8005b40 <Batt_Protection_when_discharge+0xc50>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f04f 0100 	mov.w	r1, #0
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f7fb fae9 	bl	80010c0 <__aeabi_fcmplt>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d003      	beq.n	8005afc <Batt_Protection_when_discharge+0xc0c>
 8005af4:	4b12      	ldr	r3, [pc, #72]	; (8005b40 <Batt_Protection_when_discharge+0xc50>)
 8005af6:	f04f 0200 	mov.w	r2, #0
 8005afa:	601a      	str	r2, [r3, #0]
			  		if(T_I_Over_trip_cycle<0) T_I_Over_trip_cycle=0;
 8005afc:	4b11      	ldr	r3, [pc, #68]	; (8005b44 <Batt_Protection_when_discharge+0xc54>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f04f 0100 	mov.w	r1, #0
 8005b04:	4618      	mov	r0, r3
 8005b06:	f7fb fadb 	bl	80010c0 <__aeabi_fcmplt>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d100      	bne.n	8005b12 <Batt_Protection_when_discharge+0xc22>
}
 8005b10:	e007      	b.n	8005b22 <Batt_Protection_when_discharge+0xc32>
			  		if(T_I_Over_trip_cycle<0) T_I_Over_trip_cycle=0;
 8005b12:	4b0c      	ldr	r3, [pc, #48]	; (8005b44 <Batt_Protection_when_discharge+0xc54>)
 8005b14:	f04f 0200 	mov.w	r2, #0
 8005b18:	601a      	str	r2, [r3, #0]
}
 8005b1a:	e002      	b.n	8005b22 <Batt_Protection_when_discharge+0xc32>
			  		if(flag_trip_undervoltage==OFF)
 8005b1c:	bf00      	nop
 8005b1e:	e000      	b.n	8005b22 <Batt_Protection_when_discharge+0xc32>
			  		if(flag_trip_overcurrentdischarge==OFF)
 8005b20:	bf00      	nop
}
 8005b22:	bf00      	nop
 8005b24:	bdb0      	pop	{r4, r5, r7, pc}
 8005b26:	bf00      	nop
 8005b28:	d2f1a9fc 	.word	0xd2f1a9fc
 8005b2c:	3f50624d 	.word	0x3f50624d
 8005b30:	2000106c 	.word	0x2000106c
 8005b34:	200014a0 	.word	0x200014a0
 8005b38:	40011000 	.word	0x40011000
 8005b3c:	20001034 	.word	0x20001034
 8005b40:	20001078 	.word	0x20001078
 8005b44:	200010a0 	.word	0x200010a0

08005b48 <Batt_Protection_when_charge>:



void Batt_Protection_when_charge(void)
{
 8005b48:	b5b0      	push	{r4, r5, r7, lr}
 8005b4a:	af00      	add	r7, sp, #0
					///////////////////// Short Circuit //////////////////////////////////////
					if(fabs(IBATT)>VBATT)
 8005b4c:	4b9d      	ldr	r3, [pc, #628]	; (8005dc4 <Batt_Protection_when_charge+0x27c>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005b54:	4b9c      	ldr	r3, [pc, #624]	; (8005dc8 <Batt_Protection_when_charge+0x280>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4619      	mov	r1, r3
 8005b5a:	4610      	mov	r0, r2
 8005b5c:	f7fb face 	bl	80010fc <__aeabi_fcmpgt>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d00d      	beq.n	8005b82 <Batt_Protection_when_charge+0x3a>
				  	{
				  		fault_code=12;
 8005b66:	4b99      	ldr	r3, [pc, #612]	; (8005dcc <Batt_Protection_when_charge+0x284>)
 8005b68:	220c      	movs	r2, #12
 8005b6a:	701a      	strb	r2, [r3, #0]
				  		Batt_Open_Mode();
 8005b6c:	f7fb fc36 	bl	80013dc <Batt_Open_Mode>
				  		flag_trip_shortcircuit=ON;
 8005b70:	4b97      	ldr	r3, [pc, #604]	; (8005dd0 <Batt_Protection_when_charge+0x288>)
 8005b72:	2201      	movs	r2, #1
 8005b74:	701a      	strb	r2, [r3, #0]
				  		HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 8005b76:	2200      	movs	r2, #0
 8005b78:	2104      	movs	r1, #4
 8005b7a:	4896      	ldr	r0, [pc, #600]	; (8005dd4 <Batt_Protection_when_charge+0x28c>)
 8005b7c:	f002 fd1b 	bl	80085b6 <HAL_GPIO_WritePin>
				    	  T_trip_cycle=T_trip_cycle-0.001;
				    	  T_I_Over_trip_cycle-=0.001;
				    	  if(T_trip_cycle<0) T_trip_cycle=0;
				    	  if(T_I_Over_trip_cycle<0) T_I_Over_trip_cycle=0;
				     }
}
 8005b80:	e3a4      	b.n	80062cc <Batt_Protection_when_charge+0x784>
					else if(SOC_Over_Set-Pack_SOC<=10 && flag_trip_SOCOverCharge==OFF)
 8005b82:	4b95      	ldr	r3, [pc, #596]	; (8005dd8 <Batt_Protection_when_charge+0x290>)
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	4b95      	ldr	r3, [pc, #596]	; (8005ddc <Batt_Protection_when_charge+0x294>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4619      	mov	r1, r3
 8005b8c:	4610      	mov	r0, r2
 8005b8e:	f7fa ffef 	bl	8000b70 <__aeabi_fsub>
 8005b92:	4603      	mov	r3, r0
 8005b94:	4992      	ldr	r1, [pc, #584]	; (8005de0 <Batt_Protection_when_charge+0x298>)
 8005b96:	4618      	mov	r0, r3
 8005b98:	f7fb fa9c 	bl	80010d4 <__aeabi_fcmple>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d01d      	beq.n	8005bde <Batt_Protection_when_charge+0x96>
 8005ba2:	4b90      	ldr	r3, [pc, #576]	; (8005de4 <Batt_Protection_when_charge+0x29c>)
 8005ba4:	781b      	ldrb	r3, [r3, #0]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d119      	bne.n	8005bde <Batt_Protection_when_charge+0x96>
			  		  fault_code=6;
 8005baa:	4b88      	ldr	r3, [pc, #544]	; (8005dcc <Batt_Protection_when_charge+0x284>)
 8005bac:	2206      	movs	r2, #6
 8005bae:	701a      	strb	r2, [r3, #0]
			  		  if(Pack_SOC>SOC_Over_Set)
 8005bb0:	4b8a      	ldr	r3, [pc, #552]	; (8005ddc <Batt_Protection_when_charge+0x294>)
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	4b88      	ldr	r3, [pc, #544]	; (8005dd8 <Batt_Protection_when_charge+0x290>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4619      	mov	r1, r3
 8005bba:	4610      	mov	r0, r2
 8005bbc:	f7fb fa9e 	bl	80010fc <__aeabi_fcmpgt>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	f000 8382 	beq.w	80062cc <Batt_Protection_when_charge+0x784>
			  				  Batt_Open_Mode();
 8005bc8:	f7fb fc08 	bl	80013dc <Batt_Open_Mode>
			  				  flag_trip_SOCOverCharge=ON;
 8005bcc:	4b85      	ldr	r3, [pc, #532]	; (8005de4 <Batt_Protection_when_charge+0x29c>)
 8005bce:	2201      	movs	r2, #1
 8005bd0:	701a      	strb	r2, [r3, #0]
			  				  HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	2104      	movs	r1, #4
 8005bd6:	487f      	ldr	r0, [pc, #508]	; (8005dd4 <Batt_Protection_when_charge+0x28c>)
 8005bd8:	f002 fced 	bl	80085b6 <HAL_GPIO_WritePin>
			  		  if(Pack_SOC>SOC_Over_Set)
 8005bdc:	e376      	b.n	80062cc <Batt_Protection_when_charge+0x784>
			  		else if(((45-Suhu_T1<5)||(75-Suhu_T2<10)||(45-Suhu_T3<5)||(75-Suhu_T4<10)) && (flag_trip_overtemperature==OFF)) // Warning Over Temperature Charge 40 65 40 65
 8005bde:	4b82      	ldr	r3, [pc, #520]	; (8005de8 <Batt_Protection_when_charge+0x2a0>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4619      	mov	r1, r3
 8005be4:	4881      	ldr	r0, [pc, #516]	; (8005dec <Batt_Protection_when_charge+0x2a4>)
 8005be6:	f7fa ffc3 	bl	8000b70 <__aeabi_fsub>
 8005bea:	4603      	mov	r3, r0
 8005bec:	4980      	ldr	r1, [pc, #512]	; (8005df0 <Batt_Protection_when_charge+0x2a8>)
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f7fb fa66 	bl	80010c0 <__aeabi_fcmplt>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d129      	bne.n	8005c4e <Batt_Protection_when_charge+0x106>
 8005bfa:	4b7e      	ldr	r3, [pc, #504]	; (8005df4 <Batt_Protection_when_charge+0x2ac>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4619      	mov	r1, r3
 8005c00:	487d      	ldr	r0, [pc, #500]	; (8005df8 <Batt_Protection_when_charge+0x2b0>)
 8005c02:	f7fa ffb5 	bl	8000b70 <__aeabi_fsub>
 8005c06:	4603      	mov	r3, r0
 8005c08:	4975      	ldr	r1, [pc, #468]	; (8005de0 <Batt_Protection_when_charge+0x298>)
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f7fb fa58 	bl	80010c0 <__aeabi_fcmplt>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d11b      	bne.n	8005c4e <Batt_Protection_when_charge+0x106>
 8005c16:	4b79      	ldr	r3, [pc, #484]	; (8005dfc <Batt_Protection_when_charge+0x2b4>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4619      	mov	r1, r3
 8005c1c:	4873      	ldr	r0, [pc, #460]	; (8005dec <Batt_Protection_when_charge+0x2a4>)
 8005c1e:	f7fa ffa7 	bl	8000b70 <__aeabi_fsub>
 8005c22:	4603      	mov	r3, r0
 8005c24:	4972      	ldr	r1, [pc, #456]	; (8005df0 <Batt_Protection_when_charge+0x2a8>)
 8005c26:	4618      	mov	r0, r3
 8005c28:	f7fb fa4a 	bl	80010c0 <__aeabi_fcmplt>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d10d      	bne.n	8005c4e <Batt_Protection_when_charge+0x106>
 8005c32:	4b73      	ldr	r3, [pc, #460]	; (8005e00 <Batt_Protection_when_charge+0x2b8>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4619      	mov	r1, r3
 8005c38:	486f      	ldr	r0, [pc, #444]	; (8005df8 <Batt_Protection_when_charge+0x2b0>)
 8005c3a:	f7fa ff99 	bl	8000b70 <__aeabi_fsub>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	4967      	ldr	r1, [pc, #412]	; (8005de0 <Batt_Protection_when_charge+0x298>)
 8005c42:	4618      	mov	r0, r3
 8005c44:	f7fb fa3c 	bl	80010c0 <__aeabi_fcmplt>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d036      	beq.n	8005cbc <Batt_Protection_when_charge+0x174>
 8005c4e:	4b6d      	ldr	r3, [pc, #436]	; (8005e04 <Batt_Protection_when_charge+0x2bc>)
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d132      	bne.n	8005cbc <Batt_Protection_when_charge+0x174>
			  			  fault_code=7;
 8005c56:	4b5d      	ldr	r3, [pc, #372]	; (8005dcc <Batt_Protection_when_charge+0x284>)
 8005c58:	2207      	movs	r2, #7
 8005c5a:	701a      	strb	r2, [r3, #0]
			  			  if((Suhu_T1>45)||(Suhu_T2>75)||(Suhu_T3>45)||(Suhu_T4>75))
 8005c5c:	4b62      	ldr	r3, [pc, #392]	; (8005de8 <Batt_Protection_when_charge+0x2a0>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4962      	ldr	r1, [pc, #392]	; (8005dec <Batt_Protection_when_charge+0x2a4>)
 8005c62:	4618      	mov	r0, r3
 8005c64:	f7fb fa4a 	bl	80010fc <__aeabi_fcmpgt>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d11b      	bne.n	8005ca6 <Batt_Protection_when_charge+0x15e>
 8005c6e:	4b61      	ldr	r3, [pc, #388]	; (8005df4 <Batt_Protection_when_charge+0x2ac>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4961      	ldr	r1, [pc, #388]	; (8005df8 <Batt_Protection_when_charge+0x2b0>)
 8005c74:	4618      	mov	r0, r3
 8005c76:	f7fb fa41 	bl	80010fc <__aeabi_fcmpgt>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d112      	bne.n	8005ca6 <Batt_Protection_when_charge+0x15e>
 8005c80:	4b5e      	ldr	r3, [pc, #376]	; (8005dfc <Batt_Protection_when_charge+0x2b4>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4959      	ldr	r1, [pc, #356]	; (8005dec <Batt_Protection_when_charge+0x2a4>)
 8005c86:	4618      	mov	r0, r3
 8005c88:	f7fb fa38 	bl	80010fc <__aeabi_fcmpgt>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d109      	bne.n	8005ca6 <Batt_Protection_when_charge+0x15e>
 8005c92:	4b5b      	ldr	r3, [pc, #364]	; (8005e00 <Batt_Protection_when_charge+0x2b8>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4958      	ldr	r1, [pc, #352]	; (8005df8 <Batt_Protection_when_charge+0x2b0>)
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f7fb fa2f 	bl	80010fc <__aeabi_fcmpgt>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d100      	bne.n	8005ca6 <Batt_Protection_when_charge+0x15e>
 8005ca4:	e312      	b.n	80062cc <Batt_Protection_when_charge+0x784>
			  				  	  Batt_Open_Mode();
 8005ca6:	f7fb fb99 	bl	80013dc <Batt_Open_Mode>
			  				  	  flag_trip_overtemperature=ON;
 8005caa:	4b56      	ldr	r3, [pc, #344]	; (8005e04 <Batt_Protection_when_charge+0x2bc>)
 8005cac:	2201      	movs	r2, #1
 8005cae:	701a      	strb	r2, [r3, #0]
			  				  	  HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	2104      	movs	r1, #4
 8005cb4:	4847      	ldr	r0, [pc, #284]	; (8005dd4 <Batt_Protection_when_charge+0x28c>)
 8005cb6:	f002 fc7e 	bl	80085b6 <HAL_GPIO_WritePin>
			  			  if((Suhu_T1>45)||(Suhu_T2>75)||(Suhu_T3>45)||(Suhu_T4>75))
 8005cba:	e307      	b.n	80062cc <Batt_Protection_when_charge+0x784>
			  		else if((Suhu_T1-Temp_Under_Set<=10||Suhu_T2-Temp_Under_Set<=10||Suhu_T3-Temp_Under_Set<=10||Suhu_T4-Temp_Under_Set<=10) && flag_trip_undertemperature==OFF)
 8005cbc:	4b4a      	ldr	r3, [pc, #296]	; (8005de8 <Batt_Protection_when_charge+0x2a0>)
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	4b51      	ldr	r3, [pc, #324]	; (8005e08 <Batt_Protection_when_charge+0x2c0>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	4610      	mov	r0, r2
 8005cc8:	f7fa ff52 	bl	8000b70 <__aeabi_fsub>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	4944      	ldr	r1, [pc, #272]	; (8005de0 <Batt_Protection_when_charge+0x298>)
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f7fb f9ff 	bl	80010d4 <__aeabi_fcmple>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d130      	bne.n	8005d3e <Batt_Protection_when_charge+0x1f6>
 8005cdc:	4b45      	ldr	r3, [pc, #276]	; (8005df4 <Batt_Protection_when_charge+0x2ac>)
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	4b49      	ldr	r3, [pc, #292]	; (8005e08 <Batt_Protection_when_charge+0x2c0>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	4610      	mov	r0, r2
 8005ce8:	f7fa ff42 	bl	8000b70 <__aeabi_fsub>
 8005cec:	4603      	mov	r3, r0
 8005cee:	493c      	ldr	r1, [pc, #240]	; (8005de0 <Batt_Protection_when_charge+0x298>)
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7fb f9ef 	bl	80010d4 <__aeabi_fcmple>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d120      	bne.n	8005d3e <Batt_Protection_when_charge+0x1f6>
 8005cfc:	4b3f      	ldr	r3, [pc, #252]	; (8005dfc <Batt_Protection_when_charge+0x2b4>)
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	4b41      	ldr	r3, [pc, #260]	; (8005e08 <Batt_Protection_when_charge+0x2c0>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4619      	mov	r1, r3
 8005d06:	4610      	mov	r0, r2
 8005d08:	f7fa ff32 	bl	8000b70 <__aeabi_fsub>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	4934      	ldr	r1, [pc, #208]	; (8005de0 <Batt_Protection_when_charge+0x298>)
 8005d10:	4618      	mov	r0, r3
 8005d12:	f7fb f9df 	bl	80010d4 <__aeabi_fcmple>
 8005d16:	4603      	mov	r3, r0
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d110      	bne.n	8005d3e <Batt_Protection_when_charge+0x1f6>
 8005d1c:	4b38      	ldr	r3, [pc, #224]	; (8005e00 <Batt_Protection_when_charge+0x2b8>)
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	4b39      	ldr	r3, [pc, #228]	; (8005e08 <Batt_Protection_when_charge+0x2c0>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4619      	mov	r1, r3
 8005d26:	4610      	mov	r0, r2
 8005d28:	f7fa ff22 	bl	8000b70 <__aeabi_fsub>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	492c      	ldr	r1, [pc, #176]	; (8005de0 <Batt_Protection_when_charge+0x298>)
 8005d30:	4618      	mov	r0, r3
 8005d32:	f7fb f9cf 	bl	80010d4 <__aeabi_fcmple>
 8005d36:	4603      	mov	r3, r0
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	f000 8129 	beq.w	8005f90 <Batt_Protection_when_charge+0x448>
 8005d3e:	4b33      	ldr	r3, [pc, #204]	; (8005e0c <Batt_Protection_when_charge+0x2c4>)
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	f040 8124 	bne.w	8005f90 <Batt_Protection_when_charge+0x448>
			  			  fault_code=8;
 8005d48:	4b20      	ldr	r3, [pc, #128]	; (8005dcc <Batt_Protection_when_charge+0x284>)
 8005d4a:	2208      	movs	r2, #8
 8005d4c:	701a      	strb	r2, [r3, #0]
			  			  if(Suhu_T1<=Temp_Under_Set+10 && Suhu_T1>Temp_Under_Set+5)
 8005d4e:	4b2e      	ldr	r3, [pc, #184]	; (8005e08 <Batt_Protection_when_charge+0x2c0>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4923      	ldr	r1, [pc, #140]	; (8005de0 <Batt_Protection_when_charge+0x298>)
 8005d54:	4618      	mov	r0, r3
 8005d56:	f7fa ff0d 	bl	8000b74 <__addsf3>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	4b22      	ldr	r3, [pc, #136]	; (8005de8 <Batt_Protection_when_charge+0x2a0>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4619      	mov	r1, r3
 8005d64:	4610      	mov	r0, r2
 8005d66:	f7fb f9bf 	bl	80010e8 <__aeabi_fcmpge>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d053      	beq.n	8005e18 <Batt_Protection_when_charge+0x2d0>
 8005d70:	4b25      	ldr	r3, [pc, #148]	; (8005e08 <Batt_Protection_when_charge+0x2c0>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	491e      	ldr	r1, [pc, #120]	; (8005df0 <Batt_Protection_when_charge+0x2a8>)
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7fa fefc 	bl	8000b74 <__addsf3>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	461a      	mov	r2, r3
 8005d80:	4b19      	ldr	r3, [pc, #100]	; (8005de8 <Batt_Protection_when_charge+0x2a0>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4619      	mov	r1, r3
 8005d86:	4610      	mov	r0, r2
 8005d88:	f7fb f99a 	bl	80010c0 <__aeabi_fcmplt>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d042      	beq.n	8005e18 <Batt_Protection_when_charge+0x2d0>
			  				  if((test_tim2%1000)==0)
 8005d92:	4b1f      	ldr	r3, [pc, #124]	; (8005e10 <Batt_Protection_when_charge+0x2c8>)
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	4b1f      	ldr	r3, [pc, #124]	; (8005e14 <Batt_Protection_when_charge+0x2cc>)
 8005d98:	fb83 1302 	smull	r1, r3, r3, r2
 8005d9c:	1199      	asrs	r1, r3, #6
 8005d9e:	17d3      	asrs	r3, r2, #31
 8005da0:	1acb      	subs	r3, r1, r3
 8005da2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005da6:	fb01 f303 	mul.w	r3, r1, r3
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f040 80d9 	bne.w	8005f64 <Batt_Protection_when_charge+0x41c>
			  					  BUZZ_Toggle;
 8005db2:	2104      	movs	r1, #4
 8005db4:	4807      	ldr	r0, [pc, #28]	; (8005dd4 <Batt_Protection_when_charge+0x28c>)
 8005db6:	f002 fc16 	bl	80085e6 <HAL_GPIO_TogglePin>
			  					  test_tim2=0;
 8005dba:	4b15      	ldr	r3, [pc, #84]	; (8005e10 <Batt_Protection_when_charge+0x2c8>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	601a      	str	r2, [r3, #0]
			  				  if((test_tim2%1000)==0)
 8005dc0:	e0d0      	b.n	8005f64 <Batt_Protection_when_charge+0x41c>
 8005dc2:	bf00      	nop
 8005dc4:	2000105c 	.word	0x2000105c
 8005dc8:	20001048 	.word	0x20001048
 8005dcc:	2000106c 	.word	0x2000106c
 8005dd0:	20000c3e 	.word	0x20000c3e
 8005dd4:	40011000 	.word	0x40011000
 8005dd8:	20000070 	.word	0x20000070
 8005ddc:	20000b98 	.word	0x20000b98
 8005de0:	41200000 	.word	0x41200000
 8005de4:	20000c3d 	.word	0x20000c3d
 8005de8:	20001070 	.word	0x20001070
 8005dec:	42340000 	.word	0x42340000
 8005df0:	40a00000 	.word	0x40a00000
 8005df4:	200014a4 	.word	0x200014a4
 8005df8:	42960000 	.word	0x42960000
 8005dfc:	2000104c 	.word	0x2000104c
 8005e00:	2000109c 	.word	0x2000109c
 8005e04:	20001044 	.word	0x20001044
 8005e08:	20000068 	.word	0x20000068
 8005e0c:	20001064 	.word	0x20001064
 8005e10:	20000b90 	.word	0x20000b90
 8005e14:	10624dd3 	.word	0x10624dd3
			  			  else if(Suhu_T1<=Temp_Under_Set+5 && Suhu_T1>Temp_Under_Set+2)
 8005e18:	4b53      	ldr	r3, [pc, #332]	; (8005f68 <Batt_Protection_when_charge+0x420>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4953      	ldr	r1, [pc, #332]	; (8005f6c <Batt_Protection_when_charge+0x424>)
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f7fa fea8 	bl	8000b74 <__addsf3>
 8005e24:	4603      	mov	r3, r0
 8005e26:	461a      	mov	r2, r3
 8005e28:	4b51      	ldr	r3, [pc, #324]	; (8005f70 <Batt_Protection_when_charge+0x428>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	4610      	mov	r0, r2
 8005e30:	f7fb f95a 	bl	80010e8 <__aeabi_fcmpge>
 8005e34:	4603      	mov	r3, r0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d028      	beq.n	8005e8c <Batt_Protection_when_charge+0x344>
 8005e3a:	4b4b      	ldr	r3, [pc, #300]	; (8005f68 <Batt_Protection_when_charge+0x420>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005e42:	4618      	mov	r0, r3
 8005e44:	f7fa fe96 	bl	8000b74 <__addsf3>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	4b48      	ldr	r3, [pc, #288]	; (8005f70 <Batt_Protection_when_charge+0x428>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4619      	mov	r1, r3
 8005e52:	4610      	mov	r0, r2
 8005e54:	f7fb f934 	bl	80010c0 <__aeabi_fcmplt>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d016      	beq.n	8005e8c <Batt_Protection_when_charge+0x344>
			  				  if((test_tim2%500)==0)
 8005e5e:	4b45      	ldr	r3, [pc, #276]	; (8005f74 <Batt_Protection_when_charge+0x42c>)
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	4b45      	ldr	r3, [pc, #276]	; (8005f78 <Batt_Protection_when_charge+0x430>)
 8005e64:	fb83 1302 	smull	r1, r3, r3, r2
 8005e68:	1159      	asrs	r1, r3, #5
 8005e6a:	17d3      	asrs	r3, r2, #31
 8005e6c:	1acb      	subs	r3, r1, r3
 8005e6e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8005e72:	fb01 f303 	mul.w	r3, r1, r3
 8005e76:	1ad3      	subs	r3, r2, r3
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d173      	bne.n	8005f64 <Batt_Protection_when_charge+0x41c>
			  					  BUZZ_Toggle;
 8005e7c:	2104      	movs	r1, #4
 8005e7e:	483f      	ldr	r0, [pc, #252]	; (8005f7c <Batt_Protection_when_charge+0x434>)
 8005e80:	f002 fbb1 	bl	80085e6 <HAL_GPIO_TogglePin>
			  					  test_tim2=0;
 8005e84:	4b3b      	ldr	r3, [pc, #236]	; (8005f74 <Batt_Protection_when_charge+0x42c>)
 8005e86:	2200      	movs	r2, #0
 8005e88:	601a      	str	r2, [r3, #0]
			  				  if((test_tim2%500)==0)
 8005e8a:	e06b      	b.n	8005f64 <Batt_Protection_when_charge+0x41c>
			  			  else if(Suhu_T1<Temp_Under_Set+2 && Suhu_T1>=Temp_Under_Set)
 8005e8c:	4b36      	ldr	r3, [pc, #216]	; (8005f68 <Batt_Protection_when_charge+0x420>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005e94:	4618      	mov	r0, r3
 8005e96:	f7fa fe6d 	bl	8000b74 <__addsf3>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	4b34      	ldr	r3, [pc, #208]	; (8005f70 <Batt_Protection_when_charge+0x428>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	4610      	mov	r0, r2
 8005ea6:	f7fb f929 	bl	80010fc <__aeabi_fcmpgt>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d021      	beq.n	8005ef4 <Batt_Protection_when_charge+0x3ac>
 8005eb0:	4b2f      	ldr	r3, [pc, #188]	; (8005f70 <Batt_Protection_when_charge+0x428>)
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	4b2c      	ldr	r3, [pc, #176]	; (8005f68 <Batt_Protection_when_charge+0x420>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4619      	mov	r1, r3
 8005eba:	4610      	mov	r0, r2
 8005ebc:	f7fb f914 	bl	80010e8 <__aeabi_fcmpge>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d016      	beq.n	8005ef4 <Batt_Protection_when_charge+0x3ac>
			  				  if((test_tim2%500)==0)
 8005ec6:	4b2b      	ldr	r3, [pc, #172]	; (8005f74 <Batt_Protection_when_charge+0x42c>)
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	4b2b      	ldr	r3, [pc, #172]	; (8005f78 <Batt_Protection_when_charge+0x430>)
 8005ecc:	fb83 1302 	smull	r1, r3, r3, r2
 8005ed0:	1159      	asrs	r1, r3, #5
 8005ed2:	17d3      	asrs	r3, r2, #31
 8005ed4:	1acb      	subs	r3, r1, r3
 8005ed6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8005eda:	fb01 f303 	mul.w	r3, r1, r3
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d13f      	bne.n	8005f64 <Batt_Protection_when_charge+0x41c>
			  					  BUZZ_Toggle;
 8005ee4:	2104      	movs	r1, #4
 8005ee6:	4825      	ldr	r0, [pc, #148]	; (8005f7c <Batt_Protection_when_charge+0x434>)
 8005ee8:	f002 fb7d 	bl	80085e6 <HAL_GPIO_TogglePin>
			  					  test_tim2=0;
 8005eec:	4b21      	ldr	r3, [pc, #132]	; (8005f74 <Batt_Protection_when_charge+0x42c>)
 8005eee:	2200      	movs	r2, #0
 8005ef0:	601a      	str	r2, [r3, #0]
			  				  if((test_tim2%500)==0)
 8005ef2:	e037      	b.n	8005f64 <Batt_Protection_when_charge+0x41c>
			  			  else if(Suhu_T1<Temp_Under_Set||Suhu_T2<Temp_Under_Set||Suhu_T3<Temp_Under_Set||Suhu_T4<Temp_Under_Set)
 8005ef4:	4b1e      	ldr	r3, [pc, #120]	; (8005f70 <Batt_Protection_when_charge+0x428>)
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	4b1b      	ldr	r3, [pc, #108]	; (8005f68 <Batt_Protection_when_charge+0x420>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4619      	mov	r1, r3
 8005efe:	4610      	mov	r0, r2
 8005f00:	f7fb f8de 	bl	80010c0 <__aeabi_fcmplt>
 8005f04:	4603      	mov	r3, r0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d121      	bne.n	8005f4e <Batt_Protection_when_charge+0x406>
 8005f0a:	4b1d      	ldr	r3, [pc, #116]	; (8005f80 <Batt_Protection_when_charge+0x438>)
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	4b16      	ldr	r3, [pc, #88]	; (8005f68 <Batt_Protection_when_charge+0x420>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4619      	mov	r1, r3
 8005f14:	4610      	mov	r0, r2
 8005f16:	f7fb f8d3 	bl	80010c0 <__aeabi_fcmplt>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d116      	bne.n	8005f4e <Batt_Protection_when_charge+0x406>
 8005f20:	4b18      	ldr	r3, [pc, #96]	; (8005f84 <Batt_Protection_when_charge+0x43c>)
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	4b10      	ldr	r3, [pc, #64]	; (8005f68 <Batt_Protection_when_charge+0x420>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4619      	mov	r1, r3
 8005f2a:	4610      	mov	r0, r2
 8005f2c:	f7fb f8c8 	bl	80010c0 <__aeabi_fcmplt>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d10b      	bne.n	8005f4e <Batt_Protection_when_charge+0x406>
 8005f36:	4b14      	ldr	r3, [pc, #80]	; (8005f88 <Batt_Protection_when_charge+0x440>)
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	4b0b      	ldr	r3, [pc, #44]	; (8005f68 <Batt_Protection_when_charge+0x420>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4619      	mov	r1, r3
 8005f40:	4610      	mov	r0, r2
 8005f42:	f7fb f8bd 	bl	80010c0 <__aeabi_fcmplt>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d100      	bne.n	8005f4e <Batt_Protection_when_charge+0x406>
			  			  if(Suhu_T1<=Temp_Under_Set+10 && Suhu_T1>Temp_Under_Set+5)
 8005f4c:	e1be      	b.n	80062cc <Batt_Protection_when_charge+0x784>
			  				  Batt_Open_Mode();
 8005f4e:	f7fb fa45 	bl	80013dc <Batt_Open_Mode>
			  				  flag_trip_undertemperature=ON;
 8005f52:	4b0e      	ldr	r3, [pc, #56]	; (8005f8c <Batt_Protection_when_charge+0x444>)
 8005f54:	2201      	movs	r2, #1
 8005f56:	701a      	strb	r2, [r3, #0]
			  				  HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 8005f58:	2200      	movs	r2, #0
 8005f5a:	2104      	movs	r1, #4
 8005f5c:	4807      	ldr	r0, [pc, #28]	; (8005f7c <Batt_Protection_when_charge+0x434>)
 8005f5e:	f002 fb2a 	bl	80085b6 <HAL_GPIO_WritePin>
			  			  if(Suhu_T1<=Temp_Under_Set+10 && Suhu_T1>Temp_Under_Set+5)
 8005f62:	e1b3      	b.n	80062cc <Batt_Protection_when_charge+0x784>
 8005f64:	e1b2      	b.n	80062cc <Batt_Protection_when_charge+0x784>
 8005f66:	bf00      	nop
 8005f68:	20000068 	.word	0x20000068
 8005f6c:	40a00000 	.word	0x40a00000
 8005f70:	20001070 	.word	0x20001070
 8005f74:	20000b90 	.word	0x20000b90
 8005f78:	10624dd3 	.word	0x10624dd3
 8005f7c:	40011000 	.word	0x40011000
 8005f80:	200014a4 	.word	0x200014a4
 8005f84:	2000104c 	.word	0x2000104c
 8005f88:	2000109c 	.word	0x2000109c
 8005f8c:	20001064 	.word	0x20001064
			  		else if((fabs(IBATT)-I_Over_Set_Charge)>0 && flag_trip_overcurrentcharge==OFF)   //Indikasi terjadi Over Current
 8005f90:	4bb7      	ldr	r3, [pc, #732]	; (8006270 <Batt_Protection_when_charge+0x728>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f7fa fa45 	bl	8000428 <__aeabi_f2d>
 8005f9e:	4604      	mov	r4, r0
 8005fa0:	460d      	mov	r5, r1
 8005fa2:	4bb4      	ldr	r3, [pc, #720]	; (8006274 <Batt_Protection_when_charge+0x72c>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f7fa fa3e 	bl	8000428 <__aeabi_f2d>
 8005fac:	4602      	mov	r2, r0
 8005fae:	460b      	mov	r3, r1
 8005fb0:	4620      	mov	r0, r4
 8005fb2:	4629      	mov	r1, r5
 8005fb4:	f7fa f8d8 	bl	8000168 <__aeabi_dsub>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	460c      	mov	r4, r1
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	4621      	mov	r1, r4
 8005fc0:	f04f 0200 	mov.w	r2, #0
 8005fc4:	f04f 0300 	mov.w	r3, #0
 8005fc8:	f7fa fd16 	bl	80009f8 <__aeabi_dcmpgt>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	f000 80dd 	beq.w	800618e <Batt_Protection_when_charge+0x646>
 8005fd4:	4ba8      	ldr	r3, [pc, #672]	; (8006278 <Batt_Protection_when_charge+0x730>)
 8005fd6:	781b      	ldrb	r3, [r3, #0]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	f040 80d8 	bne.w	800618e <Batt_Protection_when_charge+0x646>
				    	fault_code=10;
 8005fde:	4ba7      	ldr	r3, [pc, #668]	; (800627c <Batt_Protection_when_charge+0x734>)
 8005fe0:	220a      	movs	r2, #10
 8005fe2:	701a      	strb	r2, [r3, #0]
				    	T_I_Over_trip=14.5/(((IBATT/6.9)*(IBATT/6.9))-1);
 8005fe4:	4ba2      	ldr	r3, [pc, #648]	; (8006270 <Batt_Protection_when_charge+0x728>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f7fa fa1d 	bl	8000428 <__aeabi_f2d>
 8005fee:	a39c      	add	r3, pc, #624	; (adr r3, 8006260 <Batt_Protection_when_charge+0x718>)
 8005ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff4:	f7fa fb9a 	bl	800072c <__aeabi_ddiv>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	460c      	mov	r4, r1
 8005ffc:	4625      	mov	r5, r4
 8005ffe:	461c      	mov	r4, r3
 8006000:	4b9b      	ldr	r3, [pc, #620]	; (8006270 <Batt_Protection_when_charge+0x728>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4618      	mov	r0, r3
 8006006:	f7fa fa0f 	bl	8000428 <__aeabi_f2d>
 800600a:	a395      	add	r3, pc, #596	; (adr r3, 8006260 <Batt_Protection_when_charge+0x718>)
 800600c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006010:	f7fa fb8c 	bl	800072c <__aeabi_ddiv>
 8006014:	4602      	mov	r2, r0
 8006016:	460b      	mov	r3, r1
 8006018:	4620      	mov	r0, r4
 800601a:	4629      	mov	r1, r5
 800601c:	f7fa fa5c 	bl	80004d8 <__aeabi_dmul>
 8006020:	4603      	mov	r3, r0
 8006022:	460c      	mov	r4, r1
 8006024:	4618      	mov	r0, r3
 8006026:	4621      	mov	r1, r4
 8006028:	f04f 0200 	mov.w	r2, #0
 800602c:	4b94      	ldr	r3, [pc, #592]	; (8006280 <Batt_Protection_when_charge+0x738>)
 800602e:	f7fa f89b 	bl	8000168 <__aeabi_dsub>
 8006032:	4603      	mov	r3, r0
 8006034:	460c      	mov	r4, r1
 8006036:	461a      	mov	r2, r3
 8006038:	4623      	mov	r3, r4
 800603a:	f04f 0000 	mov.w	r0, #0
 800603e:	4991      	ldr	r1, [pc, #580]	; (8006284 <Batt_Protection_when_charge+0x73c>)
 8006040:	f7fa fb74 	bl	800072c <__aeabi_ddiv>
 8006044:	4603      	mov	r3, r0
 8006046:	460c      	mov	r4, r1
 8006048:	4618      	mov	r0, r3
 800604a:	4621      	mov	r1, r4
 800604c:	f7fa fd3c 	bl	8000ac8 <__aeabi_d2f>
 8006050:	4602      	mov	r2, r0
 8006052:	4b8d      	ldr	r3, [pc, #564]	; (8006288 <Batt_Protection_when_charge+0x740>)
 8006054:	601a      	str	r2, [r3, #0]
				    	T_I_Over_trip_cycle+=0.001;
 8006056:	4b8d      	ldr	r3, [pc, #564]	; (800628c <Batt_Protection_when_charge+0x744>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4618      	mov	r0, r3
 800605c:	f7fa f9e4 	bl	8000428 <__aeabi_f2d>
 8006060:	a381      	add	r3, pc, #516	; (adr r3, 8006268 <Batt_Protection_when_charge+0x720>)
 8006062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006066:	f7fa f881 	bl	800016c <__adddf3>
 800606a:	4603      	mov	r3, r0
 800606c:	460c      	mov	r4, r1
 800606e:	4618      	mov	r0, r3
 8006070:	4621      	mov	r1, r4
 8006072:	f7fa fd29 	bl	8000ac8 <__aeabi_d2f>
 8006076:	4602      	mov	r2, r0
 8006078:	4b84      	ldr	r3, [pc, #528]	; (800628c <Batt_Protection_when_charge+0x744>)
 800607a:	601a      	str	r2, [r3, #0]
	    		  		if(T_I_Over_trip_cycle>T_I_Over_trip && flag_trip_overcurrentcharge==OFF)
 800607c:	4b83      	ldr	r3, [pc, #524]	; (800628c <Batt_Protection_when_charge+0x744>)
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	4b81      	ldr	r3, [pc, #516]	; (8006288 <Batt_Protection_when_charge+0x740>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4619      	mov	r1, r3
 8006086:	4610      	mov	r0, r2
 8006088:	f7fb f838 	bl	80010fc <__aeabi_fcmpgt>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d011      	beq.n	80060b6 <Batt_Protection_when_charge+0x56e>
 8006092:	4b79      	ldr	r3, [pc, #484]	; (8006278 <Batt_Protection_when_charge+0x730>)
 8006094:	781b      	ldrb	r3, [r3, #0]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d10d      	bne.n	80060b6 <Batt_Protection_when_charge+0x56e>
	    		  			Batt_Open_Mode();
 800609a:	f7fb f99f 	bl	80013dc <Batt_Open_Mode>
	    		  			T_I_Over_trip_cycle=T_I_Over_trip;
 800609e:	4b7a      	ldr	r3, [pc, #488]	; (8006288 <Batt_Protection_when_charge+0x740>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a7a      	ldr	r2, [pc, #488]	; (800628c <Batt_Protection_when_charge+0x744>)
 80060a4:	6013      	str	r3, [r2, #0]
	    		  			flag_trip_overcurrentcharge=ON;
 80060a6:	4b74      	ldr	r3, [pc, #464]	; (8006278 <Batt_Protection_when_charge+0x730>)
 80060a8:	2201      	movs	r2, #1
 80060aa:	701a      	strb	r2, [r3, #0]
	    		  			HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 80060ac:	2200      	movs	r2, #0
 80060ae:	2104      	movs	r1, #4
 80060b0:	4877      	ldr	r0, [pc, #476]	; (8006290 <Batt_Protection_when_charge+0x748>)
 80060b2:	f002 fa80 	bl	80085b6 <HAL_GPIO_WritePin>
	    		  		if(flag_trip_overcurrentcharge==OFF)
 80060b6:	4b70      	ldr	r3, [pc, #448]	; (8006278 <Batt_Protection_when_charge+0x730>)
 80060b8:	781b      	ldrb	r3, [r3, #0]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f040 8105 	bne.w	80062ca <Batt_Protection_when_charge+0x782>
				    		if(T_I_Over_trip-T_I_Over_trip_cycle>15)
 80060c0:	4b71      	ldr	r3, [pc, #452]	; (8006288 <Batt_Protection_when_charge+0x740>)
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	4b71      	ldr	r3, [pc, #452]	; (800628c <Batt_Protection_when_charge+0x744>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4619      	mov	r1, r3
 80060ca:	4610      	mov	r0, r2
 80060cc:	f7fa fd50 	bl	8000b70 <__aeabi_fsub>
 80060d0:	4603      	mov	r3, r0
 80060d2:	4970      	ldr	r1, [pc, #448]	; (8006294 <Batt_Protection_when_charge+0x74c>)
 80060d4:	4618      	mov	r0, r3
 80060d6:	f7fb f811 	bl	80010fc <__aeabi_fcmpgt>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d017      	beq.n	8006110 <Batt_Protection_when_charge+0x5c8>
				    			if((test_tim2%1000)==0)
 80060e0:	4b6d      	ldr	r3, [pc, #436]	; (8006298 <Batt_Protection_when_charge+0x750>)
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	4b6d      	ldr	r3, [pc, #436]	; (800629c <Batt_Protection_when_charge+0x754>)
 80060e6:	fb83 1302 	smull	r1, r3, r3, r2
 80060ea:	1199      	asrs	r1, r3, #6
 80060ec:	17d3      	asrs	r3, r2, #31
 80060ee:	1acb      	subs	r3, r1, r3
 80060f0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80060f4:	fb01 f303 	mul.w	r3, r1, r3
 80060f8:	1ad3      	subs	r3, r2, r3
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	f040 80e5 	bne.w	80062ca <Batt_Protection_when_charge+0x782>
				    				BUZZ_Toggle;
 8006100:	2104      	movs	r1, #4
 8006102:	4863      	ldr	r0, [pc, #396]	; (8006290 <Batt_Protection_when_charge+0x748>)
 8006104:	f002 fa6f 	bl	80085e6 <HAL_GPIO_TogglePin>
				    				test_tim2=0;
 8006108:	4b63      	ldr	r3, [pc, #396]	; (8006298 <Batt_Protection_when_charge+0x750>)
 800610a:	2200      	movs	r2, #0
 800610c:	601a      	str	r2, [r3, #0]
	    		  		if(flag_trip_overcurrentcharge==OFF)
 800610e:	e0dc      	b.n	80062ca <Batt_Protection_when_charge+0x782>
				    		else if(T_I_Over_trip-T_I_Over_trip_cycle>10)
 8006110:	4b5d      	ldr	r3, [pc, #372]	; (8006288 <Batt_Protection_when_charge+0x740>)
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	4b5d      	ldr	r3, [pc, #372]	; (800628c <Batt_Protection_when_charge+0x744>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4619      	mov	r1, r3
 800611a:	4610      	mov	r0, r2
 800611c:	f7fa fd28 	bl	8000b70 <__aeabi_fsub>
 8006120:	4603      	mov	r3, r0
 8006122:	495f      	ldr	r1, [pc, #380]	; (80062a0 <Batt_Protection_when_charge+0x758>)
 8006124:	4618      	mov	r0, r3
 8006126:	f7fa ffe9 	bl	80010fc <__aeabi_fcmpgt>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d016      	beq.n	800615e <Batt_Protection_when_charge+0x616>
				    			if((test_tim2%100)==0)
 8006130:	4b59      	ldr	r3, [pc, #356]	; (8006298 <Batt_Protection_when_charge+0x750>)
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	4b5b      	ldr	r3, [pc, #364]	; (80062a4 <Batt_Protection_when_charge+0x75c>)
 8006136:	fb83 1302 	smull	r1, r3, r3, r2
 800613a:	1159      	asrs	r1, r3, #5
 800613c:	17d3      	asrs	r3, r2, #31
 800613e:	1acb      	subs	r3, r1, r3
 8006140:	2164      	movs	r1, #100	; 0x64
 8006142:	fb01 f303 	mul.w	r3, r1, r3
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	2b00      	cmp	r3, #0
 800614a:	f040 80be 	bne.w	80062ca <Batt_Protection_when_charge+0x782>
				    				BUZZ_Toggle;
 800614e:	2104      	movs	r1, #4
 8006150:	484f      	ldr	r0, [pc, #316]	; (8006290 <Batt_Protection_when_charge+0x748>)
 8006152:	f002 fa48 	bl	80085e6 <HAL_GPIO_TogglePin>
				    				test_tim2=0;
 8006156:	4b50      	ldr	r3, [pc, #320]	; (8006298 <Batt_Protection_when_charge+0x750>)
 8006158:	2200      	movs	r2, #0
 800615a:	601a      	str	r2, [r3, #0]
	    		  		if(flag_trip_overcurrentcharge==OFF)
 800615c:	e0b5      	b.n	80062ca <Batt_Protection_when_charge+0x782>
				    		else if(T_I_Over_trip-T_I_Over_trip_cycle>1)
 800615e:	4b4a      	ldr	r3, [pc, #296]	; (8006288 <Batt_Protection_when_charge+0x740>)
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	4b4a      	ldr	r3, [pc, #296]	; (800628c <Batt_Protection_when_charge+0x744>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4619      	mov	r1, r3
 8006168:	4610      	mov	r0, r2
 800616a:	f7fa fd01 	bl	8000b70 <__aeabi_fsub>
 800616e:	4603      	mov	r3, r0
 8006170:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8006174:	4618      	mov	r0, r3
 8006176:	f7fa ffc1 	bl	80010fc <__aeabi_fcmpgt>
 800617a:	4603      	mov	r3, r0
 800617c:	2b00      	cmp	r3, #0
 800617e:	d100      	bne.n	8006182 <Batt_Protection_when_charge+0x63a>
	    		  		if(flag_trip_overcurrentcharge==OFF)
 8006180:	e0a3      	b.n	80062ca <Batt_Protection_when_charge+0x782>
				    			HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_SET);
 8006182:	2201      	movs	r2, #1
 8006184:	2104      	movs	r1, #4
 8006186:	4842      	ldr	r0, [pc, #264]	; (8006290 <Batt_Protection_when_charge+0x748>)
 8006188:	f002 fa15 	bl	80085b6 <HAL_GPIO_WritePin>
	    		  		if(flag_trip_overcurrentcharge==OFF)
 800618c:	e09d      	b.n	80062ca <Batt_Protection_when_charge+0x782>
			  		else if(VBATT>V_Over_Set)
 800618e:	4b46      	ldr	r3, [pc, #280]	; (80062a8 <Batt_Protection_when_charge+0x760>)
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	4b46      	ldr	r3, [pc, #280]	; (80062ac <Batt_Protection_when_charge+0x764>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4619      	mov	r1, r3
 8006198:	4610      	mov	r0, r2
 800619a:	f7fa ffaf 	bl	80010fc <__aeabi_fcmpgt>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d008      	beq.n	80061b6 <Batt_Protection_when_charge+0x66e>
			  			fault_code=11;
 80061a4:	4b35      	ldr	r3, [pc, #212]	; (800627c <Batt_Protection_when_charge+0x734>)
 80061a6:	220b      	movs	r2, #11
 80061a8:	701a      	strb	r2, [r3, #0]
			  			flag_trip_overvoltage=ON;
 80061aa:	4b41      	ldr	r3, [pc, #260]	; (80062b0 <Batt_Protection_when_charge+0x768>)
 80061ac:	2201      	movs	r2, #1
 80061ae:	701a      	strb	r2, [r3, #0]
			  			Batt_Open_Mode();
 80061b0:	f7fb f914 	bl	80013dc <Batt_Open_Mode>
}
 80061b4:	e08a      	b.n	80062cc <Batt_Protection_when_charge+0x784>
				    	  if(fault_code!=0) last_fault_code=fault_code;
 80061b6:	4b31      	ldr	r3, [pc, #196]	; (800627c <Batt_Protection_when_charge+0x734>)
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d003      	beq.n	80061c6 <Batt_Protection_when_charge+0x67e>
 80061be:	4b2f      	ldr	r3, [pc, #188]	; (800627c <Batt_Protection_when_charge+0x734>)
 80061c0:	781a      	ldrb	r2, [r3, #0]
 80061c2:	4b3c      	ldr	r3, [pc, #240]	; (80062b4 <Batt_Protection_when_charge+0x76c>)
 80061c4:	701a      	strb	r2, [r3, #0]
				    	  fault_code=0;
 80061c6:	4b2d      	ldr	r3, [pc, #180]	; (800627c <Batt_Protection_when_charge+0x734>)
 80061c8:	2200      	movs	r2, #0
 80061ca:	701a      	strb	r2, [r3, #0]
				    	  HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 80061cc:	2200      	movs	r2, #0
 80061ce:	2104      	movs	r1, #4
 80061d0:	482f      	ldr	r0, [pc, #188]	; (8006290 <Batt_Protection_when_charge+0x748>)
 80061d2:	f002 f9f0 	bl	80085b6 <HAL_GPIO_WritePin>
				    	  T_Under_trip=0;
 80061d6:	4b38      	ldr	r3, [pc, #224]	; (80062b8 <Batt_Protection_when_charge+0x770>)
 80061d8:	f04f 0200 	mov.w	r2, #0
 80061dc:	601a      	str	r2, [r3, #0]
				    	  T_trip_cycle=T_trip_cycle-0.001;
 80061de:	4b37      	ldr	r3, [pc, #220]	; (80062bc <Batt_Protection_when_charge+0x774>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4618      	mov	r0, r3
 80061e4:	f7fa f920 	bl	8000428 <__aeabi_f2d>
 80061e8:	a31f      	add	r3, pc, #124	; (adr r3, 8006268 <Batt_Protection_when_charge+0x720>)
 80061ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ee:	f7f9 ffbb 	bl	8000168 <__aeabi_dsub>
 80061f2:	4603      	mov	r3, r0
 80061f4:	460c      	mov	r4, r1
 80061f6:	4618      	mov	r0, r3
 80061f8:	4621      	mov	r1, r4
 80061fa:	f7fa fc65 	bl	8000ac8 <__aeabi_d2f>
 80061fe:	4602      	mov	r2, r0
 8006200:	4b2e      	ldr	r3, [pc, #184]	; (80062bc <Batt_Protection_when_charge+0x774>)
 8006202:	601a      	str	r2, [r3, #0]
				    	  T_I_Over_trip_cycle-=0.001;
 8006204:	4b21      	ldr	r3, [pc, #132]	; (800628c <Batt_Protection_when_charge+0x744>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4618      	mov	r0, r3
 800620a:	f7fa f90d 	bl	8000428 <__aeabi_f2d>
 800620e:	a316      	add	r3, pc, #88	; (adr r3, 8006268 <Batt_Protection_when_charge+0x720>)
 8006210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006214:	f7f9 ffa8 	bl	8000168 <__aeabi_dsub>
 8006218:	4603      	mov	r3, r0
 800621a:	460c      	mov	r4, r1
 800621c:	4618      	mov	r0, r3
 800621e:	4621      	mov	r1, r4
 8006220:	f7fa fc52 	bl	8000ac8 <__aeabi_d2f>
 8006224:	4602      	mov	r2, r0
 8006226:	4b19      	ldr	r3, [pc, #100]	; (800628c <Batt_Protection_when_charge+0x744>)
 8006228:	601a      	str	r2, [r3, #0]
				    	  if(T_trip_cycle<0) T_trip_cycle=0;
 800622a:	4b24      	ldr	r3, [pc, #144]	; (80062bc <Batt_Protection_when_charge+0x774>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f04f 0100 	mov.w	r1, #0
 8006232:	4618      	mov	r0, r3
 8006234:	f7fa ff44 	bl	80010c0 <__aeabi_fcmplt>
 8006238:	4603      	mov	r3, r0
 800623a:	2b00      	cmp	r3, #0
 800623c:	d003      	beq.n	8006246 <Batt_Protection_when_charge+0x6fe>
 800623e:	4b1f      	ldr	r3, [pc, #124]	; (80062bc <Batt_Protection_when_charge+0x774>)
 8006240:	f04f 0200 	mov.w	r2, #0
 8006244:	601a      	str	r2, [r3, #0]
				    	  if(T_I_Over_trip_cycle<0) T_I_Over_trip_cycle=0;
 8006246:	4b11      	ldr	r3, [pc, #68]	; (800628c <Batt_Protection_when_charge+0x744>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f04f 0100 	mov.w	r1, #0
 800624e:	4618      	mov	r0, r3
 8006250:	f7fa ff36 	bl	80010c0 <__aeabi_fcmplt>
 8006254:	4603      	mov	r3, r0
 8006256:	2b00      	cmp	r3, #0
 8006258:	d132      	bne.n	80062c0 <Batt_Protection_when_charge+0x778>
}
 800625a:	e037      	b.n	80062cc <Batt_Protection_when_charge+0x784>
 800625c:	f3af 8000 	nop.w
 8006260:	9999999a 	.word	0x9999999a
 8006264:	401b9999 	.word	0x401b9999
 8006268:	d2f1a9fc 	.word	0xd2f1a9fc
 800626c:	3f50624d 	.word	0x3f50624d
 8006270:	2000105c 	.word	0x2000105c
 8006274:	20000060 	.word	0x20000060
 8006278:	20001088 	.word	0x20001088
 800627c:	2000106c 	.word	0x2000106c
 8006280:	3ff00000 	.word	0x3ff00000
 8006284:	402d0000 	.word	0x402d0000
 8006288:	20001030 	.word	0x20001030
 800628c:	200010a0 	.word	0x200010a0
 8006290:	40011000 	.word	0x40011000
 8006294:	41700000 	.word	0x41700000
 8006298:	20000b90 	.word	0x20000b90
 800629c:	10624dd3 	.word	0x10624dd3
 80062a0:	41200000 	.word	0x41200000
 80062a4:	51eb851f 	.word	0x51eb851f
 80062a8:	20001048 	.word	0x20001048
 80062ac:	20000078 	.word	0x20000078
 80062b0:	200014a1 	.word	0x200014a1
 80062b4:	200014a0 	.word	0x200014a0
 80062b8:	20001034 	.word	0x20001034
 80062bc:	20001078 	.word	0x20001078
				    	  if(T_I_Over_trip_cycle<0) T_I_Over_trip_cycle=0;
 80062c0:	4b03      	ldr	r3, [pc, #12]	; (80062d0 <Batt_Protection_when_charge+0x788>)
 80062c2:	f04f 0200 	mov.w	r2, #0
 80062c6:	601a      	str	r2, [r3, #0]
}
 80062c8:	e000      	b.n	80062cc <Batt_Protection_when_charge+0x784>
	    		  		if(flag_trip_overcurrentcharge==OFF)
 80062ca:	bf00      	nop
}
 80062cc:	bf00      	nop
 80062ce:	bdb0      	pop	{r4, r5, r7, pc}
 80062d0:	200010a0 	.word	0x200010a0

080062d4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b084      	sub	sp, #16
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80062dc:	4b11      	ldr	r3, [pc, #68]	; (8006324 <_sbrk+0x50>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d102      	bne.n	80062ea <_sbrk+0x16>
		heap_end = &end;
 80062e4:	4b0f      	ldr	r3, [pc, #60]	; (8006324 <_sbrk+0x50>)
 80062e6:	4a10      	ldr	r2, [pc, #64]	; (8006328 <_sbrk+0x54>)
 80062e8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80062ea:	4b0e      	ldr	r3, [pc, #56]	; (8006324 <_sbrk+0x50>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80062f0:	4b0c      	ldr	r3, [pc, #48]	; (8006324 <_sbrk+0x50>)
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4413      	add	r3, r2
 80062f8:	466a      	mov	r2, sp
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d907      	bls.n	800630e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80062fe:	f004 f8fb 	bl	800a4f8 <__errno>
 8006302:	4602      	mov	r2, r0
 8006304:	230c      	movs	r3, #12
 8006306:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8006308:	f04f 33ff 	mov.w	r3, #4294967295
 800630c:	e006      	b.n	800631c <_sbrk+0x48>
	}

	heap_end += incr;
 800630e:	4b05      	ldr	r3, [pc, #20]	; (8006324 <_sbrk+0x50>)
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4413      	add	r3, r2
 8006316:	4a03      	ldr	r2, [pc, #12]	; (8006324 <_sbrk+0x50>)
 8006318:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800631a:	68fb      	ldr	r3, [r7, #12]
}
 800631c:	4618      	mov	r0, r3
 800631e:	3710      	adds	r7, #16
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}
 8006324:	2000068c 	.word	0x2000068c
 8006328:	200015b8 	.word	0x200015b8

0800632c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800632c:	b480      	push	{r7}
 800632e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8006330:	4b15      	ldr	r3, [pc, #84]	; (8006388 <SystemInit+0x5c>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a14      	ldr	r2, [pc, #80]	; (8006388 <SystemInit+0x5c>)
 8006336:	f043 0301 	orr.w	r3, r3, #1
 800633a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800633c:	4b12      	ldr	r3, [pc, #72]	; (8006388 <SystemInit+0x5c>)
 800633e:	685a      	ldr	r2, [r3, #4]
 8006340:	4911      	ldr	r1, [pc, #68]	; (8006388 <SystemInit+0x5c>)
 8006342:	4b12      	ldr	r3, [pc, #72]	; (800638c <SystemInit+0x60>)
 8006344:	4013      	ands	r3, r2
 8006346:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8006348:	4b0f      	ldr	r3, [pc, #60]	; (8006388 <SystemInit+0x5c>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a0e      	ldr	r2, [pc, #56]	; (8006388 <SystemInit+0x5c>)
 800634e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8006352:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006356:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006358:	4b0b      	ldr	r3, [pc, #44]	; (8006388 <SystemInit+0x5c>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a0a      	ldr	r2, [pc, #40]	; (8006388 <SystemInit+0x5c>)
 800635e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006362:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8006364:	4b08      	ldr	r3, [pc, #32]	; (8006388 <SystemInit+0x5c>)
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	4a07      	ldr	r2, [pc, #28]	; (8006388 <SystemInit+0x5c>)
 800636a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800636e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8006370:	4b05      	ldr	r3, [pc, #20]	; (8006388 <SystemInit+0x5c>)
 8006372:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8006376:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8006378:	4b05      	ldr	r3, [pc, #20]	; (8006390 <SystemInit+0x64>)
 800637a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800637e:	609a      	str	r2, [r3, #8]
#endif 
}
 8006380:	bf00      	nop
 8006382:	46bd      	mov	sp, r7
 8006384:	bc80      	pop	{r7}
 8006386:	4770      	bx	lr
 8006388:	40021000 	.word	0x40021000
 800638c:	f8ff0000 	.word	0xf8ff0000
 8006390:	e000ed00 	.word	0xe000ed00

08006394 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b086      	sub	sp, #24
 8006398:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800639a:	f107 0308 	add.w	r3, r7, #8
 800639e:	2200      	movs	r2, #0
 80063a0:	601a      	str	r2, [r3, #0]
 80063a2:	605a      	str	r2, [r3, #4]
 80063a4:	609a      	str	r2, [r3, #8]
 80063a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80063a8:	463b      	mov	r3, r7
 80063aa:	2200      	movs	r2, #0
 80063ac:	601a      	str	r2, [r3, #0]
 80063ae:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80063b0:	4b1d      	ldr	r3, [pc, #116]	; (8006428 <MX_TIM2_Init+0x94>)
 80063b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80063b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 80063b8:	4b1b      	ldr	r3, [pc, #108]	; (8006428 <MX_TIM2_Init+0x94>)
 80063ba:	223f      	movs	r2, #63	; 0x3f
 80063bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80063be:	4b1a      	ldr	r3, [pc, #104]	; (8006428 <MX_TIM2_Init+0x94>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80063c4:	4b18      	ldr	r3, [pc, #96]	; (8006428 <MX_TIM2_Init+0x94>)
 80063c6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80063ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063cc:	4b16      	ldr	r3, [pc, #88]	; (8006428 <MX_TIM2_Init+0x94>)
 80063ce:	2200      	movs	r2, #0
 80063d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80063d2:	4b15      	ldr	r3, [pc, #84]	; (8006428 <MX_TIM2_Init+0x94>)
 80063d4:	2200      	movs	r2, #0
 80063d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80063d8:	4813      	ldr	r0, [pc, #76]	; (8006428 <MX_TIM2_Init+0x94>)
 80063da:	f003 fbdc 	bl	8009b96 <HAL_TIM_Base_Init>
 80063de:	4603      	mov	r3, r0
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d001      	beq.n	80063e8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80063e4:	f7fc fd4a 	bl	8002e7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80063e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80063ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80063ee:	f107 0308 	add.w	r3, r7, #8
 80063f2:	4619      	mov	r1, r3
 80063f4:	480c      	ldr	r0, [pc, #48]	; (8006428 <MX_TIM2_Init+0x94>)
 80063f6:	f003 fd24 	bl	8009e42 <HAL_TIM_ConfigClockSource>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d001      	beq.n	8006404 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8006400:	f7fc fd3c 	bl	8002e7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006404:	2300      	movs	r3, #0
 8006406:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006408:	2300      	movs	r3, #0
 800640a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800640c:	463b      	mov	r3, r7
 800640e:	4619      	mov	r1, r3
 8006410:	4805      	ldr	r0, [pc, #20]	; (8006428 <MX_TIM2_Init+0x94>)
 8006412:	f003 fef3 	bl	800a1fc <HAL_TIMEx_MasterConfigSynchronization>
 8006416:	4603      	mov	r3, r0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d001      	beq.n	8006420 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800641c:	f7fc fd2e 	bl	8002e7c <Error_Handler>
  }

}
 8006420:	bf00      	nop
 8006422:	3718      	adds	r7, #24
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}
 8006428:	200014ec 	.word	0x200014ec

0800642c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b086      	sub	sp, #24
 8006430:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006432:	f107 0308 	add.w	r3, r7, #8
 8006436:	2200      	movs	r2, #0
 8006438:	601a      	str	r2, [r3, #0]
 800643a:	605a      	str	r2, [r3, #4]
 800643c:	609a      	str	r2, [r3, #8]
 800643e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006440:	463b      	mov	r3, r7
 8006442:	2200      	movs	r2, #0
 8006444:	601a      	str	r2, [r3, #0]
 8006446:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8006448:	4b1d      	ldr	r3, [pc, #116]	; (80064c0 <MX_TIM3_Init+0x94>)
 800644a:	4a1e      	ldr	r2, [pc, #120]	; (80064c4 <MX_TIM3_Init+0x98>)
 800644c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63999;
 800644e:	4b1c      	ldr	r3, [pc, #112]	; (80064c0 <MX_TIM3_Init+0x94>)
 8006450:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8006454:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006456:	4b1a      	ldr	r3, [pc, #104]	; (80064c0 <MX_TIM3_Init+0x94>)
 8006458:	2200      	movs	r2, #0
 800645a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800645c:	4b18      	ldr	r3, [pc, #96]	; (80064c0 <MX_TIM3_Init+0x94>)
 800645e:	2263      	movs	r2, #99	; 0x63
 8006460:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006462:	4b17      	ldr	r3, [pc, #92]	; (80064c0 <MX_TIM3_Init+0x94>)
 8006464:	2200      	movs	r2, #0
 8006466:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006468:	4b15      	ldr	r3, [pc, #84]	; (80064c0 <MX_TIM3_Init+0x94>)
 800646a:	2200      	movs	r2, #0
 800646c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800646e:	4814      	ldr	r0, [pc, #80]	; (80064c0 <MX_TIM3_Init+0x94>)
 8006470:	f003 fb91 	bl	8009b96 <HAL_TIM_Base_Init>
 8006474:	4603      	mov	r3, r0
 8006476:	2b00      	cmp	r3, #0
 8006478:	d001      	beq.n	800647e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800647a:	f7fc fcff 	bl	8002e7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800647e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006482:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8006484:	f107 0308 	add.w	r3, r7, #8
 8006488:	4619      	mov	r1, r3
 800648a:	480d      	ldr	r0, [pc, #52]	; (80064c0 <MX_TIM3_Init+0x94>)
 800648c:	f003 fcd9 	bl	8009e42 <HAL_TIM_ConfigClockSource>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d001      	beq.n	800649a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8006496:	f7fc fcf1 	bl	8002e7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800649a:	2300      	movs	r3, #0
 800649c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800649e:	2300      	movs	r3, #0
 80064a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80064a2:	463b      	mov	r3, r7
 80064a4:	4619      	mov	r1, r3
 80064a6:	4806      	ldr	r0, [pc, #24]	; (80064c0 <MX_TIM3_Init+0x94>)
 80064a8:	f003 fea8 	bl	800a1fc <HAL_TIMEx_MasterConfigSynchronization>
 80064ac:	4603      	mov	r3, r0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d001      	beq.n	80064b6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80064b2:	f7fc fce3 	bl	8002e7c <Error_Handler>
  }

}
 80064b6:	bf00      	nop
 80064b8:	3718      	adds	r7, #24
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	200014ac 	.word	0x200014ac
 80064c4:	40000400 	.word	0x40000400

080064c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b084      	sub	sp, #16
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064d8:	d114      	bne.n	8006504 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80064da:	4b19      	ldr	r3, [pc, #100]	; (8006540 <HAL_TIM_Base_MspInit+0x78>)
 80064dc:	69db      	ldr	r3, [r3, #28]
 80064de:	4a18      	ldr	r2, [pc, #96]	; (8006540 <HAL_TIM_Base_MspInit+0x78>)
 80064e0:	f043 0301 	orr.w	r3, r3, #1
 80064e4:	61d3      	str	r3, [r2, #28]
 80064e6:	4b16      	ldr	r3, [pc, #88]	; (8006540 <HAL_TIM_Base_MspInit+0x78>)
 80064e8:	69db      	ldr	r3, [r3, #28]
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	60fb      	str	r3, [r7, #12]
 80064f0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 1);
 80064f2:	2201      	movs	r2, #1
 80064f4:	2102      	movs	r1, #2
 80064f6:	201c      	movs	r0, #28
 80064f8:	f001 fca1 	bl	8007e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80064fc:	201c      	movs	r0, #28
 80064fe:	f001 fcba 	bl	8007e76 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8006502:	e018      	b.n	8006536 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a0e      	ldr	r2, [pc, #56]	; (8006544 <HAL_TIM_Base_MspInit+0x7c>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d113      	bne.n	8006536 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800650e:	4b0c      	ldr	r3, [pc, #48]	; (8006540 <HAL_TIM_Base_MspInit+0x78>)
 8006510:	69db      	ldr	r3, [r3, #28]
 8006512:	4a0b      	ldr	r2, [pc, #44]	; (8006540 <HAL_TIM_Base_MspInit+0x78>)
 8006514:	f043 0302 	orr.w	r3, r3, #2
 8006518:	61d3      	str	r3, [r2, #28]
 800651a:	4b09      	ldr	r3, [pc, #36]	; (8006540 <HAL_TIM_Base_MspInit+0x78>)
 800651c:	69db      	ldr	r3, [r3, #28]
 800651e:	f003 0302 	and.w	r3, r3, #2
 8006522:	60bb      	str	r3, [r7, #8]
 8006524:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8006526:	2200      	movs	r2, #0
 8006528:	2101      	movs	r1, #1
 800652a:	201d      	movs	r0, #29
 800652c:	f001 fc87 	bl	8007e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006530:	201d      	movs	r0, #29
 8006532:	f001 fca0 	bl	8007e76 <HAL_NVIC_EnableIRQ>
}
 8006536:	bf00      	nop
 8006538:	3710      	adds	r7, #16
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}
 800653e:	bf00      	nop
 8006540:	40021000 	.word	0x40021000
 8006544:	40000400 	.word	0x40000400

08006548 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800654c:	4b11      	ldr	r3, [pc, #68]	; (8006594 <MX_USART1_UART_Init+0x4c>)
 800654e:	4a12      	ldr	r2, [pc, #72]	; (8006598 <MX_USART1_UART_Init+0x50>)
 8006550:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006552:	4b10      	ldr	r3, [pc, #64]	; (8006594 <MX_USART1_UART_Init+0x4c>)
 8006554:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006558:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800655a:	4b0e      	ldr	r3, [pc, #56]	; (8006594 <MX_USART1_UART_Init+0x4c>)
 800655c:	2200      	movs	r2, #0
 800655e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006560:	4b0c      	ldr	r3, [pc, #48]	; (8006594 <MX_USART1_UART_Init+0x4c>)
 8006562:	2200      	movs	r2, #0
 8006564:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006566:	4b0b      	ldr	r3, [pc, #44]	; (8006594 <MX_USART1_UART_Init+0x4c>)
 8006568:	2200      	movs	r2, #0
 800656a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800656c:	4b09      	ldr	r3, [pc, #36]	; (8006594 <MX_USART1_UART_Init+0x4c>)
 800656e:	220c      	movs	r2, #12
 8006570:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006572:	4b08      	ldr	r3, [pc, #32]	; (8006594 <MX_USART1_UART_Init+0x4c>)
 8006574:	2200      	movs	r2, #0
 8006576:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006578:	4b06      	ldr	r3, [pc, #24]	; (8006594 <MX_USART1_UART_Init+0x4c>)
 800657a:	2200      	movs	r2, #0
 800657c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800657e:	4805      	ldr	r0, [pc, #20]	; (8006594 <MX_USART1_UART_Init+0x4c>)
 8006580:	f003 fe92 	bl	800a2a8 <HAL_UART_Init>
 8006584:	4603      	mov	r3, r0
 8006586:	2b00      	cmp	r3, #0
 8006588:	d001      	beq.n	800658e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800658a:	f7fc fc77 	bl	8002e7c <Error_Handler>
  }

}
 800658e:	bf00      	nop
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop
 8006594:	2000156c 	.word	0x2000156c
 8006598:	40013800 	.word	0x40013800

0800659c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80065a0:	4b11      	ldr	r3, [pc, #68]	; (80065e8 <MX_USART3_UART_Init+0x4c>)
 80065a2:	4a12      	ldr	r2, [pc, #72]	; (80065ec <MX_USART3_UART_Init+0x50>)
 80065a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80065a6:	4b10      	ldr	r3, [pc, #64]	; (80065e8 <MX_USART3_UART_Init+0x4c>)
 80065a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80065ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80065ae:	4b0e      	ldr	r3, [pc, #56]	; (80065e8 <MX_USART3_UART_Init+0x4c>)
 80065b0:	2200      	movs	r2, #0
 80065b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80065b4:	4b0c      	ldr	r3, [pc, #48]	; (80065e8 <MX_USART3_UART_Init+0x4c>)
 80065b6:	2200      	movs	r2, #0
 80065b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80065ba:	4b0b      	ldr	r3, [pc, #44]	; (80065e8 <MX_USART3_UART_Init+0x4c>)
 80065bc:	2200      	movs	r2, #0
 80065be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80065c0:	4b09      	ldr	r3, [pc, #36]	; (80065e8 <MX_USART3_UART_Init+0x4c>)
 80065c2:	220c      	movs	r2, #12
 80065c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80065c6:	4b08      	ldr	r3, [pc, #32]	; (80065e8 <MX_USART3_UART_Init+0x4c>)
 80065c8:	2200      	movs	r2, #0
 80065ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80065cc:	4b06      	ldr	r3, [pc, #24]	; (80065e8 <MX_USART3_UART_Init+0x4c>)
 80065ce:	2200      	movs	r2, #0
 80065d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80065d2:	4805      	ldr	r0, [pc, #20]	; (80065e8 <MX_USART3_UART_Init+0x4c>)
 80065d4:	f003 fe68 	bl	800a2a8 <HAL_UART_Init>
 80065d8:	4603      	mov	r3, r0
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d001      	beq.n	80065e2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80065de:	f7fc fc4d 	bl	8002e7c <Error_Handler>
  }

}
 80065e2:	bf00      	nop
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	2000152c 	.word	0x2000152c
 80065ec:	40004800 	.word	0x40004800

080065f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b08c      	sub	sp, #48	; 0x30
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80065f8:	f107 031c 	add.w	r3, r7, #28
 80065fc:	2200      	movs	r2, #0
 80065fe:	601a      	str	r2, [r3, #0]
 8006600:	605a      	str	r2, [r3, #4]
 8006602:	609a      	str	r2, [r3, #8]
 8006604:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a41      	ldr	r2, [pc, #260]	; (8006710 <HAL_UART_MspInit+0x120>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d132      	bne.n	8006676 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006610:	4b40      	ldr	r3, [pc, #256]	; (8006714 <HAL_UART_MspInit+0x124>)
 8006612:	699b      	ldr	r3, [r3, #24]
 8006614:	4a3f      	ldr	r2, [pc, #252]	; (8006714 <HAL_UART_MspInit+0x124>)
 8006616:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800661a:	6193      	str	r3, [r2, #24]
 800661c:	4b3d      	ldr	r3, [pc, #244]	; (8006714 <HAL_UART_MspInit+0x124>)
 800661e:	699b      	ldr	r3, [r3, #24]
 8006620:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006624:	61bb      	str	r3, [r7, #24]
 8006626:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006628:	4b3a      	ldr	r3, [pc, #232]	; (8006714 <HAL_UART_MspInit+0x124>)
 800662a:	699b      	ldr	r3, [r3, #24]
 800662c:	4a39      	ldr	r2, [pc, #228]	; (8006714 <HAL_UART_MspInit+0x124>)
 800662e:	f043 0304 	orr.w	r3, r3, #4
 8006632:	6193      	str	r3, [r2, #24]
 8006634:	4b37      	ldr	r3, [pc, #220]	; (8006714 <HAL_UART_MspInit+0x124>)
 8006636:	699b      	ldr	r3, [r3, #24]
 8006638:	f003 0304 	and.w	r3, r3, #4
 800663c:	617b      	str	r3, [r7, #20]
 800663e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006640:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006644:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006646:	2302      	movs	r3, #2
 8006648:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800664a:	2303      	movs	r3, #3
 800664c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800664e:	f107 031c 	add.w	r3, r7, #28
 8006652:	4619      	mov	r1, r3
 8006654:	4830      	ldr	r0, [pc, #192]	; (8006718 <HAL_UART_MspInit+0x128>)
 8006656:	f001 fe3d 	bl	80082d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800665a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800665e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006660:	2300      	movs	r3, #0
 8006662:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006664:	2300      	movs	r3, #0
 8006666:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006668:	f107 031c 	add.w	r3, r7, #28
 800666c:	4619      	mov	r1, r3
 800666e:	482a      	ldr	r0, [pc, #168]	; (8006718 <HAL_UART_MspInit+0x128>)
 8006670:	f001 fe30 	bl	80082d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8006674:	e048      	b.n	8006708 <HAL_UART_MspInit+0x118>
  else if(uartHandle->Instance==USART3)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a28      	ldr	r2, [pc, #160]	; (800671c <HAL_UART_MspInit+0x12c>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d143      	bne.n	8006708 <HAL_UART_MspInit+0x118>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006680:	4b24      	ldr	r3, [pc, #144]	; (8006714 <HAL_UART_MspInit+0x124>)
 8006682:	69db      	ldr	r3, [r3, #28]
 8006684:	4a23      	ldr	r2, [pc, #140]	; (8006714 <HAL_UART_MspInit+0x124>)
 8006686:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800668a:	61d3      	str	r3, [r2, #28]
 800668c:	4b21      	ldr	r3, [pc, #132]	; (8006714 <HAL_UART_MspInit+0x124>)
 800668e:	69db      	ldr	r3, [r3, #28]
 8006690:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006694:	613b      	str	r3, [r7, #16]
 8006696:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006698:	4b1e      	ldr	r3, [pc, #120]	; (8006714 <HAL_UART_MspInit+0x124>)
 800669a:	699b      	ldr	r3, [r3, #24]
 800669c:	4a1d      	ldr	r2, [pc, #116]	; (8006714 <HAL_UART_MspInit+0x124>)
 800669e:	f043 0310 	orr.w	r3, r3, #16
 80066a2:	6193      	str	r3, [r2, #24]
 80066a4:	4b1b      	ldr	r3, [pc, #108]	; (8006714 <HAL_UART_MspInit+0x124>)
 80066a6:	699b      	ldr	r3, [r3, #24]
 80066a8:	f003 0310 	and.w	r3, r3, #16
 80066ac:	60fb      	str	r3, [r7, #12]
 80066ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80066b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066b6:	2302      	movs	r3, #2
 80066b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80066ba:	2303      	movs	r3, #3
 80066bc:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80066be:	f107 031c 	add.w	r3, r7, #28
 80066c2:	4619      	mov	r1, r3
 80066c4:	4816      	ldr	r0, [pc, #88]	; (8006720 <HAL_UART_MspInit+0x130>)
 80066c6:	f001 fe05 	bl	80082d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80066ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80066ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80066d0:	2300      	movs	r3, #0
 80066d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066d4:	2300      	movs	r3, #0
 80066d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80066d8:	f107 031c 	add.w	r3, r7, #28
 80066dc:	4619      	mov	r1, r3
 80066de:	4810      	ldr	r0, [pc, #64]	; (8006720 <HAL_UART_MspInit+0x130>)
 80066e0:	f001 fdf8 	bl	80082d4 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 80066e4:	4b0f      	ldr	r3, [pc, #60]	; (8006724 <HAL_UART_MspInit+0x134>)
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80066ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066ec:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80066f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80066f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066f4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80066f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80066fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066fc:	f043 0310 	orr.w	r3, r3, #16
 8006700:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006702:	4a08      	ldr	r2, [pc, #32]	; (8006724 <HAL_UART_MspInit+0x134>)
 8006704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006706:	6053      	str	r3, [r2, #4]
}
 8006708:	bf00      	nop
 800670a:	3730      	adds	r7, #48	; 0x30
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}
 8006710:	40013800 	.word	0x40013800
 8006714:	40021000 	.word	0x40021000
 8006718:	40010800 	.word	0x40010800
 800671c:	40004800 	.word	0x40004800
 8006720:	40011000 	.word	0x40011000
 8006724:	40010000 	.word	0x40010000

08006728 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006728:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800672a:	e003      	b.n	8006734 <LoopCopyDataInit>

0800672c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800672c:	4b0b      	ldr	r3, [pc, #44]	; (800675c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800672e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006730:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006732:	3104      	adds	r1, #4

08006734 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006734:	480a      	ldr	r0, [pc, #40]	; (8006760 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8006736:	4b0b      	ldr	r3, [pc, #44]	; (8006764 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8006738:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800673a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800673c:	d3f6      	bcc.n	800672c <CopyDataInit>
  ldr r2, =_sbss
 800673e:	4a0a      	ldr	r2, [pc, #40]	; (8006768 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8006740:	e002      	b.n	8006748 <LoopFillZerobss>

08006742 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006742:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006744:	f842 3b04 	str.w	r3, [r2], #4

08006748 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8006748:	4b08      	ldr	r3, [pc, #32]	; (800676c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800674a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800674c:	d3f9      	bcc.n	8006742 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800674e:	f7ff fded 	bl	800632c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006752:	f003 fed7 	bl	800a504 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006756:	f7fb fecf 	bl	80024f8 <main>
  bx lr
 800675a:	4770      	bx	lr
  ldr r3, =_sidata
 800675c:	0800d764 	.word	0x0800d764
  ldr r0, =_sdata
 8006760:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006764:	20000260 	.word	0x20000260
  ldr r2, =_sbss
 8006768:	20000260 	.word	0x20000260
  ldr r3, = _ebss
 800676c:	200015b4 	.word	0x200015b4

08006770 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006770:	e7fe      	b.n	8006770 <ADC1_2_IRQHandler>
	...

08006774 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006778:	4b08      	ldr	r3, [pc, #32]	; (800679c <HAL_Init+0x28>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a07      	ldr	r2, [pc, #28]	; (800679c <HAL_Init+0x28>)
 800677e:	f043 0310 	orr.w	r3, r3, #16
 8006782:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006784:	2003      	movs	r0, #3
 8006786:	f001 fb4f 	bl	8007e28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800678a:	2000      	movs	r0, #0
 800678c:	f000 f808 	bl	80067a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006790:	f7fd ffb4 	bl	80046fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	40022000 	.word	0x40022000

080067a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80067a8:	4b12      	ldr	r3, [pc, #72]	; (80067f4 <HAL_InitTick+0x54>)
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	4b12      	ldr	r3, [pc, #72]	; (80067f8 <HAL_InitTick+0x58>)
 80067ae:	781b      	ldrb	r3, [r3, #0]
 80067b0:	4619      	mov	r1, r3
 80067b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80067b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80067ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80067be:	4618      	mov	r0, r3
 80067c0:	f001 fb67 	bl	8007e92 <HAL_SYSTICK_Config>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d001      	beq.n	80067ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e00e      	b.n	80067ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2b0f      	cmp	r3, #15
 80067d2:	d80a      	bhi.n	80067ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80067d4:	2200      	movs	r2, #0
 80067d6:	6879      	ldr	r1, [r7, #4]
 80067d8:	f04f 30ff 	mov.w	r0, #4294967295
 80067dc:	f001 fb2f 	bl	8007e3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80067e0:	4a06      	ldr	r2, [pc, #24]	; (80067fc <HAL_InitTick+0x5c>)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80067e6:	2300      	movs	r3, #0
 80067e8:	e000      	b.n	80067ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3708      	adds	r7, #8
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}
 80067f4:	20000080 	.word	0x20000080
 80067f8:	20000088 	.word	0x20000088
 80067fc:	20000084 	.word	0x20000084

08006800 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006800:	b480      	push	{r7}
 8006802:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006804:	4b05      	ldr	r3, [pc, #20]	; (800681c <HAL_IncTick+0x1c>)
 8006806:	781b      	ldrb	r3, [r3, #0]
 8006808:	461a      	mov	r2, r3
 800680a:	4b05      	ldr	r3, [pc, #20]	; (8006820 <HAL_IncTick+0x20>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4413      	add	r3, r2
 8006810:	4a03      	ldr	r2, [pc, #12]	; (8006820 <HAL_IncTick+0x20>)
 8006812:	6013      	str	r3, [r2, #0]
}
 8006814:	bf00      	nop
 8006816:	46bd      	mov	sp, r7
 8006818:	bc80      	pop	{r7}
 800681a:	4770      	bx	lr
 800681c:	20000088 	.word	0x20000088
 8006820:	200015ac 	.word	0x200015ac

08006824 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006824:	b480      	push	{r7}
 8006826:	af00      	add	r7, sp, #0
  return uwTick;
 8006828:	4b02      	ldr	r3, [pc, #8]	; (8006834 <HAL_GetTick+0x10>)
 800682a:	681b      	ldr	r3, [r3, #0]
}
 800682c:	4618      	mov	r0, r3
 800682e:	46bd      	mov	sp, r7
 8006830:	bc80      	pop	{r7}
 8006832:	4770      	bx	lr
 8006834:	200015ac 	.word	0x200015ac

08006838 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006840:	f7ff fff0 	bl	8006824 <HAL_GetTick>
 8006844:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006850:	d005      	beq.n	800685e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006852:	4b09      	ldr	r3, [pc, #36]	; (8006878 <HAL_Delay+0x40>)
 8006854:	781b      	ldrb	r3, [r3, #0]
 8006856:	461a      	mov	r2, r3
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	4413      	add	r3, r2
 800685c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800685e:	bf00      	nop
 8006860:	f7ff ffe0 	bl	8006824 <HAL_GetTick>
 8006864:	4602      	mov	r2, r0
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	1ad3      	subs	r3, r2, r3
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	429a      	cmp	r2, r3
 800686e:	d8f7      	bhi.n	8006860 <HAL_Delay+0x28>
  {
  }
}
 8006870:	bf00      	nop
 8006872:	3710      	adds	r7, #16
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}
 8006878:	20000088 	.word	0x20000088

0800687c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b086      	sub	sp, #24
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006884:	2300      	movs	r3, #0
 8006886:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8006888:	2300      	movs	r3, #0
 800688a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800688c:	2300      	movs	r3, #0
 800688e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8006890:	2300      	movs	r3, #0
 8006892:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d101      	bne.n	800689e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e0be      	b.n	8006a1c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d109      	bne.n	80068c0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2200      	movs	r2, #0
 80068b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f7fb fb7a 	bl	8001fb4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f000 faf7 	bl	8006eb4 <ADC_ConversionStop_Disable>
 80068c6:	4603      	mov	r3, r0
 80068c8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ce:	f003 0310 	and.w	r3, r3, #16
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	f040 8099 	bne.w	8006a0a <HAL_ADC_Init+0x18e>
 80068d8:	7dfb      	ldrb	r3, [r7, #23]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	f040 8095 	bne.w	8006a0a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068e4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80068e8:	f023 0302 	bic.w	r3, r3, #2
 80068ec:	f043 0202 	orr.w	r2, r3, #2
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80068fc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	7b1b      	ldrb	r3, [r3, #12]
 8006902:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006904:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006906:	68ba      	ldr	r2, [r7, #8]
 8006908:	4313      	orrs	r3, r2
 800690a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006914:	d003      	beq.n	800691e <HAL_ADC_Init+0xa2>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	2b01      	cmp	r3, #1
 800691c:	d102      	bne.n	8006924 <HAL_ADC_Init+0xa8>
 800691e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006922:	e000      	b.n	8006926 <HAL_ADC_Init+0xaa>
 8006924:	2300      	movs	r3, #0
 8006926:	693a      	ldr	r2, [r7, #16]
 8006928:	4313      	orrs	r3, r2
 800692a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	7d1b      	ldrb	r3, [r3, #20]
 8006930:	2b01      	cmp	r3, #1
 8006932:	d119      	bne.n	8006968 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	7b1b      	ldrb	r3, [r3, #12]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d109      	bne.n	8006950 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	3b01      	subs	r3, #1
 8006942:	035a      	lsls	r2, r3, #13
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	4313      	orrs	r3, r2
 8006948:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800694c:	613b      	str	r3, [r7, #16]
 800694e:	e00b      	b.n	8006968 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006954:	f043 0220 	orr.w	r2, r3, #32
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006960:	f043 0201 	orr.w	r2, r3, #1
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	693a      	ldr	r2, [r7, #16]
 8006978:	430a      	orrs	r2, r1
 800697a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	689a      	ldr	r2, [r3, #8]
 8006982:	4b28      	ldr	r3, [pc, #160]	; (8006a24 <HAL_ADC_Init+0x1a8>)
 8006984:	4013      	ands	r3, r2
 8006986:	687a      	ldr	r2, [r7, #4]
 8006988:	6812      	ldr	r2, [r2, #0]
 800698a:	68b9      	ldr	r1, [r7, #8]
 800698c:	430b      	orrs	r3, r1
 800698e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006998:	d003      	beq.n	80069a2 <HAL_ADC_Init+0x126>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	2b01      	cmp	r3, #1
 80069a0:	d104      	bne.n	80069ac <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	691b      	ldr	r3, [r3, #16]
 80069a6:	3b01      	subs	r3, #1
 80069a8:	051b      	lsls	r3, r3, #20
 80069aa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	430a      	orrs	r2, r1
 80069be:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	689a      	ldr	r2, [r3, #8]
 80069c6:	4b18      	ldr	r3, [pc, #96]	; (8006a28 <HAL_ADC_Init+0x1ac>)
 80069c8:	4013      	ands	r3, r2
 80069ca:	68ba      	ldr	r2, [r7, #8]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d10b      	bne.n	80069e8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2200      	movs	r2, #0
 80069d4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069da:	f023 0303 	bic.w	r3, r3, #3
 80069de:	f043 0201 	orr.w	r2, r3, #1
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80069e6:	e018      	b.n	8006a1a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069ec:	f023 0312 	bic.w	r3, r3, #18
 80069f0:	f043 0210 	orr.w	r2, r3, #16
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069fc:	f043 0201 	orr.w	r2, r3, #1
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006a08:	e007      	b.n	8006a1a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a0e:	f043 0210 	orr.w	r2, r3, #16
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8006a16:	2301      	movs	r3, #1
 8006a18:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8006a1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3718      	adds	r7, #24
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	ffe1f7fd 	.word	0xffe1f7fd
 8006a28:	ff1f0efe 	.word	0xff1f0efe

08006a2c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b086      	sub	sp, #24
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	60f8      	str	r0, [r7, #12]
 8006a34:	60b9      	str	r1, [r7, #8]
 8006a36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a64      	ldr	r2, [pc, #400]	; (8006bd4 <HAL_ADC_Start_DMA+0x1a8>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d004      	beq.n	8006a50 <HAL_ADC_Start_DMA+0x24>
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a63      	ldr	r2, [pc, #396]	; (8006bd8 <HAL_ADC_Start_DMA+0x1ac>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d106      	bne.n	8006a5e <HAL_ADC_Start_DMA+0x32>
 8006a50:	4b60      	ldr	r3, [pc, #384]	; (8006bd4 <HAL_ADC_Start_DMA+0x1a8>)
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	f040 80b3 	bne.w	8006bc4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d101      	bne.n	8006a6c <HAL_ADC_Start_DMA+0x40>
 8006a68:	2302      	movs	r3, #2
 8006a6a:	e0ae      	b.n	8006bca <HAL_ADC_Start_DMA+0x19e>
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006a74:	68f8      	ldr	r0, [r7, #12]
 8006a76:	f000 f9cb 	bl	8006e10 <ADC_Enable>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006a7e:	7dfb      	ldrb	r3, [r7, #23]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	f040 809a 	bne.w	8006bba <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a8a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006a8e:	f023 0301 	bic.w	r3, r3, #1
 8006a92:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a4e      	ldr	r2, [pc, #312]	; (8006bd8 <HAL_ADC_Start_DMA+0x1ac>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d105      	bne.n	8006ab0 <HAL_ADC_Start_DMA+0x84>
 8006aa4:	4b4b      	ldr	r3, [pc, #300]	; (8006bd4 <HAL_ADC_Start_DMA+0x1a8>)
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d115      	bne.n	8006adc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ab4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d026      	beq.n	8006b18 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ace:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006ad2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006ada:	e01d      	b.n	8006b18 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ae0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a39      	ldr	r2, [pc, #228]	; (8006bd4 <HAL_ADC_Start_DMA+0x1a8>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d004      	beq.n	8006afc <HAL_ADC_Start_DMA+0xd0>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a38      	ldr	r2, [pc, #224]	; (8006bd8 <HAL_ADC_Start_DMA+0x1ac>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d10d      	bne.n	8006b18 <HAL_ADC_Start_DMA+0xec>
 8006afc:	4b35      	ldr	r3, [pc, #212]	; (8006bd4 <HAL_ADC_Start_DMA+0x1a8>)
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d007      	beq.n	8006b18 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b0c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006b10:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d006      	beq.n	8006b32 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b28:	f023 0206 	bic.w	r2, r3, #6
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	62da      	str	r2, [r3, #44]	; 0x2c
 8006b30:	e002      	b.n	8006b38 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2200      	movs	r2, #0
 8006b36:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6a1b      	ldr	r3, [r3, #32]
 8006b44:	4a25      	ldr	r2, [pc, #148]	; (8006bdc <HAL_ADC_Start_DMA+0x1b0>)
 8006b46:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6a1b      	ldr	r3, [r3, #32]
 8006b4c:	4a24      	ldr	r2, [pc, #144]	; (8006be0 <HAL_ADC_Start_DMA+0x1b4>)
 8006b4e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6a1b      	ldr	r3, [r3, #32]
 8006b54:	4a23      	ldr	r2, [pc, #140]	; (8006be4 <HAL_ADC_Start_DMA+0x1b8>)
 8006b56:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f06f 0202 	mvn.w	r2, #2
 8006b60:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	689a      	ldr	r2, [r3, #8]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b70:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	6a18      	ldr	r0, [r3, #32]
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	334c      	adds	r3, #76	; 0x4c
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	68ba      	ldr	r2, [r7, #8]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f001 f9ed 	bl	8007f60 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8006b90:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8006b94:	d108      	bne.n	8006ba8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	689a      	ldr	r2, [r3, #8]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8006ba4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8006ba6:	e00f      	b.n	8006bc8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	689a      	ldr	r2, [r3, #8]
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006bb6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8006bb8:	e006      	b.n	8006bc8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8006bc2:	e001      	b.n	8006bc8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8006bc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	3718      	adds	r7, #24
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	40012400 	.word	0x40012400
 8006bd8:	40012800 	.word	0x40012800
 8006bdc:	08006f29 	.word	0x08006f29
 8006be0:	08006fa5 	.word	0x08006fa5
 8006be4:	08006fc1 	.word	0x08006fc1

08006be8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8006bf0:	bf00      	nop
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bc80      	pop	{r7}
 8006bf8:	4770      	bx	lr

08006bfa <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006bfa:	b480      	push	{r7}
 8006bfc:	b083      	sub	sp, #12
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006c02:	bf00      	nop
 8006c04:	370c      	adds	r7, #12
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bc80      	pop	{r7}
 8006c0a:	4770      	bx	lr

08006c0c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b083      	sub	sp, #12
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006c14:	bf00      	nop
 8006c16:	370c      	adds	r7, #12
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bc80      	pop	{r7}
 8006c1c:	4770      	bx	lr
	...

08006c20 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8006c20:	b480      	push	{r7}
 8006c22:	b085      	sub	sp, #20
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d101      	bne.n	8006c40 <HAL_ADC_ConfigChannel+0x20>
 8006c3c:	2302      	movs	r3, #2
 8006c3e:	e0dc      	b.n	8006dfa <HAL_ADC_ConfigChannel+0x1da>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	2b06      	cmp	r3, #6
 8006c4e:	d81c      	bhi.n	8006c8a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	685a      	ldr	r2, [r3, #4]
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	009b      	lsls	r3, r3, #2
 8006c5e:	4413      	add	r3, r2
 8006c60:	3b05      	subs	r3, #5
 8006c62:	221f      	movs	r2, #31
 8006c64:	fa02 f303 	lsl.w	r3, r2, r3
 8006c68:	43db      	mvns	r3, r3
 8006c6a:	4019      	ands	r1, r3
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	6818      	ldr	r0, [r3, #0]
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	685a      	ldr	r2, [r3, #4]
 8006c74:	4613      	mov	r3, r2
 8006c76:	009b      	lsls	r3, r3, #2
 8006c78:	4413      	add	r3, r2
 8006c7a:	3b05      	subs	r3, #5
 8006c7c:	fa00 f203 	lsl.w	r2, r0, r3
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	430a      	orrs	r2, r1
 8006c86:	635a      	str	r2, [r3, #52]	; 0x34
 8006c88:	e03c      	b.n	8006d04 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	2b0c      	cmp	r3, #12
 8006c90:	d81c      	bhi.n	8006ccc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	685a      	ldr	r2, [r3, #4]
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	009b      	lsls	r3, r3, #2
 8006ca0:	4413      	add	r3, r2
 8006ca2:	3b23      	subs	r3, #35	; 0x23
 8006ca4:	221f      	movs	r2, #31
 8006ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8006caa:	43db      	mvns	r3, r3
 8006cac:	4019      	ands	r1, r3
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	6818      	ldr	r0, [r3, #0]
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	685a      	ldr	r2, [r3, #4]
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	4413      	add	r3, r2
 8006cbc:	3b23      	subs	r3, #35	; 0x23
 8006cbe:	fa00 f203 	lsl.w	r2, r0, r3
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	430a      	orrs	r2, r1
 8006cc8:	631a      	str	r2, [r3, #48]	; 0x30
 8006cca:	e01b      	b.n	8006d04 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	685a      	ldr	r2, [r3, #4]
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	4413      	add	r3, r2
 8006cdc:	3b41      	subs	r3, #65	; 0x41
 8006cde:	221f      	movs	r2, #31
 8006ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ce4:	43db      	mvns	r3, r3
 8006ce6:	4019      	ands	r1, r3
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	6818      	ldr	r0, [r3, #0]
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	685a      	ldr	r2, [r3, #4]
 8006cf0:	4613      	mov	r3, r2
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	4413      	add	r3, r2
 8006cf6:	3b41      	subs	r3, #65	; 0x41
 8006cf8:	fa00 f203 	lsl.w	r2, r0, r3
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	430a      	orrs	r2, r1
 8006d02:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	2b09      	cmp	r3, #9
 8006d0a:	d91c      	bls.n	8006d46 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68d9      	ldr	r1, [r3, #12]
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	681a      	ldr	r2, [r3, #0]
 8006d16:	4613      	mov	r3, r2
 8006d18:	005b      	lsls	r3, r3, #1
 8006d1a:	4413      	add	r3, r2
 8006d1c:	3b1e      	subs	r3, #30
 8006d1e:	2207      	movs	r2, #7
 8006d20:	fa02 f303 	lsl.w	r3, r2, r3
 8006d24:	43db      	mvns	r3, r3
 8006d26:	4019      	ands	r1, r3
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	6898      	ldr	r0, [r3, #8]
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	4613      	mov	r3, r2
 8006d32:	005b      	lsls	r3, r3, #1
 8006d34:	4413      	add	r3, r2
 8006d36:	3b1e      	subs	r3, #30
 8006d38:	fa00 f203 	lsl.w	r2, r0, r3
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	430a      	orrs	r2, r1
 8006d42:	60da      	str	r2, [r3, #12]
 8006d44:	e019      	b.n	8006d7a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	6919      	ldr	r1, [r3, #16]
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	4613      	mov	r3, r2
 8006d52:	005b      	lsls	r3, r3, #1
 8006d54:	4413      	add	r3, r2
 8006d56:	2207      	movs	r2, #7
 8006d58:	fa02 f303 	lsl.w	r3, r2, r3
 8006d5c:	43db      	mvns	r3, r3
 8006d5e:	4019      	ands	r1, r3
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	6898      	ldr	r0, [r3, #8]
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	4613      	mov	r3, r2
 8006d6a:	005b      	lsls	r3, r3, #1
 8006d6c:	4413      	add	r3, r2
 8006d6e:	fa00 f203 	lsl.w	r2, r0, r3
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	430a      	orrs	r2, r1
 8006d78:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2b10      	cmp	r3, #16
 8006d80:	d003      	beq.n	8006d8a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006d86:	2b11      	cmp	r3, #17
 8006d88:	d132      	bne.n	8006df0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a1d      	ldr	r2, [pc, #116]	; (8006e04 <HAL_ADC_ConfigChannel+0x1e4>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d125      	bne.n	8006de0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d126      	bne.n	8006df0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	689a      	ldr	r2, [r3, #8]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006db0:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2b10      	cmp	r3, #16
 8006db8:	d11a      	bne.n	8006df0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006dba:	4b13      	ldr	r3, [pc, #76]	; (8006e08 <HAL_ADC_ConfigChannel+0x1e8>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a13      	ldr	r2, [pc, #76]	; (8006e0c <HAL_ADC_ConfigChannel+0x1ec>)
 8006dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006dc4:	0c9a      	lsrs	r2, r3, #18
 8006dc6:	4613      	mov	r3, r2
 8006dc8:	009b      	lsls	r3, r3, #2
 8006dca:	4413      	add	r3, r2
 8006dcc:	005b      	lsls	r3, r3, #1
 8006dce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006dd0:	e002      	b.n	8006dd8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	3b01      	subs	r3, #1
 8006dd6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d1f9      	bne.n	8006dd2 <HAL_ADC_ConfigChannel+0x1b2>
 8006dde:	e007      	b.n	8006df0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006de4:	f043 0220 	orr.w	r2, r3, #32
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2200      	movs	r2, #0
 8006df4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8006df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3714      	adds	r7, #20
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bc80      	pop	{r7}
 8006e02:	4770      	bx	lr
 8006e04:	40012400 	.word	0x40012400
 8006e08:	20000080 	.word	0x20000080
 8006e0c:	431bde83 	.word	0x431bde83

08006e10 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	f003 0301 	and.w	r3, r3, #1
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	d039      	beq.n	8006ea2 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	689a      	ldr	r2, [r3, #8]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f042 0201 	orr.w	r2, r2, #1
 8006e3c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006e3e:	4b1b      	ldr	r3, [pc, #108]	; (8006eac <ADC_Enable+0x9c>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a1b      	ldr	r2, [pc, #108]	; (8006eb0 <ADC_Enable+0xa0>)
 8006e44:	fba2 2303 	umull	r2, r3, r2, r3
 8006e48:	0c9b      	lsrs	r3, r3, #18
 8006e4a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8006e4c:	e002      	b.n	8006e54 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	3b01      	subs	r3, #1
 8006e52:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d1f9      	bne.n	8006e4e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006e5a:	f7ff fce3 	bl	8006824 <HAL_GetTick>
 8006e5e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006e60:	e018      	b.n	8006e94 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006e62:	f7ff fcdf 	bl	8006824 <HAL_GetTick>
 8006e66:	4602      	mov	r2, r0
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	1ad3      	subs	r3, r2, r3
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d911      	bls.n	8006e94 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e74:	f043 0210 	orr.w	r2, r3, #16
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e80:	f043 0201 	orr.w	r2, r3, #1
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e007      	b.n	8006ea4 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	f003 0301 	and.w	r3, r3, #1
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d1df      	bne.n	8006e62 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8006ea2:	2300      	movs	r3, #0
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3710      	adds	r7, #16
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}
 8006eac:	20000080 	.word	0x20000080
 8006eb0:	431bde83 	.word	0x431bde83

08006eb4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	f003 0301 	and.w	r3, r3, #1
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d127      	bne.n	8006f1e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	689a      	ldr	r2, [r3, #8]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f022 0201 	bic.w	r2, r2, #1
 8006edc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006ede:	f7ff fca1 	bl	8006824 <HAL_GetTick>
 8006ee2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006ee4:	e014      	b.n	8006f10 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006ee6:	f7ff fc9d 	bl	8006824 <HAL_GetTick>
 8006eea:	4602      	mov	r2, r0
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	1ad3      	subs	r3, r2, r3
 8006ef0:	2b02      	cmp	r3, #2
 8006ef2:	d90d      	bls.n	8006f10 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ef8:	f043 0210 	orr.w	r2, r3, #16
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f04:	f043 0201 	orr.w	r2, r3, #1
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	e007      	b.n	8006f20 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	f003 0301 	and.w	r3, r3, #1
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d0e3      	beq.n	8006ee6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8006f1e:	2300      	movs	r3, #0
}
 8006f20:	4618      	mov	r0, r3
 8006f22:	3710      	adds	r7, #16
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}

08006f28 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b084      	sub	sp, #16
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f34:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f3a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d127      	bne.n	8006f92 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f46:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8006f58:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8006f5c:	d115      	bne.n	8006f8a <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d111      	bne.n	8006f8a <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d105      	bne.n	8006f8a <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f82:	f043 0201 	orr.w	r2, r3, #1
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006f8a:	68f8      	ldr	r0, [r7, #12]
 8006f8c:	f7ff fe2c 	bl	8006be8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8006f90:	e004      	b.n	8006f9c <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6a1b      	ldr	r3, [r3, #32]
 8006f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	4798      	blx	r3
}
 8006f9c:	bf00      	nop
 8006f9e:	3710      	adds	r7, #16
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fb0:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006fb2:	68f8      	ldr	r0, [r7, #12]
 8006fb4:	f7ff fe21 	bl	8006bfa <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006fb8:	bf00      	nop
 8006fba:	3710      	adds	r7, #16
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b084      	sub	sp, #16
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fcc:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fd2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fde:	f043 0204 	orr.w	r2, r3, #4
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006fe6:	68f8      	ldr	r0, [r7, #12]
 8006fe8:	f7ff fe10 	bl	8006c0c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006fec:	bf00      	nop
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d101      	bne.n	8007006 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	e0ed      	b.n	80071e2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f893 3020 	ldrb.w	r3, [r3, #32]
 800700c:	b2db      	uxtb	r3, r3
 800700e:	2b00      	cmp	r3, #0
 8007010:	d102      	bne.n	8007018 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f7fb f86c 	bl	80020f0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f022 0202 	bic.w	r2, r2, #2
 8007026:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007028:	f7ff fbfc 	bl	8006824 <HAL_GetTick>
 800702c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800702e:	e012      	b.n	8007056 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007030:	f7ff fbf8 	bl	8006824 <HAL_GetTick>
 8007034:	4602      	mov	r2, r0
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	1ad3      	subs	r3, r2, r3
 800703a:	2b0a      	cmp	r3, #10
 800703c:	d90b      	bls.n	8007056 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007042:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2205      	movs	r2, #5
 800704e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e0c5      	b.n	80071e2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	f003 0302 	and.w	r3, r3, #2
 8007060:	2b00      	cmp	r3, #0
 8007062:	d1e5      	bne.n	8007030 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f042 0201 	orr.w	r2, r2, #1
 8007072:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007074:	f7ff fbd6 	bl	8006824 <HAL_GetTick>
 8007078:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800707a:	e012      	b.n	80070a2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800707c:	f7ff fbd2 	bl	8006824 <HAL_GetTick>
 8007080:	4602      	mov	r2, r0
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	1ad3      	subs	r3, r2, r3
 8007086:	2b0a      	cmp	r3, #10
 8007088:	d90b      	bls.n	80070a2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800708e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2205      	movs	r2, #5
 800709a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e09f      	b.n	80071e2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	f003 0301 	and.w	r3, r3, #1
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d0e5      	beq.n	800707c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	7e1b      	ldrb	r3, [r3, #24]
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d108      	bne.n	80070ca <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	681a      	ldr	r2, [r3, #0]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80070c6:	601a      	str	r2, [r3, #0]
 80070c8:	e007      	b.n	80070da <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	681a      	ldr	r2, [r3, #0]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80070d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	7e5b      	ldrb	r3, [r3, #25]
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d108      	bne.n	80070f4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80070f0:	601a      	str	r2, [r3, #0]
 80070f2:	e007      	b.n	8007104 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007102:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	7e9b      	ldrb	r3, [r3, #26]
 8007108:	2b01      	cmp	r3, #1
 800710a:	d108      	bne.n	800711e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f042 0220 	orr.w	r2, r2, #32
 800711a:	601a      	str	r2, [r3, #0]
 800711c:	e007      	b.n	800712e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f022 0220 	bic.w	r2, r2, #32
 800712c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	7edb      	ldrb	r3, [r3, #27]
 8007132:	2b01      	cmp	r3, #1
 8007134:	d108      	bne.n	8007148 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f022 0210 	bic.w	r2, r2, #16
 8007144:	601a      	str	r2, [r3, #0]
 8007146:	e007      	b.n	8007158 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f042 0210 	orr.w	r2, r2, #16
 8007156:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	7f1b      	ldrb	r3, [r3, #28]
 800715c:	2b01      	cmp	r3, #1
 800715e:	d108      	bne.n	8007172 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	681a      	ldr	r2, [r3, #0]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f042 0208 	orr.w	r2, r2, #8
 800716e:	601a      	str	r2, [r3, #0]
 8007170:	e007      	b.n	8007182 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f022 0208 	bic.w	r2, r2, #8
 8007180:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	7f5b      	ldrb	r3, [r3, #29]
 8007186:	2b01      	cmp	r3, #1
 8007188:	d108      	bne.n	800719c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f042 0204 	orr.w	r2, r2, #4
 8007198:	601a      	str	r2, [r3, #0]
 800719a:	e007      	b.n	80071ac <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	681a      	ldr	r2, [r3, #0]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f022 0204 	bic.w	r2, r2, #4
 80071aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	689a      	ldr	r2, [r3, #8]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	431a      	orrs	r2, r3
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	691b      	ldr	r3, [r3, #16]
 80071ba:	431a      	orrs	r2, r3
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	695b      	ldr	r3, [r3, #20]
 80071c0:	ea42 0103 	orr.w	r1, r2, r3
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	1e5a      	subs	r2, r3, #1
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	430a      	orrs	r2, r1
 80071d0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2200      	movs	r2, #0
 80071d6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2201      	movs	r2, #1
 80071dc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80071e0:	2300      	movs	r3, #0
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3710      	adds	r7, #16
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}

080071ea <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80071ea:	b480      	push	{r7}
 80071ec:	b087      	sub	sp, #28
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
 80071f2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007200:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8007202:	7cfb      	ldrb	r3, [r7, #19]
 8007204:	2b01      	cmp	r3, #1
 8007206:	d003      	beq.n	8007210 <HAL_CAN_ConfigFilter+0x26>
 8007208:	7cfb      	ldrb	r3, [r7, #19]
 800720a:	2b02      	cmp	r3, #2
 800720c:	f040 80aa 	bne.w	8007364 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007216:	f043 0201 	orr.w	r2, r3, #1
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	695b      	ldr	r3, [r3, #20]
 8007224:	f003 031f 	and.w	r3, r3, #31
 8007228:	2201      	movs	r2, #1
 800722a:	fa02 f303 	lsl.w	r3, r2, r3
 800722e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	43db      	mvns	r3, r3
 800723a:	401a      	ands	r2, r3
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	69db      	ldr	r3, [r3, #28]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d123      	bne.n	8007292 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	43db      	mvns	r3, r3
 8007254:	401a      	ands	r2, r3
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007268:	683a      	ldr	r2, [r7, #0]
 800726a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800726c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	3248      	adds	r2, #72	; 0x48
 8007272:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	689b      	ldr	r3, [r3, #8]
 800727a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007286:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007288:	6979      	ldr	r1, [r7, #20]
 800728a:	3348      	adds	r3, #72	; 0x48
 800728c:	00db      	lsls	r3, r3, #3
 800728e:	440b      	add	r3, r1
 8007290:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	69db      	ldr	r3, [r3, #28]
 8007296:	2b01      	cmp	r3, #1
 8007298:	d122      	bne.n	80072e0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	431a      	orrs	r2, r3
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80072b6:	683a      	ldr	r2, [r7, #0]
 80072b8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80072ba:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	3248      	adds	r2, #72	; 0x48
 80072c0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	68db      	ldr	r3, [r3, #12]
 80072ce:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80072d4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80072d6:	6979      	ldr	r1, [r7, #20]
 80072d8:	3348      	adds	r3, #72	; 0x48
 80072da:	00db      	lsls	r3, r3, #3
 80072dc:	440b      	add	r3, r1
 80072de:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	699b      	ldr	r3, [r3, #24]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d109      	bne.n	80072fc <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	43db      	mvns	r3, r3
 80072f2:	401a      	ands	r2, r3
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80072fa:	e007      	b.n	800730c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	431a      	orrs	r2, r3
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d109      	bne.n	8007328 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	43db      	mvns	r3, r3
 800731e:	401a      	ands	r2, r3
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8007326:	e007      	b.n	8007338 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	431a      	orrs	r2, r3
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	6a1b      	ldr	r3, [r3, #32]
 800733c:	2b01      	cmp	r3, #1
 800733e:	d107      	bne.n	8007350 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	431a      	orrs	r2, r3
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007356:	f023 0201 	bic.w	r2, r3, #1
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8007360:	2300      	movs	r3, #0
 8007362:	e006      	b.n	8007372 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007368:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007370:	2301      	movs	r3, #1
  }
}
 8007372:	4618      	mov	r0, r3
 8007374:	371c      	adds	r7, #28
 8007376:	46bd      	mov	sp, r7
 8007378:	bc80      	pop	{r7}
 800737a:	4770      	bx	lr

0800737c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b084      	sub	sp, #16
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f893 3020 	ldrb.w	r3, [r3, #32]
 800738a:	b2db      	uxtb	r3, r3
 800738c:	2b01      	cmp	r3, #1
 800738e:	d12e      	bne.n	80073ee <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2202      	movs	r2, #2
 8007394:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f022 0201 	bic.w	r2, r2, #1
 80073a6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80073a8:	f7ff fa3c 	bl	8006824 <HAL_GetTick>
 80073ac:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80073ae:	e012      	b.n	80073d6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80073b0:	f7ff fa38 	bl	8006824 <HAL_GetTick>
 80073b4:	4602      	mov	r2, r0
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	1ad3      	subs	r3, r2, r3
 80073ba:	2b0a      	cmp	r3, #10
 80073bc:	d90b      	bls.n	80073d6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2205      	movs	r2, #5
 80073ce:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	e012      	b.n	80073fc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	f003 0301 	and.w	r3, r3, #1
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d1e5      	bne.n	80073b0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2200      	movs	r2, #0
 80073e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80073ea:	2300      	movs	r3, #0
 80073ec:	e006      	b.n	80073fc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
  }
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3710      	adds	r7, #16
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}

08007404 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8007404:	b480      	push	{r7}
 8007406:	b089      	sub	sp, #36	; 0x24
 8007408:	af00      	add	r7, sp, #0
 800740a:	60f8      	str	r0, [r7, #12]
 800740c:	60b9      	str	r1, [r7, #8]
 800740e:	607a      	str	r2, [r7, #4]
 8007410:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007418:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	689b      	ldr	r3, [r3, #8]
 8007420:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8007422:	7ffb      	ldrb	r3, [r7, #31]
 8007424:	2b01      	cmp	r3, #1
 8007426:	d003      	beq.n	8007430 <HAL_CAN_AddTxMessage+0x2c>
 8007428:	7ffb      	ldrb	r3, [r7, #31]
 800742a:	2b02      	cmp	r3, #2
 800742c:	f040 80b8 	bne.w	80075a0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007430:	69bb      	ldr	r3, [r7, #24]
 8007432:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007436:	2b00      	cmp	r3, #0
 8007438:	d10a      	bne.n	8007450 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007440:	2b00      	cmp	r3, #0
 8007442:	d105      	bne.n	8007450 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8007444:	69bb      	ldr	r3, [r7, #24]
 8007446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800744a:	2b00      	cmp	r3, #0
 800744c:	f000 80a0 	beq.w	8007590 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8007450:	69bb      	ldr	r3, [r7, #24]
 8007452:	0e1b      	lsrs	r3, r3, #24
 8007454:	f003 0303 	and.w	r3, r3, #3
 8007458:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	2b02      	cmp	r3, #2
 800745e:	d907      	bls.n	8007470 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007464:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e09e      	b.n	80075ae <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8007470:	2201      	movs	r2, #1
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	409a      	lsls	r2, r3
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	689b      	ldr	r3, [r3, #8]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d10d      	bne.n	800749e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800748c:	68f9      	ldr	r1, [r7, #12]
 800748e:	6809      	ldr	r1, [r1, #0]
 8007490:	431a      	orrs	r2, r3
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	3318      	adds	r3, #24
 8007496:	011b      	lsls	r3, r3, #4
 8007498:	440b      	add	r3, r1
 800749a:	601a      	str	r2, [r3, #0]
 800749c:	e00f      	b.n	80074be <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80074a8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80074ae:	68f9      	ldr	r1, [r7, #12]
 80074b0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80074b2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	3318      	adds	r3, #24
 80074b8:	011b      	lsls	r3, r3, #4
 80074ba:	440b      	add	r3, r1
 80074bc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	6819      	ldr	r1, [r3, #0]
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	691a      	ldr	r2, [r3, #16]
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	3318      	adds	r3, #24
 80074ca:	011b      	lsls	r3, r3, #4
 80074cc:	440b      	add	r3, r1
 80074ce:	3304      	adds	r3, #4
 80074d0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	7d1b      	ldrb	r3, [r3, #20]
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	d111      	bne.n	80074fe <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	3318      	adds	r3, #24
 80074e2:	011b      	lsls	r3, r3, #4
 80074e4:	4413      	add	r3, r2
 80074e6:	3304      	adds	r3, #4
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	68fa      	ldr	r2, [r7, #12]
 80074ec:	6811      	ldr	r1, [r2, #0]
 80074ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	3318      	adds	r3, #24
 80074f6:	011b      	lsls	r3, r3, #4
 80074f8:	440b      	add	r3, r1
 80074fa:	3304      	adds	r3, #4
 80074fc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	3307      	adds	r3, #7
 8007502:	781b      	ldrb	r3, [r3, #0]
 8007504:	061a      	lsls	r2, r3, #24
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	3306      	adds	r3, #6
 800750a:	781b      	ldrb	r3, [r3, #0]
 800750c:	041b      	lsls	r3, r3, #16
 800750e:	431a      	orrs	r2, r3
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	3305      	adds	r3, #5
 8007514:	781b      	ldrb	r3, [r3, #0]
 8007516:	021b      	lsls	r3, r3, #8
 8007518:	4313      	orrs	r3, r2
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	3204      	adds	r2, #4
 800751e:	7812      	ldrb	r2, [r2, #0]
 8007520:	4610      	mov	r0, r2
 8007522:	68fa      	ldr	r2, [r7, #12]
 8007524:	6811      	ldr	r1, [r2, #0]
 8007526:	ea43 0200 	orr.w	r2, r3, r0
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	011b      	lsls	r3, r3, #4
 800752e:	440b      	add	r3, r1
 8007530:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8007534:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	3303      	adds	r3, #3
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	061a      	lsls	r2, r3, #24
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	3302      	adds	r3, #2
 8007542:	781b      	ldrb	r3, [r3, #0]
 8007544:	041b      	lsls	r3, r3, #16
 8007546:	431a      	orrs	r2, r3
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	3301      	adds	r3, #1
 800754c:	781b      	ldrb	r3, [r3, #0]
 800754e:	021b      	lsls	r3, r3, #8
 8007550:	4313      	orrs	r3, r2
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	7812      	ldrb	r2, [r2, #0]
 8007556:	4610      	mov	r0, r2
 8007558:	68fa      	ldr	r2, [r7, #12]
 800755a:	6811      	ldr	r1, [r2, #0]
 800755c:	ea43 0200 	orr.w	r2, r3, r0
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	011b      	lsls	r3, r3, #4
 8007564:	440b      	add	r3, r1
 8007566:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800756a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681a      	ldr	r2, [r3, #0]
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	3318      	adds	r3, #24
 8007574:	011b      	lsls	r3, r3, #4
 8007576:	4413      	add	r3, r2
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	68fa      	ldr	r2, [r7, #12]
 800757c:	6811      	ldr	r1, [r2, #0]
 800757e:	f043 0201 	orr.w	r2, r3, #1
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	3318      	adds	r3, #24
 8007586:	011b      	lsls	r3, r3, #4
 8007588:	440b      	add	r3, r1
 800758a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800758c:	2300      	movs	r3, #0
 800758e:	e00e      	b.n	80075ae <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007594:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	e006      	b.n	80075ae <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075a4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
  }
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3724      	adds	r7, #36	; 0x24
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bc80      	pop	{r7}
 80075b6:	4770      	bx	lr

080075b8 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b085      	sub	sp, #20
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80075c0:	2300      	movs	r3, #0
 80075c2:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80075ca:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80075cc:	7afb      	ldrb	r3, [r7, #11]
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d002      	beq.n	80075d8 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80075d2:	7afb      	ldrb	r3, [r7, #11]
 80075d4:	2b02      	cmp	r3, #2
 80075d6:	d11d      	bne.n	8007614 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d002      	beq.n	80075ec <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	3301      	adds	r3, #1
 80075ea:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d002      	beq.n	8007600 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	3301      	adds	r3, #1
 80075fe:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800760a:	2b00      	cmp	r3, #0
 800760c:	d002      	beq.n	8007614 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	3301      	adds	r3, #1
 8007612:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8007614:	68fb      	ldr	r3, [r7, #12]
}
 8007616:	4618      	mov	r0, r3
 8007618:	3714      	adds	r7, #20
 800761a:	46bd      	mov	sp, r7
 800761c:	bc80      	pop	{r7}
 800761e:	4770      	bx	lr

08007620 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8007620:	b480      	push	{r7}
 8007622:	b087      	sub	sp, #28
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	607a      	str	r2, [r7, #4]
 800762c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007634:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8007636:	7dfb      	ldrb	r3, [r7, #23]
 8007638:	2b01      	cmp	r3, #1
 800763a:	d003      	beq.n	8007644 <HAL_CAN_GetRxMessage+0x24>
 800763c:	7dfb      	ldrb	r3, [r7, #23]
 800763e:	2b02      	cmp	r3, #2
 8007640:	f040 80f3 	bne.w	800782a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d10e      	bne.n	8007668 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	68db      	ldr	r3, [r3, #12]
 8007650:	f003 0303 	and.w	r3, r3, #3
 8007654:	2b00      	cmp	r3, #0
 8007656:	d116      	bne.n	8007686 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800765c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	e0e7      	b.n	8007838 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	691b      	ldr	r3, [r3, #16]
 800766e:	f003 0303 	and.w	r3, r3, #3
 8007672:	2b00      	cmp	r3, #0
 8007674:	d107      	bne.n	8007686 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800767a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	e0d8      	b.n	8007838 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681a      	ldr	r2, [r3, #0]
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	331b      	adds	r3, #27
 800768e:	011b      	lsls	r3, r3, #4
 8007690:	4413      	add	r3, r2
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f003 0204 	and.w	r2, r3, #4
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d10c      	bne.n	80076be <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	331b      	adds	r3, #27
 80076ac:	011b      	lsls	r3, r3, #4
 80076ae:	4413      	add	r3, r2
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	0d5b      	lsrs	r3, r3, #21
 80076b4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	601a      	str	r2, [r3, #0]
 80076bc:	e00b      	b.n	80076d6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681a      	ldr	r2, [r3, #0]
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	331b      	adds	r3, #27
 80076c6:	011b      	lsls	r3, r3, #4
 80076c8:	4413      	add	r3, r2
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	08db      	lsrs	r3, r3, #3
 80076ce:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681a      	ldr	r2, [r3, #0]
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	331b      	adds	r3, #27
 80076de:	011b      	lsls	r3, r3, #4
 80076e0:	4413      	add	r3, r2
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f003 0202 	and.w	r2, r3, #2
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681a      	ldr	r2, [r3, #0]
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	331b      	adds	r3, #27
 80076f4:	011b      	lsls	r3, r3, #4
 80076f6:	4413      	add	r3, r2
 80076f8:	3304      	adds	r3, #4
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f003 020f 	and.w	r2, r3, #15
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	331b      	adds	r3, #27
 800770c:	011b      	lsls	r3, r3, #4
 800770e:	4413      	add	r3, r2
 8007710:	3304      	adds	r3, #4
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	0a1b      	lsrs	r3, r3, #8
 8007716:	b2da      	uxtb	r2, r3
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	331b      	adds	r3, #27
 8007724:	011b      	lsls	r3, r3, #4
 8007726:	4413      	add	r3, r2
 8007728:	3304      	adds	r3, #4
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	0c1b      	lsrs	r3, r3, #16
 800772e:	b29a      	uxth	r2, r3
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	011b      	lsls	r3, r3, #4
 800773c:	4413      	add	r3, r2
 800773e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	b2da      	uxtb	r2, r3
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681a      	ldr	r2, [r3, #0]
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	011b      	lsls	r3, r3, #4
 8007752:	4413      	add	r3, r2
 8007754:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	0a1a      	lsrs	r2, r3, #8
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	3301      	adds	r3, #1
 8007760:	b2d2      	uxtb	r2, r2
 8007762:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	011b      	lsls	r3, r3, #4
 800776c:	4413      	add	r3, r2
 800776e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	0c1a      	lsrs	r2, r3, #16
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	3302      	adds	r3, #2
 800777a:	b2d2      	uxtb	r2, r2
 800777c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681a      	ldr	r2, [r3, #0]
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	011b      	lsls	r3, r3, #4
 8007786:	4413      	add	r3, r2
 8007788:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	0e1a      	lsrs	r2, r3, #24
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	3303      	adds	r3, #3
 8007794:	b2d2      	uxtb	r2, r2
 8007796:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681a      	ldr	r2, [r3, #0]
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	011b      	lsls	r3, r3, #4
 80077a0:	4413      	add	r3, r2
 80077a2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80077a6:	681a      	ldr	r2, [r3, #0]
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	3304      	adds	r3, #4
 80077ac:	b2d2      	uxtb	r2, r2
 80077ae:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	011b      	lsls	r3, r3, #4
 80077b8:	4413      	add	r3, r2
 80077ba:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	0a1a      	lsrs	r2, r3, #8
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	3305      	adds	r3, #5
 80077c6:	b2d2      	uxtb	r2, r2
 80077c8:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	011b      	lsls	r3, r3, #4
 80077d2:	4413      	add	r3, r2
 80077d4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	0c1a      	lsrs	r2, r3, #16
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	3306      	adds	r3, #6
 80077e0:	b2d2      	uxtb	r2, r2
 80077e2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681a      	ldr	r2, [r3, #0]
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	011b      	lsls	r3, r3, #4
 80077ec:	4413      	add	r3, r2
 80077ee:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	0e1a      	lsrs	r2, r3, #24
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	3307      	adds	r3, #7
 80077fa:	b2d2      	uxtb	r2, r2
 80077fc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d108      	bne.n	8007816 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	68da      	ldr	r2, [r3, #12]
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f042 0220 	orr.w	r2, r2, #32
 8007812:	60da      	str	r2, [r3, #12]
 8007814:	e007      	b.n	8007826 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	691a      	ldr	r2, [r3, #16]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f042 0220 	orr.w	r2, r2, #32
 8007824:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8007826:	2300      	movs	r3, #0
 8007828:	e006      	b.n	8007838 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800782e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007836:	2301      	movs	r3, #1
  }
}
 8007838:	4618      	mov	r0, r3
 800783a:	371c      	adds	r7, #28
 800783c:	46bd      	mov	sp, r7
 800783e:	bc80      	pop	{r7}
 8007840:	4770      	bx	lr

08007842 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8007842:	b580      	push	{r7, lr}
 8007844:	b08a      	sub	sp, #40	; 0x28
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800784a:	2300      	movs	r3, #0
 800784c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	695b      	ldr	r3, [r3, #20]
 8007854:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	689b      	ldr	r3, [r3, #8]
 8007864:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	68db      	ldr	r3, [r3, #12]
 800786c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	691b      	ldr	r3, [r3, #16]
 8007874:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	699b      	ldr	r3, [r3, #24]
 800787c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800787e:	6a3b      	ldr	r3, [r7, #32]
 8007880:	f003 0301 	and.w	r3, r3, #1
 8007884:	2b00      	cmp	r3, #0
 8007886:	d07c      	beq.n	8007982 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8007888:	69bb      	ldr	r3, [r7, #24]
 800788a:	f003 0301 	and.w	r3, r3, #1
 800788e:	2b00      	cmp	r3, #0
 8007890:	d023      	beq.n	80078da <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	2201      	movs	r2, #1
 8007898:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800789a:	69bb      	ldr	r3, [r7, #24]
 800789c:	f003 0302 	and.w	r3, r3, #2
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d003      	beq.n	80078ac <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f000 f97d 	bl	8007ba4 <HAL_CAN_TxMailbox0CompleteCallback>
 80078aa:	e016      	b.n	80078da <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80078ac:	69bb      	ldr	r3, [r7, #24]
 80078ae:	f003 0304 	and.w	r3, r3, #4
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d004      	beq.n	80078c0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80078b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80078bc:	627b      	str	r3, [r7, #36]	; 0x24
 80078be:	e00c      	b.n	80078da <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80078c0:	69bb      	ldr	r3, [r7, #24]
 80078c2:	f003 0308 	and.w	r3, r3, #8
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d004      	beq.n	80078d4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80078ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80078d0:	627b      	str	r3, [r7, #36]	; 0x24
 80078d2:	e002      	b.n	80078da <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 f980 	bl	8007bda <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80078da:	69bb      	ldr	r3, [r7, #24]
 80078dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d024      	beq.n	800792e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80078ec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80078ee:	69bb      	ldr	r3, [r7, #24]
 80078f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d003      	beq.n	8007900 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 f95c 	bl	8007bb6 <HAL_CAN_TxMailbox1CompleteCallback>
 80078fe:	e016      	b.n	800792e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8007900:	69bb      	ldr	r3, [r7, #24]
 8007902:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007906:	2b00      	cmp	r3, #0
 8007908:	d004      	beq.n	8007914 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800790a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800790c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007910:	627b      	str	r3, [r7, #36]	; 0x24
 8007912:	e00c      	b.n	800792e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800791a:	2b00      	cmp	r3, #0
 800791c:	d004      	beq.n	8007928 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800791e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007920:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007924:	627b      	str	r3, [r7, #36]	; 0x24
 8007926:	e002      	b.n	800792e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f000 f95f 	bl	8007bec <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800792e:	69bb      	ldr	r3, [r7, #24]
 8007930:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007934:	2b00      	cmp	r3, #0
 8007936:	d024      	beq.n	8007982 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007940:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007948:	2b00      	cmp	r3, #0
 800794a:	d003      	beq.n	8007954 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f000 f93b 	bl	8007bc8 <HAL_CAN_TxMailbox2CompleteCallback>
 8007952:	e016      	b.n	8007982 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800795a:	2b00      	cmp	r3, #0
 800795c:	d004      	beq.n	8007968 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800795e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007960:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007964:	627b      	str	r3, [r7, #36]	; 0x24
 8007966:	e00c      	b.n	8007982 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8007968:	69bb      	ldr	r3, [r7, #24]
 800796a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800796e:	2b00      	cmp	r3, #0
 8007970:	d004      	beq.n	800797c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8007972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007974:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007978:	627b      	str	r3, [r7, #36]	; 0x24
 800797a:	e002      	b.n	8007982 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f000 f93e 	bl	8007bfe <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8007982:	6a3b      	ldr	r3, [r7, #32]
 8007984:	f003 0308 	and.w	r3, r3, #8
 8007988:	2b00      	cmp	r3, #0
 800798a:	d00c      	beq.n	80079a6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	f003 0310 	and.w	r3, r3, #16
 8007992:	2b00      	cmp	r3, #0
 8007994:	d007      	beq.n	80079a6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8007996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007998:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800799c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	2210      	movs	r2, #16
 80079a4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80079a6:	6a3b      	ldr	r3, [r7, #32]
 80079a8:	f003 0304 	and.w	r3, r3, #4
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d00b      	beq.n	80079c8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	f003 0308 	and.w	r3, r3, #8
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d006      	beq.n	80079c8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	2208      	movs	r2, #8
 80079c0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f000 f92d 	bl	8007c22 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80079c8:	6a3b      	ldr	r3, [r7, #32]
 80079ca:	f003 0302 	and.w	r3, r3, #2
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d009      	beq.n	80079e6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	68db      	ldr	r3, [r3, #12]
 80079d8:	f003 0303 	and.w	r3, r3, #3
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d002      	beq.n	80079e6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f000 f915 	bl	8007c10 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80079e6:	6a3b      	ldr	r3, [r7, #32]
 80079e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d00c      	beq.n	8007a0a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	f003 0310 	and.w	r3, r3, #16
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d007      	beq.n	8007a0a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80079fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079fc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007a00:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	2210      	movs	r2, #16
 8007a08:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8007a0a:	6a3b      	ldr	r3, [r7, #32]
 8007a0c:	f003 0320 	and.w	r3, r3, #32
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d00b      	beq.n	8007a2c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	f003 0308 	and.w	r3, r3, #8
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d006      	beq.n	8007a2c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	2208      	movs	r2, #8
 8007a24:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f000 f90d 	bl	8007c46 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8007a2c:	6a3b      	ldr	r3, [r7, #32]
 8007a2e:	f003 0310 	and.w	r3, r3, #16
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d009      	beq.n	8007a4a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	691b      	ldr	r3, [r3, #16]
 8007a3c:	f003 0303 	and.w	r3, r3, #3
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d002      	beq.n	8007a4a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f000 f8f5 	bl	8007c34 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8007a4a:	6a3b      	ldr	r3, [r7, #32]
 8007a4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d00b      	beq.n	8007a6c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8007a54:	69fb      	ldr	r3, [r7, #28]
 8007a56:	f003 0310 	and.w	r3, r3, #16
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d006      	beq.n	8007a6c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	2210      	movs	r2, #16
 8007a64:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f000 f8f6 	bl	8007c58 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8007a6c:	6a3b      	ldr	r3, [r7, #32]
 8007a6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d00b      	beq.n	8007a8e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8007a76:	69fb      	ldr	r3, [r7, #28]
 8007a78:	f003 0308 	and.w	r3, r3, #8
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d006      	beq.n	8007a8e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	2208      	movs	r2, #8
 8007a86:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f000 f8ee 	bl	8007c6a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8007a8e:	6a3b      	ldr	r3, [r7, #32]
 8007a90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d075      	beq.n	8007b84 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8007a98:	69fb      	ldr	r3, [r7, #28]
 8007a9a:	f003 0304 	and.w	r3, r3, #4
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d06c      	beq.n	8007b7c <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007aa2:	6a3b      	ldr	r3, [r7, #32]
 8007aa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d008      	beq.n	8007abe <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d003      	beq.n	8007abe <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8007ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab8:	f043 0301 	orr.w	r3, r3, #1
 8007abc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007abe:	6a3b      	ldr	r3, [r7, #32]
 8007ac0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d008      	beq.n	8007ada <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d003      	beq.n	8007ada <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8007ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ad4:	f043 0302 	orr.w	r3, r3, #2
 8007ad8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007ada:	6a3b      	ldr	r3, [r7, #32]
 8007adc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d008      	beq.n	8007af6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d003      	beq.n	8007af6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8007aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af0:	f043 0304 	orr.w	r3, r3, #4
 8007af4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007af6:	6a3b      	ldr	r3, [r7, #32]
 8007af8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d03d      	beq.n	8007b7c <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d038      	beq.n	8007b7c <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007b10:	2b30      	cmp	r3, #48	; 0x30
 8007b12:	d017      	beq.n	8007b44 <HAL_CAN_IRQHandler+0x302>
 8007b14:	2b30      	cmp	r3, #48	; 0x30
 8007b16:	d804      	bhi.n	8007b22 <HAL_CAN_IRQHandler+0x2e0>
 8007b18:	2b10      	cmp	r3, #16
 8007b1a:	d009      	beq.n	8007b30 <HAL_CAN_IRQHandler+0x2ee>
 8007b1c:	2b20      	cmp	r3, #32
 8007b1e:	d00c      	beq.n	8007b3a <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8007b20:	e024      	b.n	8007b6c <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8007b22:	2b50      	cmp	r3, #80	; 0x50
 8007b24:	d018      	beq.n	8007b58 <HAL_CAN_IRQHandler+0x316>
 8007b26:	2b60      	cmp	r3, #96	; 0x60
 8007b28:	d01b      	beq.n	8007b62 <HAL_CAN_IRQHandler+0x320>
 8007b2a:	2b40      	cmp	r3, #64	; 0x40
 8007b2c:	d00f      	beq.n	8007b4e <HAL_CAN_IRQHandler+0x30c>
            break;
 8007b2e:	e01d      	b.n	8007b6c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8007b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b32:	f043 0308 	orr.w	r3, r3, #8
 8007b36:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007b38:	e018      	b.n	8007b6c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8007b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b3c:	f043 0310 	orr.w	r3, r3, #16
 8007b40:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007b42:	e013      	b.n	8007b6c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8007b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b46:	f043 0320 	orr.w	r3, r3, #32
 8007b4a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007b4c:	e00e      	b.n	8007b6c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8007b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b54:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007b56:	e009      	b.n	8007b6c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8007b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b5e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007b60:	e004      	b.n	8007b6c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8007b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b68:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007b6a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	699a      	ldr	r2, [r3, #24]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007b7a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	2204      	movs	r2, #4
 8007b82:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8007b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d008      	beq.n	8007b9c <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b90:	431a      	orrs	r2, r3
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f000 f870 	bl	8007c7c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8007b9c:	bf00      	nop
 8007b9e:	3728      	adds	r7, #40	; 0x28
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}

08007ba4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8007bac:	bf00      	nop
 8007bae:	370c      	adds	r7, #12
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bc80      	pop	{r7}
 8007bb4:	4770      	bx	lr

08007bb6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007bb6:	b480      	push	{r7}
 8007bb8:	b083      	sub	sp, #12
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8007bbe:	bf00      	nop
 8007bc0:	370c      	adds	r7, #12
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bc80      	pop	{r7}
 8007bc6:	4770      	bx	lr

08007bc8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8007bd0:	bf00      	nop
 8007bd2:	370c      	adds	r7, #12
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bc80      	pop	{r7}
 8007bd8:	4770      	bx	lr

08007bda <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007bda:	b480      	push	{r7}
 8007bdc:	b083      	sub	sp, #12
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8007be2:	bf00      	nop
 8007be4:	370c      	adds	r7, #12
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bc80      	pop	{r7}
 8007bea:	4770      	bx	lr

08007bec <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8007bf4:	bf00      	nop
 8007bf6:	370c      	adds	r7, #12
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bc80      	pop	{r7}
 8007bfc:	4770      	bx	lr

08007bfe <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007bfe:	b480      	push	{r7}
 8007c00:	b083      	sub	sp, #12
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8007c06:	bf00      	nop
 8007c08:	370c      	adds	r7, #12
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bc80      	pop	{r7}
 8007c0e:	4770      	bx	lr

08007c10 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b083      	sub	sp, #12
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8007c18:	bf00      	nop
 8007c1a:	370c      	adds	r7, #12
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bc80      	pop	{r7}
 8007c20:	4770      	bx	lr

08007c22 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8007c22:	b480      	push	{r7}
 8007c24:	b083      	sub	sp, #12
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8007c2a:	bf00      	nop
 8007c2c:	370c      	adds	r7, #12
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bc80      	pop	{r7}
 8007c32:	4770      	bx	lr

08007c34 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8007c3c:	bf00      	nop
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bc80      	pop	{r7}
 8007c44:	4770      	bx	lr

08007c46 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8007c46:	b480      	push	{r7}
 8007c48:	b083      	sub	sp, #12
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8007c4e:	bf00      	nop
 8007c50:	370c      	adds	r7, #12
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bc80      	pop	{r7}
 8007c56:	4770      	bx	lr

08007c58 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b083      	sub	sp, #12
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8007c60:	bf00      	nop
 8007c62:	370c      	adds	r7, #12
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bc80      	pop	{r7}
 8007c68:	4770      	bx	lr

08007c6a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8007c6a:	b480      	push	{r7}
 8007c6c:	b083      	sub	sp, #12
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8007c72:	bf00      	nop
 8007c74:	370c      	adds	r7, #12
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bc80      	pop	{r7}
 8007c7a:	4770      	bx	lr

08007c7c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8007c84:	bf00      	nop
 8007c86:	370c      	adds	r7, #12
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bc80      	pop	{r7}
 8007c8c:	4770      	bx	lr
	...

08007c90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b085      	sub	sp, #20
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f003 0307 	and.w	r3, r3, #7
 8007c9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007ca0:	4b0c      	ldr	r3, [pc, #48]	; (8007cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007ca6:	68ba      	ldr	r2, [r7, #8]
 8007ca8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007cac:	4013      	ands	r3, r2
 8007cae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007cb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007cc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007cc2:	4a04      	ldr	r2, [pc, #16]	; (8007cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	60d3      	str	r3, [r2, #12]
}
 8007cc8:	bf00      	nop
 8007cca:	3714      	adds	r7, #20
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bc80      	pop	{r7}
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop
 8007cd4:	e000ed00 	.word	0xe000ed00

08007cd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007cdc:	4b04      	ldr	r3, [pc, #16]	; (8007cf0 <__NVIC_GetPriorityGrouping+0x18>)
 8007cde:	68db      	ldr	r3, [r3, #12]
 8007ce0:	0a1b      	lsrs	r3, r3, #8
 8007ce2:	f003 0307 	and.w	r3, r3, #7
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bc80      	pop	{r7}
 8007cec:	4770      	bx	lr
 8007cee:	bf00      	nop
 8007cf0:	e000ed00 	.word	0xe000ed00

08007cf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b083      	sub	sp, #12
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	db0b      	blt.n	8007d1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007d06:	79fb      	ldrb	r3, [r7, #7]
 8007d08:	f003 021f 	and.w	r2, r3, #31
 8007d0c:	4906      	ldr	r1, [pc, #24]	; (8007d28 <__NVIC_EnableIRQ+0x34>)
 8007d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d12:	095b      	lsrs	r3, r3, #5
 8007d14:	2001      	movs	r0, #1
 8007d16:	fa00 f202 	lsl.w	r2, r0, r2
 8007d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007d1e:	bf00      	nop
 8007d20:	370c      	adds	r7, #12
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bc80      	pop	{r7}
 8007d26:	4770      	bx	lr
 8007d28:	e000e100 	.word	0xe000e100

08007d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b083      	sub	sp, #12
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	4603      	mov	r3, r0
 8007d34:	6039      	str	r1, [r7, #0]
 8007d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	db0a      	blt.n	8007d56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	b2da      	uxtb	r2, r3
 8007d44:	490c      	ldr	r1, [pc, #48]	; (8007d78 <__NVIC_SetPriority+0x4c>)
 8007d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d4a:	0112      	lsls	r2, r2, #4
 8007d4c:	b2d2      	uxtb	r2, r2
 8007d4e:	440b      	add	r3, r1
 8007d50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007d54:	e00a      	b.n	8007d6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	b2da      	uxtb	r2, r3
 8007d5a:	4908      	ldr	r1, [pc, #32]	; (8007d7c <__NVIC_SetPriority+0x50>)
 8007d5c:	79fb      	ldrb	r3, [r7, #7]
 8007d5e:	f003 030f 	and.w	r3, r3, #15
 8007d62:	3b04      	subs	r3, #4
 8007d64:	0112      	lsls	r2, r2, #4
 8007d66:	b2d2      	uxtb	r2, r2
 8007d68:	440b      	add	r3, r1
 8007d6a:	761a      	strb	r2, [r3, #24]
}
 8007d6c:	bf00      	nop
 8007d6e:	370c      	adds	r7, #12
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bc80      	pop	{r7}
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop
 8007d78:	e000e100 	.word	0xe000e100
 8007d7c:	e000ed00 	.word	0xe000ed00

08007d80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b089      	sub	sp, #36	; 0x24
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	60f8      	str	r0, [r7, #12]
 8007d88:	60b9      	str	r1, [r7, #8]
 8007d8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f003 0307 	and.w	r3, r3, #7
 8007d92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007d94:	69fb      	ldr	r3, [r7, #28]
 8007d96:	f1c3 0307 	rsb	r3, r3, #7
 8007d9a:	2b04      	cmp	r3, #4
 8007d9c:	bf28      	it	cs
 8007d9e:	2304      	movcs	r3, #4
 8007da0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007da2:	69fb      	ldr	r3, [r7, #28]
 8007da4:	3304      	adds	r3, #4
 8007da6:	2b06      	cmp	r3, #6
 8007da8:	d902      	bls.n	8007db0 <NVIC_EncodePriority+0x30>
 8007daa:	69fb      	ldr	r3, [r7, #28]
 8007dac:	3b03      	subs	r3, #3
 8007dae:	e000      	b.n	8007db2 <NVIC_EncodePriority+0x32>
 8007db0:	2300      	movs	r3, #0
 8007db2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007db4:	f04f 32ff 	mov.w	r2, #4294967295
 8007db8:	69bb      	ldr	r3, [r7, #24]
 8007dba:	fa02 f303 	lsl.w	r3, r2, r3
 8007dbe:	43da      	mvns	r2, r3
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	401a      	ands	r2, r3
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	fa01 f303 	lsl.w	r3, r1, r3
 8007dd2:	43d9      	mvns	r1, r3
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007dd8:	4313      	orrs	r3, r2
         );
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3724      	adds	r7, #36	; 0x24
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bc80      	pop	{r7}
 8007de2:	4770      	bx	lr

08007de4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b082      	sub	sp, #8
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	3b01      	subs	r3, #1
 8007df0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007df4:	d301      	bcc.n	8007dfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007df6:	2301      	movs	r3, #1
 8007df8:	e00f      	b.n	8007e1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007dfa:	4a0a      	ldr	r2, [pc, #40]	; (8007e24 <SysTick_Config+0x40>)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	3b01      	subs	r3, #1
 8007e00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007e02:	210f      	movs	r1, #15
 8007e04:	f04f 30ff 	mov.w	r0, #4294967295
 8007e08:	f7ff ff90 	bl	8007d2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007e0c:	4b05      	ldr	r3, [pc, #20]	; (8007e24 <SysTick_Config+0x40>)
 8007e0e:	2200      	movs	r2, #0
 8007e10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007e12:	4b04      	ldr	r3, [pc, #16]	; (8007e24 <SysTick_Config+0x40>)
 8007e14:	2207      	movs	r2, #7
 8007e16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007e18:	2300      	movs	r3, #0
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3708      	adds	r7, #8
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}
 8007e22:	bf00      	nop
 8007e24:	e000e010 	.word	0xe000e010

08007e28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f7ff ff2d 	bl	8007c90 <__NVIC_SetPriorityGrouping>
}
 8007e36:	bf00      	nop
 8007e38:	3708      	adds	r7, #8
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bd80      	pop	{r7, pc}

08007e3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007e3e:	b580      	push	{r7, lr}
 8007e40:	b086      	sub	sp, #24
 8007e42:	af00      	add	r7, sp, #0
 8007e44:	4603      	mov	r3, r0
 8007e46:	60b9      	str	r1, [r7, #8]
 8007e48:	607a      	str	r2, [r7, #4]
 8007e4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007e50:	f7ff ff42 	bl	8007cd8 <__NVIC_GetPriorityGrouping>
 8007e54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007e56:	687a      	ldr	r2, [r7, #4]
 8007e58:	68b9      	ldr	r1, [r7, #8]
 8007e5a:	6978      	ldr	r0, [r7, #20]
 8007e5c:	f7ff ff90 	bl	8007d80 <NVIC_EncodePriority>
 8007e60:	4602      	mov	r2, r0
 8007e62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e66:	4611      	mov	r1, r2
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f7ff ff5f 	bl	8007d2c <__NVIC_SetPriority>
}
 8007e6e:	bf00      	nop
 8007e70:	3718      	adds	r7, #24
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}

08007e76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007e76:	b580      	push	{r7, lr}
 8007e78:	b082      	sub	sp, #8
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e84:	4618      	mov	r0, r3
 8007e86:	f7ff ff35 	bl	8007cf4 <__NVIC_EnableIRQ>
}
 8007e8a:	bf00      	nop
 8007e8c:	3708      	adds	r7, #8
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}

08007e92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007e92:	b580      	push	{r7, lr}
 8007e94:	b082      	sub	sp, #8
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f7ff ffa2 	bl	8007de4 <SysTick_Config>
 8007ea0:	4603      	mov	r3, r0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3708      	adds	r7, #8
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}
	...

08007eac <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b085      	sub	sp, #20
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d101      	bne.n	8007ec2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	e043      	b.n	8007f4a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	461a      	mov	r2, r3
 8007ec8:	4b22      	ldr	r3, [pc, #136]	; (8007f54 <HAL_DMA_Init+0xa8>)
 8007eca:	4413      	add	r3, r2
 8007ecc:	4a22      	ldr	r2, [pc, #136]	; (8007f58 <HAL_DMA_Init+0xac>)
 8007ece:	fba2 2303 	umull	r2, r3, r2, r3
 8007ed2:	091b      	lsrs	r3, r3, #4
 8007ed4:	009a      	lsls	r2, r3, #2
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	4a1f      	ldr	r2, [pc, #124]	; (8007f5c <HAL_DMA_Init+0xb0>)
 8007ede:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2202      	movs	r2, #2
 8007ee4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8007ef6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8007efa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8007f04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	68db      	ldr	r3, [r3, #12]
 8007f0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007f10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	695b      	ldr	r3, [r3, #20]
 8007f16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007f1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	69db      	ldr	r3, [r3, #28]
 8007f22:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007f24:	68fa      	ldr	r2, [r7, #12]
 8007f26:	4313      	orrs	r3, r2
 8007f28:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	68fa      	ldr	r2, [r7, #12]
 8007f30:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2200      	movs	r2, #0
 8007f36:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2200      	movs	r2, #0
 8007f44:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007f48:	2300      	movs	r3, #0
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	3714      	adds	r7, #20
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bc80      	pop	{r7}
 8007f52:	4770      	bx	lr
 8007f54:	bffdfff8 	.word	0xbffdfff8
 8007f58:	cccccccd 	.word	0xcccccccd
 8007f5c:	40020000 	.word	0x40020000

08007f60 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b086      	sub	sp, #24
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	60f8      	str	r0, [r7, #12]
 8007f68:	60b9      	str	r1, [r7, #8]
 8007f6a:	607a      	str	r2, [r7, #4]
 8007f6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d101      	bne.n	8007f80 <HAL_DMA_Start_IT+0x20>
 8007f7c:	2302      	movs	r3, #2
 8007f7e:	e04a      	b.n	8008016 <HAL_DMA_Start_IT+0xb6>
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	2201      	movs	r2, #1
 8007f84:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d13a      	bne.n	8008008 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2202      	movs	r2, #2
 8007f96:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	681a      	ldr	r2, [r3, #0]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f022 0201 	bic.w	r2, r2, #1
 8007fae:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	687a      	ldr	r2, [r7, #4]
 8007fb4:	68b9      	ldr	r1, [r7, #8]
 8007fb6:	68f8      	ldr	r0, [r7, #12]
 8007fb8:	f000 f938 	bl	800822c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d008      	beq.n	8007fd6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f042 020e 	orr.w	r2, r2, #14
 8007fd2:	601a      	str	r2, [r3, #0]
 8007fd4:	e00f      	b.n	8007ff6 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	681a      	ldr	r2, [r3, #0]
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f022 0204 	bic.w	r2, r2, #4
 8007fe4:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	681a      	ldr	r2, [r3, #0]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f042 020a 	orr.w	r2, r2, #10
 8007ff4:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	681a      	ldr	r2, [r3, #0]
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f042 0201 	orr.w	r2, r2, #1
 8008004:	601a      	str	r2, [r3, #0]
 8008006:	e005      	b.n	8008014 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2200      	movs	r2, #0
 800800c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8008010:	2302      	movs	r3, #2
 8008012:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8008014:	7dfb      	ldrb	r3, [r7, #23]
}
 8008016:	4618      	mov	r0, r3
 8008018:	3718      	adds	r7, #24
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
	...

08008020 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b084      	sub	sp, #16
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800803c:	2204      	movs	r2, #4
 800803e:	409a      	lsls	r2, r3
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	4013      	ands	r3, r2
 8008044:	2b00      	cmp	r3, #0
 8008046:	d04f      	beq.n	80080e8 <HAL_DMA_IRQHandler+0xc8>
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	f003 0304 	and.w	r3, r3, #4
 800804e:	2b00      	cmp	r3, #0
 8008050:	d04a      	beq.n	80080e8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f003 0320 	and.w	r3, r3, #32
 800805c:	2b00      	cmp	r3, #0
 800805e:	d107      	bne.n	8008070 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	681a      	ldr	r2, [r3, #0]
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f022 0204 	bic.w	r2, r2, #4
 800806e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a66      	ldr	r2, [pc, #408]	; (8008210 <HAL_DMA_IRQHandler+0x1f0>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d029      	beq.n	80080ce <HAL_DMA_IRQHandler+0xae>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a65      	ldr	r2, [pc, #404]	; (8008214 <HAL_DMA_IRQHandler+0x1f4>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d022      	beq.n	80080ca <HAL_DMA_IRQHandler+0xaa>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a63      	ldr	r2, [pc, #396]	; (8008218 <HAL_DMA_IRQHandler+0x1f8>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d01a      	beq.n	80080c4 <HAL_DMA_IRQHandler+0xa4>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a62      	ldr	r2, [pc, #392]	; (800821c <HAL_DMA_IRQHandler+0x1fc>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d012      	beq.n	80080be <HAL_DMA_IRQHandler+0x9e>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a60      	ldr	r2, [pc, #384]	; (8008220 <HAL_DMA_IRQHandler+0x200>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d00a      	beq.n	80080b8 <HAL_DMA_IRQHandler+0x98>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a5f      	ldr	r2, [pc, #380]	; (8008224 <HAL_DMA_IRQHandler+0x204>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d102      	bne.n	80080b2 <HAL_DMA_IRQHandler+0x92>
 80080ac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80080b0:	e00e      	b.n	80080d0 <HAL_DMA_IRQHandler+0xb0>
 80080b2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80080b6:	e00b      	b.n	80080d0 <HAL_DMA_IRQHandler+0xb0>
 80080b8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80080bc:	e008      	b.n	80080d0 <HAL_DMA_IRQHandler+0xb0>
 80080be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80080c2:	e005      	b.n	80080d0 <HAL_DMA_IRQHandler+0xb0>
 80080c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080c8:	e002      	b.n	80080d0 <HAL_DMA_IRQHandler+0xb0>
 80080ca:	2340      	movs	r3, #64	; 0x40
 80080cc:	e000      	b.n	80080d0 <HAL_DMA_IRQHandler+0xb0>
 80080ce:	2304      	movs	r3, #4
 80080d0:	4a55      	ldr	r2, [pc, #340]	; (8008228 <HAL_DMA_IRQHandler+0x208>)
 80080d2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080d8:	2b00      	cmp	r3, #0
 80080da:	f000 8094 	beq.w	8008206 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80080e6:	e08e      	b.n	8008206 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ec:	2202      	movs	r2, #2
 80080ee:	409a      	lsls	r2, r3
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	4013      	ands	r3, r2
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d056      	beq.n	80081a6 <HAL_DMA_IRQHandler+0x186>
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	f003 0302 	and.w	r3, r3, #2
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d051      	beq.n	80081a6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f003 0320 	and.w	r3, r3, #32
 800810c:	2b00      	cmp	r3, #0
 800810e:	d10b      	bne.n	8008128 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	681a      	ldr	r2, [r3, #0]
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f022 020a 	bic.w	r2, r2, #10
 800811e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2201      	movs	r2, #1
 8008124:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a38      	ldr	r2, [pc, #224]	; (8008210 <HAL_DMA_IRQHandler+0x1f0>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d029      	beq.n	8008186 <HAL_DMA_IRQHandler+0x166>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4a37      	ldr	r2, [pc, #220]	; (8008214 <HAL_DMA_IRQHandler+0x1f4>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d022      	beq.n	8008182 <HAL_DMA_IRQHandler+0x162>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a35      	ldr	r2, [pc, #212]	; (8008218 <HAL_DMA_IRQHandler+0x1f8>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d01a      	beq.n	800817c <HAL_DMA_IRQHandler+0x15c>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4a34      	ldr	r2, [pc, #208]	; (800821c <HAL_DMA_IRQHandler+0x1fc>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d012      	beq.n	8008176 <HAL_DMA_IRQHandler+0x156>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a32      	ldr	r2, [pc, #200]	; (8008220 <HAL_DMA_IRQHandler+0x200>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d00a      	beq.n	8008170 <HAL_DMA_IRQHandler+0x150>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4a31      	ldr	r2, [pc, #196]	; (8008224 <HAL_DMA_IRQHandler+0x204>)
 8008160:	4293      	cmp	r3, r2
 8008162:	d102      	bne.n	800816a <HAL_DMA_IRQHandler+0x14a>
 8008164:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008168:	e00e      	b.n	8008188 <HAL_DMA_IRQHandler+0x168>
 800816a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800816e:	e00b      	b.n	8008188 <HAL_DMA_IRQHandler+0x168>
 8008170:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008174:	e008      	b.n	8008188 <HAL_DMA_IRQHandler+0x168>
 8008176:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800817a:	e005      	b.n	8008188 <HAL_DMA_IRQHandler+0x168>
 800817c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008180:	e002      	b.n	8008188 <HAL_DMA_IRQHandler+0x168>
 8008182:	2320      	movs	r3, #32
 8008184:	e000      	b.n	8008188 <HAL_DMA_IRQHandler+0x168>
 8008186:	2302      	movs	r3, #2
 8008188:	4a27      	ldr	r2, [pc, #156]	; (8008228 <HAL_DMA_IRQHandler+0x208>)
 800818a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2200      	movs	r2, #0
 8008190:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008198:	2b00      	cmp	r3, #0
 800819a:	d034      	beq.n	8008206 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80081a4:	e02f      	b.n	8008206 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081aa:	2208      	movs	r2, #8
 80081ac:	409a      	lsls	r2, r3
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	4013      	ands	r3, r2
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d028      	beq.n	8008208 <HAL_DMA_IRQHandler+0x1e8>
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	f003 0308 	and.w	r3, r3, #8
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d023      	beq.n	8008208 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	681a      	ldr	r2, [r3, #0]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f022 020e 	bic.w	r2, r2, #14
 80081ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081d8:	2101      	movs	r1, #1
 80081da:	fa01 f202 	lsl.w	r2, r1, r2
 80081de:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2201      	movs	r2, #1
 80081ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d004      	beq.n	8008208 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	4798      	blx	r3
    }
  }
  return;
 8008206:	bf00      	nop
 8008208:	bf00      	nop
}
 800820a:	3710      	adds	r7, #16
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}
 8008210:	40020008 	.word	0x40020008
 8008214:	4002001c 	.word	0x4002001c
 8008218:	40020030 	.word	0x40020030
 800821c:	40020044 	.word	0x40020044
 8008220:	40020058 	.word	0x40020058
 8008224:	4002006c 	.word	0x4002006c
 8008228:	40020000 	.word	0x40020000

0800822c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800822c:	b480      	push	{r7}
 800822e:	b085      	sub	sp, #20
 8008230:	af00      	add	r7, sp, #0
 8008232:	60f8      	str	r0, [r7, #12]
 8008234:	60b9      	str	r1, [r7, #8]
 8008236:	607a      	str	r2, [r7, #4]
 8008238:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008242:	2101      	movs	r1, #1
 8008244:	fa01 f202 	lsl.w	r2, r1, r2
 8008248:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	683a      	ldr	r2, [r7, #0]
 8008250:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	685b      	ldr	r3, [r3, #4]
 8008256:	2b10      	cmp	r3, #16
 8008258:	d108      	bne.n	800826c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	68ba      	ldr	r2, [r7, #8]
 8008268:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800826a:	e007      	b.n	800827c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	68ba      	ldr	r2, [r7, #8]
 8008272:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	687a      	ldr	r2, [r7, #4]
 800827a:	60da      	str	r2, [r3, #12]
}
 800827c:	bf00      	nop
 800827e:	3714      	adds	r7, #20
 8008280:	46bd      	mov	sp, r7
 8008282:	bc80      	pop	{r7}
 8008284:	4770      	bx	lr
	...

08008288 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8008288:	b480      	push	{r7}
 800828a:	b083      	sub	sp, #12
 800828c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800828e:	2300      	movs	r3, #0
 8008290:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8008292:	4b0d      	ldr	r3, [pc, #52]	; (80082c8 <HAL_FLASH_Unlock+0x40>)
 8008294:	691b      	ldr	r3, [r3, #16]
 8008296:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800829a:	2b00      	cmp	r3, #0
 800829c:	d00d      	beq.n	80082ba <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800829e:	4b0a      	ldr	r3, [pc, #40]	; (80082c8 <HAL_FLASH_Unlock+0x40>)
 80082a0:	4a0a      	ldr	r2, [pc, #40]	; (80082cc <HAL_FLASH_Unlock+0x44>)
 80082a2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80082a4:	4b08      	ldr	r3, [pc, #32]	; (80082c8 <HAL_FLASH_Unlock+0x40>)
 80082a6:	4a0a      	ldr	r2, [pc, #40]	; (80082d0 <HAL_FLASH_Unlock+0x48>)
 80082a8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80082aa:	4b07      	ldr	r3, [pc, #28]	; (80082c8 <HAL_FLASH_Unlock+0x40>)
 80082ac:	691b      	ldr	r3, [r3, #16]
 80082ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d001      	beq.n	80082ba <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80082b6:	2301      	movs	r3, #1
 80082b8:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80082ba:	79fb      	ldrb	r3, [r7, #7]
}
 80082bc:	4618      	mov	r0, r3
 80082be:	370c      	adds	r7, #12
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bc80      	pop	{r7}
 80082c4:	4770      	bx	lr
 80082c6:	bf00      	nop
 80082c8:	40022000 	.word	0x40022000
 80082cc:	45670123 	.word	0x45670123
 80082d0:	cdef89ab 	.word	0xcdef89ab

080082d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b08b      	sub	sp, #44	; 0x2c
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80082de:	2300      	movs	r3, #0
 80082e0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80082e2:	2300      	movs	r3, #0
 80082e4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80082e6:	e127      	b.n	8008538 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80082e8:	2201      	movs	r2, #1
 80082ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ec:	fa02 f303 	lsl.w	r3, r2, r3
 80082f0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	69fa      	ldr	r2, [r7, #28]
 80082f8:	4013      	ands	r3, r2
 80082fa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80082fc:	69ba      	ldr	r2, [r7, #24]
 80082fe:	69fb      	ldr	r3, [r7, #28]
 8008300:	429a      	cmp	r2, r3
 8008302:	f040 8116 	bne.w	8008532 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	2b12      	cmp	r3, #18
 800830c:	d034      	beq.n	8008378 <HAL_GPIO_Init+0xa4>
 800830e:	2b12      	cmp	r3, #18
 8008310:	d80d      	bhi.n	800832e <HAL_GPIO_Init+0x5a>
 8008312:	2b02      	cmp	r3, #2
 8008314:	d02b      	beq.n	800836e <HAL_GPIO_Init+0x9a>
 8008316:	2b02      	cmp	r3, #2
 8008318:	d804      	bhi.n	8008324 <HAL_GPIO_Init+0x50>
 800831a:	2b00      	cmp	r3, #0
 800831c:	d031      	beq.n	8008382 <HAL_GPIO_Init+0xae>
 800831e:	2b01      	cmp	r3, #1
 8008320:	d01c      	beq.n	800835c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8008322:	e048      	b.n	80083b6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8008324:	2b03      	cmp	r3, #3
 8008326:	d043      	beq.n	80083b0 <HAL_GPIO_Init+0xdc>
 8008328:	2b11      	cmp	r3, #17
 800832a:	d01b      	beq.n	8008364 <HAL_GPIO_Init+0x90>
          break;
 800832c:	e043      	b.n	80083b6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800832e:	4a89      	ldr	r2, [pc, #548]	; (8008554 <HAL_GPIO_Init+0x280>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d026      	beq.n	8008382 <HAL_GPIO_Init+0xae>
 8008334:	4a87      	ldr	r2, [pc, #540]	; (8008554 <HAL_GPIO_Init+0x280>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d806      	bhi.n	8008348 <HAL_GPIO_Init+0x74>
 800833a:	4a87      	ldr	r2, [pc, #540]	; (8008558 <HAL_GPIO_Init+0x284>)
 800833c:	4293      	cmp	r3, r2
 800833e:	d020      	beq.n	8008382 <HAL_GPIO_Init+0xae>
 8008340:	4a86      	ldr	r2, [pc, #536]	; (800855c <HAL_GPIO_Init+0x288>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d01d      	beq.n	8008382 <HAL_GPIO_Init+0xae>
          break;
 8008346:	e036      	b.n	80083b6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8008348:	4a85      	ldr	r2, [pc, #532]	; (8008560 <HAL_GPIO_Init+0x28c>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d019      	beq.n	8008382 <HAL_GPIO_Init+0xae>
 800834e:	4a85      	ldr	r2, [pc, #532]	; (8008564 <HAL_GPIO_Init+0x290>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d016      	beq.n	8008382 <HAL_GPIO_Init+0xae>
 8008354:	4a84      	ldr	r2, [pc, #528]	; (8008568 <HAL_GPIO_Init+0x294>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d013      	beq.n	8008382 <HAL_GPIO_Init+0xae>
          break;
 800835a:	e02c      	b.n	80083b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	68db      	ldr	r3, [r3, #12]
 8008360:	623b      	str	r3, [r7, #32]
          break;
 8008362:	e028      	b.n	80083b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	68db      	ldr	r3, [r3, #12]
 8008368:	3304      	adds	r3, #4
 800836a:	623b      	str	r3, [r7, #32]
          break;
 800836c:	e023      	b.n	80083b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	68db      	ldr	r3, [r3, #12]
 8008372:	3308      	adds	r3, #8
 8008374:	623b      	str	r3, [r7, #32]
          break;
 8008376:	e01e      	b.n	80083b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	68db      	ldr	r3, [r3, #12]
 800837c:	330c      	adds	r3, #12
 800837e:	623b      	str	r3, [r7, #32]
          break;
 8008380:	e019      	b.n	80083b6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d102      	bne.n	8008390 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800838a:	2304      	movs	r3, #4
 800838c:	623b      	str	r3, [r7, #32]
          break;
 800838e:	e012      	b.n	80083b6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	689b      	ldr	r3, [r3, #8]
 8008394:	2b01      	cmp	r3, #1
 8008396:	d105      	bne.n	80083a4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8008398:	2308      	movs	r3, #8
 800839a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	69fa      	ldr	r2, [r7, #28]
 80083a0:	611a      	str	r2, [r3, #16]
          break;
 80083a2:	e008      	b.n	80083b6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80083a4:	2308      	movs	r3, #8
 80083a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	69fa      	ldr	r2, [r7, #28]
 80083ac:	615a      	str	r2, [r3, #20]
          break;
 80083ae:	e002      	b.n	80083b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80083b0:	2300      	movs	r3, #0
 80083b2:	623b      	str	r3, [r7, #32]
          break;
 80083b4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80083b6:	69bb      	ldr	r3, [r7, #24]
 80083b8:	2bff      	cmp	r3, #255	; 0xff
 80083ba:	d801      	bhi.n	80083c0 <HAL_GPIO_Init+0xec>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	e001      	b.n	80083c4 <HAL_GPIO_Init+0xf0>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	3304      	adds	r3, #4
 80083c4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80083c6:	69bb      	ldr	r3, [r7, #24]
 80083c8:	2bff      	cmp	r3, #255	; 0xff
 80083ca:	d802      	bhi.n	80083d2 <HAL_GPIO_Init+0xfe>
 80083cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	e002      	b.n	80083d8 <HAL_GPIO_Init+0x104>
 80083d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d4:	3b08      	subs	r3, #8
 80083d6:	009b      	lsls	r3, r3, #2
 80083d8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	681a      	ldr	r2, [r3, #0]
 80083de:	210f      	movs	r1, #15
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	fa01 f303 	lsl.w	r3, r1, r3
 80083e6:	43db      	mvns	r3, r3
 80083e8:	401a      	ands	r2, r3
 80083ea:	6a39      	ldr	r1, [r7, #32]
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	fa01 f303 	lsl.w	r3, r1, r3
 80083f2:	431a      	orrs	r2, r3
 80083f4:	697b      	ldr	r3, [r7, #20]
 80083f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008400:	2b00      	cmp	r3, #0
 8008402:	f000 8096 	beq.w	8008532 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8008406:	4b59      	ldr	r3, [pc, #356]	; (800856c <HAL_GPIO_Init+0x298>)
 8008408:	699b      	ldr	r3, [r3, #24]
 800840a:	4a58      	ldr	r2, [pc, #352]	; (800856c <HAL_GPIO_Init+0x298>)
 800840c:	f043 0301 	orr.w	r3, r3, #1
 8008410:	6193      	str	r3, [r2, #24]
 8008412:	4b56      	ldr	r3, [pc, #344]	; (800856c <HAL_GPIO_Init+0x298>)
 8008414:	699b      	ldr	r3, [r3, #24]
 8008416:	f003 0301 	and.w	r3, r3, #1
 800841a:	60bb      	str	r3, [r7, #8]
 800841c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800841e:	4a54      	ldr	r2, [pc, #336]	; (8008570 <HAL_GPIO_Init+0x29c>)
 8008420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008422:	089b      	lsrs	r3, r3, #2
 8008424:	3302      	adds	r3, #2
 8008426:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800842a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800842c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800842e:	f003 0303 	and.w	r3, r3, #3
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	220f      	movs	r2, #15
 8008436:	fa02 f303 	lsl.w	r3, r2, r3
 800843a:	43db      	mvns	r3, r3
 800843c:	68fa      	ldr	r2, [r7, #12]
 800843e:	4013      	ands	r3, r2
 8008440:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	4a4b      	ldr	r2, [pc, #300]	; (8008574 <HAL_GPIO_Init+0x2a0>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d013      	beq.n	8008472 <HAL_GPIO_Init+0x19e>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	4a4a      	ldr	r2, [pc, #296]	; (8008578 <HAL_GPIO_Init+0x2a4>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d00d      	beq.n	800846e <HAL_GPIO_Init+0x19a>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	4a49      	ldr	r2, [pc, #292]	; (800857c <HAL_GPIO_Init+0x2a8>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d007      	beq.n	800846a <HAL_GPIO_Init+0x196>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	4a48      	ldr	r2, [pc, #288]	; (8008580 <HAL_GPIO_Init+0x2ac>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d101      	bne.n	8008466 <HAL_GPIO_Init+0x192>
 8008462:	2303      	movs	r3, #3
 8008464:	e006      	b.n	8008474 <HAL_GPIO_Init+0x1a0>
 8008466:	2304      	movs	r3, #4
 8008468:	e004      	b.n	8008474 <HAL_GPIO_Init+0x1a0>
 800846a:	2302      	movs	r3, #2
 800846c:	e002      	b.n	8008474 <HAL_GPIO_Init+0x1a0>
 800846e:	2301      	movs	r3, #1
 8008470:	e000      	b.n	8008474 <HAL_GPIO_Init+0x1a0>
 8008472:	2300      	movs	r3, #0
 8008474:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008476:	f002 0203 	and.w	r2, r2, #3
 800847a:	0092      	lsls	r2, r2, #2
 800847c:	4093      	lsls	r3, r2
 800847e:	68fa      	ldr	r2, [r7, #12]
 8008480:	4313      	orrs	r3, r2
 8008482:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8008484:	493a      	ldr	r1, [pc, #232]	; (8008570 <HAL_GPIO_Init+0x29c>)
 8008486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008488:	089b      	lsrs	r3, r3, #2
 800848a:	3302      	adds	r3, #2
 800848c:	68fa      	ldr	r2, [r7, #12]
 800848e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	685b      	ldr	r3, [r3, #4]
 8008496:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800849a:	2b00      	cmp	r3, #0
 800849c:	d006      	beq.n	80084ac <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800849e:	4b39      	ldr	r3, [pc, #228]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 80084a0:	681a      	ldr	r2, [r3, #0]
 80084a2:	4938      	ldr	r1, [pc, #224]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 80084a4:	69bb      	ldr	r3, [r7, #24]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	600b      	str	r3, [r1, #0]
 80084aa:	e006      	b.n	80084ba <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80084ac:	4b35      	ldr	r3, [pc, #212]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	69bb      	ldr	r3, [r7, #24]
 80084b2:	43db      	mvns	r3, r3
 80084b4:	4933      	ldr	r1, [pc, #204]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 80084b6:	4013      	ands	r3, r2
 80084b8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d006      	beq.n	80084d4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80084c6:	4b2f      	ldr	r3, [pc, #188]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 80084c8:	685a      	ldr	r2, [r3, #4]
 80084ca:	492e      	ldr	r1, [pc, #184]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 80084cc:	69bb      	ldr	r3, [r7, #24]
 80084ce:	4313      	orrs	r3, r2
 80084d0:	604b      	str	r3, [r1, #4]
 80084d2:	e006      	b.n	80084e2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80084d4:	4b2b      	ldr	r3, [pc, #172]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 80084d6:	685a      	ldr	r2, [r3, #4]
 80084d8:	69bb      	ldr	r3, [r7, #24]
 80084da:	43db      	mvns	r3, r3
 80084dc:	4929      	ldr	r1, [pc, #164]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 80084de:	4013      	ands	r3, r2
 80084e0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d006      	beq.n	80084fc <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80084ee:	4b25      	ldr	r3, [pc, #148]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 80084f0:	689a      	ldr	r2, [r3, #8]
 80084f2:	4924      	ldr	r1, [pc, #144]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 80084f4:	69bb      	ldr	r3, [r7, #24]
 80084f6:	4313      	orrs	r3, r2
 80084f8:	608b      	str	r3, [r1, #8]
 80084fa:	e006      	b.n	800850a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80084fc:	4b21      	ldr	r3, [pc, #132]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 80084fe:	689a      	ldr	r2, [r3, #8]
 8008500:	69bb      	ldr	r3, [r7, #24]
 8008502:	43db      	mvns	r3, r3
 8008504:	491f      	ldr	r1, [pc, #124]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 8008506:	4013      	ands	r3, r2
 8008508:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008512:	2b00      	cmp	r3, #0
 8008514:	d006      	beq.n	8008524 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8008516:	4b1b      	ldr	r3, [pc, #108]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 8008518:	68da      	ldr	r2, [r3, #12]
 800851a:	491a      	ldr	r1, [pc, #104]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 800851c:	69bb      	ldr	r3, [r7, #24]
 800851e:	4313      	orrs	r3, r2
 8008520:	60cb      	str	r3, [r1, #12]
 8008522:	e006      	b.n	8008532 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8008524:	4b17      	ldr	r3, [pc, #92]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 8008526:	68da      	ldr	r2, [r3, #12]
 8008528:	69bb      	ldr	r3, [r7, #24]
 800852a:	43db      	mvns	r3, r3
 800852c:	4915      	ldr	r1, [pc, #84]	; (8008584 <HAL_GPIO_Init+0x2b0>)
 800852e:	4013      	ands	r3, r2
 8008530:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8008532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008534:	3301      	adds	r3, #1
 8008536:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	681a      	ldr	r2, [r3, #0]
 800853c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800853e:	fa22 f303 	lsr.w	r3, r2, r3
 8008542:	2b00      	cmp	r3, #0
 8008544:	f47f aed0 	bne.w	80082e8 <HAL_GPIO_Init+0x14>
  }
}
 8008548:	bf00      	nop
 800854a:	372c      	adds	r7, #44	; 0x2c
 800854c:	46bd      	mov	sp, r7
 800854e:	bc80      	pop	{r7}
 8008550:	4770      	bx	lr
 8008552:	bf00      	nop
 8008554:	10210000 	.word	0x10210000
 8008558:	10110000 	.word	0x10110000
 800855c:	10120000 	.word	0x10120000
 8008560:	10310000 	.word	0x10310000
 8008564:	10320000 	.word	0x10320000
 8008568:	10220000 	.word	0x10220000
 800856c:	40021000 	.word	0x40021000
 8008570:	40010000 	.word	0x40010000
 8008574:	40010800 	.word	0x40010800
 8008578:	40010c00 	.word	0x40010c00
 800857c:	40011000 	.word	0x40011000
 8008580:	40011400 	.word	0x40011400
 8008584:	40010400 	.word	0x40010400

08008588 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008588:	b480      	push	{r7}
 800858a:	b085      	sub	sp, #20
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	460b      	mov	r3, r1
 8008592:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	689a      	ldr	r2, [r3, #8]
 8008598:	887b      	ldrh	r3, [r7, #2]
 800859a:	4013      	ands	r3, r2
 800859c:	2b00      	cmp	r3, #0
 800859e:	d002      	beq.n	80085a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80085a0:	2301      	movs	r3, #1
 80085a2:	73fb      	strb	r3, [r7, #15]
 80085a4:	e001      	b.n	80085aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80085a6:	2300      	movs	r3, #0
 80085a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80085aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3714      	adds	r7, #20
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bc80      	pop	{r7}
 80085b4:	4770      	bx	lr

080085b6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80085b6:	b480      	push	{r7}
 80085b8:	b083      	sub	sp, #12
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	6078      	str	r0, [r7, #4]
 80085be:	460b      	mov	r3, r1
 80085c0:	807b      	strh	r3, [r7, #2]
 80085c2:	4613      	mov	r3, r2
 80085c4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80085c6:	787b      	ldrb	r3, [r7, #1]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d003      	beq.n	80085d4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80085cc:	887a      	ldrh	r2, [r7, #2]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80085d2:	e003      	b.n	80085dc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80085d4:	887b      	ldrh	r3, [r7, #2]
 80085d6:	041a      	lsls	r2, r3, #16
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	611a      	str	r2, [r3, #16]
}
 80085dc:	bf00      	nop
 80085de:	370c      	adds	r7, #12
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bc80      	pop	{r7}
 80085e4:	4770      	bx	lr

080085e6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80085e6:	b480      	push	{r7}
 80085e8:	b083      	sub	sp, #12
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	6078      	str	r0, [r7, #4]
 80085ee:	460b      	mov	r3, r1
 80085f0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	68da      	ldr	r2, [r3, #12]
 80085f6:	887b      	ldrh	r3, [r7, #2]
 80085f8:	4013      	ands	r3, r2
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d003      	beq.n	8008606 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80085fe:	887a      	ldrh	r2, [r7, #2]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8008604:	e002      	b.n	800860c <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008606:	887a      	ldrh	r2, [r7, #2]
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	611a      	str	r2, [r3, #16]
}
 800860c:	bf00      	nop
 800860e:	370c      	adds	r7, #12
 8008610:	46bd      	mov	sp, r7
 8008612:	bc80      	pop	{r7}
 8008614:	4770      	bx	lr
	...

08008618 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b084      	sub	sp, #16
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d101      	bne.n	800862a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008626:	2301      	movs	r3, #1
 8008628:	e10f      	b.n	800884a <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008630:	b2db      	uxtb	r3, r3
 8008632:	2b00      	cmp	r3, #0
 8008634:	d106      	bne.n	8008644 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2200      	movs	r2, #0
 800863a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f7f9 fed2 	bl	80023e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2224      	movs	r2, #36	; 0x24
 8008648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	681a      	ldr	r2, [r3, #0]
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f022 0201 	bic.w	r2, r2, #1
 800865a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800865c:	f001 f93e 	bl	80098dc <HAL_RCC_GetPCLK1Freq>
 8008660:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	4a7b      	ldr	r2, [pc, #492]	; (8008854 <HAL_I2C_Init+0x23c>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d807      	bhi.n	800867c <HAL_I2C_Init+0x64>
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	4a7a      	ldr	r2, [pc, #488]	; (8008858 <HAL_I2C_Init+0x240>)
 8008670:	4293      	cmp	r3, r2
 8008672:	bf94      	ite	ls
 8008674:	2301      	movls	r3, #1
 8008676:	2300      	movhi	r3, #0
 8008678:	b2db      	uxtb	r3, r3
 800867a:	e006      	b.n	800868a <HAL_I2C_Init+0x72>
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	4a77      	ldr	r2, [pc, #476]	; (800885c <HAL_I2C_Init+0x244>)
 8008680:	4293      	cmp	r3, r2
 8008682:	bf94      	ite	ls
 8008684:	2301      	movls	r3, #1
 8008686:	2300      	movhi	r3, #0
 8008688:	b2db      	uxtb	r3, r3
 800868a:	2b00      	cmp	r3, #0
 800868c:	d001      	beq.n	8008692 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800868e:	2301      	movs	r3, #1
 8008690:	e0db      	b.n	800884a <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	4a72      	ldr	r2, [pc, #456]	; (8008860 <HAL_I2C_Init+0x248>)
 8008696:	fba2 2303 	umull	r2, r3, r2, r3
 800869a:	0c9b      	lsrs	r3, r3, #18
 800869c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	68ba      	ldr	r2, [r7, #8]
 80086ae:	430a      	orrs	r2, r1
 80086b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	6a1b      	ldr	r3, [r3, #32]
 80086b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	4a64      	ldr	r2, [pc, #400]	; (8008854 <HAL_I2C_Init+0x23c>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d802      	bhi.n	80086cc <HAL_I2C_Init+0xb4>
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	3301      	adds	r3, #1
 80086ca:	e009      	b.n	80086e0 <HAL_I2C_Init+0xc8>
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80086d2:	fb02 f303 	mul.w	r3, r2, r3
 80086d6:	4a63      	ldr	r2, [pc, #396]	; (8008864 <HAL_I2C_Init+0x24c>)
 80086d8:	fba2 2303 	umull	r2, r3, r2, r3
 80086dc:	099b      	lsrs	r3, r3, #6
 80086de:	3301      	adds	r3, #1
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	6812      	ldr	r2, [r2, #0]
 80086e4:	430b      	orrs	r3, r1
 80086e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	69db      	ldr	r3, [r3, #28]
 80086ee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80086f2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	4956      	ldr	r1, [pc, #344]	; (8008854 <HAL_I2C_Init+0x23c>)
 80086fc:	428b      	cmp	r3, r1
 80086fe:	d80d      	bhi.n	800871c <HAL_I2C_Init+0x104>
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	1e59      	subs	r1, r3, #1
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	005b      	lsls	r3, r3, #1
 800870a:	fbb1 f3f3 	udiv	r3, r1, r3
 800870e:	3301      	adds	r3, #1
 8008710:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008714:	2b04      	cmp	r3, #4
 8008716:	bf38      	it	cc
 8008718:	2304      	movcc	r3, #4
 800871a:	e04f      	b.n	80087bc <HAL_I2C_Init+0x1a4>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	689b      	ldr	r3, [r3, #8]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d111      	bne.n	8008748 <HAL_I2C_Init+0x130>
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	1e58      	subs	r0, r3, #1
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6859      	ldr	r1, [r3, #4]
 800872c:	460b      	mov	r3, r1
 800872e:	005b      	lsls	r3, r3, #1
 8008730:	440b      	add	r3, r1
 8008732:	fbb0 f3f3 	udiv	r3, r0, r3
 8008736:	3301      	adds	r3, #1
 8008738:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800873c:	2b00      	cmp	r3, #0
 800873e:	bf0c      	ite	eq
 8008740:	2301      	moveq	r3, #1
 8008742:	2300      	movne	r3, #0
 8008744:	b2db      	uxtb	r3, r3
 8008746:	e012      	b.n	800876e <HAL_I2C_Init+0x156>
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	1e58      	subs	r0, r3, #1
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6859      	ldr	r1, [r3, #4]
 8008750:	460b      	mov	r3, r1
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	440b      	add	r3, r1
 8008756:	0099      	lsls	r1, r3, #2
 8008758:	440b      	add	r3, r1
 800875a:	fbb0 f3f3 	udiv	r3, r0, r3
 800875e:	3301      	adds	r3, #1
 8008760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008764:	2b00      	cmp	r3, #0
 8008766:	bf0c      	ite	eq
 8008768:	2301      	moveq	r3, #1
 800876a:	2300      	movne	r3, #0
 800876c:	b2db      	uxtb	r3, r3
 800876e:	2b00      	cmp	r3, #0
 8008770:	d001      	beq.n	8008776 <HAL_I2C_Init+0x15e>
 8008772:	2301      	movs	r3, #1
 8008774:	e022      	b.n	80087bc <HAL_I2C_Init+0x1a4>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	689b      	ldr	r3, [r3, #8]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d10e      	bne.n	800879c <HAL_I2C_Init+0x184>
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	1e58      	subs	r0, r3, #1
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6859      	ldr	r1, [r3, #4]
 8008786:	460b      	mov	r3, r1
 8008788:	005b      	lsls	r3, r3, #1
 800878a:	440b      	add	r3, r1
 800878c:	fbb0 f3f3 	udiv	r3, r0, r3
 8008790:	3301      	adds	r3, #1
 8008792:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008796:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800879a:	e00f      	b.n	80087bc <HAL_I2C_Init+0x1a4>
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	1e58      	subs	r0, r3, #1
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6859      	ldr	r1, [r3, #4]
 80087a4:	460b      	mov	r3, r1
 80087a6:	009b      	lsls	r3, r3, #2
 80087a8:	440b      	add	r3, r1
 80087aa:	0099      	lsls	r1, r3, #2
 80087ac:	440b      	add	r3, r1
 80087ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80087b2:	3301      	adds	r3, #1
 80087b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80087bc:	6879      	ldr	r1, [r7, #4]
 80087be:	6809      	ldr	r1, [r1, #0]
 80087c0:	4313      	orrs	r3, r2
 80087c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	69da      	ldr	r2, [r3, #28]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6a1b      	ldr	r3, [r3, #32]
 80087d6:	431a      	orrs	r2, r3
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	430a      	orrs	r2, r1
 80087de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	689b      	ldr	r3, [r3, #8]
 80087e6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80087ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80087ee:	687a      	ldr	r2, [r7, #4]
 80087f0:	6911      	ldr	r1, [r2, #16]
 80087f2:	687a      	ldr	r2, [r7, #4]
 80087f4:	68d2      	ldr	r2, [r2, #12]
 80087f6:	4311      	orrs	r1, r2
 80087f8:	687a      	ldr	r2, [r7, #4]
 80087fa:	6812      	ldr	r2, [r2, #0]
 80087fc:	430b      	orrs	r3, r1
 80087fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	68db      	ldr	r3, [r3, #12]
 8008806:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	695a      	ldr	r2, [r3, #20]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	699b      	ldr	r3, [r3, #24]
 8008812:	431a      	orrs	r2, r3
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	430a      	orrs	r2, r1
 800881a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	681a      	ldr	r2, [r3, #0]
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f042 0201 	orr.w	r2, r2, #1
 800882a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2220      	movs	r2, #32
 8008836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2200      	movs	r2, #0
 800883e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2200      	movs	r2, #0
 8008844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008848:	2300      	movs	r3, #0
}
 800884a:	4618      	mov	r0, r3
 800884c:	3710      	adds	r7, #16
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
 8008852:	bf00      	nop
 8008854:	000186a0 	.word	0x000186a0
 8008858:	001e847f 	.word	0x001e847f
 800885c:	003d08ff 	.word	0x003d08ff
 8008860:	431bde83 	.word	0x431bde83
 8008864:	10624dd3 	.word	0x10624dd3

08008868 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b088      	sub	sp, #32
 800886c:	af02      	add	r7, sp, #8
 800886e:	60f8      	str	r0, [r7, #12]
 8008870:	607a      	str	r2, [r7, #4]
 8008872:	461a      	mov	r2, r3
 8008874:	460b      	mov	r3, r1
 8008876:	817b      	strh	r3, [r7, #10]
 8008878:	4613      	mov	r3, r2
 800887a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800887c:	f7fd ffd2 	bl	8006824 <HAL_GetTick>
 8008880:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008888:	b2db      	uxtb	r3, r3
 800888a:	2b20      	cmp	r3, #32
 800888c:	f040 80e0 	bne.w	8008a50 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008890:	697b      	ldr	r3, [r7, #20]
 8008892:	9300      	str	r3, [sp, #0]
 8008894:	2319      	movs	r3, #25
 8008896:	2201      	movs	r2, #1
 8008898:	4970      	ldr	r1, [pc, #448]	; (8008a5c <HAL_I2C_Master_Transmit+0x1f4>)
 800889a:	68f8      	ldr	r0, [r7, #12]
 800889c:	f000 fa7a 	bl	8008d94 <I2C_WaitOnFlagUntilTimeout>
 80088a0:	4603      	mov	r3, r0
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d001      	beq.n	80088aa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80088a6:	2302      	movs	r3, #2
 80088a8:	e0d3      	b.n	8008a52 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	d101      	bne.n	80088b8 <HAL_I2C_Master_Transmit+0x50>
 80088b4:	2302      	movs	r3, #2
 80088b6:	e0cc      	b.n	8008a52 <HAL_I2C_Master_Transmit+0x1ea>
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	2201      	movs	r2, #1
 80088bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f003 0301 	and.w	r3, r3, #1
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	d007      	beq.n	80088de <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	681a      	ldr	r2, [r3, #0]
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f042 0201 	orr.w	r2, r2, #1
 80088dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	681a      	ldr	r2, [r3, #0]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80088ec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2221      	movs	r2, #33	; 0x21
 80088f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2210      	movs	r2, #16
 80088fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2200      	movs	r2, #0
 8008902:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	893a      	ldrh	r2, [r7, #8]
 800890e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008914:	b29a      	uxth	r2, r3
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	4a50      	ldr	r2, [pc, #320]	; (8008a60 <HAL_I2C_Master_Transmit+0x1f8>)
 800891e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008920:	8979      	ldrh	r1, [r7, #10]
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	6a3a      	ldr	r2, [r7, #32]
 8008926:	68f8      	ldr	r0, [r7, #12]
 8008928:	f000 f9be 	bl	8008ca8 <I2C_MasterRequestWrite>
 800892c:	4603      	mov	r3, r0
 800892e:	2b00      	cmp	r3, #0
 8008930:	d001      	beq.n	8008936 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8008932:	2301      	movs	r3, #1
 8008934:	e08d      	b.n	8008a52 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008936:	2300      	movs	r3, #0
 8008938:	613b      	str	r3, [r7, #16]
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	695b      	ldr	r3, [r3, #20]
 8008940:	613b      	str	r3, [r7, #16]
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	699b      	ldr	r3, [r3, #24]
 8008948:	613b      	str	r3, [r7, #16]
 800894a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800894c:	e066      	b.n	8008a1c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800894e:	697a      	ldr	r2, [r7, #20]
 8008950:	6a39      	ldr	r1, [r7, #32]
 8008952:	68f8      	ldr	r0, [r7, #12]
 8008954:	f000 faf4 	bl	8008f40 <I2C_WaitOnTXEFlagUntilTimeout>
 8008958:	4603      	mov	r3, r0
 800895a:	2b00      	cmp	r3, #0
 800895c:	d00d      	beq.n	800897a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008962:	2b04      	cmp	r3, #4
 8008964:	d107      	bne.n	8008976 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	681a      	ldr	r2, [r3, #0]
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008974:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008976:	2301      	movs	r3, #1
 8008978:	e06b      	b.n	8008a52 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800897e:	781a      	ldrb	r2, [r3, #0]
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800898a:	1c5a      	adds	r2, r3, #1
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008994:	b29b      	uxth	r3, r3
 8008996:	3b01      	subs	r3, #1
 8008998:	b29a      	uxth	r2, r3
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089a2:	3b01      	subs	r3, #1
 80089a4:	b29a      	uxth	r2, r3
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	695b      	ldr	r3, [r3, #20]
 80089b0:	f003 0304 	and.w	r3, r3, #4
 80089b4:	2b04      	cmp	r3, #4
 80089b6:	d11b      	bne.n	80089f0 <HAL_I2C_Master_Transmit+0x188>
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d017      	beq.n	80089f0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089c4:	781a      	ldrb	r2, [r3, #0]
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089d0:	1c5a      	adds	r2, r3, #1
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089da:	b29b      	uxth	r3, r3
 80089dc:	3b01      	subs	r3, #1
 80089de:	b29a      	uxth	r2, r3
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089e8:	3b01      	subs	r3, #1
 80089ea:	b29a      	uxth	r2, r3
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80089f0:	697a      	ldr	r2, [r7, #20]
 80089f2:	6a39      	ldr	r1, [r7, #32]
 80089f4:	68f8      	ldr	r0, [r7, #12]
 80089f6:	f000 fae4 	bl	8008fc2 <I2C_WaitOnBTFFlagUntilTimeout>
 80089fa:	4603      	mov	r3, r0
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d00d      	beq.n	8008a1c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a04:	2b04      	cmp	r3, #4
 8008a06:	d107      	bne.n	8008a18 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	681a      	ldr	r2, [r3, #0]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a16:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008a18:	2301      	movs	r3, #1
 8008a1a:	e01a      	b.n	8008a52 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d194      	bne.n	800894e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	681a      	ldr	r2, [r3, #0]
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2220      	movs	r2, #32
 8008a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2200      	movs	r2, #0
 8008a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	e000      	b.n	8008a52 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008a50:	2302      	movs	r3, #2
  }
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3718      	adds	r7, #24
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}
 8008a5a:	bf00      	nop
 8008a5c:	00100002 	.word	0x00100002
 8008a60:	ffff0000 	.word	0xffff0000

08008a64 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b08a      	sub	sp, #40	; 0x28
 8008a68:	af02      	add	r7, sp, #8
 8008a6a:	60f8      	str	r0, [r7, #12]
 8008a6c:	607a      	str	r2, [r7, #4]
 8008a6e:	603b      	str	r3, [r7, #0]
 8008a70:	460b      	mov	r3, r1
 8008a72:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8008a74:	f7fd fed6 	bl	8006824 <HAL_GetTick>
 8008a78:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a84:	b2db      	uxtb	r3, r3
 8008a86:	2b20      	cmp	r3, #32
 8008a88:	f040 8105 	bne.w	8008c96 <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008a8c:	69fb      	ldr	r3, [r7, #28]
 8008a8e:	9300      	str	r3, [sp, #0]
 8008a90:	2319      	movs	r3, #25
 8008a92:	2201      	movs	r2, #1
 8008a94:	4982      	ldr	r1, [pc, #520]	; (8008ca0 <HAL_I2C_IsDeviceReady+0x23c>)
 8008a96:	68f8      	ldr	r0, [r7, #12]
 8008a98:	f000 f97c 	bl	8008d94 <I2C_WaitOnFlagUntilTimeout>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d001      	beq.n	8008aa6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8008aa2:	2302      	movs	r3, #2
 8008aa4:	e0f8      	b.n	8008c98 <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	d101      	bne.n	8008ab4 <HAL_I2C_IsDeviceReady+0x50>
 8008ab0:	2302      	movs	r3, #2
 8008ab2:	e0f1      	b.n	8008c98 <HAL_I2C_IsDeviceReady+0x234>
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f003 0301 	and.w	r3, r3, #1
 8008ac6:	2b01      	cmp	r3, #1
 8008ac8:	d007      	beq.n	8008ada <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	681a      	ldr	r2, [r3, #0]
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f042 0201 	orr.w	r2, r2, #1
 8008ad8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	681a      	ldr	r2, [r3, #0]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008ae8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	2224      	movs	r2, #36	; 0x24
 8008aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2200      	movs	r2, #0
 8008af6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	4a6a      	ldr	r2, [pc, #424]	; (8008ca4 <HAL_I2C_IsDeviceReady+0x240>)
 8008afc:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	681a      	ldr	r2, [r3, #0]
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b0c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8008b0e:	69fb      	ldr	r3, [r7, #28]
 8008b10:	9300      	str	r3, [sp, #0]
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	2200      	movs	r2, #0
 8008b16:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008b1a:	68f8      	ldr	r0, [r7, #12]
 8008b1c:	f000 f93a 	bl	8008d94 <I2C_WaitOnFlagUntilTimeout>
 8008b20:	4603      	mov	r3, r0
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d001      	beq.n	8008b2a <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 8008b26:	2301      	movs	r3, #1
 8008b28:	e0b6      	b.n	8008c98 <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008b2a:	897b      	ldrh	r3, [r7, #10]
 8008b2c:	b2db      	uxtb	r3, r3
 8008b2e:	461a      	mov	r2, r3
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008b38:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8008b3a:	f7fd fe73 	bl	8006824 <HAL_GetTick>
 8008b3e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	695b      	ldr	r3, [r3, #20]
 8008b46:	f003 0302 	and.w	r3, r3, #2
 8008b4a:	2b02      	cmp	r3, #2
 8008b4c:	bf0c      	ite	eq
 8008b4e:	2301      	moveq	r3, #1
 8008b50:	2300      	movne	r3, #0
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	695b      	ldr	r3, [r3, #20]
 8008b5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b64:	bf0c      	ite	eq
 8008b66:	2301      	moveq	r3, #1
 8008b68:	2300      	movne	r3, #0
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008b6e:	e025      	b.n	8008bbc <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008b70:	f7fd fe58 	bl	8006824 <HAL_GetTick>
 8008b74:	4602      	mov	r2, r0
 8008b76:	69fb      	ldr	r3, [r7, #28]
 8008b78:	1ad3      	subs	r3, r2, r3
 8008b7a:	683a      	ldr	r2, [r7, #0]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d302      	bcc.n	8008b86 <HAL_I2C_IsDeviceReady+0x122>
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d103      	bne.n	8008b8e <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	22a0      	movs	r2, #160	; 0xa0
 8008b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	695b      	ldr	r3, [r3, #20]
 8008b94:	f003 0302 	and.w	r3, r3, #2
 8008b98:	2b02      	cmp	r3, #2
 8008b9a:	bf0c      	ite	eq
 8008b9c:	2301      	moveq	r3, #1
 8008b9e:	2300      	movne	r3, #0
 8008ba0:	b2db      	uxtb	r3, r3
 8008ba2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	695b      	ldr	r3, [r3, #20]
 8008baa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008bae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bb2:	bf0c      	ite	eq
 8008bb4:	2301      	moveq	r3, #1
 8008bb6:	2300      	movne	r3, #0
 8008bb8:	b2db      	uxtb	r3, r3
 8008bba:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bc2:	b2db      	uxtb	r3, r3
 8008bc4:	2ba0      	cmp	r3, #160	; 0xa0
 8008bc6:	d005      	beq.n	8008bd4 <HAL_I2C_IsDeviceReady+0x170>
 8008bc8:	7dfb      	ldrb	r3, [r7, #23]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d102      	bne.n	8008bd4 <HAL_I2C_IsDeviceReady+0x170>
 8008bce:	7dbb      	ldrb	r3, [r7, #22]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d0cd      	beq.n	8008b70 <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2220      	movs	r2, #32
 8008bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	695b      	ldr	r3, [r3, #20]
 8008be2:	f003 0302 	and.w	r3, r3, #2
 8008be6:	2b02      	cmp	r3, #2
 8008be8:	d129      	bne.n	8008c3e <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	681a      	ldr	r2, [r3, #0]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008bf8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	613b      	str	r3, [r7, #16]
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	695b      	ldr	r3, [r3, #20]
 8008c04:	613b      	str	r3, [r7, #16]
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	699b      	ldr	r3, [r3, #24]
 8008c0c:	613b      	str	r3, [r7, #16]
 8008c0e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008c10:	69fb      	ldr	r3, [r7, #28]
 8008c12:	9300      	str	r3, [sp, #0]
 8008c14:	2319      	movs	r3, #25
 8008c16:	2201      	movs	r2, #1
 8008c18:	4921      	ldr	r1, [pc, #132]	; (8008ca0 <HAL_I2C_IsDeviceReady+0x23c>)
 8008c1a:	68f8      	ldr	r0, [r7, #12]
 8008c1c:	f000 f8ba 	bl	8008d94 <I2C_WaitOnFlagUntilTimeout>
 8008c20:	4603      	mov	r3, r0
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d001      	beq.n	8008c2a <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8008c26:	2301      	movs	r3, #1
 8008c28:	e036      	b.n	8008c98 <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2220      	movs	r2, #32
 8008c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	2200      	movs	r2, #0
 8008c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	e02c      	b.n	8008c98 <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	681a      	ldr	r2, [r3, #0]
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c4c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008c56:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	9300      	str	r3, [sp, #0]
 8008c5c:	2319      	movs	r3, #25
 8008c5e:	2201      	movs	r2, #1
 8008c60:	490f      	ldr	r1, [pc, #60]	; (8008ca0 <HAL_I2C_IsDeviceReady+0x23c>)
 8008c62:	68f8      	ldr	r0, [r7, #12]
 8008c64:	f000 f896 	bl	8008d94 <I2C_WaitOnFlagUntilTimeout>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d001      	beq.n	8008c72 <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e012      	b.n	8008c98 <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	3301      	adds	r3, #1
 8008c76:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8008c78:	69ba      	ldr	r2, [r7, #24]
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	f4ff af3e 	bcc.w	8008afe <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2220      	movs	r2, #32
 8008c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008c92:	2301      	movs	r3, #1
 8008c94:	e000      	b.n	8008c98 <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 8008c96:	2302      	movs	r3, #2
  }
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3720      	adds	r7, #32
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}
 8008ca0:	00100002 	.word	0x00100002
 8008ca4:	ffff0000 	.word	0xffff0000

08008ca8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b088      	sub	sp, #32
 8008cac:	af02      	add	r7, sp, #8
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	607a      	str	r2, [r7, #4]
 8008cb2:	603b      	str	r3, [r7, #0]
 8008cb4:	460b      	mov	r3, r1
 8008cb6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cbc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	2b08      	cmp	r3, #8
 8008cc2:	d006      	beq.n	8008cd2 <I2C_MasterRequestWrite+0x2a>
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	2b01      	cmp	r3, #1
 8008cc8:	d003      	beq.n	8008cd2 <I2C_MasterRequestWrite+0x2a>
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008cd0:	d108      	bne.n	8008ce4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	681a      	ldr	r2, [r3, #0]
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008ce0:	601a      	str	r2, [r3, #0]
 8008ce2:	e00b      	b.n	8008cfc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ce8:	2b12      	cmp	r3, #18
 8008cea:	d107      	bne.n	8008cfc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	681a      	ldr	r2, [r3, #0]
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008cfa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	9300      	str	r3, [sp, #0]
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008d08:	68f8      	ldr	r0, [r7, #12]
 8008d0a:	f000 f843 	bl	8008d94 <I2C_WaitOnFlagUntilTimeout>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d001      	beq.n	8008d18 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8008d14:	2301      	movs	r3, #1
 8008d16:	e035      	b.n	8008d84 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	691b      	ldr	r3, [r3, #16]
 8008d1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008d20:	d108      	bne.n	8008d34 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008d22:	897b      	ldrh	r3, [r7, #10]
 8008d24:	b2db      	uxtb	r3, r3
 8008d26:	461a      	mov	r2, r3
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008d30:	611a      	str	r2, [r3, #16]
 8008d32:	e01b      	b.n	8008d6c <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008d34:	897b      	ldrh	r3, [r7, #10]
 8008d36:	11db      	asrs	r3, r3, #7
 8008d38:	b2db      	uxtb	r3, r3
 8008d3a:	f003 0306 	and.w	r3, r3, #6
 8008d3e:	b2db      	uxtb	r3, r3
 8008d40:	f063 030f 	orn	r3, r3, #15
 8008d44:	b2da      	uxtb	r2, r3
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	687a      	ldr	r2, [r7, #4]
 8008d50:	490e      	ldr	r1, [pc, #56]	; (8008d8c <I2C_MasterRequestWrite+0xe4>)
 8008d52:	68f8      	ldr	r0, [r7, #12]
 8008d54:	f000 f875 	bl	8008e42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d001      	beq.n	8008d62 <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8008d5e:	2301      	movs	r3, #1
 8008d60:	e010      	b.n	8008d84 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008d62:	897b      	ldrh	r3, [r7, #10]
 8008d64:	b2da      	uxtb	r2, r3
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	687a      	ldr	r2, [r7, #4]
 8008d70:	4907      	ldr	r1, [pc, #28]	; (8008d90 <I2C_MasterRequestWrite+0xe8>)
 8008d72:	68f8      	ldr	r0, [r7, #12]
 8008d74:	f000 f865 	bl	8008e42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d001      	beq.n	8008d82 <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8008d7e:	2301      	movs	r3, #1
 8008d80:	e000      	b.n	8008d84 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8008d82:	2300      	movs	r3, #0
}
 8008d84:	4618      	mov	r0, r3
 8008d86:	3718      	adds	r7, #24
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}
 8008d8c:	00010008 	.word	0x00010008
 8008d90:	00010002 	.word	0x00010002

08008d94 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b084      	sub	sp, #16
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	60b9      	str	r1, [r7, #8]
 8008d9e:	603b      	str	r3, [r7, #0]
 8008da0:	4613      	mov	r3, r2
 8008da2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008da4:	e025      	b.n	8008df2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dac:	d021      	beq.n	8008df2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008dae:	f7fd fd39 	bl	8006824 <HAL_GetTick>
 8008db2:	4602      	mov	r2, r0
 8008db4:	69bb      	ldr	r3, [r7, #24]
 8008db6:	1ad3      	subs	r3, r2, r3
 8008db8:	683a      	ldr	r2, [r7, #0]
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d302      	bcc.n	8008dc4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d116      	bne.n	8008df2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2220      	movs	r2, #32
 8008dce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dde:	f043 0220 	orr.w	r2, r3, #32
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	2200      	movs	r2, #0
 8008dea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008dee:	2301      	movs	r3, #1
 8008df0:	e023      	b.n	8008e3a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	0c1b      	lsrs	r3, r3, #16
 8008df6:	b2db      	uxtb	r3, r3
 8008df8:	2b01      	cmp	r3, #1
 8008dfa:	d10d      	bne.n	8008e18 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	695b      	ldr	r3, [r3, #20]
 8008e02:	43da      	mvns	r2, r3
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	4013      	ands	r3, r2
 8008e08:	b29b      	uxth	r3, r3
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	bf0c      	ite	eq
 8008e0e:	2301      	moveq	r3, #1
 8008e10:	2300      	movne	r3, #0
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	461a      	mov	r2, r3
 8008e16:	e00c      	b.n	8008e32 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	699b      	ldr	r3, [r3, #24]
 8008e1e:	43da      	mvns	r2, r3
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	4013      	ands	r3, r2
 8008e24:	b29b      	uxth	r3, r3
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	bf0c      	ite	eq
 8008e2a:	2301      	moveq	r3, #1
 8008e2c:	2300      	movne	r3, #0
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	461a      	mov	r2, r3
 8008e32:	79fb      	ldrb	r3, [r7, #7]
 8008e34:	429a      	cmp	r2, r3
 8008e36:	d0b6      	beq.n	8008da6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3710      	adds	r7, #16
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}

08008e42 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008e42:	b580      	push	{r7, lr}
 8008e44:	b084      	sub	sp, #16
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	60f8      	str	r0, [r7, #12]
 8008e4a:	60b9      	str	r1, [r7, #8]
 8008e4c:	607a      	str	r2, [r7, #4]
 8008e4e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008e50:	e051      	b.n	8008ef6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	695b      	ldr	r3, [r3, #20]
 8008e58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e60:	d123      	bne.n	8008eaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	681a      	ldr	r2, [r3, #0]
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e70:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008e7a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2220      	movs	r2, #32
 8008e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e96:	f043 0204 	orr.w	r2, r3, #4
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e046      	b.n	8008f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eb0:	d021      	beq.n	8008ef6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008eb2:	f7fd fcb7 	bl	8006824 <HAL_GetTick>
 8008eb6:	4602      	mov	r2, r0
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	1ad3      	subs	r3, r2, r3
 8008ebc:	687a      	ldr	r2, [r7, #4]
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d302      	bcc.n	8008ec8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d116      	bne.n	8008ef6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	2220      	movs	r2, #32
 8008ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ee2:	f043 0220 	orr.w	r2, r3, #32
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	2200      	movs	r2, #0
 8008eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	e020      	b.n	8008f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	0c1b      	lsrs	r3, r3, #16
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d10c      	bne.n	8008f1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	695b      	ldr	r3, [r3, #20]
 8008f06:	43da      	mvns	r2, r3
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	4013      	ands	r3, r2
 8008f0c:	b29b      	uxth	r3, r3
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	bf14      	ite	ne
 8008f12:	2301      	movne	r3, #1
 8008f14:	2300      	moveq	r3, #0
 8008f16:	b2db      	uxtb	r3, r3
 8008f18:	e00b      	b.n	8008f32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	699b      	ldr	r3, [r3, #24]
 8008f20:	43da      	mvns	r2, r3
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	4013      	ands	r3, r2
 8008f26:	b29b      	uxth	r3, r3
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	bf14      	ite	ne
 8008f2c:	2301      	movne	r3, #1
 8008f2e:	2300      	moveq	r3, #0
 8008f30:	b2db      	uxtb	r3, r3
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d18d      	bne.n	8008e52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008f36:	2300      	movs	r3, #0
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3710      	adds	r7, #16
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}

08008f40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b084      	sub	sp, #16
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	60f8      	str	r0, [r7, #12]
 8008f48:	60b9      	str	r1, [r7, #8]
 8008f4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008f4c:	e02d      	b.n	8008faa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008f4e:	68f8      	ldr	r0, [r7, #12]
 8008f50:	f000 f878 	bl	8009044 <I2C_IsAcknowledgeFailed>
 8008f54:	4603      	mov	r3, r0
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d001      	beq.n	8008f5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	e02d      	b.n	8008fba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f64:	d021      	beq.n	8008faa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f66:	f7fd fc5d 	bl	8006824 <HAL_GetTick>
 8008f6a:	4602      	mov	r2, r0
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	1ad3      	subs	r3, r2, r3
 8008f70:	68ba      	ldr	r2, [r7, #8]
 8008f72:	429a      	cmp	r2, r3
 8008f74:	d302      	bcc.n	8008f7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d116      	bne.n	8008faa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2220      	movs	r2, #32
 8008f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f96:	f043 0220 	orr.w	r2, r3, #32
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	e007      	b.n	8008fba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	695b      	ldr	r3, [r3, #20]
 8008fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fb4:	2b80      	cmp	r3, #128	; 0x80
 8008fb6:	d1ca      	bne.n	8008f4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008fb8:	2300      	movs	r3, #0
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	3710      	adds	r7, #16
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd80      	pop	{r7, pc}

08008fc2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008fc2:	b580      	push	{r7, lr}
 8008fc4:	b084      	sub	sp, #16
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	60f8      	str	r0, [r7, #12]
 8008fca:	60b9      	str	r1, [r7, #8]
 8008fcc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008fce:	e02d      	b.n	800902c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008fd0:	68f8      	ldr	r0, [r7, #12]
 8008fd2:	f000 f837 	bl	8009044 <I2C_IsAcknowledgeFailed>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d001      	beq.n	8008fe0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e02d      	b.n	800903c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fe6:	d021      	beq.n	800902c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fe8:	f7fd fc1c 	bl	8006824 <HAL_GetTick>
 8008fec:	4602      	mov	r2, r0
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	1ad3      	subs	r3, r2, r3
 8008ff2:	68ba      	ldr	r2, [r7, #8]
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d302      	bcc.n	8008ffe <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d116      	bne.n	800902c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2200      	movs	r2, #0
 8009002:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2220      	movs	r2, #32
 8009008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2200      	movs	r2, #0
 8009010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009018:	f043 0220 	orr.w	r2, r3, #32
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	2200      	movs	r2, #0
 8009024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009028:	2301      	movs	r3, #1
 800902a:	e007      	b.n	800903c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	695b      	ldr	r3, [r3, #20]
 8009032:	f003 0304 	and.w	r3, r3, #4
 8009036:	2b04      	cmp	r3, #4
 8009038:	d1ca      	bne.n	8008fd0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800903a:	2300      	movs	r3, #0
}
 800903c:	4618      	mov	r0, r3
 800903e:	3710      	adds	r7, #16
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}

08009044 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009044:	b480      	push	{r7}
 8009046:	b083      	sub	sp, #12
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	695b      	ldr	r3, [r3, #20]
 8009052:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009056:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800905a:	d11b      	bne.n	8009094 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009064:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2220      	movs	r2, #32
 8009070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2200      	movs	r2, #0
 8009078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009080:	f043 0204 	orr.w	r2, r3, #4
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2200      	movs	r2, #0
 800908c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009090:	2301      	movs	r3, #1
 8009092:	e000      	b.n	8009096 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009094:	2300      	movs	r3, #0
}
 8009096:	4618      	mov	r0, r3
 8009098:	370c      	adds	r7, #12
 800909a:	46bd      	mov	sp, r7
 800909c:	bc80      	pop	{r7}
 800909e:	4770      	bx	lr

080090a0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b084      	sub	sp, #16
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d101      	bne.n	80090b2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	e02b      	b.n	800910a <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80090ba:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing 0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f245 5255 	movw	r2, #21845	; 0x5555
 80090c4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	687a      	ldr	r2, [r7, #4]
 80090cc:	6852      	ldr	r2, [r2, #4]
 80090ce:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	687a      	ldr	r2, [r7, #4]
 80090d6:	6892      	ldr	r2, [r2, #8]
 80090d8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80090da:	f7fd fba3 	bl	8006824 <HAL_GetTick>
 80090de:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != RESET)
 80090e0:	e008      	b.n	80090f4 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80090e2:	f7fd fb9f 	bl	8006824 <HAL_GetTick>
 80090e6:	4602      	mov	r2, r0
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	1ad3      	subs	r3, r2, r3
 80090ec:	2b30      	cmp	r3, #48	; 0x30
 80090ee:	d901      	bls.n	80090f4 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 80090f0:	2303      	movs	r3, #3
 80090f2:	e00a      	b.n	800910a <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != RESET)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	68db      	ldr	r3, [r3, #12]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d1f1      	bne.n	80090e2 <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8009106:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009108:	2300      	movs	r3, #0
}
 800910a:	4618      	mov	r0, r3
 800910c:	3710      	adds	r7, #16
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}

08009112 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8009112:	b480      	push	{r7}
 8009114:	b083      	sub	sp, #12
 8009116:	af00      	add	r7, sp, #0
 8009118:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8009122:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009124:	2300      	movs	r3, #0
}
 8009126:	4618      	mov	r0, r3
 8009128:	370c      	adds	r7, #12
 800912a:	46bd      	mov	sp, r7
 800912c:	bc80      	pop	{r7}
 800912e:	4770      	bx	lr

08009130 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b086      	sub	sp, #24
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d101      	bne.n	8009142 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800913e:	2301      	movs	r3, #1
 8009140:	e26c      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f003 0301 	and.w	r3, r3, #1
 800914a:	2b00      	cmp	r3, #0
 800914c:	f000 8087 	beq.w	800925e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009150:	4b92      	ldr	r3, [pc, #584]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 8009152:	685b      	ldr	r3, [r3, #4]
 8009154:	f003 030c 	and.w	r3, r3, #12
 8009158:	2b04      	cmp	r3, #4
 800915a:	d00c      	beq.n	8009176 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800915c:	4b8f      	ldr	r3, [pc, #572]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	f003 030c 	and.w	r3, r3, #12
 8009164:	2b08      	cmp	r3, #8
 8009166:	d112      	bne.n	800918e <HAL_RCC_OscConfig+0x5e>
 8009168:	4b8c      	ldr	r3, [pc, #560]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009170:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009174:	d10b      	bne.n	800918e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009176:	4b89      	ldr	r3, [pc, #548]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800917e:	2b00      	cmp	r3, #0
 8009180:	d06c      	beq.n	800925c <HAL_RCC_OscConfig+0x12c>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d168      	bne.n	800925c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800918a:	2301      	movs	r3, #1
 800918c:	e246      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	685b      	ldr	r3, [r3, #4]
 8009192:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009196:	d106      	bne.n	80091a6 <HAL_RCC_OscConfig+0x76>
 8009198:	4b80      	ldr	r3, [pc, #512]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	4a7f      	ldr	r2, [pc, #508]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 800919e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091a2:	6013      	str	r3, [r2, #0]
 80091a4:	e02e      	b.n	8009204 <HAL_RCC_OscConfig+0xd4>
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d10c      	bne.n	80091c8 <HAL_RCC_OscConfig+0x98>
 80091ae:	4b7b      	ldr	r3, [pc, #492]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	4a7a      	ldr	r2, [pc, #488]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80091b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80091b8:	6013      	str	r3, [r2, #0]
 80091ba:	4b78      	ldr	r3, [pc, #480]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	4a77      	ldr	r2, [pc, #476]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80091c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80091c4:	6013      	str	r3, [r2, #0]
 80091c6:	e01d      	b.n	8009204 <HAL_RCC_OscConfig+0xd4>
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	685b      	ldr	r3, [r3, #4]
 80091cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80091d0:	d10c      	bne.n	80091ec <HAL_RCC_OscConfig+0xbc>
 80091d2:	4b72      	ldr	r3, [pc, #456]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	4a71      	ldr	r2, [pc, #452]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80091d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80091dc:	6013      	str	r3, [r2, #0]
 80091de:	4b6f      	ldr	r3, [pc, #444]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a6e      	ldr	r2, [pc, #440]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80091e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091e8:	6013      	str	r3, [r2, #0]
 80091ea:	e00b      	b.n	8009204 <HAL_RCC_OscConfig+0xd4>
 80091ec:	4b6b      	ldr	r3, [pc, #428]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a6a      	ldr	r2, [pc, #424]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80091f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80091f6:	6013      	str	r3, [r2, #0]
 80091f8:	4b68      	ldr	r3, [pc, #416]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	4a67      	ldr	r2, [pc, #412]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80091fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009202:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	685b      	ldr	r3, [r3, #4]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d013      	beq.n	8009234 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800920c:	f7fd fb0a 	bl	8006824 <HAL_GetTick>
 8009210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009212:	e008      	b.n	8009226 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009214:	f7fd fb06 	bl	8006824 <HAL_GetTick>
 8009218:	4602      	mov	r2, r0
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	1ad3      	subs	r3, r2, r3
 800921e:	2b64      	cmp	r3, #100	; 0x64
 8009220:	d901      	bls.n	8009226 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8009222:	2303      	movs	r3, #3
 8009224:	e1fa      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009226:	4b5d      	ldr	r3, [pc, #372]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800922e:	2b00      	cmp	r3, #0
 8009230:	d0f0      	beq.n	8009214 <HAL_RCC_OscConfig+0xe4>
 8009232:	e014      	b.n	800925e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009234:	f7fd faf6 	bl	8006824 <HAL_GetTick>
 8009238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800923a:	e008      	b.n	800924e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800923c:	f7fd faf2 	bl	8006824 <HAL_GetTick>
 8009240:	4602      	mov	r2, r0
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	1ad3      	subs	r3, r2, r3
 8009246:	2b64      	cmp	r3, #100	; 0x64
 8009248:	d901      	bls.n	800924e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800924a:	2303      	movs	r3, #3
 800924c:	e1e6      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800924e:	4b53      	ldr	r3, [pc, #332]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009256:	2b00      	cmp	r3, #0
 8009258:	d1f0      	bne.n	800923c <HAL_RCC_OscConfig+0x10c>
 800925a:	e000      	b.n	800925e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800925c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f003 0302 	and.w	r3, r3, #2
 8009266:	2b00      	cmp	r3, #0
 8009268:	d063      	beq.n	8009332 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800926a:	4b4c      	ldr	r3, [pc, #304]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 800926c:	685b      	ldr	r3, [r3, #4]
 800926e:	f003 030c 	and.w	r3, r3, #12
 8009272:	2b00      	cmp	r3, #0
 8009274:	d00b      	beq.n	800928e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8009276:	4b49      	ldr	r3, [pc, #292]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 8009278:	685b      	ldr	r3, [r3, #4]
 800927a:	f003 030c 	and.w	r3, r3, #12
 800927e:	2b08      	cmp	r3, #8
 8009280:	d11c      	bne.n	80092bc <HAL_RCC_OscConfig+0x18c>
 8009282:	4b46      	ldr	r3, [pc, #280]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 8009284:	685b      	ldr	r3, [r3, #4]
 8009286:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800928a:	2b00      	cmp	r3, #0
 800928c:	d116      	bne.n	80092bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800928e:	4b43      	ldr	r3, [pc, #268]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f003 0302 	and.w	r3, r3, #2
 8009296:	2b00      	cmp	r3, #0
 8009298:	d005      	beq.n	80092a6 <HAL_RCC_OscConfig+0x176>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	691b      	ldr	r3, [r3, #16]
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d001      	beq.n	80092a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80092a2:	2301      	movs	r3, #1
 80092a4:	e1ba      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80092a6:	4b3d      	ldr	r3, [pc, #244]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	695b      	ldr	r3, [r3, #20]
 80092b2:	00db      	lsls	r3, r3, #3
 80092b4:	4939      	ldr	r1, [pc, #228]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80092b6:	4313      	orrs	r3, r2
 80092b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80092ba:	e03a      	b.n	8009332 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	691b      	ldr	r3, [r3, #16]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d020      	beq.n	8009306 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80092c4:	4b36      	ldr	r3, [pc, #216]	; (80093a0 <HAL_RCC_OscConfig+0x270>)
 80092c6:	2201      	movs	r2, #1
 80092c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092ca:	f7fd faab 	bl	8006824 <HAL_GetTick>
 80092ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092d0:	e008      	b.n	80092e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80092d2:	f7fd faa7 	bl	8006824 <HAL_GetTick>
 80092d6:	4602      	mov	r2, r0
 80092d8:	693b      	ldr	r3, [r7, #16]
 80092da:	1ad3      	subs	r3, r2, r3
 80092dc:	2b02      	cmp	r3, #2
 80092de:	d901      	bls.n	80092e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80092e0:	2303      	movs	r3, #3
 80092e2:	e19b      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092e4:	4b2d      	ldr	r3, [pc, #180]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f003 0302 	and.w	r3, r3, #2
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d0f0      	beq.n	80092d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80092f0:	4b2a      	ldr	r3, [pc, #168]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	695b      	ldr	r3, [r3, #20]
 80092fc:	00db      	lsls	r3, r3, #3
 80092fe:	4927      	ldr	r1, [pc, #156]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 8009300:	4313      	orrs	r3, r2
 8009302:	600b      	str	r3, [r1, #0]
 8009304:	e015      	b.n	8009332 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009306:	4b26      	ldr	r3, [pc, #152]	; (80093a0 <HAL_RCC_OscConfig+0x270>)
 8009308:	2200      	movs	r2, #0
 800930a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800930c:	f7fd fa8a 	bl	8006824 <HAL_GetTick>
 8009310:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009312:	e008      	b.n	8009326 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009314:	f7fd fa86 	bl	8006824 <HAL_GetTick>
 8009318:	4602      	mov	r2, r0
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	1ad3      	subs	r3, r2, r3
 800931e:	2b02      	cmp	r3, #2
 8009320:	d901      	bls.n	8009326 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8009322:	2303      	movs	r3, #3
 8009324:	e17a      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009326:	4b1d      	ldr	r3, [pc, #116]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f003 0302 	and.w	r3, r3, #2
 800932e:	2b00      	cmp	r3, #0
 8009330:	d1f0      	bne.n	8009314 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f003 0308 	and.w	r3, r3, #8
 800933a:	2b00      	cmp	r3, #0
 800933c:	d03a      	beq.n	80093b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	699b      	ldr	r3, [r3, #24]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d019      	beq.n	800937a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009346:	4b17      	ldr	r3, [pc, #92]	; (80093a4 <HAL_RCC_OscConfig+0x274>)
 8009348:	2201      	movs	r2, #1
 800934a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800934c:	f7fd fa6a 	bl	8006824 <HAL_GetTick>
 8009350:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009352:	e008      	b.n	8009366 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009354:	f7fd fa66 	bl	8006824 <HAL_GetTick>
 8009358:	4602      	mov	r2, r0
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	1ad3      	subs	r3, r2, r3
 800935e:	2b02      	cmp	r3, #2
 8009360:	d901      	bls.n	8009366 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8009362:	2303      	movs	r3, #3
 8009364:	e15a      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009366:	4b0d      	ldr	r3, [pc, #52]	; (800939c <HAL_RCC_OscConfig+0x26c>)
 8009368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800936a:	f003 0302 	and.w	r3, r3, #2
 800936e:	2b00      	cmp	r3, #0
 8009370:	d0f0      	beq.n	8009354 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8009372:	2001      	movs	r0, #1
 8009374:	f000 fada 	bl	800992c <RCC_Delay>
 8009378:	e01c      	b.n	80093b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800937a:	4b0a      	ldr	r3, [pc, #40]	; (80093a4 <HAL_RCC_OscConfig+0x274>)
 800937c:	2200      	movs	r2, #0
 800937e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009380:	f7fd fa50 	bl	8006824 <HAL_GetTick>
 8009384:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009386:	e00f      	b.n	80093a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009388:	f7fd fa4c 	bl	8006824 <HAL_GetTick>
 800938c:	4602      	mov	r2, r0
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	1ad3      	subs	r3, r2, r3
 8009392:	2b02      	cmp	r3, #2
 8009394:	d908      	bls.n	80093a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8009396:	2303      	movs	r3, #3
 8009398:	e140      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
 800939a:	bf00      	nop
 800939c:	40021000 	.word	0x40021000
 80093a0:	42420000 	.word	0x42420000
 80093a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80093a8:	4b9e      	ldr	r3, [pc, #632]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 80093aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ac:	f003 0302 	and.w	r3, r3, #2
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d1e9      	bne.n	8009388 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f003 0304 	and.w	r3, r3, #4
 80093bc:	2b00      	cmp	r3, #0
 80093be:	f000 80a6 	beq.w	800950e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80093c2:	2300      	movs	r3, #0
 80093c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80093c6:	4b97      	ldr	r3, [pc, #604]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 80093c8:	69db      	ldr	r3, [r3, #28]
 80093ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d10d      	bne.n	80093ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80093d2:	4b94      	ldr	r3, [pc, #592]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 80093d4:	69db      	ldr	r3, [r3, #28]
 80093d6:	4a93      	ldr	r2, [pc, #588]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 80093d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80093dc:	61d3      	str	r3, [r2, #28]
 80093de:	4b91      	ldr	r3, [pc, #580]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 80093e0:	69db      	ldr	r3, [r3, #28]
 80093e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80093e6:	60bb      	str	r3, [r7, #8]
 80093e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80093ea:	2301      	movs	r3, #1
 80093ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80093ee:	4b8e      	ldr	r3, [pc, #568]	; (8009628 <HAL_RCC_OscConfig+0x4f8>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d118      	bne.n	800942c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80093fa:	4b8b      	ldr	r3, [pc, #556]	; (8009628 <HAL_RCC_OscConfig+0x4f8>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	4a8a      	ldr	r2, [pc, #552]	; (8009628 <HAL_RCC_OscConfig+0x4f8>)
 8009400:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009404:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009406:	f7fd fa0d 	bl	8006824 <HAL_GetTick>
 800940a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800940c:	e008      	b.n	8009420 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800940e:	f7fd fa09 	bl	8006824 <HAL_GetTick>
 8009412:	4602      	mov	r2, r0
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	1ad3      	subs	r3, r2, r3
 8009418:	2b64      	cmp	r3, #100	; 0x64
 800941a:	d901      	bls.n	8009420 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800941c:	2303      	movs	r3, #3
 800941e:	e0fd      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009420:	4b81      	ldr	r3, [pc, #516]	; (8009628 <HAL_RCC_OscConfig+0x4f8>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009428:	2b00      	cmp	r3, #0
 800942a:	d0f0      	beq.n	800940e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	68db      	ldr	r3, [r3, #12]
 8009430:	2b01      	cmp	r3, #1
 8009432:	d106      	bne.n	8009442 <HAL_RCC_OscConfig+0x312>
 8009434:	4b7b      	ldr	r3, [pc, #492]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 8009436:	6a1b      	ldr	r3, [r3, #32]
 8009438:	4a7a      	ldr	r2, [pc, #488]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 800943a:	f043 0301 	orr.w	r3, r3, #1
 800943e:	6213      	str	r3, [r2, #32]
 8009440:	e02d      	b.n	800949e <HAL_RCC_OscConfig+0x36e>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	68db      	ldr	r3, [r3, #12]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d10c      	bne.n	8009464 <HAL_RCC_OscConfig+0x334>
 800944a:	4b76      	ldr	r3, [pc, #472]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 800944c:	6a1b      	ldr	r3, [r3, #32]
 800944e:	4a75      	ldr	r2, [pc, #468]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 8009450:	f023 0301 	bic.w	r3, r3, #1
 8009454:	6213      	str	r3, [r2, #32]
 8009456:	4b73      	ldr	r3, [pc, #460]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 8009458:	6a1b      	ldr	r3, [r3, #32]
 800945a:	4a72      	ldr	r2, [pc, #456]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 800945c:	f023 0304 	bic.w	r3, r3, #4
 8009460:	6213      	str	r3, [r2, #32]
 8009462:	e01c      	b.n	800949e <HAL_RCC_OscConfig+0x36e>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	68db      	ldr	r3, [r3, #12]
 8009468:	2b05      	cmp	r3, #5
 800946a:	d10c      	bne.n	8009486 <HAL_RCC_OscConfig+0x356>
 800946c:	4b6d      	ldr	r3, [pc, #436]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 800946e:	6a1b      	ldr	r3, [r3, #32]
 8009470:	4a6c      	ldr	r2, [pc, #432]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 8009472:	f043 0304 	orr.w	r3, r3, #4
 8009476:	6213      	str	r3, [r2, #32]
 8009478:	4b6a      	ldr	r3, [pc, #424]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 800947a:	6a1b      	ldr	r3, [r3, #32]
 800947c:	4a69      	ldr	r2, [pc, #420]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 800947e:	f043 0301 	orr.w	r3, r3, #1
 8009482:	6213      	str	r3, [r2, #32]
 8009484:	e00b      	b.n	800949e <HAL_RCC_OscConfig+0x36e>
 8009486:	4b67      	ldr	r3, [pc, #412]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 8009488:	6a1b      	ldr	r3, [r3, #32]
 800948a:	4a66      	ldr	r2, [pc, #408]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 800948c:	f023 0301 	bic.w	r3, r3, #1
 8009490:	6213      	str	r3, [r2, #32]
 8009492:	4b64      	ldr	r3, [pc, #400]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 8009494:	6a1b      	ldr	r3, [r3, #32]
 8009496:	4a63      	ldr	r2, [pc, #396]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 8009498:	f023 0304 	bic.w	r3, r3, #4
 800949c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	68db      	ldr	r3, [r3, #12]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d015      	beq.n	80094d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80094a6:	f7fd f9bd 	bl	8006824 <HAL_GetTick>
 80094aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094ac:	e00a      	b.n	80094c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094ae:	f7fd f9b9 	bl	8006824 <HAL_GetTick>
 80094b2:	4602      	mov	r2, r0
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	1ad3      	subs	r3, r2, r3
 80094b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80094bc:	4293      	cmp	r3, r2
 80094be:	d901      	bls.n	80094c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80094c0:	2303      	movs	r3, #3
 80094c2:	e0ab      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094c4:	4b57      	ldr	r3, [pc, #348]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 80094c6:	6a1b      	ldr	r3, [r3, #32]
 80094c8:	f003 0302 	and.w	r3, r3, #2
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d0ee      	beq.n	80094ae <HAL_RCC_OscConfig+0x37e>
 80094d0:	e014      	b.n	80094fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80094d2:	f7fd f9a7 	bl	8006824 <HAL_GetTick>
 80094d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80094d8:	e00a      	b.n	80094f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094da:	f7fd f9a3 	bl	8006824 <HAL_GetTick>
 80094de:	4602      	mov	r2, r0
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	1ad3      	subs	r3, r2, r3
 80094e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d901      	bls.n	80094f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80094ec:	2303      	movs	r3, #3
 80094ee:	e095      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80094f0:	4b4c      	ldr	r3, [pc, #304]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 80094f2:	6a1b      	ldr	r3, [r3, #32]
 80094f4:	f003 0302 	and.w	r3, r3, #2
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d1ee      	bne.n	80094da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80094fc:	7dfb      	ldrb	r3, [r7, #23]
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d105      	bne.n	800950e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009502:	4b48      	ldr	r3, [pc, #288]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 8009504:	69db      	ldr	r3, [r3, #28]
 8009506:	4a47      	ldr	r2, [pc, #284]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 8009508:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800950c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	69db      	ldr	r3, [r3, #28]
 8009512:	2b00      	cmp	r3, #0
 8009514:	f000 8081 	beq.w	800961a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009518:	4b42      	ldr	r3, [pc, #264]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 800951a:	685b      	ldr	r3, [r3, #4]
 800951c:	f003 030c 	and.w	r3, r3, #12
 8009520:	2b08      	cmp	r3, #8
 8009522:	d061      	beq.n	80095e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	69db      	ldr	r3, [r3, #28]
 8009528:	2b02      	cmp	r3, #2
 800952a:	d146      	bne.n	80095ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800952c:	4b3f      	ldr	r3, [pc, #252]	; (800962c <HAL_RCC_OscConfig+0x4fc>)
 800952e:	2200      	movs	r2, #0
 8009530:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009532:	f7fd f977 	bl	8006824 <HAL_GetTick>
 8009536:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009538:	e008      	b.n	800954c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800953a:	f7fd f973 	bl	8006824 <HAL_GetTick>
 800953e:	4602      	mov	r2, r0
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	1ad3      	subs	r3, r2, r3
 8009544:	2b02      	cmp	r3, #2
 8009546:	d901      	bls.n	800954c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8009548:	2303      	movs	r3, #3
 800954a:	e067      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800954c:	4b35      	ldr	r3, [pc, #212]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009554:	2b00      	cmp	r3, #0
 8009556:	d1f0      	bne.n	800953a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6a1b      	ldr	r3, [r3, #32]
 800955c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009560:	d108      	bne.n	8009574 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8009562:	4b30      	ldr	r3, [pc, #192]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 8009564:	685b      	ldr	r3, [r3, #4]
 8009566:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	689b      	ldr	r3, [r3, #8]
 800956e:	492d      	ldr	r1, [pc, #180]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 8009570:	4313      	orrs	r3, r2
 8009572:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009574:	4b2b      	ldr	r3, [pc, #172]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6a19      	ldr	r1, [r3, #32]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009584:	430b      	orrs	r3, r1
 8009586:	4927      	ldr	r1, [pc, #156]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 8009588:	4313      	orrs	r3, r2
 800958a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800958c:	4b27      	ldr	r3, [pc, #156]	; (800962c <HAL_RCC_OscConfig+0x4fc>)
 800958e:	2201      	movs	r2, #1
 8009590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009592:	f7fd f947 	bl	8006824 <HAL_GetTick>
 8009596:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009598:	e008      	b.n	80095ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800959a:	f7fd f943 	bl	8006824 <HAL_GetTick>
 800959e:	4602      	mov	r2, r0
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	1ad3      	subs	r3, r2, r3
 80095a4:	2b02      	cmp	r3, #2
 80095a6:	d901      	bls.n	80095ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80095a8:	2303      	movs	r3, #3
 80095aa:	e037      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80095ac:	4b1d      	ldr	r3, [pc, #116]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d0f0      	beq.n	800959a <HAL_RCC_OscConfig+0x46a>
 80095b8:	e02f      	b.n	800961a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80095ba:	4b1c      	ldr	r3, [pc, #112]	; (800962c <HAL_RCC_OscConfig+0x4fc>)
 80095bc:	2200      	movs	r2, #0
 80095be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095c0:	f7fd f930 	bl	8006824 <HAL_GetTick>
 80095c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80095c6:	e008      	b.n	80095da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80095c8:	f7fd f92c 	bl	8006824 <HAL_GetTick>
 80095cc:	4602      	mov	r2, r0
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	1ad3      	subs	r3, r2, r3
 80095d2:	2b02      	cmp	r3, #2
 80095d4:	d901      	bls.n	80095da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80095d6:	2303      	movs	r3, #3
 80095d8:	e020      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80095da:	4b12      	ldr	r3, [pc, #72]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d1f0      	bne.n	80095c8 <HAL_RCC_OscConfig+0x498>
 80095e6:	e018      	b.n	800961a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	69db      	ldr	r3, [r3, #28]
 80095ec:	2b01      	cmp	r3, #1
 80095ee:	d101      	bne.n	80095f4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80095f0:	2301      	movs	r3, #1
 80095f2:	e013      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80095f4:	4b0b      	ldr	r3, [pc, #44]	; (8009624 <HAL_RCC_OscConfig+0x4f4>)
 80095f6:	685b      	ldr	r3, [r3, #4]
 80095f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	6a1b      	ldr	r3, [r3, #32]
 8009604:	429a      	cmp	r2, r3
 8009606:	d106      	bne.n	8009616 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009612:	429a      	cmp	r2, r3
 8009614:	d001      	beq.n	800961a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8009616:	2301      	movs	r3, #1
 8009618:	e000      	b.n	800961c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800961a:	2300      	movs	r3, #0
}
 800961c:	4618      	mov	r0, r3
 800961e:	3718      	adds	r7, #24
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}
 8009624:	40021000 	.word	0x40021000
 8009628:	40007000 	.word	0x40007000
 800962c:	42420060 	.word	0x42420060

08009630 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b084      	sub	sp, #16
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d101      	bne.n	8009644 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009640:	2301      	movs	r3, #1
 8009642:	e0d0      	b.n	80097e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009644:	4b6a      	ldr	r3, [pc, #424]	; (80097f0 <HAL_RCC_ClockConfig+0x1c0>)
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f003 0307 	and.w	r3, r3, #7
 800964c:	683a      	ldr	r2, [r7, #0]
 800964e:	429a      	cmp	r2, r3
 8009650:	d910      	bls.n	8009674 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009652:	4b67      	ldr	r3, [pc, #412]	; (80097f0 <HAL_RCC_ClockConfig+0x1c0>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f023 0207 	bic.w	r2, r3, #7
 800965a:	4965      	ldr	r1, [pc, #404]	; (80097f0 <HAL_RCC_ClockConfig+0x1c0>)
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	4313      	orrs	r3, r2
 8009660:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009662:	4b63      	ldr	r3, [pc, #396]	; (80097f0 <HAL_RCC_ClockConfig+0x1c0>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f003 0307 	and.w	r3, r3, #7
 800966a:	683a      	ldr	r2, [r7, #0]
 800966c:	429a      	cmp	r2, r3
 800966e:	d001      	beq.n	8009674 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8009670:	2301      	movs	r3, #1
 8009672:	e0b8      	b.n	80097e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f003 0302 	and.w	r3, r3, #2
 800967c:	2b00      	cmp	r3, #0
 800967e:	d020      	beq.n	80096c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f003 0304 	and.w	r3, r3, #4
 8009688:	2b00      	cmp	r3, #0
 800968a:	d005      	beq.n	8009698 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800968c:	4b59      	ldr	r3, [pc, #356]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 800968e:	685b      	ldr	r3, [r3, #4]
 8009690:	4a58      	ldr	r2, [pc, #352]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 8009692:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8009696:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f003 0308 	and.w	r3, r3, #8
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d005      	beq.n	80096b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80096a4:	4b53      	ldr	r3, [pc, #332]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	4a52      	ldr	r2, [pc, #328]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 80096aa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80096ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80096b0:	4b50      	ldr	r3, [pc, #320]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 80096b2:	685b      	ldr	r3, [r3, #4]
 80096b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	689b      	ldr	r3, [r3, #8]
 80096bc:	494d      	ldr	r1, [pc, #308]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 80096be:	4313      	orrs	r3, r2
 80096c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f003 0301 	and.w	r3, r3, #1
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d040      	beq.n	8009750 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	685b      	ldr	r3, [r3, #4]
 80096d2:	2b01      	cmp	r3, #1
 80096d4:	d107      	bne.n	80096e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80096d6:	4b47      	ldr	r3, [pc, #284]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d115      	bne.n	800970e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80096e2:	2301      	movs	r3, #1
 80096e4:	e07f      	b.n	80097e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	685b      	ldr	r3, [r3, #4]
 80096ea:	2b02      	cmp	r3, #2
 80096ec:	d107      	bne.n	80096fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80096ee:	4b41      	ldr	r3, [pc, #260]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d109      	bne.n	800970e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80096fa:	2301      	movs	r3, #1
 80096fc:	e073      	b.n	80097e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80096fe:	4b3d      	ldr	r3, [pc, #244]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f003 0302 	and.w	r3, r3, #2
 8009706:	2b00      	cmp	r3, #0
 8009708:	d101      	bne.n	800970e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800970a:	2301      	movs	r3, #1
 800970c:	e06b      	b.n	80097e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800970e:	4b39      	ldr	r3, [pc, #228]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 8009710:	685b      	ldr	r3, [r3, #4]
 8009712:	f023 0203 	bic.w	r2, r3, #3
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	685b      	ldr	r3, [r3, #4]
 800971a:	4936      	ldr	r1, [pc, #216]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 800971c:	4313      	orrs	r3, r2
 800971e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009720:	f7fd f880 	bl	8006824 <HAL_GetTick>
 8009724:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009726:	e00a      	b.n	800973e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009728:	f7fd f87c 	bl	8006824 <HAL_GetTick>
 800972c:	4602      	mov	r2, r0
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	1ad3      	subs	r3, r2, r3
 8009732:	f241 3288 	movw	r2, #5000	; 0x1388
 8009736:	4293      	cmp	r3, r2
 8009738:	d901      	bls.n	800973e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800973a:	2303      	movs	r3, #3
 800973c:	e053      	b.n	80097e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800973e:	4b2d      	ldr	r3, [pc, #180]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 8009740:	685b      	ldr	r3, [r3, #4]
 8009742:	f003 020c 	and.w	r2, r3, #12
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	009b      	lsls	r3, r3, #2
 800974c:	429a      	cmp	r2, r3
 800974e:	d1eb      	bne.n	8009728 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009750:	4b27      	ldr	r3, [pc, #156]	; (80097f0 <HAL_RCC_ClockConfig+0x1c0>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f003 0307 	and.w	r3, r3, #7
 8009758:	683a      	ldr	r2, [r7, #0]
 800975a:	429a      	cmp	r2, r3
 800975c:	d210      	bcs.n	8009780 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800975e:	4b24      	ldr	r3, [pc, #144]	; (80097f0 <HAL_RCC_ClockConfig+0x1c0>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f023 0207 	bic.w	r2, r3, #7
 8009766:	4922      	ldr	r1, [pc, #136]	; (80097f0 <HAL_RCC_ClockConfig+0x1c0>)
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	4313      	orrs	r3, r2
 800976c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800976e:	4b20      	ldr	r3, [pc, #128]	; (80097f0 <HAL_RCC_ClockConfig+0x1c0>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f003 0307 	and.w	r3, r3, #7
 8009776:	683a      	ldr	r2, [r7, #0]
 8009778:	429a      	cmp	r2, r3
 800977a:	d001      	beq.n	8009780 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800977c:	2301      	movs	r3, #1
 800977e:	e032      	b.n	80097e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	f003 0304 	and.w	r3, r3, #4
 8009788:	2b00      	cmp	r3, #0
 800978a:	d008      	beq.n	800979e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800978c:	4b19      	ldr	r3, [pc, #100]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 800978e:	685b      	ldr	r3, [r3, #4]
 8009790:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	68db      	ldr	r3, [r3, #12]
 8009798:	4916      	ldr	r1, [pc, #88]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 800979a:	4313      	orrs	r3, r2
 800979c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f003 0308 	and.w	r3, r3, #8
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d009      	beq.n	80097be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80097aa:	4b12      	ldr	r3, [pc, #72]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 80097ac:	685b      	ldr	r3, [r3, #4]
 80097ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	691b      	ldr	r3, [r3, #16]
 80097b6:	00db      	lsls	r3, r3, #3
 80097b8:	490e      	ldr	r1, [pc, #56]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 80097ba:	4313      	orrs	r3, r2
 80097bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80097be:	f000 f821 	bl	8009804 <HAL_RCC_GetSysClockFreq>
 80097c2:	4601      	mov	r1, r0
 80097c4:	4b0b      	ldr	r3, [pc, #44]	; (80097f4 <HAL_RCC_ClockConfig+0x1c4>)
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	091b      	lsrs	r3, r3, #4
 80097ca:	f003 030f 	and.w	r3, r3, #15
 80097ce:	4a0a      	ldr	r2, [pc, #40]	; (80097f8 <HAL_RCC_ClockConfig+0x1c8>)
 80097d0:	5cd3      	ldrb	r3, [r2, r3]
 80097d2:	fa21 f303 	lsr.w	r3, r1, r3
 80097d6:	4a09      	ldr	r2, [pc, #36]	; (80097fc <HAL_RCC_ClockConfig+0x1cc>)
 80097d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80097da:	4b09      	ldr	r3, [pc, #36]	; (8009800 <HAL_RCC_ClockConfig+0x1d0>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	4618      	mov	r0, r3
 80097e0:	f7fc ffde 	bl	80067a0 <HAL_InitTick>

  return HAL_OK;
 80097e4:	2300      	movs	r3, #0
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3710      	adds	r7, #16
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}
 80097ee:	bf00      	nop
 80097f0:	40022000 	.word	0x40022000
 80097f4:	40021000 	.word	0x40021000
 80097f8:	0800d4e4 	.word	0x0800d4e4
 80097fc:	20000080 	.word	0x20000080
 8009800:	20000084 	.word	0x20000084

08009804 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009804:	b490      	push	{r4, r7}
 8009806:	b08a      	sub	sp, #40	; 0x28
 8009808:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800980a:	4b2a      	ldr	r3, [pc, #168]	; (80098b4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800980c:	1d3c      	adds	r4, r7, #4
 800980e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009810:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8009814:	4b28      	ldr	r3, [pc, #160]	; (80098b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8009816:	881b      	ldrh	r3, [r3, #0]
 8009818:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800981a:	2300      	movs	r3, #0
 800981c:	61fb      	str	r3, [r7, #28]
 800981e:	2300      	movs	r3, #0
 8009820:	61bb      	str	r3, [r7, #24]
 8009822:	2300      	movs	r3, #0
 8009824:	627b      	str	r3, [r7, #36]	; 0x24
 8009826:	2300      	movs	r3, #0
 8009828:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800982a:	2300      	movs	r3, #0
 800982c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800982e:	4b23      	ldr	r3, [pc, #140]	; (80098bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8009830:	685b      	ldr	r3, [r3, #4]
 8009832:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8009834:	69fb      	ldr	r3, [r7, #28]
 8009836:	f003 030c 	and.w	r3, r3, #12
 800983a:	2b04      	cmp	r3, #4
 800983c:	d002      	beq.n	8009844 <HAL_RCC_GetSysClockFreq+0x40>
 800983e:	2b08      	cmp	r3, #8
 8009840:	d003      	beq.n	800984a <HAL_RCC_GetSysClockFreq+0x46>
 8009842:	e02d      	b.n	80098a0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8009844:	4b1e      	ldr	r3, [pc, #120]	; (80098c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009846:	623b      	str	r3, [r7, #32]
      break;
 8009848:	e02d      	b.n	80098a6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800984a:	69fb      	ldr	r3, [r7, #28]
 800984c:	0c9b      	lsrs	r3, r3, #18
 800984e:	f003 030f 	and.w	r3, r3, #15
 8009852:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8009856:	4413      	add	r3, r2
 8009858:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800985c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800985e:	69fb      	ldr	r3, [r7, #28]
 8009860:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009864:	2b00      	cmp	r3, #0
 8009866:	d013      	beq.n	8009890 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8009868:	4b14      	ldr	r3, [pc, #80]	; (80098bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	0c5b      	lsrs	r3, r3, #17
 800986e:	f003 0301 	and.w	r3, r3, #1
 8009872:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8009876:	4413      	add	r3, r2
 8009878:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800987c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800987e:	697b      	ldr	r3, [r7, #20]
 8009880:	4a0f      	ldr	r2, [pc, #60]	; (80098c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009882:	fb02 f203 	mul.w	r2, r2, r3
 8009886:	69bb      	ldr	r3, [r7, #24]
 8009888:	fbb2 f3f3 	udiv	r3, r2, r3
 800988c:	627b      	str	r3, [r7, #36]	; 0x24
 800988e:	e004      	b.n	800989a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	4a0c      	ldr	r2, [pc, #48]	; (80098c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009894:	fb02 f303 	mul.w	r3, r2, r3
 8009898:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800989a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800989c:	623b      	str	r3, [r7, #32]
      break;
 800989e:	e002      	b.n	80098a6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80098a0:	4b07      	ldr	r3, [pc, #28]	; (80098c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80098a2:	623b      	str	r3, [r7, #32]
      break;
 80098a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80098a6:	6a3b      	ldr	r3, [r7, #32]
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	3728      	adds	r7, #40	; 0x28
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bc90      	pop	{r4, r7}
 80098b0:	4770      	bx	lr
 80098b2:	bf00      	nop
 80098b4:	0800cb64 	.word	0x0800cb64
 80098b8:	0800cb74 	.word	0x0800cb74
 80098bc:	40021000 	.word	0x40021000
 80098c0:	007a1200 	.word	0x007a1200
 80098c4:	003d0900 	.word	0x003d0900

080098c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80098c8:	b480      	push	{r7}
 80098ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80098cc:	4b02      	ldr	r3, [pc, #8]	; (80098d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80098ce:	681b      	ldr	r3, [r3, #0]
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bc80      	pop	{r7}
 80098d6:	4770      	bx	lr
 80098d8:	20000080 	.word	0x20000080

080098dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80098e0:	f7ff fff2 	bl	80098c8 <HAL_RCC_GetHCLKFreq>
 80098e4:	4601      	mov	r1, r0
 80098e6:	4b05      	ldr	r3, [pc, #20]	; (80098fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80098e8:	685b      	ldr	r3, [r3, #4]
 80098ea:	0a1b      	lsrs	r3, r3, #8
 80098ec:	f003 0307 	and.w	r3, r3, #7
 80098f0:	4a03      	ldr	r2, [pc, #12]	; (8009900 <HAL_RCC_GetPCLK1Freq+0x24>)
 80098f2:	5cd3      	ldrb	r3, [r2, r3]
 80098f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80098f8:	4618      	mov	r0, r3
 80098fa:	bd80      	pop	{r7, pc}
 80098fc:	40021000 	.word	0x40021000
 8009900:	0800d4f4 	.word	0x0800d4f4

08009904 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009908:	f7ff ffde 	bl	80098c8 <HAL_RCC_GetHCLKFreq>
 800990c:	4601      	mov	r1, r0
 800990e:	4b05      	ldr	r3, [pc, #20]	; (8009924 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009910:	685b      	ldr	r3, [r3, #4]
 8009912:	0adb      	lsrs	r3, r3, #11
 8009914:	f003 0307 	and.w	r3, r3, #7
 8009918:	4a03      	ldr	r2, [pc, #12]	; (8009928 <HAL_RCC_GetPCLK2Freq+0x24>)
 800991a:	5cd3      	ldrb	r3, [r2, r3]
 800991c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009920:	4618      	mov	r0, r3
 8009922:	bd80      	pop	{r7, pc}
 8009924:	40021000 	.word	0x40021000
 8009928:	0800d4f4 	.word	0x0800d4f4

0800992c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800992c:	b480      	push	{r7}
 800992e:	b085      	sub	sp, #20
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8009934:	4b0a      	ldr	r3, [pc, #40]	; (8009960 <RCC_Delay+0x34>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a0a      	ldr	r2, [pc, #40]	; (8009964 <RCC_Delay+0x38>)
 800993a:	fba2 2303 	umull	r2, r3, r2, r3
 800993e:	0a5b      	lsrs	r3, r3, #9
 8009940:	687a      	ldr	r2, [r7, #4]
 8009942:	fb02 f303 	mul.w	r3, r2, r3
 8009946:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8009948:	bf00      	nop
  }
  while (Delay --);
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	1e5a      	subs	r2, r3, #1
 800994e:	60fa      	str	r2, [r7, #12]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d1f9      	bne.n	8009948 <RCC_Delay+0x1c>
}
 8009954:	bf00      	nop
 8009956:	3714      	adds	r7, #20
 8009958:	46bd      	mov	sp, r7
 800995a:	bc80      	pop	{r7}
 800995c:	4770      	bx	lr
 800995e:	bf00      	nop
 8009960:	20000080 	.word	0x20000080
 8009964:	10624dd3 	.word	0x10624dd3

08009968 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b086      	sub	sp, #24
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8009970:	2300      	movs	r3, #0
 8009972:	613b      	str	r3, [r7, #16]
 8009974:	2300      	movs	r3, #0
 8009976:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	f003 0301 	and.w	r3, r3, #1
 8009980:	2b00      	cmp	r3, #0
 8009982:	d07d      	beq.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8009984:	2300      	movs	r3, #0
 8009986:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009988:	4b4f      	ldr	r3, [pc, #316]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800998a:	69db      	ldr	r3, [r3, #28]
 800998c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009990:	2b00      	cmp	r3, #0
 8009992:	d10d      	bne.n	80099b0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009994:	4b4c      	ldr	r3, [pc, #304]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009996:	69db      	ldr	r3, [r3, #28]
 8009998:	4a4b      	ldr	r2, [pc, #300]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800999a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800999e:	61d3      	str	r3, [r2, #28]
 80099a0:	4b49      	ldr	r3, [pc, #292]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80099a2:	69db      	ldr	r3, [r3, #28]
 80099a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80099a8:	60bb      	str	r3, [r7, #8]
 80099aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80099ac:	2301      	movs	r3, #1
 80099ae:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80099b0:	4b46      	ldr	r3, [pc, #280]	; (8009acc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d118      	bne.n	80099ee <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80099bc:	4b43      	ldr	r3, [pc, #268]	; (8009acc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4a42      	ldr	r2, [pc, #264]	; (8009acc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80099c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80099c6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80099c8:	f7fc ff2c 	bl	8006824 <HAL_GetTick>
 80099cc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80099ce:	e008      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80099d0:	f7fc ff28 	bl	8006824 <HAL_GetTick>
 80099d4:	4602      	mov	r2, r0
 80099d6:	693b      	ldr	r3, [r7, #16]
 80099d8:	1ad3      	subs	r3, r2, r3
 80099da:	2b64      	cmp	r3, #100	; 0x64
 80099dc:	d901      	bls.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80099de:	2303      	movs	r3, #3
 80099e0:	e06d      	b.n	8009abe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80099e2:	4b3a      	ldr	r3, [pc, #232]	; (8009acc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d0f0      	beq.n	80099d0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80099ee:	4b36      	ldr	r3, [pc, #216]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80099f0:	6a1b      	ldr	r3, [r3, #32]
 80099f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099f6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d02e      	beq.n	8009a5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	685b      	ldr	r3, [r3, #4]
 8009a02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a06:	68fa      	ldr	r2, [r7, #12]
 8009a08:	429a      	cmp	r2, r3
 8009a0a:	d027      	beq.n	8009a5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009a0c:	4b2e      	ldr	r3, [pc, #184]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a0e:	6a1b      	ldr	r3, [r3, #32]
 8009a10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a14:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009a16:	4b2e      	ldr	r3, [pc, #184]	; (8009ad0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009a18:	2201      	movs	r2, #1
 8009a1a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009a1c:	4b2c      	ldr	r3, [pc, #176]	; (8009ad0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009a1e:	2200      	movs	r2, #0
 8009a20:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8009a22:	4a29      	ldr	r2, [pc, #164]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	f003 0301 	and.w	r3, r3, #1
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d014      	beq.n	8009a5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a32:	f7fc fef7 	bl	8006824 <HAL_GetTick>
 8009a36:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009a38:	e00a      	b.n	8009a50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a3a:	f7fc fef3 	bl	8006824 <HAL_GetTick>
 8009a3e:	4602      	mov	r2, r0
 8009a40:	693b      	ldr	r3, [r7, #16]
 8009a42:	1ad3      	subs	r3, r2, r3
 8009a44:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d901      	bls.n	8009a50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8009a4c:	2303      	movs	r3, #3
 8009a4e:	e036      	b.n	8009abe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009a50:	4b1d      	ldr	r3, [pc, #116]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a52:	6a1b      	ldr	r3, [r3, #32]
 8009a54:	f003 0302 	and.w	r3, r3, #2
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d0ee      	beq.n	8009a3a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009a5c:	4b1a      	ldr	r3, [pc, #104]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a5e:	6a1b      	ldr	r3, [r3, #32]
 8009a60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	4917      	ldr	r1, [pc, #92]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a6a:	4313      	orrs	r3, r2
 8009a6c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8009a6e:	7dfb      	ldrb	r3, [r7, #23]
 8009a70:	2b01      	cmp	r3, #1
 8009a72:	d105      	bne.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009a74:	4b14      	ldr	r3, [pc, #80]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a76:	69db      	ldr	r3, [r3, #28]
 8009a78:	4a13      	ldr	r2, [pc, #76]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009a7e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f003 0302 	and.w	r3, r3, #2
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d008      	beq.n	8009a9e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009a8c:	4b0e      	ldr	r3, [pc, #56]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a8e:	685b      	ldr	r3, [r3, #4]
 8009a90:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	689b      	ldr	r3, [r3, #8]
 8009a98:	490b      	ldr	r1, [pc, #44]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a9a:	4313      	orrs	r3, r2
 8009a9c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f003 0310 	and.w	r3, r3, #16
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d008      	beq.n	8009abc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009aaa:	4b07      	ldr	r3, [pc, #28]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	68db      	ldr	r3, [r3, #12]
 8009ab6:	4904      	ldr	r1, [pc, #16]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009ab8:	4313      	orrs	r3, r2
 8009aba:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8009abc:	2300      	movs	r3, #0
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3718      	adds	r7, #24
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}
 8009ac6:	bf00      	nop
 8009ac8:	40021000 	.word	0x40021000
 8009acc:	40007000 	.word	0x40007000
 8009ad0:	42420440 	.word	0x42420440

08009ad4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b082      	sub	sp, #8
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d101      	bne.n	8009ae6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	e053      	b.n	8009b8e <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009af2:	b2db      	uxtb	r3, r3
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d106      	bne.n	8009b06 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2200      	movs	r2, #0
 8009afc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f7fa faf7 	bl	80040f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	2202      	movs	r2, #2
 8009b0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	681a      	ldr	r2, [r3, #0]
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b1c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	685a      	ldr	r2, [r3, #4]
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	689b      	ldr	r3, [r3, #8]
 8009b26:	431a      	orrs	r2, r3
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	68db      	ldr	r3, [r3, #12]
 8009b2c:	431a      	orrs	r2, r3
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	691b      	ldr	r3, [r3, #16]
 8009b32:	431a      	orrs	r2, r3
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	695b      	ldr	r3, [r3, #20]
 8009b38:	431a      	orrs	r2, r3
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	699b      	ldr	r3, [r3, #24]
 8009b3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009b42:	431a      	orrs	r2, r3
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	69db      	ldr	r3, [r3, #28]
 8009b48:	431a      	orrs	r2, r3
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6a1b      	ldr	r3, [r3, #32]
 8009b4e:	ea42 0103 	orr.w	r1, r2, r3
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	430a      	orrs	r2, r1
 8009b5c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	699b      	ldr	r3, [r3, #24]
 8009b62:	0c1a      	lsrs	r2, r3, #16
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f002 0204 	and.w	r2, r2, #4
 8009b6c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	69da      	ldr	r2, [r3, #28]
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009b7c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2200      	movs	r2, #0
 8009b82:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2201      	movs	r2, #1
 8009b88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009b8c:	2300      	movs	r3, #0
}
 8009b8e:	4618      	mov	r0, r3
 8009b90:	3708      	adds	r7, #8
 8009b92:	46bd      	mov	sp, r7
 8009b94:	bd80      	pop	{r7, pc}

08009b96 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009b96:	b580      	push	{r7, lr}
 8009b98:	b082      	sub	sp, #8
 8009b9a:	af00      	add	r7, sp, #0
 8009b9c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d101      	bne.n	8009ba8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	e01d      	b.n	8009be4 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009bae:	b2db      	uxtb	r3, r3
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d106      	bne.n	8009bc2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f7fc fc83 	bl	80064c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2202      	movs	r2, #2
 8009bc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681a      	ldr	r2, [r3, #0]
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	3304      	adds	r3, #4
 8009bd2:	4619      	mov	r1, r3
 8009bd4:	4610      	mov	r0, r2
 8009bd6:	f000 fa19 	bl	800a00c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2201      	movs	r2, #1
 8009bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009be2:	2300      	movs	r3, #0
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	3708      	adds	r7, #8
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}

08009bec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b085      	sub	sp, #20
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	68da      	ldr	r2, [r3, #12]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f042 0201 	orr.w	r2, r2, #1
 8009c02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	689b      	ldr	r3, [r3, #8]
 8009c0a:	f003 0307 	and.w	r3, r3, #7
 8009c0e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	2b06      	cmp	r3, #6
 8009c14:	d007      	beq.n	8009c26 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	681a      	ldr	r2, [r3, #0]
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f042 0201 	orr.w	r2, r2, #1
 8009c24:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009c26:	2300      	movs	r3, #0
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3714      	adds	r7, #20
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bc80      	pop	{r7}
 8009c30:	4770      	bx	lr

08009c32 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009c32:	b580      	push	{r7, lr}
 8009c34:	b082      	sub	sp, #8
 8009c36:	af00      	add	r7, sp, #0
 8009c38:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	691b      	ldr	r3, [r3, #16]
 8009c40:	f003 0302 	and.w	r3, r3, #2
 8009c44:	2b02      	cmp	r3, #2
 8009c46:	d122      	bne.n	8009c8e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	68db      	ldr	r3, [r3, #12]
 8009c4e:	f003 0302 	and.w	r3, r3, #2
 8009c52:	2b02      	cmp	r3, #2
 8009c54:	d11b      	bne.n	8009c8e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f06f 0202 	mvn.w	r2, #2
 8009c5e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2201      	movs	r2, #1
 8009c64:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	699b      	ldr	r3, [r3, #24]
 8009c6c:	f003 0303 	and.w	r3, r3, #3
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d003      	beq.n	8009c7c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f000 f9ad 	bl	8009fd4 <HAL_TIM_IC_CaptureCallback>
 8009c7a:	e005      	b.n	8009c88 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f000 f9a0 	bl	8009fc2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f000 f9af 	bl	8009fe6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	691b      	ldr	r3, [r3, #16]
 8009c94:	f003 0304 	and.w	r3, r3, #4
 8009c98:	2b04      	cmp	r3, #4
 8009c9a:	d122      	bne.n	8009ce2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	68db      	ldr	r3, [r3, #12]
 8009ca2:	f003 0304 	and.w	r3, r3, #4
 8009ca6:	2b04      	cmp	r3, #4
 8009ca8:	d11b      	bne.n	8009ce2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f06f 0204 	mvn.w	r2, #4
 8009cb2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2202      	movs	r2, #2
 8009cb8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	699b      	ldr	r3, [r3, #24]
 8009cc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d003      	beq.n	8009cd0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f000 f983 	bl	8009fd4 <HAL_TIM_IC_CaptureCallback>
 8009cce:	e005      	b.n	8009cdc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	f000 f976 	bl	8009fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f000 f985 	bl	8009fe6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2200      	movs	r2, #0
 8009ce0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	691b      	ldr	r3, [r3, #16]
 8009ce8:	f003 0308 	and.w	r3, r3, #8
 8009cec:	2b08      	cmp	r3, #8
 8009cee:	d122      	bne.n	8009d36 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	68db      	ldr	r3, [r3, #12]
 8009cf6:	f003 0308 	and.w	r3, r3, #8
 8009cfa:	2b08      	cmp	r3, #8
 8009cfc:	d11b      	bne.n	8009d36 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f06f 0208 	mvn.w	r2, #8
 8009d06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2204      	movs	r2, #4
 8009d0c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	69db      	ldr	r3, [r3, #28]
 8009d14:	f003 0303 	and.w	r3, r3, #3
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d003      	beq.n	8009d24 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f000 f959 	bl	8009fd4 <HAL_TIM_IC_CaptureCallback>
 8009d22:	e005      	b.n	8009d30 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	f000 f94c 	bl	8009fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f000 f95b 	bl	8009fe6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2200      	movs	r2, #0
 8009d34:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	691b      	ldr	r3, [r3, #16]
 8009d3c:	f003 0310 	and.w	r3, r3, #16
 8009d40:	2b10      	cmp	r3, #16
 8009d42:	d122      	bne.n	8009d8a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	68db      	ldr	r3, [r3, #12]
 8009d4a:	f003 0310 	and.w	r3, r3, #16
 8009d4e:	2b10      	cmp	r3, #16
 8009d50:	d11b      	bne.n	8009d8a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f06f 0210 	mvn.w	r2, #16
 8009d5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2208      	movs	r2, #8
 8009d60:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	69db      	ldr	r3, [r3, #28]
 8009d68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d003      	beq.n	8009d78 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f000 f92f 	bl	8009fd4 <HAL_TIM_IC_CaptureCallback>
 8009d76:	e005      	b.n	8009d84 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f000 f922 	bl	8009fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d7e:	6878      	ldr	r0, [r7, #4]
 8009d80:	f000 f931 	bl	8009fe6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2200      	movs	r2, #0
 8009d88:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	691b      	ldr	r3, [r3, #16]
 8009d90:	f003 0301 	and.w	r3, r3, #1
 8009d94:	2b01      	cmp	r3, #1
 8009d96:	d10e      	bne.n	8009db6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	68db      	ldr	r3, [r3, #12]
 8009d9e:	f003 0301 	and.w	r3, r3, #1
 8009da2:	2b01      	cmp	r3, #1
 8009da4:	d107      	bne.n	8009db6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f06f 0201 	mvn.w	r2, #1
 8009dae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f000 f8fd 	bl	8009fb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	691b      	ldr	r3, [r3, #16]
 8009dbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009dc0:	2b80      	cmp	r3, #128	; 0x80
 8009dc2:	d10e      	bne.n	8009de2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	68db      	ldr	r3, [r3, #12]
 8009dca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009dce:	2b80      	cmp	r3, #128	; 0x80
 8009dd0:	d107      	bne.n	8009de2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009dda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009ddc:	6878      	ldr	r0, [r7, #4]
 8009dde:	f000 fa5a 	bl	800a296 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	691b      	ldr	r3, [r3, #16]
 8009de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dec:	2b40      	cmp	r3, #64	; 0x40
 8009dee:	d10e      	bne.n	8009e0e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	68db      	ldr	r3, [r3, #12]
 8009df6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dfa:	2b40      	cmp	r3, #64	; 0x40
 8009dfc:	d107      	bne.n	8009e0e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009e06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f000 f8f5 	bl	8009ff8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	691b      	ldr	r3, [r3, #16]
 8009e14:	f003 0320 	and.w	r3, r3, #32
 8009e18:	2b20      	cmp	r3, #32
 8009e1a:	d10e      	bne.n	8009e3a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	68db      	ldr	r3, [r3, #12]
 8009e22:	f003 0320 	and.w	r3, r3, #32
 8009e26:	2b20      	cmp	r3, #32
 8009e28:	d107      	bne.n	8009e3a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f06f 0220 	mvn.w	r2, #32
 8009e32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f000 fa25 	bl	800a284 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009e3a:	bf00      	nop
 8009e3c:	3708      	adds	r7, #8
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}

08009e42 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009e42:	b580      	push	{r7, lr}
 8009e44:	b084      	sub	sp, #16
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
 8009e4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e52:	2b01      	cmp	r3, #1
 8009e54:	d101      	bne.n	8009e5a <HAL_TIM_ConfigClockSource+0x18>
 8009e56:	2302      	movs	r3, #2
 8009e58:	e0a6      	b.n	8009fa8 <HAL_TIM_ConfigClockSource+0x166>
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2201      	movs	r2, #1
 8009e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	2202      	movs	r2, #2
 8009e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	689b      	ldr	r3, [r3, #8]
 8009e70:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009e78:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009e80:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	68fa      	ldr	r2, [r7, #12]
 8009e88:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	2b40      	cmp	r3, #64	; 0x40
 8009e90:	d067      	beq.n	8009f62 <HAL_TIM_ConfigClockSource+0x120>
 8009e92:	2b40      	cmp	r3, #64	; 0x40
 8009e94:	d80b      	bhi.n	8009eae <HAL_TIM_ConfigClockSource+0x6c>
 8009e96:	2b10      	cmp	r3, #16
 8009e98:	d073      	beq.n	8009f82 <HAL_TIM_ConfigClockSource+0x140>
 8009e9a:	2b10      	cmp	r3, #16
 8009e9c:	d802      	bhi.n	8009ea4 <HAL_TIM_ConfigClockSource+0x62>
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d06f      	beq.n	8009f82 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009ea2:	e078      	b.n	8009f96 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009ea4:	2b20      	cmp	r3, #32
 8009ea6:	d06c      	beq.n	8009f82 <HAL_TIM_ConfigClockSource+0x140>
 8009ea8:	2b30      	cmp	r3, #48	; 0x30
 8009eaa:	d06a      	beq.n	8009f82 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8009eac:	e073      	b.n	8009f96 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009eae:	2b70      	cmp	r3, #112	; 0x70
 8009eb0:	d00d      	beq.n	8009ece <HAL_TIM_ConfigClockSource+0x8c>
 8009eb2:	2b70      	cmp	r3, #112	; 0x70
 8009eb4:	d804      	bhi.n	8009ec0 <HAL_TIM_ConfigClockSource+0x7e>
 8009eb6:	2b50      	cmp	r3, #80	; 0x50
 8009eb8:	d033      	beq.n	8009f22 <HAL_TIM_ConfigClockSource+0xe0>
 8009eba:	2b60      	cmp	r3, #96	; 0x60
 8009ebc:	d041      	beq.n	8009f42 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8009ebe:	e06a      	b.n	8009f96 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009ec0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ec4:	d066      	beq.n	8009f94 <HAL_TIM_ConfigClockSource+0x152>
 8009ec6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009eca:	d017      	beq.n	8009efc <HAL_TIM_ConfigClockSource+0xba>
      break;
 8009ecc:	e063      	b.n	8009f96 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6818      	ldr	r0, [r3, #0]
 8009ed2:	683b      	ldr	r3, [r7, #0]
 8009ed4:	6899      	ldr	r1, [r3, #8]
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	685a      	ldr	r2, [r3, #4]
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	68db      	ldr	r3, [r3, #12]
 8009ede:	f000 f96e 	bl	800a1be <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	689b      	ldr	r3, [r3, #8]
 8009ee8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009ef0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	68fa      	ldr	r2, [r7, #12]
 8009ef8:	609a      	str	r2, [r3, #8]
      break;
 8009efa:	e04c      	b.n	8009f96 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	6818      	ldr	r0, [r3, #0]
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	6899      	ldr	r1, [r3, #8]
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	685a      	ldr	r2, [r3, #4]
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	68db      	ldr	r3, [r3, #12]
 8009f0c:	f000 f957 	bl	800a1be <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	689a      	ldr	r2, [r3, #8]
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009f1e:	609a      	str	r2, [r3, #8]
      break;
 8009f20:	e039      	b.n	8009f96 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6818      	ldr	r0, [r3, #0]
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	6859      	ldr	r1, [r3, #4]
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	68db      	ldr	r3, [r3, #12]
 8009f2e:	461a      	mov	r2, r3
 8009f30:	f000 f8ce 	bl	800a0d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	2150      	movs	r1, #80	; 0x50
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	f000 f925 	bl	800a18a <TIM_ITRx_SetConfig>
      break;
 8009f40:	e029      	b.n	8009f96 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	6818      	ldr	r0, [r3, #0]
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	6859      	ldr	r1, [r3, #4]
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	68db      	ldr	r3, [r3, #12]
 8009f4e:	461a      	mov	r2, r3
 8009f50:	f000 f8ec 	bl	800a12c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	2160      	movs	r1, #96	; 0x60
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f000 f915 	bl	800a18a <TIM_ITRx_SetConfig>
      break;
 8009f60:	e019      	b.n	8009f96 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6818      	ldr	r0, [r3, #0]
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	6859      	ldr	r1, [r3, #4]
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	68db      	ldr	r3, [r3, #12]
 8009f6e:	461a      	mov	r2, r3
 8009f70:	f000 f8ae 	bl	800a0d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	2140      	movs	r1, #64	; 0x40
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f000 f905 	bl	800a18a <TIM_ITRx_SetConfig>
      break;
 8009f80:	e009      	b.n	8009f96 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681a      	ldr	r2, [r3, #0]
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	4619      	mov	r1, r3
 8009f8c:	4610      	mov	r0, r2
 8009f8e:	f000 f8fc 	bl	800a18a <TIM_ITRx_SetConfig>
      break;
 8009f92:	e000      	b.n	8009f96 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8009f94:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2201      	movs	r2, #1
 8009f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009fa6:	2300      	movs	r3, #0
}
 8009fa8:	4618      	mov	r0, r3
 8009faa:	3710      	adds	r7, #16
 8009fac:	46bd      	mov	sp, r7
 8009fae:	bd80      	pop	{r7, pc}

08009fb0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b083      	sub	sp, #12
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009fb8:	bf00      	nop
 8009fba:	370c      	adds	r7, #12
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bc80      	pop	{r7}
 8009fc0:	4770      	bx	lr

08009fc2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009fc2:	b480      	push	{r7}
 8009fc4:	b083      	sub	sp, #12
 8009fc6:	af00      	add	r7, sp, #0
 8009fc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009fca:	bf00      	nop
 8009fcc:	370c      	adds	r7, #12
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bc80      	pop	{r7}
 8009fd2:	4770      	bx	lr

08009fd4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b083      	sub	sp, #12
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009fdc:	bf00      	nop
 8009fde:	370c      	adds	r7, #12
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bc80      	pop	{r7}
 8009fe4:	4770      	bx	lr

08009fe6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009fe6:	b480      	push	{r7}
 8009fe8:	b083      	sub	sp, #12
 8009fea:	af00      	add	r7, sp, #0
 8009fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009fee:	bf00      	nop
 8009ff0:	370c      	adds	r7, #12
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bc80      	pop	{r7}
 8009ff6:	4770      	bx	lr

08009ff8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b083      	sub	sp, #12
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a000:	bf00      	nop
 800a002:	370c      	adds	r7, #12
 800a004:	46bd      	mov	sp, r7
 800a006:	bc80      	pop	{r7}
 800a008:	4770      	bx	lr
	...

0800a00c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a00c:	b480      	push	{r7}
 800a00e:	b085      	sub	sp, #20
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
 800a014:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	4a29      	ldr	r2, [pc, #164]	; (800a0c4 <TIM_Base_SetConfig+0xb8>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d00b      	beq.n	800a03c <TIM_Base_SetConfig+0x30>
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a02a:	d007      	beq.n	800a03c <TIM_Base_SetConfig+0x30>
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	4a26      	ldr	r2, [pc, #152]	; (800a0c8 <TIM_Base_SetConfig+0xbc>)
 800a030:	4293      	cmp	r3, r2
 800a032:	d003      	beq.n	800a03c <TIM_Base_SetConfig+0x30>
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	4a25      	ldr	r2, [pc, #148]	; (800a0cc <TIM_Base_SetConfig+0xc0>)
 800a038:	4293      	cmp	r3, r2
 800a03a:	d108      	bne.n	800a04e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a042:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	685b      	ldr	r3, [r3, #4]
 800a048:	68fa      	ldr	r2, [r7, #12]
 800a04a:	4313      	orrs	r3, r2
 800a04c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	4a1c      	ldr	r2, [pc, #112]	; (800a0c4 <TIM_Base_SetConfig+0xb8>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d00b      	beq.n	800a06e <TIM_Base_SetConfig+0x62>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a05c:	d007      	beq.n	800a06e <TIM_Base_SetConfig+0x62>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	4a19      	ldr	r2, [pc, #100]	; (800a0c8 <TIM_Base_SetConfig+0xbc>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d003      	beq.n	800a06e <TIM_Base_SetConfig+0x62>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	4a18      	ldr	r2, [pc, #96]	; (800a0cc <TIM_Base_SetConfig+0xc0>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d108      	bne.n	800a080 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a074:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	68db      	ldr	r3, [r3, #12]
 800a07a:	68fa      	ldr	r2, [r7, #12]
 800a07c:	4313      	orrs	r3, r2
 800a07e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	695b      	ldr	r3, [r3, #20]
 800a08a:	4313      	orrs	r3, r2
 800a08c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	68fa      	ldr	r2, [r7, #12]
 800a092:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	689a      	ldr	r2, [r3, #8]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	681a      	ldr	r2, [r3, #0]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	4a07      	ldr	r2, [pc, #28]	; (800a0c4 <TIM_Base_SetConfig+0xb8>)
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d103      	bne.n	800a0b4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	691a      	ldr	r2, [r3, #16]
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2201      	movs	r2, #1
 800a0b8:	615a      	str	r2, [r3, #20]
}
 800a0ba:	bf00      	nop
 800a0bc:	3714      	adds	r7, #20
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bc80      	pop	{r7}
 800a0c2:	4770      	bx	lr
 800a0c4:	40012c00 	.word	0x40012c00
 800a0c8:	40000400 	.word	0x40000400
 800a0cc:	40000800 	.word	0x40000800

0800a0d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b087      	sub	sp, #28
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	60f8      	str	r0, [r7, #12]
 800a0d8:	60b9      	str	r1, [r7, #8]
 800a0da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	6a1b      	ldr	r3, [r3, #32]
 800a0e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	6a1b      	ldr	r3, [r3, #32]
 800a0e6:	f023 0201 	bic.w	r2, r3, #1
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	699b      	ldr	r3, [r3, #24]
 800a0f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a0f4:	693b      	ldr	r3, [r7, #16]
 800a0f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a0fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	011b      	lsls	r3, r3, #4
 800a100:	693a      	ldr	r2, [r7, #16]
 800a102:	4313      	orrs	r3, r2
 800a104:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a106:	697b      	ldr	r3, [r7, #20]
 800a108:	f023 030a 	bic.w	r3, r3, #10
 800a10c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a10e:	697a      	ldr	r2, [r7, #20]
 800a110:	68bb      	ldr	r3, [r7, #8]
 800a112:	4313      	orrs	r3, r2
 800a114:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	693a      	ldr	r2, [r7, #16]
 800a11a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	697a      	ldr	r2, [r7, #20]
 800a120:	621a      	str	r2, [r3, #32]
}
 800a122:	bf00      	nop
 800a124:	371c      	adds	r7, #28
 800a126:	46bd      	mov	sp, r7
 800a128:	bc80      	pop	{r7}
 800a12a:	4770      	bx	lr

0800a12c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a12c:	b480      	push	{r7}
 800a12e:	b087      	sub	sp, #28
 800a130:	af00      	add	r7, sp, #0
 800a132:	60f8      	str	r0, [r7, #12]
 800a134:	60b9      	str	r1, [r7, #8]
 800a136:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	6a1b      	ldr	r3, [r3, #32]
 800a13c:	f023 0210 	bic.w	r2, r3, #16
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	699b      	ldr	r3, [r3, #24]
 800a148:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	6a1b      	ldr	r3, [r3, #32]
 800a14e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a150:	697b      	ldr	r3, [r7, #20]
 800a152:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a156:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	031b      	lsls	r3, r3, #12
 800a15c:	697a      	ldr	r2, [r7, #20]
 800a15e:	4313      	orrs	r3, r2
 800a160:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a162:	693b      	ldr	r3, [r7, #16]
 800a164:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a168:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	011b      	lsls	r3, r3, #4
 800a16e:	693a      	ldr	r2, [r7, #16]
 800a170:	4313      	orrs	r3, r2
 800a172:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	697a      	ldr	r2, [r7, #20]
 800a178:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	693a      	ldr	r2, [r7, #16]
 800a17e:	621a      	str	r2, [r3, #32]
}
 800a180:	bf00      	nop
 800a182:	371c      	adds	r7, #28
 800a184:	46bd      	mov	sp, r7
 800a186:	bc80      	pop	{r7}
 800a188:	4770      	bx	lr

0800a18a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a18a:	b480      	push	{r7}
 800a18c:	b085      	sub	sp, #20
 800a18e:	af00      	add	r7, sp, #0
 800a190:	6078      	str	r0, [r7, #4]
 800a192:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	689b      	ldr	r3, [r3, #8]
 800a198:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a1a2:	683a      	ldr	r2, [r7, #0]
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	4313      	orrs	r3, r2
 800a1a8:	f043 0307 	orr.w	r3, r3, #7
 800a1ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	68fa      	ldr	r2, [r7, #12]
 800a1b2:	609a      	str	r2, [r3, #8]
}
 800a1b4:	bf00      	nop
 800a1b6:	3714      	adds	r7, #20
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bc80      	pop	{r7}
 800a1bc:	4770      	bx	lr

0800a1be <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a1be:	b480      	push	{r7}
 800a1c0:	b087      	sub	sp, #28
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	60f8      	str	r0, [r7, #12]
 800a1c6:	60b9      	str	r1, [r7, #8]
 800a1c8:	607a      	str	r2, [r7, #4]
 800a1ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	689b      	ldr	r3, [r3, #8]
 800a1d0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a1d8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	021a      	lsls	r2, r3, #8
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	431a      	orrs	r2, r3
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	4313      	orrs	r3, r2
 800a1e6:	697a      	ldr	r2, [r7, #20]
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	697a      	ldr	r2, [r7, #20]
 800a1f0:	609a      	str	r2, [r3, #8]
}
 800a1f2:	bf00      	nop
 800a1f4:	371c      	adds	r7, #28
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bc80      	pop	{r7}
 800a1fa:	4770      	bx	lr

0800a1fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b085      	sub	sp, #20
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
 800a204:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a20c:	2b01      	cmp	r3, #1
 800a20e:	d101      	bne.n	800a214 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a210:	2302      	movs	r3, #2
 800a212:	e032      	b.n	800a27a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2201      	movs	r2, #1
 800a218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2202      	movs	r2, #2
 800a220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	685b      	ldr	r3, [r3, #4]
 800a22a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	689b      	ldr	r3, [r3, #8]
 800a232:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a23a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	68fa      	ldr	r2, [r7, #12]
 800a242:	4313      	orrs	r3, r2
 800a244:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800a246:	68bb      	ldr	r3, [r7, #8]
 800a248:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a24c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	685b      	ldr	r3, [r3, #4]
 800a252:	68ba      	ldr	r2, [r7, #8]
 800a254:	4313      	orrs	r3, r2
 800a256:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	68fa      	ldr	r2, [r7, #12]
 800a25e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	68ba      	ldr	r2, [r7, #8]
 800a266:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2201      	movs	r2, #1
 800a26c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2200      	movs	r2, #0
 800a274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a278:	2300      	movs	r3, #0
}
 800a27a:	4618      	mov	r0, r3
 800a27c:	3714      	adds	r7, #20
 800a27e:	46bd      	mov	sp, r7
 800a280:	bc80      	pop	{r7}
 800a282:	4770      	bx	lr

0800a284 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a284:	b480      	push	{r7}
 800a286:	b083      	sub	sp, #12
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a28c:	bf00      	nop
 800a28e:	370c      	adds	r7, #12
 800a290:	46bd      	mov	sp, r7
 800a292:	bc80      	pop	{r7}
 800a294:	4770      	bx	lr

0800a296 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a296:	b480      	push	{r7}
 800a298:	b083      	sub	sp, #12
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a29e:	bf00      	nop
 800a2a0:	370c      	adds	r7, #12
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bc80      	pop	{r7}
 800a2a6:	4770      	bx	lr

0800a2a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b082      	sub	sp, #8
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d101      	bne.n	800a2ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	e03f      	b.n	800a33a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a2c0:	b2db      	uxtb	r3, r3
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d106      	bne.n	800a2d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f7fc f98e 	bl	80065f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2224      	movs	r2, #36	; 0x24
 800a2d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	68da      	ldr	r2, [r3, #12]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a2ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a2ec:	6878      	ldr	r0, [r7, #4]
 800a2ee:	f000 f829 	bl	800a344 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	691a      	ldr	r2, [r3, #16]
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a300:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	695a      	ldr	r2, [r3, #20]
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a310:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	68da      	ldr	r2, [r3, #12]
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a320:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2200      	movs	r2, #0
 800a326:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2220      	movs	r2, #32
 800a32c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2220      	movs	r2, #32
 800a334:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a338:	2300      	movs	r3, #0
}
 800a33a:	4618      	mov	r0, r3
 800a33c:	3708      	adds	r7, #8
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}
	...

0800a344 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b084      	sub	sp, #16
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	691b      	ldr	r3, [r3, #16]
 800a352:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	68da      	ldr	r2, [r3, #12]
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	430a      	orrs	r2, r1
 800a360:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	689a      	ldr	r2, [r3, #8]
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	691b      	ldr	r3, [r3, #16]
 800a36a:	431a      	orrs	r2, r3
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	695b      	ldr	r3, [r3, #20]
 800a370:	4313      	orrs	r3, r2
 800a372:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	68db      	ldr	r3, [r3, #12]
 800a37a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800a37e:	f023 030c 	bic.w	r3, r3, #12
 800a382:	687a      	ldr	r2, [r7, #4]
 800a384:	6812      	ldr	r2, [r2, #0]
 800a386:	68f9      	ldr	r1, [r7, #12]
 800a388:	430b      	orrs	r3, r1
 800a38a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	695b      	ldr	r3, [r3, #20]
 800a392:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	699a      	ldr	r2, [r3, #24]
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	430a      	orrs	r2, r1
 800a3a0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	4a52      	ldr	r2, [pc, #328]	; (800a4f0 <UART_SetConfig+0x1ac>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d14e      	bne.n	800a44a <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a3ac:	f7ff faaa 	bl	8009904 <HAL_RCC_GetPCLK2Freq>
 800a3b0:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a3b2:	68ba      	ldr	r2, [r7, #8]
 800a3b4:	4613      	mov	r3, r2
 800a3b6:	009b      	lsls	r3, r3, #2
 800a3b8:	4413      	add	r3, r2
 800a3ba:	009a      	lsls	r2, r3, #2
 800a3bc:	441a      	add	r2, r3
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	685b      	ldr	r3, [r3, #4]
 800a3c2:	009b      	lsls	r3, r3, #2
 800a3c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3c8:	4a4a      	ldr	r2, [pc, #296]	; (800a4f4 <UART_SetConfig+0x1b0>)
 800a3ca:	fba2 2303 	umull	r2, r3, r2, r3
 800a3ce:	095b      	lsrs	r3, r3, #5
 800a3d0:	0119      	lsls	r1, r3, #4
 800a3d2:	68ba      	ldr	r2, [r7, #8]
 800a3d4:	4613      	mov	r3, r2
 800a3d6:	009b      	lsls	r3, r3, #2
 800a3d8:	4413      	add	r3, r2
 800a3da:	009a      	lsls	r2, r3, #2
 800a3dc:	441a      	add	r2, r3
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	685b      	ldr	r3, [r3, #4]
 800a3e2:	009b      	lsls	r3, r3, #2
 800a3e4:	fbb2 f2f3 	udiv	r2, r2, r3
 800a3e8:	4b42      	ldr	r3, [pc, #264]	; (800a4f4 <UART_SetConfig+0x1b0>)
 800a3ea:	fba3 0302 	umull	r0, r3, r3, r2
 800a3ee:	095b      	lsrs	r3, r3, #5
 800a3f0:	2064      	movs	r0, #100	; 0x64
 800a3f2:	fb00 f303 	mul.w	r3, r0, r3
 800a3f6:	1ad3      	subs	r3, r2, r3
 800a3f8:	011b      	lsls	r3, r3, #4
 800a3fa:	3332      	adds	r3, #50	; 0x32
 800a3fc:	4a3d      	ldr	r2, [pc, #244]	; (800a4f4 <UART_SetConfig+0x1b0>)
 800a3fe:	fba2 2303 	umull	r2, r3, r2, r3
 800a402:	095b      	lsrs	r3, r3, #5
 800a404:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a408:	4419      	add	r1, r3
 800a40a:	68ba      	ldr	r2, [r7, #8]
 800a40c:	4613      	mov	r3, r2
 800a40e:	009b      	lsls	r3, r3, #2
 800a410:	4413      	add	r3, r2
 800a412:	009a      	lsls	r2, r3, #2
 800a414:	441a      	add	r2, r3
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	685b      	ldr	r3, [r3, #4]
 800a41a:	009b      	lsls	r3, r3, #2
 800a41c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a420:	4b34      	ldr	r3, [pc, #208]	; (800a4f4 <UART_SetConfig+0x1b0>)
 800a422:	fba3 0302 	umull	r0, r3, r3, r2
 800a426:	095b      	lsrs	r3, r3, #5
 800a428:	2064      	movs	r0, #100	; 0x64
 800a42a:	fb00 f303 	mul.w	r3, r0, r3
 800a42e:	1ad3      	subs	r3, r2, r3
 800a430:	011b      	lsls	r3, r3, #4
 800a432:	3332      	adds	r3, #50	; 0x32
 800a434:	4a2f      	ldr	r2, [pc, #188]	; (800a4f4 <UART_SetConfig+0x1b0>)
 800a436:	fba2 2303 	umull	r2, r3, r2, r3
 800a43a:	095b      	lsrs	r3, r3, #5
 800a43c:	f003 020f 	and.w	r2, r3, #15
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	440a      	add	r2, r1
 800a446:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800a448:	e04d      	b.n	800a4e6 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800a44a:	f7ff fa47 	bl	80098dc <HAL_RCC_GetPCLK1Freq>
 800a44e:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a450:	68ba      	ldr	r2, [r7, #8]
 800a452:	4613      	mov	r3, r2
 800a454:	009b      	lsls	r3, r3, #2
 800a456:	4413      	add	r3, r2
 800a458:	009a      	lsls	r2, r3, #2
 800a45a:	441a      	add	r2, r3
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	685b      	ldr	r3, [r3, #4]
 800a460:	009b      	lsls	r3, r3, #2
 800a462:	fbb2 f3f3 	udiv	r3, r2, r3
 800a466:	4a23      	ldr	r2, [pc, #140]	; (800a4f4 <UART_SetConfig+0x1b0>)
 800a468:	fba2 2303 	umull	r2, r3, r2, r3
 800a46c:	095b      	lsrs	r3, r3, #5
 800a46e:	0119      	lsls	r1, r3, #4
 800a470:	68ba      	ldr	r2, [r7, #8]
 800a472:	4613      	mov	r3, r2
 800a474:	009b      	lsls	r3, r3, #2
 800a476:	4413      	add	r3, r2
 800a478:	009a      	lsls	r2, r3, #2
 800a47a:	441a      	add	r2, r3
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	685b      	ldr	r3, [r3, #4]
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	fbb2 f2f3 	udiv	r2, r2, r3
 800a486:	4b1b      	ldr	r3, [pc, #108]	; (800a4f4 <UART_SetConfig+0x1b0>)
 800a488:	fba3 0302 	umull	r0, r3, r3, r2
 800a48c:	095b      	lsrs	r3, r3, #5
 800a48e:	2064      	movs	r0, #100	; 0x64
 800a490:	fb00 f303 	mul.w	r3, r0, r3
 800a494:	1ad3      	subs	r3, r2, r3
 800a496:	011b      	lsls	r3, r3, #4
 800a498:	3332      	adds	r3, #50	; 0x32
 800a49a:	4a16      	ldr	r2, [pc, #88]	; (800a4f4 <UART_SetConfig+0x1b0>)
 800a49c:	fba2 2303 	umull	r2, r3, r2, r3
 800a4a0:	095b      	lsrs	r3, r3, #5
 800a4a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a4a6:	4419      	add	r1, r3
 800a4a8:	68ba      	ldr	r2, [r7, #8]
 800a4aa:	4613      	mov	r3, r2
 800a4ac:	009b      	lsls	r3, r3, #2
 800a4ae:	4413      	add	r3, r2
 800a4b0:	009a      	lsls	r2, r3, #2
 800a4b2:	441a      	add	r2, r3
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	685b      	ldr	r3, [r3, #4]
 800a4b8:	009b      	lsls	r3, r3, #2
 800a4ba:	fbb2 f2f3 	udiv	r2, r2, r3
 800a4be:	4b0d      	ldr	r3, [pc, #52]	; (800a4f4 <UART_SetConfig+0x1b0>)
 800a4c0:	fba3 0302 	umull	r0, r3, r3, r2
 800a4c4:	095b      	lsrs	r3, r3, #5
 800a4c6:	2064      	movs	r0, #100	; 0x64
 800a4c8:	fb00 f303 	mul.w	r3, r0, r3
 800a4cc:	1ad3      	subs	r3, r2, r3
 800a4ce:	011b      	lsls	r3, r3, #4
 800a4d0:	3332      	adds	r3, #50	; 0x32
 800a4d2:	4a08      	ldr	r2, [pc, #32]	; (800a4f4 <UART_SetConfig+0x1b0>)
 800a4d4:	fba2 2303 	umull	r2, r3, r2, r3
 800a4d8:	095b      	lsrs	r3, r3, #5
 800a4da:	f003 020f 	and.w	r2, r3, #15
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	440a      	add	r2, r1
 800a4e4:	609a      	str	r2, [r3, #8]
}
 800a4e6:	bf00      	nop
 800a4e8:	3710      	adds	r7, #16
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	bd80      	pop	{r7, pc}
 800a4ee:	bf00      	nop
 800a4f0:	40013800 	.word	0x40013800
 800a4f4:	51eb851f 	.word	0x51eb851f

0800a4f8 <__errno>:
 800a4f8:	4b01      	ldr	r3, [pc, #4]	; (800a500 <__errno+0x8>)
 800a4fa:	6818      	ldr	r0, [r3, #0]
 800a4fc:	4770      	bx	lr
 800a4fe:	bf00      	nop
 800a500:	2000008c 	.word	0x2000008c

0800a504 <__libc_init_array>:
 800a504:	b570      	push	{r4, r5, r6, lr}
 800a506:	2500      	movs	r5, #0
 800a508:	4e0c      	ldr	r6, [pc, #48]	; (800a53c <__libc_init_array+0x38>)
 800a50a:	4c0d      	ldr	r4, [pc, #52]	; (800a540 <__libc_init_array+0x3c>)
 800a50c:	1ba4      	subs	r4, r4, r6
 800a50e:	10a4      	asrs	r4, r4, #2
 800a510:	42a5      	cmp	r5, r4
 800a512:	d109      	bne.n	800a528 <__libc_init_array+0x24>
 800a514:	f002 fa92 	bl	800ca3c <_init>
 800a518:	2500      	movs	r5, #0
 800a51a:	4e0a      	ldr	r6, [pc, #40]	; (800a544 <__libc_init_array+0x40>)
 800a51c:	4c0a      	ldr	r4, [pc, #40]	; (800a548 <__libc_init_array+0x44>)
 800a51e:	1ba4      	subs	r4, r4, r6
 800a520:	10a4      	asrs	r4, r4, #2
 800a522:	42a5      	cmp	r5, r4
 800a524:	d105      	bne.n	800a532 <__libc_init_array+0x2e>
 800a526:	bd70      	pop	{r4, r5, r6, pc}
 800a528:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a52c:	4798      	blx	r3
 800a52e:	3501      	adds	r5, #1
 800a530:	e7ee      	b.n	800a510 <__libc_init_array+0xc>
 800a532:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a536:	4798      	blx	r3
 800a538:	3501      	adds	r5, #1
 800a53a:	e7f2      	b.n	800a522 <__libc_init_array+0x1e>
 800a53c:	0800d75c 	.word	0x0800d75c
 800a540:	0800d75c 	.word	0x0800d75c
 800a544:	0800d75c 	.word	0x0800d75c
 800a548:	0800d760 	.word	0x0800d760

0800a54c <memset>:
 800a54c:	4603      	mov	r3, r0
 800a54e:	4402      	add	r2, r0
 800a550:	4293      	cmp	r3, r2
 800a552:	d100      	bne.n	800a556 <memset+0xa>
 800a554:	4770      	bx	lr
 800a556:	f803 1b01 	strb.w	r1, [r3], #1
 800a55a:	e7f9      	b.n	800a550 <memset+0x4>

0800a55c <__cvt>:
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a562:	461e      	mov	r6, r3
 800a564:	bfbb      	ittet	lt
 800a566:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800a56a:	461e      	movlt	r6, r3
 800a56c:	2300      	movge	r3, #0
 800a56e:	232d      	movlt	r3, #45	; 0x2d
 800a570:	b088      	sub	sp, #32
 800a572:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800a574:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800a578:	f027 0720 	bic.w	r7, r7, #32
 800a57c:	2f46      	cmp	r7, #70	; 0x46
 800a57e:	4614      	mov	r4, r2
 800a580:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800a582:	700b      	strb	r3, [r1, #0]
 800a584:	d004      	beq.n	800a590 <__cvt+0x34>
 800a586:	2f45      	cmp	r7, #69	; 0x45
 800a588:	d100      	bne.n	800a58c <__cvt+0x30>
 800a58a:	3501      	adds	r5, #1
 800a58c:	2302      	movs	r3, #2
 800a58e:	e000      	b.n	800a592 <__cvt+0x36>
 800a590:	2303      	movs	r3, #3
 800a592:	aa07      	add	r2, sp, #28
 800a594:	9204      	str	r2, [sp, #16]
 800a596:	aa06      	add	r2, sp, #24
 800a598:	e9cd a202 	strd	sl, r2, [sp, #8]
 800a59c:	e9cd 3500 	strd	r3, r5, [sp]
 800a5a0:	4622      	mov	r2, r4
 800a5a2:	4633      	mov	r3, r6
 800a5a4:	f000 fcd8 	bl	800af58 <_dtoa_r>
 800a5a8:	2f47      	cmp	r7, #71	; 0x47
 800a5aa:	4680      	mov	r8, r0
 800a5ac:	d102      	bne.n	800a5b4 <__cvt+0x58>
 800a5ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a5b0:	07db      	lsls	r3, r3, #31
 800a5b2:	d526      	bpl.n	800a602 <__cvt+0xa6>
 800a5b4:	2f46      	cmp	r7, #70	; 0x46
 800a5b6:	eb08 0905 	add.w	r9, r8, r5
 800a5ba:	d111      	bne.n	800a5e0 <__cvt+0x84>
 800a5bc:	f898 3000 	ldrb.w	r3, [r8]
 800a5c0:	2b30      	cmp	r3, #48	; 0x30
 800a5c2:	d10a      	bne.n	800a5da <__cvt+0x7e>
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	4631      	mov	r1, r6
 800a5cc:	f7f6 f9ec 	bl	80009a8 <__aeabi_dcmpeq>
 800a5d0:	b918      	cbnz	r0, 800a5da <__cvt+0x7e>
 800a5d2:	f1c5 0501 	rsb	r5, r5, #1
 800a5d6:	f8ca 5000 	str.w	r5, [sl]
 800a5da:	f8da 3000 	ldr.w	r3, [sl]
 800a5de:	4499      	add	r9, r3
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	4620      	mov	r0, r4
 800a5e6:	4631      	mov	r1, r6
 800a5e8:	f7f6 f9de 	bl	80009a8 <__aeabi_dcmpeq>
 800a5ec:	b938      	cbnz	r0, 800a5fe <__cvt+0xa2>
 800a5ee:	2230      	movs	r2, #48	; 0x30
 800a5f0:	9b07      	ldr	r3, [sp, #28]
 800a5f2:	454b      	cmp	r3, r9
 800a5f4:	d205      	bcs.n	800a602 <__cvt+0xa6>
 800a5f6:	1c59      	adds	r1, r3, #1
 800a5f8:	9107      	str	r1, [sp, #28]
 800a5fa:	701a      	strb	r2, [r3, #0]
 800a5fc:	e7f8      	b.n	800a5f0 <__cvt+0x94>
 800a5fe:	f8cd 901c 	str.w	r9, [sp, #28]
 800a602:	4640      	mov	r0, r8
 800a604:	9b07      	ldr	r3, [sp, #28]
 800a606:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a608:	eba3 0308 	sub.w	r3, r3, r8
 800a60c:	6013      	str	r3, [r2, #0]
 800a60e:	b008      	add	sp, #32
 800a610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a614 <__exponent>:
 800a614:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a616:	2900      	cmp	r1, #0
 800a618:	bfb4      	ite	lt
 800a61a:	232d      	movlt	r3, #45	; 0x2d
 800a61c:	232b      	movge	r3, #43	; 0x2b
 800a61e:	4604      	mov	r4, r0
 800a620:	bfb8      	it	lt
 800a622:	4249      	neglt	r1, r1
 800a624:	2909      	cmp	r1, #9
 800a626:	f804 2b02 	strb.w	r2, [r4], #2
 800a62a:	7043      	strb	r3, [r0, #1]
 800a62c:	dd21      	ble.n	800a672 <__exponent+0x5e>
 800a62e:	f10d 0307 	add.w	r3, sp, #7
 800a632:	461f      	mov	r7, r3
 800a634:	260a      	movs	r6, #10
 800a636:	fb91 f5f6 	sdiv	r5, r1, r6
 800a63a:	fb06 1115 	mls	r1, r6, r5, r1
 800a63e:	2d09      	cmp	r5, #9
 800a640:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800a644:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a648:	f103 32ff 	add.w	r2, r3, #4294967295
 800a64c:	4629      	mov	r1, r5
 800a64e:	dc09      	bgt.n	800a664 <__exponent+0x50>
 800a650:	3130      	adds	r1, #48	; 0x30
 800a652:	3b02      	subs	r3, #2
 800a654:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a658:	42bb      	cmp	r3, r7
 800a65a:	4622      	mov	r2, r4
 800a65c:	d304      	bcc.n	800a668 <__exponent+0x54>
 800a65e:	1a10      	subs	r0, r2, r0
 800a660:	b003      	add	sp, #12
 800a662:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a664:	4613      	mov	r3, r2
 800a666:	e7e6      	b.n	800a636 <__exponent+0x22>
 800a668:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a66c:	f804 2b01 	strb.w	r2, [r4], #1
 800a670:	e7f2      	b.n	800a658 <__exponent+0x44>
 800a672:	2330      	movs	r3, #48	; 0x30
 800a674:	4419      	add	r1, r3
 800a676:	7083      	strb	r3, [r0, #2]
 800a678:	1d02      	adds	r2, r0, #4
 800a67a:	70c1      	strb	r1, [r0, #3]
 800a67c:	e7ef      	b.n	800a65e <__exponent+0x4a>
	...

0800a680 <_printf_float>:
 800a680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a684:	b091      	sub	sp, #68	; 0x44
 800a686:	460c      	mov	r4, r1
 800a688:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800a68a:	4693      	mov	fp, r2
 800a68c:	461e      	mov	r6, r3
 800a68e:	4605      	mov	r5, r0
 800a690:	f001 fa16 	bl	800bac0 <_localeconv_r>
 800a694:	6803      	ldr	r3, [r0, #0]
 800a696:	4618      	mov	r0, r3
 800a698:	9309      	str	r3, [sp, #36]	; 0x24
 800a69a:	f7f5 fd59 	bl	8000150 <strlen>
 800a69e:	2300      	movs	r3, #0
 800a6a0:	930e      	str	r3, [sp, #56]	; 0x38
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	900a      	str	r0, [sp, #40]	; 0x28
 800a6a6:	3307      	adds	r3, #7
 800a6a8:	f023 0307 	bic.w	r3, r3, #7
 800a6ac:	f103 0208 	add.w	r2, r3, #8
 800a6b0:	f894 8018 	ldrb.w	r8, [r4, #24]
 800a6b4:	f8d4 a000 	ldr.w	sl, [r4]
 800a6b8:	603a      	str	r2, [r7, #0]
 800a6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6be:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a6c2:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800a6c6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a6ca:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a6d0:	4ba6      	ldr	r3, [pc, #664]	; (800a96c <_printf_float+0x2ec>)
 800a6d2:	4638      	mov	r0, r7
 800a6d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a6d6:	f7f6 f999 	bl	8000a0c <__aeabi_dcmpun>
 800a6da:	bb68      	cbnz	r0, 800a738 <_printf_float+0xb8>
 800a6dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a6e0:	4ba2      	ldr	r3, [pc, #648]	; (800a96c <_printf_float+0x2ec>)
 800a6e2:	4638      	mov	r0, r7
 800a6e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a6e6:	f7f6 f973 	bl	80009d0 <__aeabi_dcmple>
 800a6ea:	bb28      	cbnz	r0, 800a738 <_printf_float+0xb8>
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	4638      	mov	r0, r7
 800a6f2:	4649      	mov	r1, r9
 800a6f4:	f7f6 f962 	bl	80009bc <__aeabi_dcmplt>
 800a6f8:	b110      	cbz	r0, 800a700 <_printf_float+0x80>
 800a6fa:	232d      	movs	r3, #45	; 0x2d
 800a6fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a700:	4f9b      	ldr	r7, [pc, #620]	; (800a970 <_printf_float+0x2f0>)
 800a702:	4b9c      	ldr	r3, [pc, #624]	; (800a974 <_printf_float+0x2f4>)
 800a704:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a708:	bf98      	it	ls
 800a70a:	461f      	movls	r7, r3
 800a70c:	2303      	movs	r3, #3
 800a70e:	f04f 0900 	mov.w	r9, #0
 800a712:	6123      	str	r3, [r4, #16]
 800a714:	f02a 0304 	bic.w	r3, sl, #4
 800a718:	6023      	str	r3, [r4, #0]
 800a71a:	9600      	str	r6, [sp, #0]
 800a71c:	465b      	mov	r3, fp
 800a71e:	aa0f      	add	r2, sp, #60	; 0x3c
 800a720:	4621      	mov	r1, r4
 800a722:	4628      	mov	r0, r5
 800a724:	f000 f9e2 	bl	800aaec <_printf_common>
 800a728:	3001      	adds	r0, #1
 800a72a:	f040 8090 	bne.w	800a84e <_printf_float+0x1ce>
 800a72e:	f04f 30ff 	mov.w	r0, #4294967295
 800a732:	b011      	add	sp, #68	; 0x44
 800a734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a738:	463a      	mov	r2, r7
 800a73a:	464b      	mov	r3, r9
 800a73c:	4638      	mov	r0, r7
 800a73e:	4649      	mov	r1, r9
 800a740:	f7f6 f964 	bl	8000a0c <__aeabi_dcmpun>
 800a744:	b110      	cbz	r0, 800a74c <_printf_float+0xcc>
 800a746:	4f8c      	ldr	r7, [pc, #560]	; (800a978 <_printf_float+0x2f8>)
 800a748:	4b8c      	ldr	r3, [pc, #560]	; (800a97c <_printf_float+0x2fc>)
 800a74a:	e7db      	b.n	800a704 <_printf_float+0x84>
 800a74c:	6863      	ldr	r3, [r4, #4]
 800a74e:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800a752:	1c59      	adds	r1, r3, #1
 800a754:	a80d      	add	r0, sp, #52	; 0x34
 800a756:	a90e      	add	r1, sp, #56	; 0x38
 800a758:	d140      	bne.n	800a7dc <_printf_float+0x15c>
 800a75a:	2306      	movs	r3, #6
 800a75c:	6063      	str	r3, [r4, #4]
 800a75e:	f04f 0c00 	mov.w	ip, #0
 800a762:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800a766:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800a76a:	6863      	ldr	r3, [r4, #4]
 800a76c:	6022      	str	r2, [r4, #0]
 800a76e:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800a772:	9300      	str	r3, [sp, #0]
 800a774:	463a      	mov	r2, r7
 800a776:	464b      	mov	r3, r9
 800a778:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800a77c:	4628      	mov	r0, r5
 800a77e:	f7ff feed 	bl	800a55c <__cvt>
 800a782:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800a786:	2b47      	cmp	r3, #71	; 0x47
 800a788:	4607      	mov	r7, r0
 800a78a:	d109      	bne.n	800a7a0 <_printf_float+0x120>
 800a78c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a78e:	1cd8      	adds	r0, r3, #3
 800a790:	db02      	blt.n	800a798 <_printf_float+0x118>
 800a792:	6862      	ldr	r2, [r4, #4]
 800a794:	4293      	cmp	r3, r2
 800a796:	dd47      	ble.n	800a828 <_printf_float+0x1a8>
 800a798:	f1a8 0802 	sub.w	r8, r8, #2
 800a79c:	fa5f f888 	uxtb.w	r8, r8
 800a7a0:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800a7a4:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a7a6:	d824      	bhi.n	800a7f2 <_printf_float+0x172>
 800a7a8:	3901      	subs	r1, #1
 800a7aa:	4642      	mov	r2, r8
 800a7ac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a7b0:	910d      	str	r1, [sp, #52]	; 0x34
 800a7b2:	f7ff ff2f 	bl	800a614 <__exponent>
 800a7b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a7b8:	4681      	mov	r9, r0
 800a7ba:	1813      	adds	r3, r2, r0
 800a7bc:	2a01      	cmp	r2, #1
 800a7be:	6123      	str	r3, [r4, #16]
 800a7c0:	dc02      	bgt.n	800a7c8 <_printf_float+0x148>
 800a7c2:	6822      	ldr	r2, [r4, #0]
 800a7c4:	07d1      	lsls	r1, r2, #31
 800a7c6:	d501      	bpl.n	800a7cc <_printf_float+0x14c>
 800a7c8:	3301      	adds	r3, #1
 800a7ca:	6123      	str	r3, [r4, #16]
 800a7cc:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d0a2      	beq.n	800a71a <_printf_float+0x9a>
 800a7d4:	232d      	movs	r3, #45	; 0x2d
 800a7d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7da:	e79e      	b.n	800a71a <_printf_float+0x9a>
 800a7dc:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800a7e0:	f000 816e 	beq.w	800aac0 <_printf_float+0x440>
 800a7e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a7e8:	d1b9      	bne.n	800a75e <_printf_float+0xde>
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d1b7      	bne.n	800a75e <_printf_float+0xde>
 800a7ee:	2301      	movs	r3, #1
 800a7f0:	e7b4      	b.n	800a75c <_printf_float+0xdc>
 800a7f2:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800a7f6:	d119      	bne.n	800a82c <_printf_float+0x1ac>
 800a7f8:	2900      	cmp	r1, #0
 800a7fa:	6863      	ldr	r3, [r4, #4]
 800a7fc:	dd0c      	ble.n	800a818 <_printf_float+0x198>
 800a7fe:	6121      	str	r1, [r4, #16]
 800a800:	b913      	cbnz	r3, 800a808 <_printf_float+0x188>
 800a802:	6822      	ldr	r2, [r4, #0]
 800a804:	07d2      	lsls	r2, r2, #31
 800a806:	d502      	bpl.n	800a80e <_printf_float+0x18e>
 800a808:	3301      	adds	r3, #1
 800a80a:	440b      	add	r3, r1
 800a80c:	6123      	str	r3, [r4, #16]
 800a80e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a810:	f04f 0900 	mov.w	r9, #0
 800a814:	65a3      	str	r3, [r4, #88]	; 0x58
 800a816:	e7d9      	b.n	800a7cc <_printf_float+0x14c>
 800a818:	b913      	cbnz	r3, 800a820 <_printf_float+0x1a0>
 800a81a:	6822      	ldr	r2, [r4, #0]
 800a81c:	07d0      	lsls	r0, r2, #31
 800a81e:	d501      	bpl.n	800a824 <_printf_float+0x1a4>
 800a820:	3302      	adds	r3, #2
 800a822:	e7f3      	b.n	800a80c <_printf_float+0x18c>
 800a824:	2301      	movs	r3, #1
 800a826:	e7f1      	b.n	800a80c <_printf_float+0x18c>
 800a828:	f04f 0867 	mov.w	r8, #103	; 0x67
 800a82c:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800a830:	4293      	cmp	r3, r2
 800a832:	db05      	blt.n	800a840 <_printf_float+0x1c0>
 800a834:	6822      	ldr	r2, [r4, #0]
 800a836:	6123      	str	r3, [r4, #16]
 800a838:	07d1      	lsls	r1, r2, #31
 800a83a:	d5e8      	bpl.n	800a80e <_printf_float+0x18e>
 800a83c:	3301      	adds	r3, #1
 800a83e:	e7e5      	b.n	800a80c <_printf_float+0x18c>
 800a840:	2b00      	cmp	r3, #0
 800a842:	bfcc      	ite	gt
 800a844:	2301      	movgt	r3, #1
 800a846:	f1c3 0302 	rsble	r3, r3, #2
 800a84a:	4413      	add	r3, r2
 800a84c:	e7de      	b.n	800a80c <_printf_float+0x18c>
 800a84e:	6823      	ldr	r3, [r4, #0]
 800a850:	055a      	lsls	r2, r3, #21
 800a852:	d407      	bmi.n	800a864 <_printf_float+0x1e4>
 800a854:	6923      	ldr	r3, [r4, #16]
 800a856:	463a      	mov	r2, r7
 800a858:	4659      	mov	r1, fp
 800a85a:	4628      	mov	r0, r5
 800a85c:	47b0      	blx	r6
 800a85e:	3001      	adds	r0, #1
 800a860:	d129      	bne.n	800a8b6 <_printf_float+0x236>
 800a862:	e764      	b.n	800a72e <_printf_float+0xae>
 800a864:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800a868:	f240 80d7 	bls.w	800aa1a <_printf_float+0x39a>
 800a86c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a870:	2200      	movs	r2, #0
 800a872:	2300      	movs	r3, #0
 800a874:	f7f6 f898 	bl	80009a8 <__aeabi_dcmpeq>
 800a878:	b388      	cbz	r0, 800a8de <_printf_float+0x25e>
 800a87a:	2301      	movs	r3, #1
 800a87c:	4a40      	ldr	r2, [pc, #256]	; (800a980 <_printf_float+0x300>)
 800a87e:	4659      	mov	r1, fp
 800a880:	4628      	mov	r0, r5
 800a882:	47b0      	blx	r6
 800a884:	3001      	adds	r0, #1
 800a886:	f43f af52 	beq.w	800a72e <_printf_float+0xae>
 800a88a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a88e:	429a      	cmp	r2, r3
 800a890:	db02      	blt.n	800a898 <_printf_float+0x218>
 800a892:	6823      	ldr	r3, [r4, #0]
 800a894:	07d8      	lsls	r0, r3, #31
 800a896:	d50e      	bpl.n	800a8b6 <_printf_float+0x236>
 800a898:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a89c:	4659      	mov	r1, fp
 800a89e:	4628      	mov	r0, r5
 800a8a0:	47b0      	blx	r6
 800a8a2:	3001      	adds	r0, #1
 800a8a4:	f43f af43 	beq.w	800a72e <_printf_float+0xae>
 800a8a8:	2700      	movs	r7, #0
 800a8aa:	f104 081a 	add.w	r8, r4, #26
 800a8ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a8b0:	3b01      	subs	r3, #1
 800a8b2:	42bb      	cmp	r3, r7
 800a8b4:	dc09      	bgt.n	800a8ca <_printf_float+0x24a>
 800a8b6:	6823      	ldr	r3, [r4, #0]
 800a8b8:	079f      	lsls	r7, r3, #30
 800a8ba:	f100 80fd 	bmi.w	800aab8 <_printf_float+0x438>
 800a8be:	68e0      	ldr	r0, [r4, #12]
 800a8c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8c2:	4298      	cmp	r0, r3
 800a8c4:	bfb8      	it	lt
 800a8c6:	4618      	movlt	r0, r3
 800a8c8:	e733      	b.n	800a732 <_printf_float+0xb2>
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	4642      	mov	r2, r8
 800a8ce:	4659      	mov	r1, fp
 800a8d0:	4628      	mov	r0, r5
 800a8d2:	47b0      	blx	r6
 800a8d4:	3001      	adds	r0, #1
 800a8d6:	f43f af2a 	beq.w	800a72e <_printf_float+0xae>
 800a8da:	3701      	adds	r7, #1
 800a8dc:	e7e7      	b.n	800a8ae <_printf_float+0x22e>
 800a8de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	dc2b      	bgt.n	800a93c <_printf_float+0x2bc>
 800a8e4:	2301      	movs	r3, #1
 800a8e6:	4a26      	ldr	r2, [pc, #152]	; (800a980 <_printf_float+0x300>)
 800a8e8:	4659      	mov	r1, fp
 800a8ea:	4628      	mov	r0, r5
 800a8ec:	47b0      	blx	r6
 800a8ee:	3001      	adds	r0, #1
 800a8f0:	f43f af1d 	beq.w	800a72e <_printf_float+0xae>
 800a8f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a8f6:	b923      	cbnz	r3, 800a902 <_printf_float+0x282>
 800a8f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a8fa:	b913      	cbnz	r3, 800a902 <_printf_float+0x282>
 800a8fc:	6823      	ldr	r3, [r4, #0]
 800a8fe:	07d9      	lsls	r1, r3, #31
 800a900:	d5d9      	bpl.n	800a8b6 <_printf_float+0x236>
 800a902:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a906:	4659      	mov	r1, fp
 800a908:	4628      	mov	r0, r5
 800a90a:	47b0      	blx	r6
 800a90c:	3001      	adds	r0, #1
 800a90e:	f43f af0e 	beq.w	800a72e <_printf_float+0xae>
 800a912:	f04f 0800 	mov.w	r8, #0
 800a916:	f104 091a 	add.w	r9, r4, #26
 800a91a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a91c:	425b      	negs	r3, r3
 800a91e:	4543      	cmp	r3, r8
 800a920:	dc01      	bgt.n	800a926 <_printf_float+0x2a6>
 800a922:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a924:	e797      	b.n	800a856 <_printf_float+0x1d6>
 800a926:	2301      	movs	r3, #1
 800a928:	464a      	mov	r2, r9
 800a92a:	4659      	mov	r1, fp
 800a92c:	4628      	mov	r0, r5
 800a92e:	47b0      	blx	r6
 800a930:	3001      	adds	r0, #1
 800a932:	f43f aefc 	beq.w	800a72e <_printf_float+0xae>
 800a936:	f108 0801 	add.w	r8, r8, #1
 800a93a:	e7ee      	b.n	800a91a <_printf_float+0x29a>
 800a93c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a93e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a940:	429a      	cmp	r2, r3
 800a942:	bfa8      	it	ge
 800a944:	461a      	movge	r2, r3
 800a946:	2a00      	cmp	r2, #0
 800a948:	4690      	mov	r8, r2
 800a94a:	dd07      	ble.n	800a95c <_printf_float+0x2dc>
 800a94c:	4613      	mov	r3, r2
 800a94e:	4659      	mov	r1, fp
 800a950:	463a      	mov	r2, r7
 800a952:	4628      	mov	r0, r5
 800a954:	47b0      	blx	r6
 800a956:	3001      	adds	r0, #1
 800a958:	f43f aee9 	beq.w	800a72e <_printf_float+0xae>
 800a95c:	f104 031a 	add.w	r3, r4, #26
 800a960:	f04f 0a00 	mov.w	sl, #0
 800a964:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800a968:	930b      	str	r3, [sp, #44]	; 0x2c
 800a96a:	e015      	b.n	800a998 <_printf_float+0x318>
 800a96c:	7fefffff 	.word	0x7fefffff
 800a970:	0800d500 	.word	0x0800d500
 800a974:	0800d4fc 	.word	0x0800d4fc
 800a978:	0800d508 	.word	0x0800d508
 800a97c:	0800d504 	.word	0x0800d504
 800a980:	0800d50c 	.word	0x0800d50c
 800a984:	2301      	movs	r3, #1
 800a986:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a988:	4659      	mov	r1, fp
 800a98a:	4628      	mov	r0, r5
 800a98c:	47b0      	blx	r6
 800a98e:	3001      	adds	r0, #1
 800a990:	f43f aecd 	beq.w	800a72e <_printf_float+0xae>
 800a994:	f10a 0a01 	add.w	sl, sl, #1
 800a998:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800a99c:	eba9 0308 	sub.w	r3, r9, r8
 800a9a0:	4553      	cmp	r3, sl
 800a9a2:	dcef      	bgt.n	800a984 <_printf_float+0x304>
 800a9a4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a9a8:	429a      	cmp	r2, r3
 800a9aa:	444f      	add	r7, r9
 800a9ac:	db14      	blt.n	800a9d8 <_printf_float+0x358>
 800a9ae:	6823      	ldr	r3, [r4, #0]
 800a9b0:	07da      	lsls	r2, r3, #31
 800a9b2:	d411      	bmi.n	800a9d8 <_printf_float+0x358>
 800a9b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9b6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a9b8:	eba3 0209 	sub.w	r2, r3, r9
 800a9bc:	eba3 0901 	sub.w	r9, r3, r1
 800a9c0:	4591      	cmp	r9, r2
 800a9c2:	bfa8      	it	ge
 800a9c4:	4691      	movge	r9, r2
 800a9c6:	f1b9 0f00 	cmp.w	r9, #0
 800a9ca:	dc0d      	bgt.n	800a9e8 <_printf_float+0x368>
 800a9cc:	2700      	movs	r7, #0
 800a9ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a9d2:	f104 081a 	add.w	r8, r4, #26
 800a9d6:	e018      	b.n	800aa0a <_printf_float+0x38a>
 800a9d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a9dc:	4659      	mov	r1, fp
 800a9de:	4628      	mov	r0, r5
 800a9e0:	47b0      	blx	r6
 800a9e2:	3001      	adds	r0, #1
 800a9e4:	d1e6      	bne.n	800a9b4 <_printf_float+0x334>
 800a9e6:	e6a2      	b.n	800a72e <_printf_float+0xae>
 800a9e8:	464b      	mov	r3, r9
 800a9ea:	463a      	mov	r2, r7
 800a9ec:	4659      	mov	r1, fp
 800a9ee:	4628      	mov	r0, r5
 800a9f0:	47b0      	blx	r6
 800a9f2:	3001      	adds	r0, #1
 800a9f4:	d1ea      	bne.n	800a9cc <_printf_float+0x34c>
 800a9f6:	e69a      	b.n	800a72e <_printf_float+0xae>
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	4642      	mov	r2, r8
 800a9fc:	4659      	mov	r1, fp
 800a9fe:	4628      	mov	r0, r5
 800aa00:	47b0      	blx	r6
 800aa02:	3001      	adds	r0, #1
 800aa04:	f43f ae93 	beq.w	800a72e <_printf_float+0xae>
 800aa08:	3701      	adds	r7, #1
 800aa0a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800aa0e:	1a9b      	subs	r3, r3, r2
 800aa10:	eba3 0309 	sub.w	r3, r3, r9
 800aa14:	42bb      	cmp	r3, r7
 800aa16:	dcef      	bgt.n	800a9f8 <_printf_float+0x378>
 800aa18:	e74d      	b.n	800a8b6 <_printf_float+0x236>
 800aa1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa1c:	2a01      	cmp	r2, #1
 800aa1e:	dc01      	bgt.n	800aa24 <_printf_float+0x3a4>
 800aa20:	07db      	lsls	r3, r3, #31
 800aa22:	d538      	bpl.n	800aa96 <_printf_float+0x416>
 800aa24:	2301      	movs	r3, #1
 800aa26:	463a      	mov	r2, r7
 800aa28:	4659      	mov	r1, fp
 800aa2a:	4628      	mov	r0, r5
 800aa2c:	47b0      	blx	r6
 800aa2e:	3001      	adds	r0, #1
 800aa30:	f43f ae7d 	beq.w	800a72e <_printf_float+0xae>
 800aa34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aa38:	4659      	mov	r1, fp
 800aa3a:	4628      	mov	r0, r5
 800aa3c:	47b0      	blx	r6
 800aa3e:	3001      	adds	r0, #1
 800aa40:	f107 0701 	add.w	r7, r7, #1
 800aa44:	f43f ae73 	beq.w	800a72e <_printf_float+0xae>
 800aa48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aa4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa4e:	2200      	movs	r2, #0
 800aa50:	f103 38ff 	add.w	r8, r3, #4294967295
 800aa54:	2300      	movs	r3, #0
 800aa56:	f7f5 ffa7 	bl	80009a8 <__aeabi_dcmpeq>
 800aa5a:	b9c0      	cbnz	r0, 800aa8e <_printf_float+0x40e>
 800aa5c:	4643      	mov	r3, r8
 800aa5e:	463a      	mov	r2, r7
 800aa60:	4659      	mov	r1, fp
 800aa62:	4628      	mov	r0, r5
 800aa64:	47b0      	blx	r6
 800aa66:	3001      	adds	r0, #1
 800aa68:	d10d      	bne.n	800aa86 <_printf_float+0x406>
 800aa6a:	e660      	b.n	800a72e <_printf_float+0xae>
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	4642      	mov	r2, r8
 800aa70:	4659      	mov	r1, fp
 800aa72:	4628      	mov	r0, r5
 800aa74:	47b0      	blx	r6
 800aa76:	3001      	adds	r0, #1
 800aa78:	f43f ae59 	beq.w	800a72e <_printf_float+0xae>
 800aa7c:	3701      	adds	r7, #1
 800aa7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa80:	3b01      	subs	r3, #1
 800aa82:	42bb      	cmp	r3, r7
 800aa84:	dcf2      	bgt.n	800aa6c <_printf_float+0x3ec>
 800aa86:	464b      	mov	r3, r9
 800aa88:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800aa8c:	e6e4      	b.n	800a858 <_printf_float+0x1d8>
 800aa8e:	2700      	movs	r7, #0
 800aa90:	f104 081a 	add.w	r8, r4, #26
 800aa94:	e7f3      	b.n	800aa7e <_printf_float+0x3fe>
 800aa96:	2301      	movs	r3, #1
 800aa98:	e7e1      	b.n	800aa5e <_printf_float+0x3de>
 800aa9a:	2301      	movs	r3, #1
 800aa9c:	4642      	mov	r2, r8
 800aa9e:	4659      	mov	r1, fp
 800aaa0:	4628      	mov	r0, r5
 800aaa2:	47b0      	blx	r6
 800aaa4:	3001      	adds	r0, #1
 800aaa6:	f43f ae42 	beq.w	800a72e <_printf_float+0xae>
 800aaaa:	3701      	adds	r7, #1
 800aaac:	68e3      	ldr	r3, [r4, #12]
 800aaae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aab0:	1a9b      	subs	r3, r3, r2
 800aab2:	42bb      	cmp	r3, r7
 800aab4:	dcf1      	bgt.n	800aa9a <_printf_float+0x41a>
 800aab6:	e702      	b.n	800a8be <_printf_float+0x23e>
 800aab8:	2700      	movs	r7, #0
 800aaba:	f104 0819 	add.w	r8, r4, #25
 800aabe:	e7f5      	b.n	800aaac <_printf_float+0x42c>
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	f43f ae94 	beq.w	800a7ee <_printf_float+0x16e>
 800aac6:	f04f 0c00 	mov.w	ip, #0
 800aaca:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800aace:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800aad2:	6022      	str	r2, [r4, #0]
 800aad4:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800aad8:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800aadc:	9300      	str	r3, [sp, #0]
 800aade:	463a      	mov	r2, r7
 800aae0:	464b      	mov	r3, r9
 800aae2:	4628      	mov	r0, r5
 800aae4:	f7ff fd3a 	bl	800a55c <__cvt>
 800aae8:	4607      	mov	r7, r0
 800aaea:	e64f      	b.n	800a78c <_printf_float+0x10c>

0800aaec <_printf_common>:
 800aaec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aaf0:	4691      	mov	r9, r2
 800aaf2:	461f      	mov	r7, r3
 800aaf4:	688a      	ldr	r2, [r1, #8]
 800aaf6:	690b      	ldr	r3, [r1, #16]
 800aaf8:	4606      	mov	r6, r0
 800aafa:	4293      	cmp	r3, r2
 800aafc:	bfb8      	it	lt
 800aafe:	4613      	movlt	r3, r2
 800ab00:	f8c9 3000 	str.w	r3, [r9]
 800ab04:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ab08:	460c      	mov	r4, r1
 800ab0a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ab0e:	b112      	cbz	r2, 800ab16 <_printf_common+0x2a>
 800ab10:	3301      	adds	r3, #1
 800ab12:	f8c9 3000 	str.w	r3, [r9]
 800ab16:	6823      	ldr	r3, [r4, #0]
 800ab18:	0699      	lsls	r1, r3, #26
 800ab1a:	bf42      	ittt	mi
 800ab1c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ab20:	3302      	addmi	r3, #2
 800ab22:	f8c9 3000 	strmi.w	r3, [r9]
 800ab26:	6825      	ldr	r5, [r4, #0]
 800ab28:	f015 0506 	ands.w	r5, r5, #6
 800ab2c:	d107      	bne.n	800ab3e <_printf_common+0x52>
 800ab2e:	f104 0a19 	add.w	sl, r4, #25
 800ab32:	68e3      	ldr	r3, [r4, #12]
 800ab34:	f8d9 2000 	ldr.w	r2, [r9]
 800ab38:	1a9b      	subs	r3, r3, r2
 800ab3a:	42ab      	cmp	r3, r5
 800ab3c:	dc29      	bgt.n	800ab92 <_printf_common+0xa6>
 800ab3e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ab42:	6822      	ldr	r2, [r4, #0]
 800ab44:	3300      	adds	r3, #0
 800ab46:	bf18      	it	ne
 800ab48:	2301      	movne	r3, #1
 800ab4a:	0692      	lsls	r2, r2, #26
 800ab4c:	d42e      	bmi.n	800abac <_printf_common+0xc0>
 800ab4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ab52:	4639      	mov	r1, r7
 800ab54:	4630      	mov	r0, r6
 800ab56:	47c0      	blx	r8
 800ab58:	3001      	adds	r0, #1
 800ab5a:	d021      	beq.n	800aba0 <_printf_common+0xb4>
 800ab5c:	6823      	ldr	r3, [r4, #0]
 800ab5e:	68e5      	ldr	r5, [r4, #12]
 800ab60:	f003 0306 	and.w	r3, r3, #6
 800ab64:	2b04      	cmp	r3, #4
 800ab66:	bf18      	it	ne
 800ab68:	2500      	movne	r5, #0
 800ab6a:	f8d9 2000 	ldr.w	r2, [r9]
 800ab6e:	f04f 0900 	mov.w	r9, #0
 800ab72:	bf08      	it	eq
 800ab74:	1aad      	subeq	r5, r5, r2
 800ab76:	68a3      	ldr	r3, [r4, #8]
 800ab78:	6922      	ldr	r2, [r4, #16]
 800ab7a:	bf08      	it	eq
 800ab7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab80:	4293      	cmp	r3, r2
 800ab82:	bfc4      	itt	gt
 800ab84:	1a9b      	subgt	r3, r3, r2
 800ab86:	18ed      	addgt	r5, r5, r3
 800ab88:	341a      	adds	r4, #26
 800ab8a:	454d      	cmp	r5, r9
 800ab8c:	d11a      	bne.n	800abc4 <_printf_common+0xd8>
 800ab8e:	2000      	movs	r0, #0
 800ab90:	e008      	b.n	800aba4 <_printf_common+0xb8>
 800ab92:	2301      	movs	r3, #1
 800ab94:	4652      	mov	r2, sl
 800ab96:	4639      	mov	r1, r7
 800ab98:	4630      	mov	r0, r6
 800ab9a:	47c0      	blx	r8
 800ab9c:	3001      	adds	r0, #1
 800ab9e:	d103      	bne.n	800aba8 <_printf_common+0xbc>
 800aba0:	f04f 30ff 	mov.w	r0, #4294967295
 800aba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aba8:	3501      	adds	r5, #1
 800abaa:	e7c2      	b.n	800ab32 <_printf_common+0x46>
 800abac:	2030      	movs	r0, #48	; 0x30
 800abae:	18e1      	adds	r1, r4, r3
 800abb0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800abb4:	1c5a      	adds	r2, r3, #1
 800abb6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800abba:	4422      	add	r2, r4
 800abbc:	3302      	adds	r3, #2
 800abbe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800abc2:	e7c4      	b.n	800ab4e <_printf_common+0x62>
 800abc4:	2301      	movs	r3, #1
 800abc6:	4622      	mov	r2, r4
 800abc8:	4639      	mov	r1, r7
 800abca:	4630      	mov	r0, r6
 800abcc:	47c0      	blx	r8
 800abce:	3001      	adds	r0, #1
 800abd0:	d0e6      	beq.n	800aba0 <_printf_common+0xb4>
 800abd2:	f109 0901 	add.w	r9, r9, #1
 800abd6:	e7d8      	b.n	800ab8a <_printf_common+0x9e>

0800abd8 <_printf_i>:
 800abd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800abdc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800abe0:	460c      	mov	r4, r1
 800abe2:	7e09      	ldrb	r1, [r1, #24]
 800abe4:	b085      	sub	sp, #20
 800abe6:	296e      	cmp	r1, #110	; 0x6e
 800abe8:	4617      	mov	r7, r2
 800abea:	4606      	mov	r6, r0
 800abec:	4698      	mov	r8, r3
 800abee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800abf0:	f000 80b3 	beq.w	800ad5a <_printf_i+0x182>
 800abf4:	d822      	bhi.n	800ac3c <_printf_i+0x64>
 800abf6:	2963      	cmp	r1, #99	; 0x63
 800abf8:	d036      	beq.n	800ac68 <_printf_i+0x90>
 800abfa:	d80a      	bhi.n	800ac12 <_printf_i+0x3a>
 800abfc:	2900      	cmp	r1, #0
 800abfe:	f000 80b9 	beq.w	800ad74 <_printf_i+0x19c>
 800ac02:	2958      	cmp	r1, #88	; 0x58
 800ac04:	f000 8083 	beq.w	800ad0e <_printf_i+0x136>
 800ac08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac0c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800ac10:	e032      	b.n	800ac78 <_printf_i+0xa0>
 800ac12:	2964      	cmp	r1, #100	; 0x64
 800ac14:	d001      	beq.n	800ac1a <_printf_i+0x42>
 800ac16:	2969      	cmp	r1, #105	; 0x69
 800ac18:	d1f6      	bne.n	800ac08 <_printf_i+0x30>
 800ac1a:	6820      	ldr	r0, [r4, #0]
 800ac1c:	6813      	ldr	r3, [r2, #0]
 800ac1e:	0605      	lsls	r5, r0, #24
 800ac20:	f103 0104 	add.w	r1, r3, #4
 800ac24:	d52a      	bpl.n	800ac7c <_printf_i+0xa4>
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	6011      	str	r1, [r2, #0]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	da03      	bge.n	800ac36 <_printf_i+0x5e>
 800ac2e:	222d      	movs	r2, #45	; 0x2d
 800ac30:	425b      	negs	r3, r3
 800ac32:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ac36:	486f      	ldr	r0, [pc, #444]	; (800adf4 <_printf_i+0x21c>)
 800ac38:	220a      	movs	r2, #10
 800ac3a:	e039      	b.n	800acb0 <_printf_i+0xd8>
 800ac3c:	2973      	cmp	r1, #115	; 0x73
 800ac3e:	f000 809d 	beq.w	800ad7c <_printf_i+0x1a4>
 800ac42:	d808      	bhi.n	800ac56 <_printf_i+0x7e>
 800ac44:	296f      	cmp	r1, #111	; 0x6f
 800ac46:	d020      	beq.n	800ac8a <_printf_i+0xb2>
 800ac48:	2970      	cmp	r1, #112	; 0x70
 800ac4a:	d1dd      	bne.n	800ac08 <_printf_i+0x30>
 800ac4c:	6823      	ldr	r3, [r4, #0]
 800ac4e:	f043 0320 	orr.w	r3, r3, #32
 800ac52:	6023      	str	r3, [r4, #0]
 800ac54:	e003      	b.n	800ac5e <_printf_i+0x86>
 800ac56:	2975      	cmp	r1, #117	; 0x75
 800ac58:	d017      	beq.n	800ac8a <_printf_i+0xb2>
 800ac5a:	2978      	cmp	r1, #120	; 0x78
 800ac5c:	d1d4      	bne.n	800ac08 <_printf_i+0x30>
 800ac5e:	2378      	movs	r3, #120	; 0x78
 800ac60:	4865      	ldr	r0, [pc, #404]	; (800adf8 <_printf_i+0x220>)
 800ac62:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ac66:	e055      	b.n	800ad14 <_printf_i+0x13c>
 800ac68:	6813      	ldr	r3, [r2, #0]
 800ac6a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac6e:	1d19      	adds	r1, r3, #4
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	6011      	str	r1, [r2, #0]
 800ac74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ac78:	2301      	movs	r3, #1
 800ac7a:	e08c      	b.n	800ad96 <_printf_i+0x1be>
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ac82:	6011      	str	r1, [r2, #0]
 800ac84:	bf18      	it	ne
 800ac86:	b21b      	sxthne	r3, r3
 800ac88:	e7cf      	b.n	800ac2a <_printf_i+0x52>
 800ac8a:	6813      	ldr	r3, [r2, #0]
 800ac8c:	6825      	ldr	r5, [r4, #0]
 800ac8e:	1d18      	adds	r0, r3, #4
 800ac90:	6010      	str	r0, [r2, #0]
 800ac92:	0628      	lsls	r0, r5, #24
 800ac94:	d501      	bpl.n	800ac9a <_printf_i+0xc2>
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	e002      	b.n	800aca0 <_printf_i+0xc8>
 800ac9a:	0668      	lsls	r0, r5, #25
 800ac9c:	d5fb      	bpl.n	800ac96 <_printf_i+0xbe>
 800ac9e:	881b      	ldrh	r3, [r3, #0]
 800aca0:	296f      	cmp	r1, #111	; 0x6f
 800aca2:	bf14      	ite	ne
 800aca4:	220a      	movne	r2, #10
 800aca6:	2208      	moveq	r2, #8
 800aca8:	4852      	ldr	r0, [pc, #328]	; (800adf4 <_printf_i+0x21c>)
 800acaa:	2100      	movs	r1, #0
 800acac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800acb0:	6865      	ldr	r5, [r4, #4]
 800acb2:	2d00      	cmp	r5, #0
 800acb4:	60a5      	str	r5, [r4, #8]
 800acb6:	f2c0 8095 	blt.w	800ade4 <_printf_i+0x20c>
 800acba:	6821      	ldr	r1, [r4, #0]
 800acbc:	f021 0104 	bic.w	r1, r1, #4
 800acc0:	6021      	str	r1, [r4, #0]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d13d      	bne.n	800ad42 <_printf_i+0x16a>
 800acc6:	2d00      	cmp	r5, #0
 800acc8:	f040 808e 	bne.w	800ade8 <_printf_i+0x210>
 800accc:	4665      	mov	r5, ip
 800acce:	2a08      	cmp	r2, #8
 800acd0:	d10b      	bne.n	800acea <_printf_i+0x112>
 800acd2:	6823      	ldr	r3, [r4, #0]
 800acd4:	07db      	lsls	r3, r3, #31
 800acd6:	d508      	bpl.n	800acea <_printf_i+0x112>
 800acd8:	6923      	ldr	r3, [r4, #16]
 800acda:	6862      	ldr	r2, [r4, #4]
 800acdc:	429a      	cmp	r2, r3
 800acde:	bfde      	ittt	le
 800ace0:	2330      	movle	r3, #48	; 0x30
 800ace2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ace6:	f105 35ff 	addle.w	r5, r5, #4294967295
 800acea:	ebac 0305 	sub.w	r3, ip, r5
 800acee:	6123      	str	r3, [r4, #16]
 800acf0:	f8cd 8000 	str.w	r8, [sp]
 800acf4:	463b      	mov	r3, r7
 800acf6:	aa03      	add	r2, sp, #12
 800acf8:	4621      	mov	r1, r4
 800acfa:	4630      	mov	r0, r6
 800acfc:	f7ff fef6 	bl	800aaec <_printf_common>
 800ad00:	3001      	adds	r0, #1
 800ad02:	d14d      	bne.n	800ada0 <_printf_i+0x1c8>
 800ad04:	f04f 30ff 	mov.w	r0, #4294967295
 800ad08:	b005      	add	sp, #20
 800ad0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad0e:	4839      	ldr	r0, [pc, #228]	; (800adf4 <_printf_i+0x21c>)
 800ad10:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ad14:	6813      	ldr	r3, [r2, #0]
 800ad16:	6821      	ldr	r1, [r4, #0]
 800ad18:	1d1d      	adds	r5, r3, #4
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	6015      	str	r5, [r2, #0]
 800ad1e:	060a      	lsls	r2, r1, #24
 800ad20:	d50b      	bpl.n	800ad3a <_printf_i+0x162>
 800ad22:	07ca      	lsls	r2, r1, #31
 800ad24:	bf44      	itt	mi
 800ad26:	f041 0120 	orrmi.w	r1, r1, #32
 800ad2a:	6021      	strmi	r1, [r4, #0]
 800ad2c:	b91b      	cbnz	r3, 800ad36 <_printf_i+0x15e>
 800ad2e:	6822      	ldr	r2, [r4, #0]
 800ad30:	f022 0220 	bic.w	r2, r2, #32
 800ad34:	6022      	str	r2, [r4, #0]
 800ad36:	2210      	movs	r2, #16
 800ad38:	e7b7      	b.n	800acaa <_printf_i+0xd2>
 800ad3a:	064d      	lsls	r5, r1, #25
 800ad3c:	bf48      	it	mi
 800ad3e:	b29b      	uxthmi	r3, r3
 800ad40:	e7ef      	b.n	800ad22 <_printf_i+0x14a>
 800ad42:	4665      	mov	r5, ip
 800ad44:	fbb3 f1f2 	udiv	r1, r3, r2
 800ad48:	fb02 3311 	mls	r3, r2, r1, r3
 800ad4c:	5cc3      	ldrb	r3, [r0, r3]
 800ad4e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ad52:	460b      	mov	r3, r1
 800ad54:	2900      	cmp	r1, #0
 800ad56:	d1f5      	bne.n	800ad44 <_printf_i+0x16c>
 800ad58:	e7b9      	b.n	800acce <_printf_i+0xf6>
 800ad5a:	6813      	ldr	r3, [r2, #0]
 800ad5c:	6825      	ldr	r5, [r4, #0]
 800ad5e:	1d18      	adds	r0, r3, #4
 800ad60:	6961      	ldr	r1, [r4, #20]
 800ad62:	6010      	str	r0, [r2, #0]
 800ad64:	0628      	lsls	r0, r5, #24
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	d501      	bpl.n	800ad6e <_printf_i+0x196>
 800ad6a:	6019      	str	r1, [r3, #0]
 800ad6c:	e002      	b.n	800ad74 <_printf_i+0x19c>
 800ad6e:	066a      	lsls	r2, r5, #25
 800ad70:	d5fb      	bpl.n	800ad6a <_printf_i+0x192>
 800ad72:	8019      	strh	r1, [r3, #0]
 800ad74:	2300      	movs	r3, #0
 800ad76:	4665      	mov	r5, ip
 800ad78:	6123      	str	r3, [r4, #16]
 800ad7a:	e7b9      	b.n	800acf0 <_printf_i+0x118>
 800ad7c:	6813      	ldr	r3, [r2, #0]
 800ad7e:	1d19      	adds	r1, r3, #4
 800ad80:	6011      	str	r1, [r2, #0]
 800ad82:	681d      	ldr	r5, [r3, #0]
 800ad84:	6862      	ldr	r2, [r4, #4]
 800ad86:	2100      	movs	r1, #0
 800ad88:	4628      	mov	r0, r5
 800ad8a:	f000 feaf 	bl	800baec <memchr>
 800ad8e:	b108      	cbz	r0, 800ad94 <_printf_i+0x1bc>
 800ad90:	1b40      	subs	r0, r0, r5
 800ad92:	6060      	str	r0, [r4, #4]
 800ad94:	6863      	ldr	r3, [r4, #4]
 800ad96:	6123      	str	r3, [r4, #16]
 800ad98:	2300      	movs	r3, #0
 800ad9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad9e:	e7a7      	b.n	800acf0 <_printf_i+0x118>
 800ada0:	6923      	ldr	r3, [r4, #16]
 800ada2:	462a      	mov	r2, r5
 800ada4:	4639      	mov	r1, r7
 800ada6:	4630      	mov	r0, r6
 800ada8:	47c0      	blx	r8
 800adaa:	3001      	adds	r0, #1
 800adac:	d0aa      	beq.n	800ad04 <_printf_i+0x12c>
 800adae:	6823      	ldr	r3, [r4, #0]
 800adb0:	079b      	lsls	r3, r3, #30
 800adb2:	d413      	bmi.n	800addc <_printf_i+0x204>
 800adb4:	68e0      	ldr	r0, [r4, #12]
 800adb6:	9b03      	ldr	r3, [sp, #12]
 800adb8:	4298      	cmp	r0, r3
 800adba:	bfb8      	it	lt
 800adbc:	4618      	movlt	r0, r3
 800adbe:	e7a3      	b.n	800ad08 <_printf_i+0x130>
 800adc0:	2301      	movs	r3, #1
 800adc2:	464a      	mov	r2, r9
 800adc4:	4639      	mov	r1, r7
 800adc6:	4630      	mov	r0, r6
 800adc8:	47c0      	blx	r8
 800adca:	3001      	adds	r0, #1
 800adcc:	d09a      	beq.n	800ad04 <_printf_i+0x12c>
 800adce:	3501      	adds	r5, #1
 800add0:	68e3      	ldr	r3, [r4, #12]
 800add2:	9a03      	ldr	r2, [sp, #12]
 800add4:	1a9b      	subs	r3, r3, r2
 800add6:	42ab      	cmp	r3, r5
 800add8:	dcf2      	bgt.n	800adc0 <_printf_i+0x1e8>
 800adda:	e7eb      	b.n	800adb4 <_printf_i+0x1dc>
 800addc:	2500      	movs	r5, #0
 800adde:	f104 0919 	add.w	r9, r4, #25
 800ade2:	e7f5      	b.n	800add0 <_printf_i+0x1f8>
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d1ac      	bne.n	800ad42 <_printf_i+0x16a>
 800ade8:	7803      	ldrb	r3, [r0, #0]
 800adea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800adee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800adf2:	e76c      	b.n	800acce <_printf_i+0xf6>
 800adf4:	0800d50e 	.word	0x0800d50e
 800adf8:	0800d51f 	.word	0x0800d51f

0800adfc <siprintf>:
 800adfc:	b40e      	push	{r1, r2, r3}
 800adfe:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ae02:	b500      	push	{lr}
 800ae04:	b09c      	sub	sp, #112	; 0x70
 800ae06:	ab1d      	add	r3, sp, #116	; 0x74
 800ae08:	9002      	str	r0, [sp, #8]
 800ae0a:	9006      	str	r0, [sp, #24]
 800ae0c:	9107      	str	r1, [sp, #28]
 800ae0e:	9104      	str	r1, [sp, #16]
 800ae10:	4808      	ldr	r0, [pc, #32]	; (800ae34 <siprintf+0x38>)
 800ae12:	4909      	ldr	r1, [pc, #36]	; (800ae38 <siprintf+0x3c>)
 800ae14:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae18:	9105      	str	r1, [sp, #20]
 800ae1a:	6800      	ldr	r0, [r0, #0]
 800ae1c:	a902      	add	r1, sp, #8
 800ae1e:	9301      	str	r3, [sp, #4]
 800ae20:	f001 fa68 	bl	800c2f4 <_svfiprintf_r>
 800ae24:	2200      	movs	r2, #0
 800ae26:	9b02      	ldr	r3, [sp, #8]
 800ae28:	701a      	strb	r2, [r3, #0]
 800ae2a:	b01c      	add	sp, #112	; 0x70
 800ae2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae30:	b003      	add	sp, #12
 800ae32:	4770      	bx	lr
 800ae34:	2000008c 	.word	0x2000008c
 800ae38:	ffff0208 	.word	0xffff0208

0800ae3c <quorem>:
 800ae3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae40:	6903      	ldr	r3, [r0, #16]
 800ae42:	690c      	ldr	r4, [r1, #16]
 800ae44:	4680      	mov	r8, r0
 800ae46:	42a3      	cmp	r3, r4
 800ae48:	f2c0 8084 	blt.w	800af54 <quorem+0x118>
 800ae4c:	3c01      	subs	r4, #1
 800ae4e:	f101 0714 	add.w	r7, r1, #20
 800ae52:	f100 0614 	add.w	r6, r0, #20
 800ae56:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ae5a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ae5e:	3501      	adds	r5, #1
 800ae60:	fbb0 f5f5 	udiv	r5, r0, r5
 800ae64:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800ae68:	eb06 030c 	add.w	r3, r6, ip
 800ae6c:	eb07 090c 	add.w	r9, r7, ip
 800ae70:	9301      	str	r3, [sp, #4]
 800ae72:	b39d      	cbz	r5, 800aedc <quorem+0xa0>
 800ae74:	f04f 0a00 	mov.w	sl, #0
 800ae78:	4638      	mov	r0, r7
 800ae7a:	46b6      	mov	lr, r6
 800ae7c:	46d3      	mov	fp, sl
 800ae7e:	f850 2b04 	ldr.w	r2, [r0], #4
 800ae82:	b293      	uxth	r3, r2
 800ae84:	fb05 a303 	mla	r3, r5, r3, sl
 800ae88:	0c12      	lsrs	r2, r2, #16
 800ae8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae8e:	fb05 a202 	mla	r2, r5, r2, sl
 800ae92:	b29b      	uxth	r3, r3
 800ae94:	ebab 0303 	sub.w	r3, fp, r3
 800ae98:	f8de b000 	ldr.w	fp, [lr]
 800ae9c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800aea0:	fa1f fb8b 	uxth.w	fp, fp
 800aea4:	445b      	add	r3, fp
 800aea6:	fa1f fb82 	uxth.w	fp, r2
 800aeaa:	f8de 2000 	ldr.w	r2, [lr]
 800aeae:	4581      	cmp	r9, r0
 800aeb0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800aeb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aeb8:	b29b      	uxth	r3, r3
 800aeba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aebe:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800aec2:	f84e 3b04 	str.w	r3, [lr], #4
 800aec6:	d2da      	bcs.n	800ae7e <quorem+0x42>
 800aec8:	f856 300c 	ldr.w	r3, [r6, ip]
 800aecc:	b933      	cbnz	r3, 800aedc <quorem+0xa0>
 800aece:	9b01      	ldr	r3, [sp, #4]
 800aed0:	3b04      	subs	r3, #4
 800aed2:	429e      	cmp	r6, r3
 800aed4:	461a      	mov	r2, r3
 800aed6:	d331      	bcc.n	800af3c <quorem+0x100>
 800aed8:	f8c8 4010 	str.w	r4, [r8, #16]
 800aedc:	4640      	mov	r0, r8
 800aede:	f001 f833 	bl	800bf48 <__mcmp>
 800aee2:	2800      	cmp	r0, #0
 800aee4:	db26      	blt.n	800af34 <quorem+0xf8>
 800aee6:	4630      	mov	r0, r6
 800aee8:	f04f 0c00 	mov.w	ip, #0
 800aeec:	3501      	adds	r5, #1
 800aeee:	f857 1b04 	ldr.w	r1, [r7], #4
 800aef2:	f8d0 e000 	ldr.w	lr, [r0]
 800aef6:	b28b      	uxth	r3, r1
 800aef8:	ebac 0303 	sub.w	r3, ip, r3
 800aefc:	fa1f f28e 	uxth.w	r2, lr
 800af00:	4413      	add	r3, r2
 800af02:	0c0a      	lsrs	r2, r1, #16
 800af04:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800af08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800af0c:	b29b      	uxth	r3, r3
 800af0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af12:	45b9      	cmp	r9, r7
 800af14:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800af18:	f840 3b04 	str.w	r3, [r0], #4
 800af1c:	d2e7      	bcs.n	800aeee <quorem+0xb2>
 800af1e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800af22:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800af26:	b92a      	cbnz	r2, 800af34 <quorem+0xf8>
 800af28:	3b04      	subs	r3, #4
 800af2a:	429e      	cmp	r6, r3
 800af2c:	461a      	mov	r2, r3
 800af2e:	d30b      	bcc.n	800af48 <quorem+0x10c>
 800af30:	f8c8 4010 	str.w	r4, [r8, #16]
 800af34:	4628      	mov	r0, r5
 800af36:	b003      	add	sp, #12
 800af38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af3c:	6812      	ldr	r2, [r2, #0]
 800af3e:	3b04      	subs	r3, #4
 800af40:	2a00      	cmp	r2, #0
 800af42:	d1c9      	bne.n	800aed8 <quorem+0x9c>
 800af44:	3c01      	subs	r4, #1
 800af46:	e7c4      	b.n	800aed2 <quorem+0x96>
 800af48:	6812      	ldr	r2, [r2, #0]
 800af4a:	3b04      	subs	r3, #4
 800af4c:	2a00      	cmp	r2, #0
 800af4e:	d1ef      	bne.n	800af30 <quorem+0xf4>
 800af50:	3c01      	subs	r4, #1
 800af52:	e7ea      	b.n	800af2a <quorem+0xee>
 800af54:	2000      	movs	r0, #0
 800af56:	e7ee      	b.n	800af36 <quorem+0xfa>

0800af58 <_dtoa_r>:
 800af58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af5c:	4616      	mov	r6, r2
 800af5e:	461f      	mov	r7, r3
 800af60:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800af62:	b095      	sub	sp, #84	; 0x54
 800af64:	4604      	mov	r4, r0
 800af66:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800af6a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800af6e:	b93d      	cbnz	r5, 800af80 <_dtoa_r+0x28>
 800af70:	2010      	movs	r0, #16
 800af72:	f000 fdb3 	bl	800badc <malloc>
 800af76:	6260      	str	r0, [r4, #36]	; 0x24
 800af78:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800af7c:	6005      	str	r5, [r0, #0]
 800af7e:	60c5      	str	r5, [r0, #12]
 800af80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af82:	6819      	ldr	r1, [r3, #0]
 800af84:	b151      	cbz	r1, 800af9c <_dtoa_r+0x44>
 800af86:	685a      	ldr	r2, [r3, #4]
 800af88:	2301      	movs	r3, #1
 800af8a:	4093      	lsls	r3, r2
 800af8c:	604a      	str	r2, [r1, #4]
 800af8e:	608b      	str	r3, [r1, #8]
 800af90:	4620      	mov	r0, r4
 800af92:	f000 fdf8 	bl	800bb86 <_Bfree>
 800af96:	2200      	movs	r2, #0
 800af98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af9a:	601a      	str	r2, [r3, #0]
 800af9c:	1e3b      	subs	r3, r7, #0
 800af9e:	bfaf      	iteee	ge
 800afa0:	2300      	movge	r3, #0
 800afa2:	2201      	movlt	r2, #1
 800afa4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800afa8:	9303      	strlt	r3, [sp, #12]
 800afaa:	bfac      	ite	ge
 800afac:	f8c8 3000 	strge.w	r3, [r8]
 800afb0:	f8c8 2000 	strlt.w	r2, [r8]
 800afb4:	4bae      	ldr	r3, [pc, #696]	; (800b270 <_dtoa_r+0x318>)
 800afb6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800afba:	ea33 0308 	bics.w	r3, r3, r8
 800afbe:	d11b      	bne.n	800aff8 <_dtoa_r+0xa0>
 800afc0:	f242 730f 	movw	r3, #9999	; 0x270f
 800afc4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800afc6:	6013      	str	r3, [r2, #0]
 800afc8:	9b02      	ldr	r3, [sp, #8]
 800afca:	b923      	cbnz	r3, 800afd6 <_dtoa_r+0x7e>
 800afcc:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800afd0:	2800      	cmp	r0, #0
 800afd2:	f000 8545 	beq.w	800ba60 <_dtoa_r+0xb08>
 800afd6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800afd8:	b953      	cbnz	r3, 800aff0 <_dtoa_r+0x98>
 800afda:	4ba6      	ldr	r3, [pc, #664]	; (800b274 <_dtoa_r+0x31c>)
 800afdc:	e021      	b.n	800b022 <_dtoa_r+0xca>
 800afde:	4ba6      	ldr	r3, [pc, #664]	; (800b278 <_dtoa_r+0x320>)
 800afe0:	9306      	str	r3, [sp, #24]
 800afe2:	3308      	adds	r3, #8
 800afe4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800afe6:	6013      	str	r3, [r2, #0]
 800afe8:	9806      	ldr	r0, [sp, #24]
 800afea:	b015      	add	sp, #84	; 0x54
 800afec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aff0:	4ba0      	ldr	r3, [pc, #640]	; (800b274 <_dtoa_r+0x31c>)
 800aff2:	9306      	str	r3, [sp, #24]
 800aff4:	3303      	adds	r3, #3
 800aff6:	e7f5      	b.n	800afe4 <_dtoa_r+0x8c>
 800aff8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800affc:	2200      	movs	r2, #0
 800affe:	2300      	movs	r3, #0
 800b000:	4630      	mov	r0, r6
 800b002:	4639      	mov	r1, r7
 800b004:	f7f5 fcd0 	bl	80009a8 <__aeabi_dcmpeq>
 800b008:	4682      	mov	sl, r0
 800b00a:	b160      	cbz	r0, 800b026 <_dtoa_r+0xce>
 800b00c:	2301      	movs	r3, #1
 800b00e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b010:	6013      	str	r3, [r2, #0]
 800b012:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b014:	2b00      	cmp	r3, #0
 800b016:	f000 8520 	beq.w	800ba5a <_dtoa_r+0xb02>
 800b01a:	4b98      	ldr	r3, [pc, #608]	; (800b27c <_dtoa_r+0x324>)
 800b01c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b01e:	6013      	str	r3, [r2, #0]
 800b020:	3b01      	subs	r3, #1
 800b022:	9306      	str	r3, [sp, #24]
 800b024:	e7e0      	b.n	800afe8 <_dtoa_r+0x90>
 800b026:	ab12      	add	r3, sp, #72	; 0x48
 800b028:	9301      	str	r3, [sp, #4]
 800b02a:	ab13      	add	r3, sp, #76	; 0x4c
 800b02c:	9300      	str	r3, [sp, #0]
 800b02e:	4632      	mov	r2, r6
 800b030:	463b      	mov	r3, r7
 800b032:	4620      	mov	r0, r4
 800b034:	f001 f800 	bl	800c038 <__d2b>
 800b038:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b03c:	4683      	mov	fp, r0
 800b03e:	2d00      	cmp	r5, #0
 800b040:	d07d      	beq.n	800b13e <_dtoa_r+0x1e6>
 800b042:	46b0      	mov	r8, r6
 800b044:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b048:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800b04c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 800b050:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b054:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 800b058:	2200      	movs	r2, #0
 800b05a:	4b89      	ldr	r3, [pc, #548]	; (800b280 <_dtoa_r+0x328>)
 800b05c:	4640      	mov	r0, r8
 800b05e:	4649      	mov	r1, r9
 800b060:	f7f5 f882 	bl	8000168 <__aeabi_dsub>
 800b064:	a37c      	add	r3, pc, #496	; (adr r3, 800b258 <_dtoa_r+0x300>)
 800b066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b06a:	f7f5 fa35 	bl	80004d8 <__aeabi_dmul>
 800b06e:	a37c      	add	r3, pc, #496	; (adr r3, 800b260 <_dtoa_r+0x308>)
 800b070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b074:	f7f5 f87a 	bl	800016c <__adddf3>
 800b078:	4606      	mov	r6, r0
 800b07a:	4628      	mov	r0, r5
 800b07c:	460f      	mov	r7, r1
 800b07e:	f7f5 f9c1 	bl	8000404 <__aeabi_i2d>
 800b082:	a379      	add	r3, pc, #484	; (adr r3, 800b268 <_dtoa_r+0x310>)
 800b084:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b088:	f7f5 fa26 	bl	80004d8 <__aeabi_dmul>
 800b08c:	4602      	mov	r2, r0
 800b08e:	460b      	mov	r3, r1
 800b090:	4630      	mov	r0, r6
 800b092:	4639      	mov	r1, r7
 800b094:	f7f5 f86a 	bl	800016c <__adddf3>
 800b098:	4606      	mov	r6, r0
 800b09a:	460f      	mov	r7, r1
 800b09c:	f7f5 fccc 	bl	8000a38 <__aeabi_d2iz>
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	4682      	mov	sl, r0
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	4630      	mov	r0, r6
 800b0a8:	4639      	mov	r1, r7
 800b0aa:	f7f5 fc87 	bl	80009bc <__aeabi_dcmplt>
 800b0ae:	b148      	cbz	r0, 800b0c4 <_dtoa_r+0x16c>
 800b0b0:	4650      	mov	r0, sl
 800b0b2:	f7f5 f9a7 	bl	8000404 <__aeabi_i2d>
 800b0b6:	4632      	mov	r2, r6
 800b0b8:	463b      	mov	r3, r7
 800b0ba:	f7f5 fc75 	bl	80009a8 <__aeabi_dcmpeq>
 800b0be:	b908      	cbnz	r0, 800b0c4 <_dtoa_r+0x16c>
 800b0c0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b0c4:	f1ba 0f16 	cmp.w	sl, #22
 800b0c8:	d85a      	bhi.n	800b180 <_dtoa_r+0x228>
 800b0ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b0ce:	496d      	ldr	r1, [pc, #436]	; (800b284 <_dtoa_r+0x32c>)
 800b0d0:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b0d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0d8:	f7f5 fc8e 	bl	80009f8 <__aeabi_dcmpgt>
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	d051      	beq.n	800b184 <_dtoa_r+0x22c>
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b0e6:	930d      	str	r3, [sp, #52]	; 0x34
 800b0e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b0ea:	1b5d      	subs	r5, r3, r5
 800b0ec:	1e6b      	subs	r3, r5, #1
 800b0ee:	9307      	str	r3, [sp, #28]
 800b0f0:	bf43      	ittte	mi
 800b0f2:	2300      	movmi	r3, #0
 800b0f4:	f1c5 0901 	rsbmi	r9, r5, #1
 800b0f8:	9307      	strmi	r3, [sp, #28]
 800b0fa:	f04f 0900 	movpl.w	r9, #0
 800b0fe:	f1ba 0f00 	cmp.w	sl, #0
 800b102:	db41      	blt.n	800b188 <_dtoa_r+0x230>
 800b104:	9b07      	ldr	r3, [sp, #28]
 800b106:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800b10a:	4453      	add	r3, sl
 800b10c:	9307      	str	r3, [sp, #28]
 800b10e:	2300      	movs	r3, #0
 800b110:	9308      	str	r3, [sp, #32]
 800b112:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b114:	2b09      	cmp	r3, #9
 800b116:	f200 808f 	bhi.w	800b238 <_dtoa_r+0x2e0>
 800b11a:	2b05      	cmp	r3, #5
 800b11c:	bfc4      	itt	gt
 800b11e:	3b04      	subgt	r3, #4
 800b120:	931e      	strgt	r3, [sp, #120]	; 0x78
 800b122:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b124:	bfc8      	it	gt
 800b126:	2500      	movgt	r5, #0
 800b128:	f1a3 0302 	sub.w	r3, r3, #2
 800b12c:	bfd8      	it	le
 800b12e:	2501      	movle	r5, #1
 800b130:	2b03      	cmp	r3, #3
 800b132:	f200 808d 	bhi.w	800b250 <_dtoa_r+0x2f8>
 800b136:	e8df f003 	tbb	[pc, r3]
 800b13a:	7d7b      	.short	0x7d7b
 800b13c:	6f2f      	.short	0x6f2f
 800b13e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800b142:	441d      	add	r5, r3
 800b144:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800b148:	2820      	cmp	r0, #32
 800b14a:	dd13      	ble.n	800b174 <_dtoa_r+0x21c>
 800b14c:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800b150:	9b02      	ldr	r3, [sp, #8]
 800b152:	fa08 f800 	lsl.w	r8, r8, r0
 800b156:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800b15a:	fa23 f000 	lsr.w	r0, r3, r0
 800b15e:	ea48 0000 	orr.w	r0, r8, r0
 800b162:	f7f5 f93f 	bl	80003e4 <__aeabi_ui2d>
 800b166:	2301      	movs	r3, #1
 800b168:	4680      	mov	r8, r0
 800b16a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800b16e:	3d01      	subs	r5, #1
 800b170:	9310      	str	r3, [sp, #64]	; 0x40
 800b172:	e771      	b.n	800b058 <_dtoa_r+0x100>
 800b174:	9b02      	ldr	r3, [sp, #8]
 800b176:	f1c0 0020 	rsb	r0, r0, #32
 800b17a:	fa03 f000 	lsl.w	r0, r3, r0
 800b17e:	e7f0      	b.n	800b162 <_dtoa_r+0x20a>
 800b180:	2301      	movs	r3, #1
 800b182:	e7b0      	b.n	800b0e6 <_dtoa_r+0x18e>
 800b184:	900d      	str	r0, [sp, #52]	; 0x34
 800b186:	e7af      	b.n	800b0e8 <_dtoa_r+0x190>
 800b188:	f1ca 0300 	rsb	r3, sl, #0
 800b18c:	9308      	str	r3, [sp, #32]
 800b18e:	2300      	movs	r3, #0
 800b190:	eba9 090a 	sub.w	r9, r9, sl
 800b194:	930c      	str	r3, [sp, #48]	; 0x30
 800b196:	e7bc      	b.n	800b112 <_dtoa_r+0x1ba>
 800b198:	2301      	movs	r3, #1
 800b19a:	9309      	str	r3, [sp, #36]	; 0x24
 800b19c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	dd74      	ble.n	800b28c <_dtoa_r+0x334>
 800b1a2:	4698      	mov	r8, r3
 800b1a4:	9304      	str	r3, [sp, #16]
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b1aa:	6072      	str	r2, [r6, #4]
 800b1ac:	2204      	movs	r2, #4
 800b1ae:	f102 0014 	add.w	r0, r2, #20
 800b1b2:	4298      	cmp	r0, r3
 800b1b4:	6871      	ldr	r1, [r6, #4]
 800b1b6:	d96e      	bls.n	800b296 <_dtoa_r+0x33e>
 800b1b8:	4620      	mov	r0, r4
 800b1ba:	f000 fcb0 	bl	800bb1e <_Balloc>
 800b1be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1c0:	6030      	str	r0, [r6, #0]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f1b8 0f0e 	cmp.w	r8, #14
 800b1c8:	9306      	str	r3, [sp, #24]
 800b1ca:	f200 80ed 	bhi.w	800b3a8 <_dtoa_r+0x450>
 800b1ce:	2d00      	cmp	r5, #0
 800b1d0:	f000 80ea 	beq.w	800b3a8 <_dtoa_r+0x450>
 800b1d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b1d8:	f1ba 0f00 	cmp.w	sl, #0
 800b1dc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b1e0:	dd77      	ble.n	800b2d2 <_dtoa_r+0x37a>
 800b1e2:	4a28      	ldr	r2, [pc, #160]	; (800b284 <_dtoa_r+0x32c>)
 800b1e4:	f00a 030f 	and.w	r3, sl, #15
 800b1e8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800b1ec:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b1f0:	06f0      	lsls	r0, r6, #27
 800b1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1f6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b1fa:	d568      	bpl.n	800b2ce <_dtoa_r+0x376>
 800b1fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b200:	4b21      	ldr	r3, [pc, #132]	; (800b288 <_dtoa_r+0x330>)
 800b202:	2503      	movs	r5, #3
 800b204:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b208:	f7f5 fa90 	bl	800072c <__aeabi_ddiv>
 800b20c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b210:	f006 060f 	and.w	r6, r6, #15
 800b214:	4f1c      	ldr	r7, [pc, #112]	; (800b288 <_dtoa_r+0x330>)
 800b216:	e04f      	b.n	800b2b8 <_dtoa_r+0x360>
 800b218:	2301      	movs	r3, #1
 800b21a:	9309      	str	r3, [sp, #36]	; 0x24
 800b21c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b21e:	4453      	add	r3, sl
 800b220:	f103 0801 	add.w	r8, r3, #1
 800b224:	9304      	str	r3, [sp, #16]
 800b226:	4643      	mov	r3, r8
 800b228:	2b01      	cmp	r3, #1
 800b22a:	bfb8      	it	lt
 800b22c:	2301      	movlt	r3, #1
 800b22e:	e7ba      	b.n	800b1a6 <_dtoa_r+0x24e>
 800b230:	2300      	movs	r3, #0
 800b232:	e7b2      	b.n	800b19a <_dtoa_r+0x242>
 800b234:	2300      	movs	r3, #0
 800b236:	e7f0      	b.n	800b21a <_dtoa_r+0x2c2>
 800b238:	2501      	movs	r5, #1
 800b23a:	2300      	movs	r3, #0
 800b23c:	9509      	str	r5, [sp, #36]	; 0x24
 800b23e:	931e      	str	r3, [sp, #120]	; 0x78
 800b240:	f04f 33ff 	mov.w	r3, #4294967295
 800b244:	2200      	movs	r2, #0
 800b246:	9304      	str	r3, [sp, #16]
 800b248:	4698      	mov	r8, r3
 800b24a:	2312      	movs	r3, #18
 800b24c:	921f      	str	r2, [sp, #124]	; 0x7c
 800b24e:	e7aa      	b.n	800b1a6 <_dtoa_r+0x24e>
 800b250:	2301      	movs	r3, #1
 800b252:	9309      	str	r3, [sp, #36]	; 0x24
 800b254:	e7f4      	b.n	800b240 <_dtoa_r+0x2e8>
 800b256:	bf00      	nop
 800b258:	636f4361 	.word	0x636f4361
 800b25c:	3fd287a7 	.word	0x3fd287a7
 800b260:	8b60c8b3 	.word	0x8b60c8b3
 800b264:	3fc68a28 	.word	0x3fc68a28
 800b268:	509f79fb 	.word	0x509f79fb
 800b26c:	3fd34413 	.word	0x3fd34413
 800b270:	7ff00000 	.word	0x7ff00000
 800b274:	0800d539 	.word	0x0800d539
 800b278:	0800d530 	.word	0x0800d530
 800b27c:	0800d50d 	.word	0x0800d50d
 800b280:	3ff80000 	.word	0x3ff80000
 800b284:	0800d568 	.word	0x0800d568
 800b288:	0800d540 	.word	0x0800d540
 800b28c:	2301      	movs	r3, #1
 800b28e:	9304      	str	r3, [sp, #16]
 800b290:	4698      	mov	r8, r3
 800b292:	461a      	mov	r2, r3
 800b294:	e7da      	b.n	800b24c <_dtoa_r+0x2f4>
 800b296:	3101      	adds	r1, #1
 800b298:	6071      	str	r1, [r6, #4]
 800b29a:	0052      	lsls	r2, r2, #1
 800b29c:	e787      	b.n	800b1ae <_dtoa_r+0x256>
 800b29e:	07f1      	lsls	r1, r6, #31
 800b2a0:	d508      	bpl.n	800b2b4 <_dtoa_r+0x35c>
 800b2a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b2a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2aa:	f7f5 f915 	bl	80004d8 <__aeabi_dmul>
 800b2ae:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b2b2:	3501      	adds	r5, #1
 800b2b4:	1076      	asrs	r6, r6, #1
 800b2b6:	3708      	adds	r7, #8
 800b2b8:	2e00      	cmp	r6, #0
 800b2ba:	d1f0      	bne.n	800b29e <_dtoa_r+0x346>
 800b2bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b2c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2c4:	f7f5 fa32 	bl	800072c <__aeabi_ddiv>
 800b2c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2cc:	e01b      	b.n	800b306 <_dtoa_r+0x3ae>
 800b2ce:	2502      	movs	r5, #2
 800b2d0:	e7a0      	b.n	800b214 <_dtoa_r+0x2bc>
 800b2d2:	f000 80a4 	beq.w	800b41e <_dtoa_r+0x4c6>
 800b2d6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b2da:	f1ca 0600 	rsb	r6, sl, #0
 800b2de:	4ba0      	ldr	r3, [pc, #640]	; (800b560 <_dtoa_r+0x608>)
 800b2e0:	f006 020f 	and.w	r2, r6, #15
 800b2e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ec:	f7f5 f8f4 	bl	80004d8 <__aeabi_dmul>
 800b2f0:	2502      	movs	r5, #2
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2f8:	4f9a      	ldr	r7, [pc, #616]	; (800b564 <_dtoa_r+0x60c>)
 800b2fa:	1136      	asrs	r6, r6, #4
 800b2fc:	2e00      	cmp	r6, #0
 800b2fe:	f040 8083 	bne.w	800b408 <_dtoa_r+0x4b0>
 800b302:	2b00      	cmp	r3, #0
 800b304:	d1e0      	bne.n	800b2c8 <_dtoa_r+0x370>
 800b306:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b308:	2b00      	cmp	r3, #0
 800b30a:	f000 808a 	beq.w	800b422 <_dtoa_r+0x4ca>
 800b30e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b312:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b316:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b31a:	2200      	movs	r2, #0
 800b31c:	4b92      	ldr	r3, [pc, #584]	; (800b568 <_dtoa_r+0x610>)
 800b31e:	f7f5 fb4d 	bl	80009bc <__aeabi_dcmplt>
 800b322:	2800      	cmp	r0, #0
 800b324:	d07d      	beq.n	800b422 <_dtoa_r+0x4ca>
 800b326:	f1b8 0f00 	cmp.w	r8, #0
 800b32a:	d07a      	beq.n	800b422 <_dtoa_r+0x4ca>
 800b32c:	9b04      	ldr	r3, [sp, #16]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	dd36      	ble.n	800b3a0 <_dtoa_r+0x448>
 800b332:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b336:	2200      	movs	r2, #0
 800b338:	4b8c      	ldr	r3, [pc, #560]	; (800b56c <_dtoa_r+0x614>)
 800b33a:	f7f5 f8cd 	bl	80004d8 <__aeabi_dmul>
 800b33e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b342:	9e04      	ldr	r6, [sp, #16]
 800b344:	f10a 37ff 	add.w	r7, sl, #4294967295
 800b348:	3501      	adds	r5, #1
 800b34a:	4628      	mov	r0, r5
 800b34c:	f7f5 f85a 	bl	8000404 <__aeabi_i2d>
 800b350:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b354:	f7f5 f8c0 	bl	80004d8 <__aeabi_dmul>
 800b358:	2200      	movs	r2, #0
 800b35a:	4b85      	ldr	r3, [pc, #532]	; (800b570 <_dtoa_r+0x618>)
 800b35c:	f7f4 ff06 	bl	800016c <__adddf3>
 800b360:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800b364:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b368:	950b      	str	r5, [sp, #44]	; 0x2c
 800b36a:	2e00      	cmp	r6, #0
 800b36c:	d15c      	bne.n	800b428 <_dtoa_r+0x4d0>
 800b36e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b372:	2200      	movs	r2, #0
 800b374:	4b7f      	ldr	r3, [pc, #508]	; (800b574 <_dtoa_r+0x61c>)
 800b376:	f7f4 fef7 	bl	8000168 <__aeabi_dsub>
 800b37a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b37c:	462b      	mov	r3, r5
 800b37e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b382:	f7f5 fb39 	bl	80009f8 <__aeabi_dcmpgt>
 800b386:	2800      	cmp	r0, #0
 800b388:	f040 8281 	bne.w	800b88e <_dtoa_r+0x936>
 800b38c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b390:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b392:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800b396:	f7f5 fb11 	bl	80009bc <__aeabi_dcmplt>
 800b39a:	2800      	cmp	r0, #0
 800b39c:	f040 8275 	bne.w	800b88a <_dtoa_r+0x932>
 800b3a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b3a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b3a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	f2c0 814b 	blt.w	800b646 <_dtoa_r+0x6ee>
 800b3b0:	f1ba 0f0e 	cmp.w	sl, #14
 800b3b4:	f300 8147 	bgt.w	800b646 <_dtoa_r+0x6ee>
 800b3b8:	4b69      	ldr	r3, [pc, #420]	; (800b560 <_dtoa_r+0x608>)
 800b3ba:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b3c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	f280 80d7 	bge.w	800b57c <_dtoa_r+0x624>
 800b3ce:	f1b8 0f00 	cmp.w	r8, #0
 800b3d2:	f300 80d3 	bgt.w	800b57c <_dtoa_r+0x624>
 800b3d6:	f040 8257 	bne.w	800b888 <_dtoa_r+0x930>
 800b3da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3de:	2200      	movs	r2, #0
 800b3e0:	4b64      	ldr	r3, [pc, #400]	; (800b574 <_dtoa_r+0x61c>)
 800b3e2:	f7f5 f879 	bl	80004d8 <__aeabi_dmul>
 800b3e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b3ea:	f7f5 fafb 	bl	80009e4 <__aeabi_dcmpge>
 800b3ee:	4646      	mov	r6, r8
 800b3f0:	4647      	mov	r7, r8
 800b3f2:	2800      	cmp	r0, #0
 800b3f4:	f040 822d 	bne.w	800b852 <_dtoa_r+0x8fa>
 800b3f8:	9b06      	ldr	r3, [sp, #24]
 800b3fa:	9a06      	ldr	r2, [sp, #24]
 800b3fc:	1c5d      	adds	r5, r3, #1
 800b3fe:	2331      	movs	r3, #49	; 0x31
 800b400:	f10a 0a01 	add.w	sl, sl, #1
 800b404:	7013      	strb	r3, [r2, #0]
 800b406:	e228      	b.n	800b85a <_dtoa_r+0x902>
 800b408:	07f2      	lsls	r2, r6, #31
 800b40a:	d505      	bpl.n	800b418 <_dtoa_r+0x4c0>
 800b40c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b410:	f7f5 f862 	bl	80004d8 <__aeabi_dmul>
 800b414:	2301      	movs	r3, #1
 800b416:	3501      	adds	r5, #1
 800b418:	1076      	asrs	r6, r6, #1
 800b41a:	3708      	adds	r7, #8
 800b41c:	e76e      	b.n	800b2fc <_dtoa_r+0x3a4>
 800b41e:	2502      	movs	r5, #2
 800b420:	e771      	b.n	800b306 <_dtoa_r+0x3ae>
 800b422:	4657      	mov	r7, sl
 800b424:	4646      	mov	r6, r8
 800b426:	e790      	b.n	800b34a <_dtoa_r+0x3f2>
 800b428:	4b4d      	ldr	r3, [pc, #308]	; (800b560 <_dtoa_r+0x608>)
 800b42a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b42e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800b432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b434:	2b00      	cmp	r3, #0
 800b436:	d048      	beq.n	800b4ca <_dtoa_r+0x572>
 800b438:	4602      	mov	r2, r0
 800b43a:	460b      	mov	r3, r1
 800b43c:	2000      	movs	r0, #0
 800b43e:	494e      	ldr	r1, [pc, #312]	; (800b578 <_dtoa_r+0x620>)
 800b440:	f7f5 f974 	bl	800072c <__aeabi_ddiv>
 800b444:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b448:	f7f4 fe8e 	bl	8000168 <__aeabi_dsub>
 800b44c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b450:	9d06      	ldr	r5, [sp, #24]
 800b452:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b456:	f7f5 faef 	bl	8000a38 <__aeabi_d2iz>
 800b45a:	9011      	str	r0, [sp, #68]	; 0x44
 800b45c:	f7f4 ffd2 	bl	8000404 <__aeabi_i2d>
 800b460:	4602      	mov	r2, r0
 800b462:	460b      	mov	r3, r1
 800b464:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b468:	f7f4 fe7e 	bl	8000168 <__aeabi_dsub>
 800b46c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b46e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b472:	3330      	adds	r3, #48	; 0x30
 800b474:	f805 3b01 	strb.w	r3, [r5], #1
 800b478:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b47c:	f7f5 fa9e 	bl	80009bc <__aeabi_dcmplt>
 800b480:	2800      	cmp	r0, #0
 800b482:	d163      	bne.n	800b54c <_dtoa_r+0x5f4>
 800b484:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b488:	2000      	movs	r0, #0
 800b48a:	4937      	ldr	r1, [pc, #220]	; (800b568 <_dtoa_r+0x610>)
 800b48c:	f7f4 fe6c 	bl	8000168 <__aeabi_dsub>
 800b490:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b494:	f7f5 fa92 	bl	80009bc <__aeabi_dcmplt>
 800b498:	2800      	cmp	r0, #0
 800b49a:	f040 80b5 	bne.w	800b608 <_dtoa_r+0x6b0>
 800b49e:	9b06      	ldr	r3, [sp, #24]
 800b4a0:	1aeb      	subs	r3, r5, r3
 800b4a2:	429e      	cmp	r6, r3
 800b4a4:	f77f af7c 	ble.w	800b3a0 <_dtoa_r+0x448>
 800b4a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	4b2f      	ldr	r3, [pc, #188]	; (800b56c <_dtoa_r+0x614>)
 800b4b0:	f7f5 f812 	bl	80004d8 <__aeabi_dmul>
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b4ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4be:	4b2b      	ldr	r3, [pc, #172]	; (800b56c <_dtoa_r+0x614>)
 800b4c0:	f7f5 f80a 	bl	80004d8 <__aeabi_dmul>
 800b4c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4c8:	e7c3      	b.n	800b452 <_dtoa_r+0x4fa>
 800b4ca:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b4ce:	f7f5 f803 	bl	80004d8 <__aeabi_dmul>
 800b4d2:	9b06      	ldr	r3, [sp, #24]
 800b4d4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b4d8:	199d      	adds	r5, r3, r6
 800b4da:	461e      	mov	r6, r3
 800b4dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4e0:	f7f5 faaa 	bl	8000a38 <__aeabi_d2iz>
 800b4e4:	9011      	str	r0, [sp, #68]	; 0x44
 800b4e6:	f7f4 ff8d 	bl	8000404 <__aeabi_i2d>
 800b4ea:	4602      	mov	r2, r0
 800b4ec:	460b      	mov	r3, r1
 800b4ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4f2:	f7f4 fe39 	bl	8000168 <__aeabi_dsub>
 800b4f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b4f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4fc:	3330      	adds	r3, #48	; 0x30
 800b4fe:	f806 3b01 	strb.w	r3, [r6], #1
 800b502:	42ae      	cmp	r6, r5
 800b504:	f04f 0200 	mov.w	r2, #0
 800b508:	d124      	bne.n	800b554 <_dtoa_r+0x5fc>
 800b50a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b50e:	4b1a      	ldr	r3, [pc, #104]	; (800b578 <_dtoa_r+0x620>)
 800b510:	f7f4 fe2c 	bl	800016c <__adddf3>
 800b514:	4602      	mov	r2, r0
 800b516:	460b      	mov	r3, r1
 800b518:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b51c:	f7f5 fa6c 	bl	80009f8 <__aeabi_dcmpgt>
 800b520:	2800      	cmp	r0, #0
 800b522:	d171      	bne.n	800b608 <_dtoa_r+0x6b0>
 800b524:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b528:	2000      	movs	r0, #0
 800b52a:	4913      	ldr	r1, [pc, #76]	; (800b578 <_dtoa_r+0x620>)
 800b52c:	f7f4 fe1c 	bl	8000168 <__aeabi_dsub>
 800b530:	4602      	mov	r2, r0
 800b532:	460b      	mov	r3, r1
 800b534:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b538:	f7f5 fa40 	bl	80009bc <__aeabi_dcmplt>
 800b53c:	2800      	cmp	r0, #0
 800b53e:	f43f af2f 	beq.w	800b3a0 <_dtoa_r+0x448>
 800b542:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b546:	1e6a      	subs	r2, r5, #1
 800b548:	2b30      	cmp	r3, #48	; 0x30
 800b54a:	d001      	beq.n	800b550 <_dtoa_r+0x5f8>
 800b54c:	46ba      	mov	sl, r7
 800b54e:	e04a      	b.n	800b5e6 <_dtoa_r+0x68e>
 800b550:	4615      	mov	r5, r2
 800b552:	e7f6      	b.n	800b542 <_dtoa_r+0x5ea>
 800b554:	4b05      	ldr	r3, [pc, #20]	; (800b56c <_dtoa_r+0x614>)
 800b556:	f7f4 ffbf 	bl	80004d8 <__aeabi_dmul>
 800b55a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b55e:	e7bd      	b.n	800b4dc <_dtoa_r+0x584>
 800b560:	0800d568 	.word	0x0800d568
 800b564:	0800d540 	.word	0x0800d540
 800b568:	3ff00000 	.word	0x3ff00000
 800b56c:	40240000 	.word	0x40240000
 800b570:	401c0000 	.word	0x401c0000
 800b574:	40140000 	.word	0x40140000
 800b578:	3fe00000 	.word	0x3fe00000
 800b57c:	9d06      	ldr	r5, [sp, #24]
 800b57e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b582:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b586:	4630      	mov	r0, r6
 800b588:	4639      	mov	r1, r7
 800b58a:	f7f5 f8cf 	bl	800072c <__aeabi_ddiv>
 800b58e:	f7f5 fa53 	bl	8000a38 <__aeabi_d2iz>
 800b592:	4681      	mov	r9, r0
 800b594:	f7f4 ff36 	bl	8000404 <__aeabi_i2d>
 800b598:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b59c:	f7f4 ff9c 	bl	80004d8 <__aeabi_dmul>
 800b5a0:	4602      	mov	r2, r0
 800b5a2:	460b      	mov	r3, r1
 800b5a4:	4630      	mov	r0, r6
 800b5a6:	4639      	mov	r1, r7
 800b5a8:	f7f4 fdde 	bl	8000168 <__aeabi_dsub>
 800b5ac:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800b5b0:	f805 6b01 	strb.w	r6, [r5], #1
 800b5b4:	9e06      	ldr	r6, [sp, #24]
 800b5b6:	4602      	mov	r2, r0
 800b5b8:	1bae      	subs	r6, r5, r6
 800b5ba:	45b0      	cmp	r8, r6
 800b5bc:	460b      	mov	r3, r1
 800b5be:	d135      	bne.n	800b62c <_dtoa_r+0x6d4>
 800b5c0:	f7f4 fdd4 	bl	800016c <__adddf3>
 800b5c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5c8:	4606      	mov	r6, r0
 800b5ca:	460f      	mov	r7, r1
 800b5cc:	f7f5 fa14 	bl	80009f8 <__aeabi_dcmpgt>
 800b5d0:	b9c8      	cbnz	r0, 800b606 <_dtoa_r+0x6ae>
 800b5d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5d6:	4630      	mov	r0, r6
 800b5d8:	4639      	mov	r1, r7
 800b5da:	f7f5 f9e5 	bl	80009a8 <__aeabi_dcmpeq>
 800b5de:	b110      	cbz	r0, 800b5e6 <_dtoa_r+0x68e>
 800b5e0:	f019 0f01 	tst.w	r9, #1
 800b5e4:	d10f      	bne.n	800b606 <_dtoa_r+0x6ae>
 800b5e6:	4659      	mov	r1, fp
 800b5e8:	4620      	mov	r0, r4
 800b5ea:	f000 facc 	bl	800bb86 <_Bfree>
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b5f2:	702b      	strb	r3, [r5, #0]
 800b5f4:	f10a 0301 	add.w	r3, sl, #1
 800b5f8:	6013      	str	r3, [r2, #0]
 800b5fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	f43f acf3 	beq.w	800afe8 <_dtoa_r+0x90>
 800b602:	601d      	str	r5, [r3, #0]
 800b604:	e4f0      	b.n	800afe8 <_dtoa_r+0x90>
 800b606:	4657      	mov	r7, sl
 800b608:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b60c:	1e6b      	subs	r3, r5, #1
 800b60e:	2a39      	cmp	r2, #57	; 0x39
 800b610:	d106      	bne.n	800b620 <_dtoa_r+0x6c8>
 800b612:	9a06      	ldr	r2, [sp, #24]
 800b614:	429a      	cmp	r2, r3
 800b616:	d107      	bne.n	800b628 <_dtoa_r+0x6d0>
 800b618:	2330      	movs	r3, #48	; 0x30
 800b61a:	7013      	strb	r3, [r2, #0]
 800b61c:	4613      	mov	r3, r2
 800b61e:	3701      	adds	r7, #1
 800b620:	781a      	ldrb	r2, [r3, #0]
 800b622:	3201      	adds	r2, #1
 800b624:	701a      	strb	r2, [r3, #0]
 800b626:	e791      	b.n	800b54c <_dtoa_r+0x5f4>
 800b628:	461d      	mov	r5, r3
 800b62a:	e7ed      	b.n	800b608 <_dtoa_r+0x6b0>
 800b62c:	2200      	movs	r2, #0
 800b62e:	4b99      	ldr	r3, [pc, #612]	; (800b894 <_dtoa_r+0x93c>)
 800b630:	f7f4 ff52 	bl	80004d8 <__aeabi_dmul>
 800b634:	2200      	movs	r2, #0
 800b636:	2300      	movs	r3, #0
 800b638:	4606      	mov	r6, r0
 800b63a:	460f      	mov	r7, r1
 800b63c:	f7f5 f9b4 	bl	80009a8 <__aeabi_dcmpeq>
 800b640:	2800      	cmp	r0, #0
 800b642:	d09e      	beq.n	800b582 <_dtoa_r+0x62a>
 800b644:	e7cf      	b.n	800b5e6 <_dtoa_r+0x68e>
 800b646:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b648:	2a00      	cmp	r2, #0
 800b64a:	f000 8088 	beq.w	800b75e <_dtoa_r+0x806>
 800b64e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b650:	2a01      	cmp	r2, #1
 800b652:	dc6d      	bgt.n	800b730 <_dtoa_r+0x7d8>
 800b654:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b656:	2a00      	cmp	r2, #0
 800b658:	d066      	beq.n	800b728 <_dtoa_r+0x7d0>
 800b65a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b65e:	464d      	mov	r5, r9
 800b660:	9e08      	ldr	r6, [sp, #32]
 800b662:	9a07      	ldr	r2, [sp, #28]
 800b664:	2101      	movs	r1, #1
 800b666:	441a      	add	r2, r3
 800b668:	4620      	mov	r0, r4
 800b66a:	4499      	add	r9, r3
 800b66c:	9207      	str	r2, [sp, #28]
 800b66e:	f000 fb2a 	bl	800bcc6 <__i2b>
 800b672:	4607      	mov	r7, r0
 800b674:	2d00      	cmp	r5, #0
 800b676:	dd0b      	ble.n	800b690 <_dtoa_r+0x738>
 800b678:	9b07      	ldr	r3, [sp, #28]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	dd08      	ble.n	800b690 <_dtoa_r+0x738>
 800b67e:	42ab      	cmp	r3, r5
 800b680:	bfa8      	it	ge
 800b682:	462b      	movge	r3, r5
 800b684:	9a07      	ldr	r2, [sp, #28]
 800b686:	eba9 0903 	sub.w	r9, r9, r3
 800b68a:	1aed      	subs	r5, r5, r3
 800b68c:	1ad3      	subs	r3, r2, r3
 800b68e:	9307      	str	r3, [sp, #28]
 800b690:	9b08      	ldr	r3, [sp, #32]
 800b692:	b1eb      	cbz	r3, 800b6d0 <_dtoa_r+0x778>
 800b694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b696:	2b00      	cmp	r3, #0
 800b698:	d065      	beq.n	800b766 <_dtoa_r+0x80e>
 800b69a:	b18e      	cbz	r6, 800b6c0 <_dtoa_r+0x768>
 800b69c:	4639      	mov	r1, r7
 800b69e:	4632      	mov	r2, r6
 800b6a0:	4620      	mov	r0, r4
 800b6a2:	f000 fbaf 	bl	800be04 <__pow5mult>
 800b6a6:	465a      	mov	r2, fp
 800b6a8:	4601      	mov	r1, r0
 800b6aa:	4607      	mov	r7, r0
 800b6ac:	4620      	mov	r0, r4
 800b6ae:	f000 fb13 	bl	800bcd8 <__multiply>
 800b6b2:	4659      	mov	r1, fp
 800b6b4:	900a      	str	r0, [sp, #40]	; 0x28
 800b6b6:	4620      	mov	r0, r4
 800b6b8:	f000 fa65 	bl	800bb86 <_Bfree>
 800b6bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6be:	469b      	mov	fp, r3
 800b6c0:	9b08      	ldr	r3, [sp, #32]
 800b6c2:	1b9a      	subs	r2, r3, r6
 800b6c4:	d004      	beq.n	800b6d0 <_dtoa_r+0x778>
 800b6c6:	4659      	mov	r1, fp
 800b6c8:	4620      	mov	r0, r4
 800b6ca:	f000 fb9b 	bl	800be04 <__pow5mult>
 800b6ce:	4683      	mov	fp, r0
 800b6d0:	2101      	movs	r1, #1
 800b6d2:	4620      	mov	r0, r4
 800b6d4:	f000 faf7 	bl	800bcc6 <__i2b>
 800b6d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6da:	4606      	mov	r6, r0
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	f000 81c6 	beq.w	800ba6e <_dtoa_r+0xb16>
 800b6e2:	461a      	mov	r2, r3
 800b6e4:	4601      	mov	r1, r0
 800b6e6:	4620      	mov	r0, r4
 800b6e8:	f000 fb8c 	bl	800be04 <__pow5mult>
 800b6ec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b6ee:	4606      	mov	r6, r0
 800b6f0:	2b01      	cmp	r3, #1
 800b6f2:	dc3e      	bgt.n	800b772 <_dtoa_r+0x81a>
 800b6f4:	9b02      	ldr	r3, [sp, #8]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d137      	bne.n	800b76a <_dtoa_r+0x812>
 800b6fa:	9b03      	ldr	r3, [sp, #12]
 800b6fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b700:	2b00      	cmp	r3, #0
 800b702:	d134      	bne.n	800b76e <_dtoa_r+0x816>
 800b704:	9b03      	ldr	r3, [sp, #12]
 800b706:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b70a:	0d1b      	lsrs	r3, r3, #20
 800b70c:	051b      	lsls	r3, r3, #20
 800b70e:	b12b      	cbz	r3, 800b71c <_dtoa_r+0x7c4>
 800b710:	9b07      	ldr	r3, [sp, #28]
 800b712:	f109 0901 	add.w	r9, r9, #1
 800b716:	3301      	adds	r3, #1
 800b718:	9307      	str	r3, [sp, #28]
 800b71a:	2301      	movs	r3, #1
 800b71c:	9308      	str	r3, [sp, #32]
 800b71e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b720:	2b00      	cmp	r3, #0
 800b722:	d128      	bne.n	800b776 <_dtoa_r+0x81e>
 800b724:	2001      	movs	r0, #1
 800b726:	e02e      	b.n	800b786 <_dtoa_r+0x82e>
 800b728:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b72a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b72e:	e796      	b.n	800b65e <_dtoa_r+0x706>
 800b730:	9b08      	ldr	r3, [sp, #32]
 800b732:	f108 36ff 	add.w	r6, r8, #4294967295
 800b736:	42b3      	cmp	r3, r6
 800b738:	bfb7      	itett	lt
 800b73a:	9b08      	ldrlt	r3, [sp, #32]
 800b73c:	1b9e      	subge	r6, r3, r6
 800b73e:	1af2      	sublt	r2, r6, r3
 800b740:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800b742:	bfbf      	itttt	lt
 800b744:	9608      	strlt	r6, [sp, #32]
 800b746:	189b      	addlt	r3, r3, r2
 800b748:	930c      	strlt	r3, [sp, #48]	; 0x30
 800b74a:	2600      	movlt	r6, #0
 800b74c:	f1b8 0f00 	cmp.w	r8, #0
 800b750:	bfb9      	ittee	lt
 800b752:	eba9 0508 	sublt.w	r5, r9, r8
 800b756:	2300      	movlt	r3, #0
 800b758:	464d      	movge	r5, r9
 800b75a:	4643      	movge	r3, r8
 800b75c:	e781      	b.n	800b662 <_dtoa_r+0x70a>
 800b75e:	9e08      	ldr	r6, [sp, #32]
 800b760:	464d      	mov	r5, r9
 800b762:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b764:	e786      	b.n	800b674 <_dtoa_r+0x71c>
 800b766:	9a08      	ldr	r2, [sp, #32]
 800b768:	e7ad      	b.n	800b6c6 <_dtoa_r+0x76e>
 800b76a:	2300      	movs	r3, #0
 800b76c:	e7d6      	b.n	800b71c <_dtoa_r+0x7c4>
 800b76e:	9b02      	ldr	r3, [sp, #8]
 800b770:	e7d4      	b.n	800b71c <_dtoa_r+0x7c4>
 800b772:	2300      	movs	r3, #0
 800b774:	9308      	str	r3, [sp, #32]
 800b776:	6933      	ldr	r3, [r6, #16]
 800b778:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b77c:	6918      	ldr	r0, [r3, #16]
 800b77e:	f000 fa54 	bl	800bc2a <__hi0bits>
 800b782:	f1c0 0020 	rsb	r0, r0, #32
 800b786:	9b07      	ldr	r3, [sp, #28]
 800b788:	4418      	add	r0, r3
 800b78a:	f010 001f 	ands.w	r0, r0, #31
 800b78e:	d047      	beq.n	800b820 <_dtoa_r+0x8c8>
 800b790:	f1c0 0320 	rsb	r3, r0, #32
 800b794:	2b04      	cmp	r3, #4
 800b796:	dd3b      	ble.n	800b810 <_dtoa_r+0x8b8>
 800b798:	9b07      	ldr	r3, [sp, #28]
 800b79a:	f1c0 001c 	rsb	r0, r0, #28
 800b79e:	4481      	add	r9, r0
 800b7a0:	4405      	add	r5, r0
 800b7a2:	4403      	add	r3, r0
 800b7a4:	9307      	str	r3, [sp, #28]
 800b7a6:	f1b9 0f00 	cmp.w	r9, #0
 800b7aa:	dd05      	ble.n	800b7b8 <_dtoa_r+0x860>
 800b7ac:	4659      	mov	r1, fp
 800b7ae:	464a      	mov	r2, r9
 800b7b0:	4620      	mov	r0, r4
 800b7b2:	f000 fb75 	bl	800bea0 <__lshift>
 800b7b6:	4683      	mov	fp, r0
 800b7b8:	9b07      	ldr	r3, [sp, #28]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	dd05      	ble.n	800b7ca <_dtoa_r+0x872>
 800b7be:	4631      	mov	r1, r6
 800b7c0:	461a      	mov	r2, r3
 800b7c2:	4620      	mov	r0, r4
 800b7c4:	f000 fb6c 	bl	800bea0 <__lshift>
 800b7c8:	4606      	mov	r6, r0
 800b7ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b7cc:	b353      	cbz	r3, 800b824 <_dtoa_r+0x8cc>
 800b7ce:	4631      	mov	r1, r6
 800b7d0:	4658      	mov	r0, fp
 800b7d2:	f000 fbb9 	bl	800bf48 <__mcmp>
 800b7d6:	2800      	cmp	r0, #0
 800b7d8:	da24      	bge.n	800b824 <_dtoa_r+0x8cc>
 800b7da:	2300      	movs	r3, #0
 800b7dc:	4659      	mov	r1, fp
 800b7de:	220a      	movs	r2, #10
 800b7e0:	4620      	mov	r0, r4
 800b7e2:	f000 f9e7 	bl	800bbb4 <__multadd>
 800b7e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7e8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b7ec:	4683      	mov	fp, r0
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	f000 8144 	beq.w	800ba7c <_dtoa_r+0xb24>
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	4639      	mov	r1, r7
 800b7f8:	220a      	movs	r2, #10
 800b7fa:	4620      	mov	r0, r4
 800b7fc:	f000 f9da 	bl	800bbb4 <__multadd>
 800b800:	9b04      	ldr	r3, [sp, #16]
 800b802:	4607      	mov	r7, r0
 800b804:	2b00      	cmp	r3, #0
 800b806:	dc4d      	bgt.n	800b8a4 <_dtoa_r+0x94c>
 800b808:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b80a:	2b02      	cmp	r3, #2
 800b80c:	dd4a      	ble.n	800b8a4 <_dtoa_r+0x94c>
 800b80e:	e011      	b.n	800b834 <_dtoa_r+0x8dc>
 800b810:	d0c9      	beq.n	800b7a6 <_dtoa_r+0x84e>
 800b812:	9a07      	ldr	r2, [sp, #28]
 800b814:	331c      	adds	r3, #28
 800b816:	441a      	add	r2, r3
 800b818:	4499      	add	r9, r3
 800b81a:	441d      	add	r5, r3
 800b81c:	4613      	mov	r3, r2
 800b81e:	e7c1      	b.n	800b7a4 <_dtoa_r+0x84c>
 800b820:	4603      	mov	r3, r0
 800b822:	e7f6      	b.n	800b812 <_dtoa_r+0x8ba>
 800b824:	f1b8 0f00 	cmp.w	r8, #0
 800b828:	dc36      	bgt.n	800b898 <_dtoa_r+0x940>
 800b82a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b82c:	2b02      	cmp	r3, #2
 800b82e:	dd33      	ble.n	800b898 <_dtoa_r+0x940>
 800b830:	f8cd 8010 	str.w	r8, [sp, #16]
 800b834:	9b04      	ldr	r3, [sp, #16]
 800b836:	b963      	cbnz	r3, 800b852 <_dtoa_r+0x8fa>
 800b838:	4631      	mov	r1, r6
 800b83a:	2205      	movs	r2, #5
 800b83c:	4620      	mov	r0, r4
 800b83e:	f000 f9b9 	bl	800bbb4 <__multadd>
 800b842:	4601      	mov	r1, r0
 800b844:	4606      	mov	r6, r0
 800b846:	4658      	mov	r0, fp
 800b848:	f000 fb7e 	bl	800bf48 <__mcmp>
 800b84c:	2800      	cmp	r0, #0
 800b84e:	f73f add3 	bgt.w	800b3f8 <_dtoa_r+0x4a0>
 800b852:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b854:	9d06      	ldr	r5, [sp, #24]
 800b856:	ea6f 0a03 	mvn.w	sl, r3
 800b85a:	f04f 0900 	mov.w	r9, #0
 800b85e:	4631      	mov	r1, r6
 800b860:	4620      	mov	r0, r4
 800b862:	f000 f990 	bl	800bb86 <_Bfree>
 800b866:	2f00      	cmp	r7, #0
 800b868:	f43f aebd 	beq.w	800b5e6 <_dtoa_r+0x68e>
 800b86c:	f1b9 0f00 	cmp.w	r9, #0
 800b870:	d005      	beq.n	800b87e <_dtoa_r+0x926>
 800b872:	45b9      	cmp	r9, r7
 800b874:	d003      	beq.n	800b87e <_dtoa_r+0x926>
 800b876:	4649      	mov	r1, r9
 800b878:	4620      	mov	r0, r4
 800b87a:	f000 f984 	bl	800bb86 <_Bfree>
 800b87e:	4639      	mov	r1, r7
 800b880:	4620      	mov	r0, r4
 800b882:	f000 f980 	bl	800bb86 <_Bfree>
 800b886:	e6ae      	b.n	800b5e6 <_dtoa_r+0x68e>
 800b888:	2600      	movs	r6, #0
 800b88a:	4637      	mov	r7, r6
 800b88c:	e7e1      	b.n	800b852 <_dtoa_r+0x8fa>
 800b88e:	46ba      	mov	sl, r7
 800b890:	4637      	mov	r7, r6
 800b892:	e5b1      	b.n	800b3f8 <_dtoa_r+0x4a0>
 800b894:	40240000 	.word	0x40240000
 800b898:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b89a:	f8cd 8010 	str.w	r8, [sp, #16]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	f000 80f3 	beq.w	800ba8a <_dtoa_r+0xb32>
 800b8a4:	2d00      	cmp	r5, #0
 800b8a6:	dd05      	ble.n	800b8b4 <_dtoa_r+0x95c>
 800b8a8:	4639      	mov	r1, r7
 800b8aa:	462a      	mov	r2, r5
 800b8ac:	4620      	mov	r0, r4
 800b8ae:	f000 faf7 	bl	800bea0 <__lshift>
 800b8b2:	4607      	mov	r7, r0
 800b8b4:	9b08      	ldr	r3, [sp, #32]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d04c      	beq.n	800b954 <_dtoa_r+0x9fc>
 800b8ba:	6879      	ldr	r1, [r7, #4]
 800b8bc:	4620      	mov	r0, r4
 800b8be:	f000 f92e 	bl	800bb1e <_Balloc>
 800b8c2:	4605      	mov	r5, r0
 800b8c4:	693a      	ldr	r2, [r7, #16]
 800b8c6:	f107 010c 	add.w	r1, r7, #12
 800b8ca:	3202      	adds	r2, #2
 800b8cc:	0092      	lsls	r2, r2, #2
 800b8ce:	300c      	adds	r0, #12
 800b8d0:	f000 f91a 	bl	800bb08 <memcpy>
 800b8d4:	2201      	movs	r2, #1
 800b8d6:	4629      	mov	r1, r5
 800b8d8:	4620      	mov	r0, r4
 800b8da:	f000 fae1 	bl	800bea0 <__lshift>
 800b8de:	46b9      	mov	r9, r7
 800b8e0:	4607      	mov	r7, r0
 800b8e2:	9b06      	ldr	r3, [sp, #24]
 800b8e4:	9307      	str	r3, [sp, #28]
 800b8e6:	9b02      	ldr	r3, [sp, #8]
 800b8e8:	f003 0301 	and.w	r3, r3, #1
 800b8ec:	9308      	str	r3, [sp, #32]
 800b8ee:	4631      	mov	r1, r6
 800b8f0:	4658      	mov	r0, fp
 800b8f2:	f7ff faa3 	bl	800ae3c <quorem>
 800b8f6:	4649      	mov	r1, r9
 800b8f8:	4605      	mov	r5, r0
 800b8fa:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b8fe:	4658      	mov	r0, fp
 800b900:	f000 fb22 	bl	800bf48 <__mcmp>
 800b904:	463a      	mov	r2, r7
 800b906:	9002      	str	r0, [sp, #8]
 800b908:	4631      	mov	r1, r6
 800b90a:	4620      	mov	r0, r4
 800b90c:	f000 fb36 	bl	800bf7c <__mdiff>
 800b910:	68c3      	ldr	r3, [r0, #12]
 800b912:	4602      	mov	r2, r0
 800b914:	bb03      	cbnz	r3, 800b958 <_dtoa_r+0xa00>
 800b916:	4601      	mov	r1, r0
 800b918:	9009      	str	r0, [sp, #36]	; 0x24
 800b91a:	4658      	mov	r0, fp
 800b91c:	f000 fb14 	bl	800bf48 <__mcmp>
 800b920:	4603      	mov	r3, r0
 800b922:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b924:	4611      	mov	r1, r2
 800b926:	4620      	mov	r0, r4
 800b928:	9309      	str	r3, [sp, #36]	; 0x24
 800b92a:	f000 f92c 	bl	800bb86 <_Bfree>
 800b92e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b930:	b9a3      	cbnz	r3, 800b95c <_dtoa_r+0xa04>
 800b932:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b934:	b992      	cbnz	r2, 800b95c <_dtoa_r+0xa04>
 800b936:	9a08      	ldr	r2, [sp, #32]
 800b938:	b982      	cbnz	r2, 800b95c <_dtoa_r+0xa04>
 800b93a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b93e:	d029      	beq.n	800b994 <_dtoa_r+0xa3c>
 800b940:	9b02      	ldr	r3, [sp, #8]
 800b942:	2b00      	cmp	r3, #0
 800b944:	dd01      	ble.n	800b94a <_dtoa_r+0x9f2>
 800b946:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800b94a:	9b07      	ldr	r3, [sp, #28]
 800b94c:	1c5d      	adds	r5, r3, #1
 800b94e:	f883 8000 	strb.w	r8, [r3]
 800b952:	e784      	b.n	800b85e <_dtoa_r+0x906>
 800b954:	4638      	mov	r0, r7
 800b956:	e7c2      	b.n	800b8de <_dtoa_r+0x986>
 800b958:	2301      	movs	r3, #1
 800b95a:	e7e3      	b.n	800b924 <_dtoa_r+0x9cc>
 800b95c:	9a02      	ldr	r2, [sp, #8]
 800b95e:	2a00      	cmp	r2, #0
 800b960:	db04      	blt.n	800b96c <_dtoa_r+0xa14>
 800b962:	d123      	bne.n	800b9ac <_dtoa_r+0xa54>
 800b964:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b966:	bb0a      	cbnz	r2, 800b9ac <_dtoa_r+0xa54>
 800b968:	9a08      	ldr	r2, [sp, #32]
 800b96a:	b9fa      	cbnz	r2, 800b9ac <_dtoa_r+0xa54>
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	ddec      	ble.n	800b94a <_dtoa_r+0x9f2>
 800b970:	4659      	mov	r1, fp
 800b972:	2201      	movs	r2, #1
 800b974:	4620      	mov	r0, r4
 800b976:	f000 fa93 	bl	800bea0 <__lshift>
 800b97a:	4631      	mov	r1, r6
 800b97c:	4683      	mov	fp, r0
 800b97e:	f000 fae3 	bl	800bf48 <__mcmp>
 800b982:	2800      	cmp	r0, #0
 800b984:	dc03      	bgt.n	800b98e <_dtoa_r+0xa36>
 800b986:	d1e0      	bne.n	800b94a <_dtoa_r+0x9f2>
 800b988:	f018 0f01 	tst.w	r8, #1
 800b98c:	d0dd      	beq.n	800b94a <_dtoa_r+0x9f2>
 800b98e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b992:	d1d8      	bne.n	800b946 <_dtoa_r+0x9ee>
 800b994:	9b07      	ldr	r3, [sp, #28]
 800b996:	9a07      	ldr	r2, [sp, #28]
 800b998:	1c5d      	adds	r5, r3, #1
 800b99a:	2339      	movs	r3, #57	; 0x39
 800b99c:	7013      	strb	r3, [r2, #0]
 800b99e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b9a2:	1e6a      	subs	r2, r5, #1
 800b9a4:	2b39      	cmp	r3, #57	; 0x39
 800b9a6:	d04d      	beq.n	800ba44 <_dtoa_r+0xaec>
 800b9a8:	3301      	adds	r3, #1
 800b9aa:	e052      	b.n	800ba52 <_dtoa_r+0xafa>
 800b9ac:	9a07      	ldr	r2, [sp, #28]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	f102 0501 	add.w	r5, r2, #1
 800b9b4:	dd06      	ble.n	800b9c4 <_dtoa_r+0xa6c>
 800b9b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b9ba:	d0eb      	beq.n	800b994 <_dtoa_r+0xa3c>
 800b9bc:	f108 0801 	add.w	r8, r8, #1
 800b9c0:	9b07      	ldr	r3, [sp, #28]
 800b9c2:	e7c4      	b.n	800b94e <_dtoa_r+0x9f6>
 800b9c4:	9b06      	ldr	r3, [sp, #24]
 800b9c6:	9a04      	ldr	r2, [sp, #16]
 800b9c8:	1aeb      	subs	r3, r5, r3
 800b9ca:	4293      	cmp	r3, r2
 800b9cc:	f805 8c01 	strb.w	r8, [r5, #-1]
 800b9d0:	d021      	beq.n	800ba16 <_dtoa_r+0xabe>
 800b9d2:	4659      	mov	r1, fp
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	220a      	movs	r2, #10
 800b9d8:	4620      	mov	r0, r4
 800b9da:	f000 f8eb 	bl	800bbb4 <__multadd>
 800b9de:	45b9      	cmp	r9, r7
 800b9e0:	4683      	mov	fp, r0
 800b9e2:	f04f 0300 	mov.w	r3, #0
 800b9e6:	f04f 020a 	mov.w	r2, #10
 800b9ea:	4649      	mov	r1, r9
 800b9ec:	4620      	mov	r0, r4
 800b9ee:	d105      	bne.n	800b9fc <_dtoa_r+0xaa4>
 800b9f0:	f000 f8e0 	bl	800bbb4 <__multadd>
 800b9f4:	4681      	mov	r9, r0
 800b9f6:	4607      	mov	r7, r0
 800b9f8:	9507      	str	r5, [sp, #28]
 800b9fa:	e778      	b.n	800b8ee <_dtoa_r+0x996>
 800b9fc:	f000 f8da 	bl	800bbb4 <__multadd>
 800ba00:	4639      	mov	r1, r7
 800ba02:	4681      	mov	r9, r0
 800ba04:	2300      	movs	r3, #0
 800ba06:	220a      	movs	r2, #10
 800ba08:	4620      	mov	r0, r4
 800ba0a:	f000 f8d3 	bl	800bbb4 <__multadd>
 800ba0e:	4607      	mov	r7, r0
 800ba10:	e7f2      	b.n	800b9f8 <_dtoa_r+0xaa0>
 800ba12:	f04f 0900 	mov.w	r9, #0
 800ba16:	4659      	mov	r1, fp
 800ba18:	2201      	movs	r2, #1
 800ba1a:	4620      	mov	r0, r4
 800ba1c:	f000 fa40 	bl	800bea0 <__lshift>
 800ba20:	4631      	mov	r1, r6
 800ba22:	4683      	mov	fp, r0
 800ba24:	f000 fa90 	bl	800bf48 <__mcmp>
 800ba28:	2800      	cmp	r0, #0
 800ba2a:	dcb8      	bgt.n	800b99e <_dtoa_r+0xa46>
 800ba2c:	d102      	bne.n	800ba34 <_dtoa_r+0xadc>
 800ba2e:	f018 0f01 	tst.w	r8, #1
 800ba32:	d1b4      	bne.n	800b99e <_dtoa_r+0xa46>
 800ba34:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ba38:	1e6a      	subs	r2, r5, #1
 800ba3a:	2b30      	cmp	r3, #48	; 0x30
 800ba3c:	f47f af0f 	bne.w	800b85e <_dtoa_r+0x906>
 800ba40:	4615      	mov	r5, r2
 800ba42:	e7f7      	b.n	800ba34 <_dtoa_r+0xadc>
 800ba44:	9b06      	ldr	r3, [sp, #24]
 800ba46:	4293      	cmp	r3, r2
 800ba48:	d105      	bne.n	800ba56 <_dtoa_r+0xafe>
 800ba4a:	2331      	movs	r3, #49	; 0x31
 800ba4c:	9a06      	ldr	r2, [sp, #24]
 800ba4e:	f10a 0a01 	add.w	sl, sl, #1
 800ba52:	7013      	strb	r3, [r2, #0]
 800ba54:	e703      	b.n	800b85e <_dtoa_r+0x906>
 800ba56:	4615      	mov	r5, r2
 800ba58:	e7a1      	b.n	800b99e <_dtoa_r+0xa46>
 800ba5a:	4b17      	ldr	r3, [pc, #92]	; (800bab8 <_dtoa_r+0xb60>)
 800ba5c:	f7ff bae1 	b.w	800b022 <_dtoa_r+0xca>
 800ba60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	f47f aabb 	bne.w	800afde <_dtoa_r+0x86>
 800ba68:	4b14      	ldr	r3, [pc, #80]	; (800babc <_dtoa_r+0xb64>)
 800ba6a:	f7ff bada 	b.w	800b022 <_dtoa_r+0xca>
 800ba6e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ba70:	2b01      	cmp	r3, #1
 800ba72:	f77f ae3f 	ble.w	800b6f4 <_dtoa_r+0x79c>
 800ba76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ba78:	9308      	str	r3, [sp, #32]
 800ba7a:	e653      	b.n	800b724 <_dtoa_r+0x7cc>
 800ba7c:	9b04      	ldr	r3, [sp, #16]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	dc03      	bgt.n	800ba8a <_dtoa_r+0xb32>
 800ba82:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ba84:	2b02      	cmp	r3, #2
 800ba86:	f73f aed5 	bgt.w	800b834 <_dtoa_r+0x8dc>
 800ba8a:	9d06      	ldr	r5, [sp, #24]
 800ba8c:	4631      	mov	r1, r6
 800ba8e:	4658      	mov	r0, fp
 800ba90:	f7ff f9d4 	bl	800ae3c <quorem>
 800ba94:	9b06      	ldr	r3, [sp, #24]
 800ba96:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ba9a:	f805 8b01 	strb.w	r8, [r5], #1
 800ba9e:	9a04      	ldr	r2, [sp, #16]
 800baa0:	1aeb      	subs	r3, r5, r3
 800baa2:	429a      	cmp	r2, r3
 800baa4:	ddb5      	ble.n	800ba12 <_dtoa_r+0xaba>
 800baa6:	4659      	mov	r1, fp
 800baa8:	2300      	movs	r3, #0
 800baaa:	220a      	movs	r2, #10
 800baac:	4620      	mov	r0, r4
 800baae:	f000 f881 	bl	800bbb4 <__multadd>
 800bab2:	4683      	mov	fp, r0
 800bab4:	e7ea      	b.n	800ba8c <_dtoa_r+0xb34>
 800bab6:	bf00      	nop
 800bab8:	0800d50c 	.word	0x0800d50c
 800babc:	0800d530 	.word	0x0800d530

0800bac0 <_localeconv_r>:
 800bac0:	4b04      	ldr	r3, [pc, #16]	; (800bad4 <_localeconv_r+0x14>)
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	6a18      	ldr	r0, [r3, #32]
 800bac6:	4b04      	ldr	r3, [pc, #16]	; (800bad8 <_localeconv_r+0x18>)
 800bac8:	2800      	cmp	r0, #0
 800baca:	bf08      	it	eq
 800bacc:	4618      	moveq	r0, r3
 800bace:	30f0      	adds	r0, #240	; 0xf0
 800bad0:	4770      	bx	lr
 800bad2:	bf00      	nop
 800bad4:	2000008c 	.word	0x2000008c
 800bad8:	200000f0 	.word	0x200000f0

0800badc <malloc>:
 800badc:	4b02      	ldr	r3, [pc, #8]	; (800bae8 <malloc+0xc>)
 800bade:	4601      	mov	r1, r0
 800bae0:	6818      	ldr	r0, [r3, #0]
 800bae2:	f000 bb53 	b.w	800c18c <_malloc_r>
 800bae6:	bf00      	nop
 800bae8:	2000008c 	.word	0x2000008c

0800baec <memchr>:
 800baec:	b510      	push	{r4, lr}
 800baee:	b2c9      	uxtb	r1, r1
 800baf0:	4402      	add	r2, r0
 800baf2:	4290      	cmp	r0, r2
 800baf4:	4603      	mov	r3, r0
 800baf6:	d101      	bne.n	800bafc <memchr+0x10>
 800baf8:	2300      	movs	r3, #0
 800bafa:	e003      	b.n	800bb04 <memchr+0x18>
 800bafc:	781c      	ldrb	r4, [r3, #0]
 800bafe:	3001      	adds	r0, #1
 800bb00:	428c      	cmp	r4, r1
 800bb02:	d1f6      	bne.n	800baf2 <memchr+0x6>
 800bb04:	4618      	mov	r0, r3
 800bb06:	bd10      	pop	{r4, pc}

0800bb08 <memcpy>:
 800bb08:	b510      	push	{r4, lr}
 800bb0a:	1e43      	subs	r3, r0, #1
 800bb0c:	440a      	add	r2, r1
 800bb0e:	4291      	cmp	r1, r2
 800bb10:	d100      	bne.n	800bb14 <memcpy+0xc>
 800bb12:	bd10      	pop	{r4, pc}
 800bb14:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb18:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb1c:	e7f7      	b.n	800bb0e <memcpy+0x6>

0800bb1e <_Balloc>:
 800bb1e:	b570      	push	{r4, r5, r6, lr}
 800bb20:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bb22:	4604      	mov	r4, r0
 800bb24:	460e      	mov	r6, r1
 800bb26:	b93d      	cbnz	r5, 800bb38 <_Balloc+0x1a>
 800bb28:	2010      	movs	r0, #16
 800bb2a:	f7ff ffd7 	bl	800badc <malloc>
 800bb2e:	6260      	str	r0, [r4, #36]	; 0x24
 800bb30:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bb34:	6005      	str	r5, [r0, #0]
 800bb36:	60c5      	str	r5, [r0, #12]
 800bb38:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800bb3a:	68eb      	ldr	r3, [r5, #12]
 800bb3c:	b183      	cbz	r3, 800bb60 <_Balloc+0x42>
 800bb3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb40:	68db      	ldr	r3, [r3, #12]
 800bb42:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800bb46:	b9b8      	cbnz	r0, 800bb78 <_Balloc+0x5a>
 800bb48:	2101      	movs	r1, #1
 800bb4a:	fa01 f506 	lsl.w	r5, r1, r6
 800bb4e:	1d6a      	adds	r2, r5, #5
 800bb50:	0092      	lsls	r2, r2, #2
 800bb52:	4620      	mov	r0, r4
 800bb54:	f000 fabf 	bl	800c0d6 <_calloc_r>
 800bb58:	b160      	cbz	r0, 800bb74 <_Balloc+0x56>
 800bb5a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800bb5e:	e00e      	b.n	800bb7e <_Balloc+0x60>
 800bb60:	2221      	movs	r2, #33	; 0x21
 800bb62:	2104      	movs	r1, #4
 800bb64:	4620      	mov	r0, r4
 800bb66:	f000 fab6 	bl	800c0d6 <_calloc_r>
 800bb6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb6c:	60e8      	str	r0, [r5, #12]
 800bb6e:	68db      	ldr	r3, [r3, #12]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d1e4      	bne.n	800bb3e <_Balloc+0x20>
 800bb74:	2000      	movs	r0, #0
 800bb76:	bd70      	pop	{r4, r5, r6, pc}
 800bb78:	6802      	ldr	r2, [r0, #0]
 800bb7a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800bb7e:	2300      	movs	r3, #0
 800bb80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bb84:	e7f7      	b.n	800bb76 <_Balloc+0x58>

0800bb86 <_Bfree>:
 800bb86:	b570      	push	{r4, r5, r6, lr}
 800bb88:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800bb8a:	4606      	mov	r6, r0
 800bb8c:	460d      	mov	r5, r1
 800bb8e:	b93c      	cbnz	r4, 800bba0 <_Bfree+0x1a>
 800bb90:	2010      	movs	r0, #16
 800bb92:	f7ff ffa3 	bl	800badc <malloc>
 800bb96:	6270      	str	r0, [r6, #36]	; 0x24
 800bb98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bb9c:	6004      	str	r4, [r0, #0]
 800bb9e:	60c4      	str	r4, [r0, #12]
 800bba0:	b13d      	cbz	r5, 800bbb2 <_Bfree+0x2c>
 800bba2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800bba4:	686a      	ldr	r2, [r5, #4]
 800bba6:	68db      	ldr	r3, [r3, #12]
 800bba8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bbac:	6029      	str	r1, [r5, #0]
 800bbae:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800bbb2:	bd70      	pop	{r4, r5, r6, pc}

0800bbb4 <__multadd>:
 800bbb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbb8:	461f      	mov	r7, r3
 800bbba:	4606      	mov	r6, r0
 800bbbc:	460c      	mov	r4, r1
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	690d      	ldr	r5, [r1, #16]
 800bbc2:	f101 0c14 	add.w	ip, r1, #20
 800bbc6:	f8dc 0000 	ldr.w	r0, [ip]
 800bbca:	3301      	adds	r3, #1
 800bbcc:	b281      	uxth	r1, r0
 800bbce:	fb02 7101 	mla	r1, r2, r1, r7
 800bbd2:	0c00      	lsrs	r0, r0, #16
 800bbd4:	0c0f      	lsrs	r7, r1, #16
 800bbd6:	fb02 7000 	mla	r0, r2, r0, r7
 800bbda:	b289      	uxth	r1, r1
 800bbdc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800bbe0:	429d      	cmp	r5, r3
 800bbe2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800bbe6:	f84c 1b04 	str.w	r1, [ip], #4
 800bbea:	dcec      	bgt.n	800bbc6 <__multadd+0x12>
 800bbec:	b1d7      	cbz	r7, 800bc24 <__multadd+0x70>
 800bbee:	68a3      	ldr	r3, [r4, #8]
 800bbf0:	42ab      	cmp	r3, r5
 800bbf2:	dc12      	bgt.n	800bc1a <__multadd+0x66>
 800bbf4:	6861      	ldr	r1, [r4, #4]
 800bbf6:	4630      	mov	r0, r6
 800bbf8:	3101      	adds	r1, #1
 800bbfa:	f7ff ff90 	bl	800bb1e <_Balloc>
 800bbfe:	4680      	mov	r8, r0
 800bc00:	6922      	ldr	r2, [r4, #16]
 800bc02:	f104 010c 	add.w	r1, r4, #12
 800bc06:	3202      	adds	r2, #2
 800bc08:	0092      	lsls	r2, r2, #2
 800bc0a:	300c      	adds	r0, #12
 800bc0c:	f7ff ff7c 	bl	800bb08 <memcpy>
 800bc10:	4621      	mov	r1, r4
 800bc12:	4630      	mov	r0, r6
 800bc14:	f7ff ffb7 	bl	800bb86 <_Bfree>
 800bc18:	4644      	mov	r4, r8
 800bc1a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bc1e:	3501      	adds	r5, #1
 800bc20:	615f      	str	r7, [r3, #20]
 800bc22:	6125      	str	r5, [r4, #16]
 800bc24:	4620      	mov	r0, r4
 800bc26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800bc2a <__hi0bits>:
 800bc2a:	0c02      	lsrs	r2, r0, #16
 800bc2c:	0412      	lsls	r2, r2, #16
 800bc2e:	4603      	mov	r3, r0
 800bc30:	b9b2      	cbnz	r2, 800bc60 <__hi0bits+0x36>
 800bc32:	0403      	lsls	r3, r0, #16
 800bc34:	2010      	movs	r0, #16
 800bc36:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800bc3a:	bf04      	itt	eq
 800bc3c:	021b      	lsleq	r3, r3, #8
 800bc3e:	3008      	addeq	r0, #8
 800bc40:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800bc44:	bf04      	itt	eq
 800bc46:	011b      	lsleq	r3, r3, #4
 800bc48:	3004      	addeq	r0, #4
 800bc4a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bc4e:	bf04      	itt	eq
 800bc50:	009b      	lsleq	r3, r3, #2
 800bc52:	3002      	addeq	r0, #2
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	db06      	blt.n	800bc66 <__hi0bits+0x3c>
 800bc58:	005b      	lsls	r3, r3, #1
 800bc5a:	d503      	bpl.n	800bc64 <__hi0bits+0x3a>
 800bc5c:	3001      	adds	r0, #1
 800bc5e:	4770      	bx	lr
 800bc60:	2000      	movs	r0, #0
 800bc62:	e7e8      	b.n	800bc36 <__hi0bits+0xc>
 800bc64:	2020      	movs	r0, #32
 800bc66:	4770      	bx	lr

0800bc68 <__lo0bits>:
 800bc68:	6803      	ldr	r3, [r0, #0]
 800bc6a:	4601      	mov	r1, r0
 800bc6c:	f013 0207 	ands.w	r2, r3, #7
 800bc70:	d00b      	beq.n	800bc8a <__lo0bits+0x22>
 800bc72:	07da      	lsls	r2, r3, #31
 800bc74:	d423      	bmi.n	800bcbe <__lo0bits+0x56>
 800bc76:	0798      	lsls	r0, r3, #30
 800bc78:	bf49      	itett	mi
 800bc7a:	085b      	lsrmi	r3, r3, #1
 800bc7c:	089b      	lsrpl	r3, r3, #2
 800bc7e:	2001      	movmi	r0, #1
 800bc80:	600b      	strmi	r3, [r1, #0]
 800bc82:	bf5c      	itt	pl
 800bc84:	600b      	strpl	r3, [r1, #0]
 800bc86:	2002      	movpl	r0, #2
 800bc88:	4770      	bx	lr
 800bc8a:	b298      	uxth	r0, r3
 800bc8c:	b9a8      	cbnz	r0, 800bcba <__lo0bits+0x52>
 800bc8e:	2010      	movs	r0, #16
 800bc90:	0c1b      	lsrs	r3, r3, #16
 800bc92:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bc96:	bf04      	itt	eq
 800bc98:	0a1b      	lsreq	r3, r3, #8
 800bc9a:	3008      	addeq	r0, #8
 800bc9c:	071a      	lsls	r2, r3, #28
 800bc9e:	bf04      	itt	eq
 800bca0:	091b      	lsreq	r3, r3, #4
 800bca2:	3004      	addeq	r0, #4
 800bca4:	079a      	lsls	r2, r3, #30
 800bca6:	bf04      	itt	eq
 800bca8:	089b      	lsreq	r3, r3, #2
 800bcaa:	3002      	addeq	r0, #2
 800bcac:	07da      	lsls	r2, r3, #31
 800bcae:	d402      	bmi.n	800bcb6 <__lo0bits+0x4e>
 800bcb0:	085b      	lsrs	r3, r3, #1
 800bcb2:	d006      	beq.n	800bcc2 <__lo0bits+0x5a>
 800bcb4:	3001      	adds	r0, #1
 800bcb6:	600b      	str	r3, [r1, #0]
 800bcb8:	4770      	bx	lr
 800bcba:	4610      	mov	r0, r2
 800bcbc:	e7e9      	b.n	800bc92 <__lo0bits+0x2a>
 800bcbe:	2000      	movs	r0, #0
 800bcc0:	4770      	bx	lr
 800bcc2:	2020      	movs	r0, #32
 800bcc4:	4770      	bx	lr

0800bcc6 <__i2b>:
 800bcc6:	b510      	push	{r4, lr}
 800bcc8:	460c      	mov	r4, r1
 800bcca:	2101      	movs	r1, #1
 800bccc:	f7ff ff27 	bl	800bb1e <_Balloc>
 800bcd0:	2201      	movs	r2, #1
 800bcd2:	6144      	str	r4, [r0, #20]
 800bcd4:	6102      	str	r2, [r0, #16]
 800bcd6:	bd10      	pop	{r4, pc}

0800bcd8 <__multiply>:
 800bcd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcdc:	4614      	mov	r4, r2
 800bcde:	690a      	ldr	r2, [r1, #16]
 800bce0:	6923      	ldr	r3, [r4, #16]
 800bce2:	4688      	mov	r8, r1
 800bce4:	429a      	cmp	r2, r3
 800bce6:	bfbe      	ittt	lt
 800bce8:	460b      	movlt	r3, r1
 800bcea:	46a0      	movlt	r8, r4
 800bcec:	461c      	movlt	r4, r3
 800bcee:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bcf2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bcf6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bcfa:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bcfe:	eb07 0609 	add.w	r6, r7, r9
 800bd02:	42b3      	cmp	r3, r6
 800bd04:	bfb8      	it	lt
 800bd06:	3101      	addlt	r1, #1
 800bd08:	f7ff ff09 	bl	800bb1e <_Balloc>
 800bd0c:	f100 0514 	add.w	r5, r0, #20
 800bd10:	462b      	mov	r3, r5
 800bd12:	2200      	movs	r2, #0
 800bd14:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800bd18:	4573      	cmp	r3, lr
 800bd1a:	d316      	bcc.n	800bd4a <__multiply+0x72>
 800bd1c:	f104 0214 	add.w	r2, r4, #20
 800bd20:	f108 0114 	add.w	r1, r8, #20
 800bd24:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800bd28:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800bd2c:	9300      	str	r3, [sp, #0]
 800bd2e:	9b00      	ldr	r3, [sp, #0]
 800bd30:	9201      	str	r2, [sp, #4]
 800bd32:	4293      	cmp	r3, r2
 800bd34:	d80c      	bhi.n	800bd50 <__multiply+0x78>
 800bd36:	2e00      	cmp	r6, #0
 800bd38:	dd03      	ble.n	800bd42 <__multiply+0x6a>
 800bd3a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d05d      	beq.n	800bdfe <__multiply+0x126>
 800bd42:	6106      	str	r6, [r0, #16]
 800bd44:	b003      	add	sp, #12
 800bd46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd4a:	f843 2b04 	str.w	r2, [r3], #4
 800bd4e:	e7e3      	b.n	800bd18 <__multiply+0x40>
 800bd50:	f8b2 b000 	ldrh.w	fp, [r2]
 800bd54:	f1bb 0f00 	cmp.w	fp, #0
 800bd58:	d023      	beq.n	800bda2 <__multiply+0xca>
 800bd5a:	4689      	mov	r9, r1
 800bd5c:	46ac      	mov	ip, r5
 800bd5e:	f04f 0800 	mov.w	r8, #0
 800bd62:	f859 4b04 	ldr.w	r4, [r9], #4
 800bd66:	f8dc a000 	ldr.w	sl, [ip]
 800bd6a:	b2a3      	uxth	r3, r4
 800bd6c:	fa1f fa8a 	uxth.w	sl, sl
 800bd70:	fb0b a303 	mla	r3, fp, r3, sl
 800bd74:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bd78:	f8dc 4000 	ldr.w	r4, [ip]
 800bd7c:	4443      	add	r3, r8
 800bd7e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bd82:	fb0b 840a 	mla	r4, fp, sl, r8
 800bd86:	46e2      	mov	sl, ip
 800bd88:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800bd8c:	b29b      	uxth	r3, r3
 800bd8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bd92:	454f      	cmp	r7, r9
 800bd94:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bd98:	f84a 3b04 	str.w	r3, [sl], #4
 800bd9c:	d82b      	bhi.n	800bdf6 <__multiply+0x11e>
 800bd9e:	f8cc 8004 	str.w	r8, [ip, #4]
 800bda2:	9b01      	ldr	r3, [sp, #4]
 800bda4:	3204      	adds	r2, #4
 800bda6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800bdaa:	f1ba 0f00 	cmp.w	sl, #0
 800bdae:	d020      	beq.n	800bdf2 <__multiply+0x11a>
 800bdb0:	4689      	mov	r9, r1
 800bdb2:	46a8      	mov	r8, r5
 800bdb4:	f04f 0b00 	mov.w	fp, #0
 800bdb8:	682b      	ldr	r3, [r5, #0]
 800bdba:	f8b9 c000 	ldrh.w	ip, [r9]
 800bdbe:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800bdc2:	b29b      	uxth	r3, r3
 800bdc4:	fb0a 440c 	mla	r4, sl, ip, r4
 800bdc8:	46c4      	mov	ip, r8
 800bdca:	445c      	add	r4, fp
 800bdcc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bdd0:	f84c 3b04 	str.w	r3, [ip], #4
 800bdd4:	f859 3b04 	ldr.w	r3, [r9], #4
 800bdd8:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800bddc:	0c1b      	lsrs	r3, r3, #16
 800bdde:	fb0a b303 	mla	r3, sl, r3, fp
 800bde2:	454f      	cmp	r7, r9
 800bde4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800bde8:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800bdec:	d805      	bhi.n	800bdfa <__multiply+0x122>
 800bdee:	f8c8 3004 	str.w	r3, [r8, #4]
 800bdf2:	3504      	adds	r5, #4
 800bdf4:	e79b      	b.n	800bd2e <__multiply+0x56>
 800bdf6:	46d4      	mov	ip, sl
 800bdf8:	e7b3      	b.n	800bd62 <__multiply+0x8a>
 800bdfa:	46e0      	mov	r8, ip
 800bdfc:	e7dd      	b.n	800bdba <__multiply+0xe2>
 800bdfe:	3e01      	subs	r6, #1
 800be00:	e799      	b.n	800bd36 <__multiply+0x5e>
	...

0800be04 <__pow5mult>:
 800be04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be08:	4615      	mov	r5, r2
 800be0a:	f012 0203 	ands.w	r2, r2, #3
 800be0e:	4606      	mov	r6, r0
 800be10:	460f      	mov	r7, r1
 800be12:	d007      	beq.n	800be24 <__pow5mult+0x20>
 800be14:	4c21      	ldr	r4, [pc, #132]	; (800be9c <__pow5mult+0x98>)
 800be16:	3a01      	subs	r2, #1
 800be18:	2300      	movs	r3, #0
 800be1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800be1e:	f7ff fec9 	bl	800bbb4 <__multadd>
 800be22:	4607      	mov	r7, r0
 800be24:	10ad      	asrs	r5, r5, #2
 800be26:	d035      	beq.n	800be94 <__pow5mult+0x90>
 800be28:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800be2a:	b93c      	cbnz	r4, 800be3c <__pow5mult+0x38>
 800be2c:	2010      	movs	r0, #16
 800be2e:	f7ff fe55 	bl	800badc <malloc>
 800be32:	6270      	str	r0, [r6, #36]	; 0x24
 800be34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800be38:	6004      	str	r4, [r0, #0]
 800be3a:	60c4      	str	r4, [r0, #12]
 800be3c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800be40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800be44:	b94c      	cbnz	r4, 800be5a <__pow5mult+0x56>
 800be46:	f240 2171 	movw	r1, #625	; 0x271
 800be4a:	4630      	mov	r0, r6
 800be4c:	f7ff ff3b 	bl	800bcc6 <__i2b>
 800be50:	2300      	movs	r3, #0
 800be52:	4604      	mov	r4, r0
 800be54:	f8c8 0008 	str.w	r0, [r8, #8]
 800be58:	6003      	str	r3, [r0, #0]
 800be5a:	f04f 0800 	mov.w	r8, #0
 800be5e:	07eb      	lsls	r3, r5, #31
 800be60:	d50a      	bpl.n	800be78 <__pow5mult+0x74>
 800be62:	4639      	mov	r1, r7
 800be64:	4622      	mov	r2, r4
 800be66:	4630      	mov	r0, r6
 800be68:	f7ff ff36 	bl	800bcd8 <__multiply>
 800be6c:	4681      	mov	r9, r0
 800be6e:	4639      	mov	r1, r7
 800be70:	4630      	mov	r0, r6
 800be72:	f7ff fe88 	bl	800bb86 <_Bfree>
 800be76:	464f      	mov	r7, r9
 800be78:	106d      	asrs	r5, r5, #1
 800be7a:	d00b      	beq.n	800be94 <__pow5mult+0x90>
 800be7c:	6820      	ldr	r0, [r4, #0]
 800be7e:	b938      	cbnz	r0, 800be90 <__pow5mult+0x8c>
 800be80:	4622      	mov	r2, r4
 800be82:	4621      	mov	r1, r4
 800be84:	4630      	mov	r0, r6
 800be86:	f7ff ff27 	bl	800bcd8 <__multiply>
 800be8a:	6020      	str	r0, [r4, #0]
 800be8c:	f8c0 8000 	str.w	r8, [r0]
 800be90:	4604      	mov	r4, r0
 800be92:	e7e4      	b.n	800be5e <__pow5mult+0x5a>
 800be94:	4638      	mov	r0, r7
 800be96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be9a:	bf00      	nop
 800be9c:	0800d630 	.word	0x0800d630

0800bea0 <__lshift>:
 800bea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bea4:	460c      	mov	r4, r1
 800bea6:	4607      	mov	r7, r0
 800bea8:	4616      	mov	r6, r2
 800beaa:	6923      	ldr	r3, [r4, #16]
 800beac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800beb0:	eb0a 0903 	add.w	r9, sl, r3
 800beb4:	6849      	ldr	r1, [r1, #4]
 800beb6:	68a3      	ldr	r3, [r4, #8]
 800beb8:	f109 0501 	add.w	r5, r9, #1
 800bebc:	42ab      	cmp	r3, r5
 800bebe:	db32      	blt.n	800bf26 <__lshift+0x86>
 800bec0:	4638      	mov	r0, r7
 800bec2:	f7ff fe2c 	bl	800bb1e <_Balloc>
 800bec6:	2300      	movs	r3, #0
 800bec8:	4680      	mov	r8, r0
 800beca:	461a      	mov	r2, r3
 800becc:	f100 0114 	add.w	r1, r0, #20
 800bed0:	4553      	cmp	r3, sl
 800bed2:	db2b      	blt.n	800bf2c <__lshift+0x8c>
 800bed4:	6920      	ldr	r0, [r4, #16]
 800bed6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800beda:	f104 0314 	add.w	r3, r4, #20
 800bede:	f016 021f 	ands.w	r2, r6, #31
 800bee2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bee6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800beea:	d025      	beq.n	800bf38 <__lshift+0x98>
 800beec:	2000      	movs	r0, #0
 800beee:	f1c2 0e20 	rsb	lr, r2, #32
 800bef2:	468a      	mov	sl, r1
 800bef4:	681e      	ldr	r6, [r3, #0]
 800bef6:	4096      	lsls	r6, r2
 800bef8:	4330      	orrs	r0, r6
 800befa:	f84a 0b04 	str.w	r0, [sl], #4
 800befe:	f853 0b04 	ldr.w	r0, [r3], #4
 800bf02:	459c      	cmp	ip, r3
 800bf04:	fa20 f00e 	lsr.w	r0, r0, lr
 800bf08:	d814      	bhi.n	800bf34 <__lshift+0x94>
 800bf0a:	6048      	str	r0, [r1, #4]
 800bf0c:	b108      	cbz	r0, 800bf12 <__lshift+0x72>
 800bf0e:	f109 0502 	add.w	r5, r9, #2
 800bf12:	3d01      	subs	r5, #1
 800bf14:	4638      	mov	r0, r7
 800bf16:	f8c8 5010 	str.w	r5, [r8, #16]
 800bf1a:	4621      	mov	r1, r4
 800bf1c:	f7ff fe33 	bl	800bb86 <_Bfree>
 800bf20:	4640      	mov	r0, r8
 800bf22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf26:	3101      	adds	r1, #1
 800bf28:	005b      	lsls	r3, r3, #1
 800bf2a:	e7c7      	b.n	800bebc <__lshift+0x1c>
 800bf2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800bf30:	3301      	adds	r3, #1
 800bf32:	e7cd      	b.n	800bed0 <__lshift+0x30>
 800bf34:	4651      	mov	r1, sl
 800bf36:	e7dc      	b.n	800bef2 <__lshift+0x52>
 800bf38:	3904      	subs	r1, #4
 800bf3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf3e:	459c      	cmp	ip, r3
 800bf40:	f841 2f04 	str.w	r2, [r1, #4]!
 800bf44:	d8f9      	bhi.n	800bf3a <__lshift+0x9a>
 800bf46:	e7e4      	b.n	800bf12 <__lshift+0x72>

0800bf48 <__mcmp>:
 800bf48:	6903      	ldr	r3, [r0, #16]
 800bf4a:	690a      	ldr	r2, [r1, #16]
 800bf4c:	b530      	push	{r4, r5, lr}
 800bf4e:	1a9b      	subs	r3, r3, r2
 800bf50:	d10c      	bne.n	800bf6c <__mcmp+0x24>
 800bf52:	0092      	lsls	r2, r2, #2
 800bf54:	3014      	adds	r0, #20
 800bf56:	3114      	adds	r1, #20
 800bf58:	1884      	adds	r4, r0, r2
 800bf5a:	4411      	add	r1, r2
 800bf5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bf60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bf64:	4295      	cmp	r5, r2
 800bf66:	d003      	beq.n	800bf70 <__mcmp+0x28>
 800bf68:	d305      	bcc.n	800bf76 <__mcmp+0x2e>
 800bf6a:	2301      	movs	r3, #1
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	bd30      	pop	{r4, r5, pc}
 800bf70:	42a0      	cmp	r0, r4
 800bf72:	d3f3      	bcc.n	800bf5c <__mcmp+0x14>
 800bf74:	e7fa      	b.n	800bf6c <__mcmp+0x24>
 800bf76:	f04f 33ff 	mov.w	r3, #4294967295
 800bf7a:	e7f7      	b.n	800bf6c <__mcmp+0x24>

0800bf7c <__mdiff>:
 800bf7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf80:	460d      	mov	r5, r1
 800bf82:	4607      	mov	r7, r0
 800bf84:	4611      	mov	r1, r2
 800bf86:	4628      	mov	r0, r5
 800bf88:	4614      	mov	r4, r2
 800bf8a:	f7ff ffdd 	bl	800bf48 <__mcmp>
 800bf8e:	1e06      	subs	r6, r0, #0
 800bf90:	d108      	bne.n	800bfa4 <__mdiff+0x28>
 800bf92:	4631      	mov	r1, r6
 800bf94:	4638      	mov	r0, r7
 800bf96:	f7ff fdc2 	bl	800bb1e <_Balloc>
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800bfa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfa4:	bfa4      	itt	ge
 800bfa6:	4623      	movge	r3, r4
 800bfa8:	462c      	movge	r4, r5
 800bfaa:	4638      	mov	r0, r7
 800bfac:	6861      	ldr	r1, [r4, #4]
 800bfae:	bfa6      	itte	ge
 800bfb0:	461d      	movge	r5, r3
 800bfb2:	2600      	movge	r6, #0
 800bfb4:	2601      	movlt	r6, #1
 800bfb6:	f7ff fdb2 	bl	800bb1e <_Balloc>
 800bfba:	f04f 0e00 	mov.w	lr, #0
 800bfbe:	60c6      	str	r6, [r0, #12]
 800bfc0:	692b      	ldr	r3, [r5, #16]
 800bfc2:	6926      	ldr	r6, [r4, #16]
 800bfc4:	f104 0214 	add.w	r2, r4, #20
 800bfc8:	f105 0914 	add.w	r9, r5, #20
 800bfcc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800bfd0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800bfd4:	f100 0114 	add.w	r1, r0, #20
 800bfd8:	f852 ab04 	ldr.w	sl, [r2], #4
 800bfdc:	f859 5b04 	ldr.w	r5, [r9], #4
 800bfe0:	fa1f f38a 	uxth.w	r3, sl
 800bfe4:	4473      	add	r3, lr
 800bfe6:	b2ac      	uxth	r4, r5
 800bfe8:	1b1b      	subs	r3, r3, r4
 800bfea:	0c2c      	lsrs	r4, r5, #16
 800bfec:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800bff0:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800bff4:	b29b      	uxth	r3, r3
 800bff6:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800bffa:	45c8      	cmp	r8, r9
 800bffc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800c000:	4694      	mov	ip, r2
 800c002:	f841 4b04 	str.w	r4, [r1], #4
 800c006:	d8e7      	bhi.n	800bfd8 <__mdiff+0x5c>
 800c008:	45bc      	cmp	ip, r7
 800c00a:	d304      	bcc.n	800c016 <__mdiff+0x9a>
 800c00c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800c010:	b183      	cbz	r3, 800c034 <__mdiff+0xb8>
 800c012:	6106      	str	r6, [r0, #16]
 800c014:	e7c4      	b.n	800bfa0 <__mdiff+0x24>
 800c016:	f85c 4b04 	ldr.w	r4, [ip], #4
 800c01a:	b2a2      	uxth	r2, r4
 800c01c:	4472      	add	r2, lr
 800c01e:	1413      	asrs	r3, r2, #16
 800c020:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800c024:	b292      	uxth	r2, r2
 800c026:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c02a:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800c02e:	f841 2b04 	str.w	r2, [r1], #4
 800c032:	e7e9      	b.n	800c008 <__mdiff+0x8c>
 800c034:	3e01      	subs	r6, #1
 800c036:	e7e9      	b.n	800c00c <__mdiff+0x90>

0800c038 <__d2b>:
 800c038:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800c03c:	461c      	mov	r4, r3
 800c03e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800c042:	2101      	movs	r1, #1
 800c044:	4690      	mov	r8, r2
 800c046:	f7ff fd6a 	bl	800bb1e <_Balloc>
 800c04a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800c04e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800c052:	4607      	mov	r7, r0
 800c054:	bb34      	cbnz	r4, 800c0a4 <__d2b+0x6c>
 800c056:	9201      	str	r2, [sp, #4]
 800c058:	f1b8 0200 	subs.w	r2, r8, #0
 800c05c:	d027      	beq.n	800c0ae <__d2b+0x76>
 800c05e:	a802      	add	r0, sp, #8
 800c060:	f840 2d08 	str.w	r2, [r0, #-8]!
 800c064:	f7ff fe00 	bl	800bc68 <__lo0bits>
 800c068:	9900      	ldr	r1, [sp, #0]
 800c06a:	b1f0      	cbz	r0, 800c0aa <__d2b+0x72>
 800c06c:	9a01      	ldr	r2, [sp, #4]
 800c06e:	f1c0 0320 	rsb	r3, r0, #32
 800c072:	fa02 f303 	lsl.w	r3, r2, r3
 800c076:	430b      	orrs	r3, r1
 800c078:	40c2      	lsrs	r2, r0
 800c07a:	617b      	str	r3, [r7, #20]
 800c07c:	9201      	str	r2, [sp, #4]
 800c07e:	9b01      	ldr	r3, [sp, #4]
 800c080:	2b00      	cmp	r3, #0
 800c082:	bf14      	ite	ne
 800c084:	2102      	movne	r1, #2
 800c086:	2101      	moveq	r1, #1
 800c088:	61bb      	str	r3, [r7, #24]
 800c08a:	6139      	str	r1, [r7, #16]
 800c08c:	b1c4      	cbz	r4, 800c0c0 <__d2b+0x88>
 800c08e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800c092:	4404      	add	r4, r0
 800c094:	6034      	str	r4, [r6, #0]
 800c096:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c09a:	6028      	str	r0, [r5, #0]
 800c09c:	4638      	mov	r0, r7
 800c09e:	b002      	add	sp, #8
 800c0a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0a4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800c0a8:	e7d5      	b.n	800c056 <__d2b+0x1e>
 800c0aa:	6179      	str	r1, [r7, #20]
 800c0ac:	e7e7      	b.n	800c07e <__d2b+0x46>
 800c0ae:	a801      	add	r0, sp, #4
 800c0b0:	f7ff fdda 	bl	800bc68 <__lo0bits>
 800c0b4:	2101      	movs	r1, #1
 800c0b6:	9b01      	ldr	r3, [sp, #4]
 800c0b8:	6139      	str	r1, [r7, #16]
 800c0ba:	617b      	str	r3, [r7, #20]
 800c0bc:	3020      	adds	r0, #32
 800c0be:	e7e5      	b.n	800c08c <__d2b+0x54>
 800c0c0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c0c4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800c0c8:	6030      	str	r0, [r6, #0]
 800c0ca:	6918      	ldr	r0, [r3, #16]
 800c0cc:	f7ff fdad 	bl	800bc2a <__hi0bits>
 800c0d0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c0d4:	e7e1      	b.n	800c09a <__d2b+0x62>

0800c0d6 <_calloc_r>:
 800c0d6:	b538      	push	{r3, r4, r5, lr}
 800c0d8:	fb02 f401 	mul.w	r4, r2, r1
 800c0dc:	4621      	mov	r1, r4
 800c0de:	f000 f855 	bl	800c18c <_malloc_r>
 800c0e2:	4605      	mov	r5, r0
 800c0e4:	b118      	cbz	r0, 800c0ee <_calloc_r+0x18>
 800c0e6:	4622      	mov	r2, r4
 800c0e8:	2100      	movs	r1, #0
 800c0ea:	f7fe fa2f 	bl	800a54c <memset>
 800c0ee:	4628      	mov	r0, r5
 800c0f0:	bd38      	pop	{r3, r4, r5, pc}
	...

0800c0f4 <_free_r>:
 800c0f4:	b538      	push	{r3, r4, r5, lr}
 800c0f6:	4605      	mov	r5, r0
 800c0f8:	2900      	cmp	r1, #0
 800c0fa:	d043      	beq.n	800c184 <_free_r+0x90>
 800c0fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c100:	1f0c      	subs	r4, r1, #4
 800c102:	2b00      	cmp	r3, #0
 800c104:	bfb8      	it	lt
 800c106:	18e4      	addlt	r4, r4, r3
 800c108:	f000 fa27 	bl	800c55a <__malloc_lock>
 800c10c:	4a1e      	ldr	r2, [pc, #120]	; (800c188 <_free_r+0x94>)
 800c10e:	6813      	ldr	r3, [r2, #0]
 800c110:	4610      	mov	r0, r2
 800c112:	b933      	cbnz	r3, 800c122 <_free_r+0x2e>
 800c114:	6063      	str	r3, [r4, #4]
 800c116:	6014      	str	r4, [r2, #0]
 800c118:	4628      	mov	r0, r5
 800c11a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c11e:	f000 ba1d 	b.w	800c55c <__malloc_unlock>
 800c122:	42a3      	cmp	r3, r4
 800c124:	d90b      	bls.n	800c13e <_free_r+0x4a>
 800c126:	6821      	ldr	r1, [r4, #0]
 800c128:	1862      	adds	r2, r4, r1
 800c12a:	4293      	cmp	r3, r2
 800c12c:	bf01      	itttt	eq
 800c12e:	681a      	ldreq	r2, [r3, #0]
 800c130:	685b      	ldreq	r3, [r3, #4]
 800c132:	1852      	addeq	r2, r2, r1
 800c134:	6022      	streq	r2, [r4, #0]
 800c136:	6063      	str	r3, [r4, #4]
 800c138:	6004      	str	r4, [r0, #0]
 800c13a:	e7ed      	b.n	800c118 <_free_r+0x24>
 800c13c:	4613      	mov	r3, r2
 800c13e:	685a      	ldr	r2, [r3, #4]
 800c140:	b10a      	cbz	r2, 800c146 <_free_r+0x52>
 800c142:	42a2      	cmp	r2, r4
 800c144:	d9fa      	bls.n	800c13c <_free_r+0x48>
 800c146:	6819      	ldr	r1, [r3, #0]
 800c148:	1858      	adds	r0, r3, r1
 800c14a:	42a0      	cmp	r0, r4
 800c14c:	d10b      	bne.n	800c166 <_free_r+0x72>
 800c14e:	6820      	ldr	r0, [r4, #0]
 800c150:	4401      	add	r1, r0
 800c152:	1858      	adds	r0, r3, r1
 800c154:	4282      	cmp	r2, r0
 800c156:	6019      	str	r1, [r3, #0]
 800c158:	d1de      	bne.n	800c118 <_free_r+0x24>
 800c15a:	6810      	ldr	r0, [r2, #0]
 800c15c:	6852      	ldr	r2, [r2, #4]
 800c15e:	4401      	add	r1, r0
 800c160:	6019      	str	r1, [r3, #0]
 800c162:	605a      	str	r2, [r3, #4]
 800c164:	e7d8      	b.n	800c118 <_free_r+0x24>
 800c166:	d902      	bls.n	800c16e <_free_r+0x7a>
 800c168:	230c      	movs	r3, #12
 800c16a:	602b      	str	r3, [r5, #0]
 800c16c:	e7d4      	b.n	800c118 <_free_r+0x24>
 800c16e:	6820      	ldr	r0, [r4, #0]
 800c170:	1821      	adds	r1, r4, r0
 800c172:	428a      	cmp	r2, r1
 800c174:	bf01      	itttt	eq
 800c176:	6811      	ldreq	r1, [r2, #0]
 800c178:	6852      	ldreq	r2, [r2, #4]
 800c17a:	1809      	addeq	r1, r1, r0
 800c17c:	6021      	streq	r1, [r4, #0]
 800c17e:	6062      	str	r2, [r4, #4]
 800c180:	605c      	str	r4, [r3, #4]
 800c182:	e7c9      	b.n	800c118 <_free_r+0x24>
 800c184:	bd38      	pop	{r3, r4, r5, pc}
 800c186:	bf00      	nop
 800c188:	20000690 	.word	0x20000690

0800c18c <_malloc_r>:
 800c18c:	b570      	push	{r4, r5, r6, lr}
 800c18e:	1ccd      	adds	r5, r1, #3
 800c190:	f025 0503 	bic.w	r5, r5, #3
 800c194:	3508      	adds	r5, #8
 800c196:	2d0c      	cmp	r5, #12
 800c198:	bf38      	it	cc
 800c19a:	250c      	movcc	r5, #12
 800c19c:	2d00      	cmp	r5, #0
 800c19e:	4606      	mov	r6, r0
 800c1a0:	db01      	blt.n	800c1a6 <_malloc_r+0x1a>
 800c1a2:	42a9      	cmp	r1, r5
 800c1a4:	d903      	bls.n	800c1ae <_malloc_r+0x22>
 800c1a6:	230c      	movs	r3, #12
 800c1a8:	6033      	str	r3, [r6, #0]
 800c1aa:	2000      	movs	r0, #0
 800c1ac:	bd70      	pop	{r4, r5, r6, pc}
 800c1ae:	f000 f9d4 	bl	800c55a <__malloc_lock>
 800c1b2:	4a21      	ldr	r2, [pc, #132]	; (800c238 <_malloc_r+0xac>)
 800c1b4:	6814      	ldr	r4, [r2, #0]
 800c1b6:	4621      	mov	r1, r4
 800c1b8:	b991      	cbnz	r1, 800c1e0 <_malloc_r+0x54>
 800c1ba:	4c20      	ldr	r4, [pc, #128]	; (800c23c <_malloc_r+0xb0>)
 800c1bc:	6823      	ldr	r3, [r4, #0]
 800c1be:	b91b      	cbnz	r3, 800c1c8 <_malloc_r+0x3c>
 800c1c0:	4630      	mov	r0, r6
 800c1c2:	f000 f98f 	bl	800c4e4 <_sbrk_r>
 800c1c6:	6020      	str	r0, [r4, #0]
 800c1c8:	4629      	mov	r1, r5
 800c1ca:	4630      	mov	r0, r6
 800c1cc:	f000 f98a 	bl	800c4e4 <_sbrk_r>
 800c1d0:	1c43      	adds	r3, r0, #1
 800c1d2:	d124      	bne.n	800c21e <_malloc_r+0x92>
 800c1d4:	230c      	movs	r3, #12
 800c1d6:	4630      	mov	r0, r6
 800c1d8:	6033      	str	r3, [r6, #0]
 800c1da:	f000 f9bf 	bl	800c55c <__malloc_unlock>
 800c1de:	e7e4      	b.n	800c1aa <_malloc_r+0x1e>
 800c1e0:	680b      	ldr	r3, [r1, #0]
 800c1e2:	1b5b      	subs	r3, r3, r5
 800c1e4:	d418      	bmi.n	800c218 <_malloc_r+0x8c>
 800c1e6:	2b0b      	cmp	r3, #11
 800c1e8:	d90f      	bls.n	800c20a <_malloc_r+0x7e>
 800c1ea:	600b      	str	r3, [r1, #0]
 800c1ec:	18cc      	adds	r4, r1, r3
 800c1ee:	50cd      	str	r5, [r1, r3]
 800c1f0:	4630      	mov	r0, r6
 800c1f2:	f000 f9b3 	bl	800c55c <__malloc_unlock>
 800c1f6:	f104 000b 	add.w	r0, r4, #11
 800c1fa:	1d23      	adds	r3, r4, #4
 800c1fc:	f020 0007 	bic.w	r0, r0, #7
 800c200:	1ac3      	subs	r3, r0, r3
 800c202:	d0d3      	beq.n	800c1ac <_malloc_r+0x20>
 800c204:	425a      	negs	r2, r3
 800c206:	50e2      	str	r2, [r4, r3]
 800c208:	e7d0      	b.n	800c1ac <_malloc_r+0x20>
 800c20a:	684b      	ldr	r3, [r1, #4]
 800c20c:	428c      	cmp	r4, r1
 800c20e:	bf16      	itet	ne
 800c210:	6063      	strne	r3, [r4, #4]
 800c212:	6013      	streq	r3, [r2, #0]
 800c214:	460c      	movne	r4, r1
 800c216:	e7eb      	b.n	800c1f0 <_malloc_r+0x64>
 800c218:	460c      	mov	r4, r1
 800c21a:	6849      	ldr	r1, [r1, #4]
 800c21c:	e7cc      	b.n	800c1b8 <_malloc_r+0x2c>
 800c21e:	1cc4      	adds	r4, r0, #3
 800c220:	f024 0403 	bic.w	r4, r4, #3
 800c224:	42a0      	cmp	r0, r4
 800c226:	d005      	beq.n	800c234 <_malloc_r+0xa8>
 800c228:	1a21      	subs	r1, r4, r0
 800c22a:	4630      	mov	r0, r6
 800c22c:	f000 f95a 	bl	800c4e4 <_sbrk_r>
 800c230:	3001      	adds	r0, #1
 800c232:	d0cf      	beq.n	800c1d4 <_malloc_r+0x48>
 800c234:	6025      	str	r5, [r4, #0]
 800c236:	e7db      	b.n	800c1f0 <_malloc_r+0x64>
 800c238:	20000690 	.word	0x20000690
 800c23c:	20000694 	.word	0x20000694

0800c240 <__ssputs_r>:
 800c240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c244:	688e      	ldr	r6, [r1, #8]
 800c246:	4682      	mov	sl, r0
 800c248:	429e      	cmp	r6, r3
 800c24a:	460c      	mov	r4, r1
 800c24c:	4690      	mov	r8, r2
 800c24e:	4699      	mov	r9, r3
 800c250:	d837      	bhi.n	800c2c2 <__ssputs_r+0x82>
 800c252:	898a      	ldrh	r2, [r1, #12]
 800c254:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c258:	d031      	beq.n	800c2be <__ssputs_r+0x7e>
 800c25a:	2302      	movs	r3, #2
 800c25c:	6825      	ldr	r5, [r4, #0]
 800c25e:	6909      	ldr	r1, [r1, #16]
 800c260:	1a6f      	subs	r7, r5, r1
 800c262:	6965      	ldr	r5, [r4, #20]
 800c264:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c268:	fb95 f5f3 	sdiv	r5, r5, r3
 800c26c:	f109 0301 	add.w	r3, r9, #1
 800c270:	443b      	add	r3, r7
 800c272:	429d      	cmp	r5, r3
 800c274:	bf38      	it	cc
 800c276:	461d      	movcc	r5, r3
 800c278:	0553      	lsls	r3, r2, #21
 800c27a:	d530      	bpl.n	800c2de <__ssputs_r+0x9e>
 800c27c:	4629      	mov	r1, r5
 800c27e:	f7ff ff85 	bl	800c18c <_malloc_r>
 800c282:	4606      	mov	r6, r0
 800c284:	b950      	cbnz	r0, 800c29c <__ssputs_r+0x5c>
 800c286:	230c      	movs	r3, #12
 800c288:	f04f 30ff 	mov.w	r0, #4294967295
 800c28c:	f8ca 3000 	str.w	r3, [sl]
 800c290:	89a3      	ldrh	r3, [r4, #12]
 800c292:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c296:	81a3      	strh	r3, [r4, #12]
 800c298:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c29c:	463a      	mov	r2, r7
 800c29e:	6921      	ldr	r1, [r4, #16]
 800c2a0:	f7ff fc32 	bl	800bb08 <memcpy>
 800c2a4:	89a3      	ldrh	r3, [r4, #12]
 800c2a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c2aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2ae:	81a3      	strh	r3, [r4, #12]
 800c2b0:	6126      	str	r6, [r4, #16]
 800c2b2:	443e      	add	r6, r7
 800c2b4:	6026      	str	r6, [r4, #0]
 800c2b6:	464e      	mov	r6, r9
 800c2b8:	6165      	str	r5, [r4, #20]
 800c2ba:	1bed      	subs	r5, r5, r7
 800c2bc:	60a5      	str	r5, [r4, #8]
 800c2be:	454e      	cmp	r6, r9
 800c2c0:	d900      	bls.n	800c2c4 <__ssputs_r+0x84>
 800c2c2:	464e      	mov	r6, r9
 800c2c4:	4632      	mov	r2, r6
 800c2c6:	4641      	mov	r1, r8
 800c2c8:	6820      	ldr	r0, [r4, #0]
 800c2ca:	f000 f92d 	bl	800c528 <memmove>
 800c2ce:	68a3      	ldr	r3, [r4, #8]
 800c2d0:	2000      	movs	r0, #0
 800c2d2:	1b9b      	subs	r3, r3, r6
 800c2d4:	60a3      	str	r3, [r4, #8]
 800c2d6:	6823      	ldr	r3, [r4, #0]
 800c2d8:	441e      	add	r6, r3
 800c2da:	6026      	str	r6, [r4, #0]
 800c2dc:	e7dc      	b.n	800c298 <__ssputs_r+0x58>
 800c2de:	462a      	mov	r2, r5
 800c2e0:	f000 f93d 	bl	800c55e <_realloc_r>
 800c2e4:	4606      	mov	r6, r0
 800c2e6:	2800      	cmp	r0, #0
 800c2e8:	d1e2      	bne.n	800c2b0 <__ssputs_r+0x70>
 800c2ea:	6921      	ldr	r1, [r4, #16]
 800c2ec:	4650      	mov	r0, sl
 800c2ee:	f7ff ff01 	bl	800c0f4 <_free_r>
 800c2f2:	e7c8      	b.n	800c286 <__ssputs_r+0x46>

0800c2f4 <_svfiprintf_r>:
 800c2f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2f8:	461d      	mov	r5, r3
 800c2fa:	898b      	ldrh	r3, [r1, #12]
 800c2fc:	b09d      	sub	sp, #116	; 0x74
 800c2fe:	061f      	lsls	r7, r3, #24
 800c300:	4680      	mov	r8, r0
 800c302:	460c      	mov	r4, r1
 800c304:	4616      	mov	r6, r2
 800c306:	d50f      	bpl.n	800c328 <_svfiprintf_r+0x34>
 800c308:	690b      	ldr	r3, [r1, #16]
 800c30a:	b96b      	cbnz	r3, 800c328 <_svfiprintf_r+0x34>
 800c30c:	2140      	movs	r1, #64	; 0x40
 800c30e:	f7ff ff3d 	bl	800c18c <_malloc_r>
 800c312:	6020      	str	r0, [r4, #0]
 800c314:	6120      	str	r0, [r4, #16]
 800c316:	b928      	cbnz	r0, 800c324 <_svfiprintf_r+0x30>
 800c318:	230c      	movs	r3, #12
 800c31a:	f8c8 3000 	str.w	r3, [r8]
 800c31e:	f04f 30ff 	mov.w	r0, #4294967295
 800c322:	e0c8      	b.n	800c4b6 <_svfiprintf_r+0x1c2>
 800c324:	2340      	movs	r3, #64	; 0x40
 800c326:	6163      	str	r3, [r4, #20]
 800c328:	2300      	movs	r3, #0
 800c32a:	9309      	str	r3, [sp, #36]	; 0x24
 800c32c:	2320      	movs	r3, #32
 800c32e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c332:	2330      	movs	r3, #48	; 0x30
 800c334:	f04f 0b01 	mov.w	fp, #1
 800c338:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c33c:	9503      	str	r5, [sp, #12]
 800c33e:	4637      	mov	r7, r6
 800c340:	463d      	mov	r5, r7
 800c342:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c346:	b10b      	cbz	r3, 800c34c <_svfiprintf_r+0x58>
 800c348:	2b25      	cmp	r3, #37	; 0x25
 800c34a:	d13e      	bne.n	800c3ca <_svfiprintf_r+0xd6>
 800c34c:	ebb7 0a06 	subs.w	sl, r7, r6
 800c350:	d00b      	beq.n	800c36a <_svfiprintf_r+0x76>
 800c352:	4653      	mov	r3, sl
 800c354:	4632      	mov	r2, r6
 800c356:	4621      	mov	r1, r4
 800c358:	4640      	mov	r0, r8
 800c35a:	f7ff ff71 	bl	800c240 <__ssputs_r>
 800c35e:	3001      	adds	r0, #1
 800c360:	f000 80a4 	beq.w	800c4ac <_svfiprintf_r+0x1b8>
 800c364:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c366:	4453      	add	r3, sl
 800c368:	9309      	str	r3, [sp, #36]	; 0x24
 800c36a:	783b      	ldrb	r3, [r7, #0]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	f000 809d 	beq.w	800c4ac <_svfiprintf_r+0x1b8>
 800c372:	2300      	movs	r3, #0
 800c374:	f04f 32ff 	mov.w	r2, #4294967295
 800c378:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c37c:	9304      	str	r3, [sp, #16]
 800c37e:	9307      	str	r3, [sp, #28]
 800c380:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c384:	931a      	str	r3, [sp, #104]	; 0x68
 800c386:	462f      	mov	r7, r5
 800c388:	2205      	movs	r2, #5
 800c38a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800c38e:	4850      	ldr	r0, [pc, #320]	; (800c4d0 <_svfiprintf_r+0x1dc>)
 800c390:	f7ff fbac 	bl	800baec <memchr>
 800c394:	9b04      	ldr	r3, [sp, #16]
 800c396:	b9d0      	cbnz	r0, 800c3ce <_svfiprintf_r+0xda>
 800c398:	06d9      	lsls	r1, r3, #27
 800c39a:	bf44      	itt	mi
 800c39c:	2220      	movmi	r2, #32
 800c39e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c3a2:	071a      	lsls	r2, r3, #28
 800c3a4:	bf44      	itt	mi
 800c3a6:	222b      	movmi	r2, #43	; 0x2b
 800c3a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c3ac:	782a      	ldrb	r2, [r5, #0]
 800c3ae:	2a2a      	cmp	r2, #42	; 0x2a
 800c3b0:	d015      	beq.n	800c3de <_svfiprintf_r+0xea>
 800c3b2:	462f      	mov	r7, r5
 800c3b4:	2000      	movs	r0, #0
 800c3b6:	250a      	movs	r5, #10
 800c3b8:	9a07      	ldr	r2, [sp, #28]
 800c3ba:	4639      	mov	r1, r7
 800c3bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3c0:	3b30      	subs	r3, #48	; 0x30
 800c3c2:	2b09      	cmp	r3, #9
 800c3c4:	d94d      	bls.n	800c462 <_svfiprintf_r+0x16e>
 800c3c6:	b1b8      	cbz	r0, 800c3f8 <_svfiprintf_r+0x104>
 800c3c8:	e00f      	b.n	800c3ea <_svfiprintf_r+0xf6>
 800c3ca:	462f      	mov	r7, r5
 800c3cc:	e7b8      	b.n	800c340 <_svfiprintf_r+0x4c>
 800c3ce:	4a40      	ldr	r2, [pc, #256]	; (800c4d0 <_svfiprintf_r+0x1dc>)
 800c3d0:	463d      	mov	r5, r7
 800c3d2:	1a80      	subs	r0, r0, r2
 800c3d4:	fa0b f000 	lsl.w	r0, fp, r0
 800c3d8:	4318      	orrs	r0, r3
 800c3da:	9004      	str	r0, [sp, #16]
 800c3dc:	e7d3      	b.n	800c386 <_svfiprintf_r+0x92>
 800c3de:	9a03      	ldr	r2, [sp, #12]
 800c3e0:	1d11      	adds	r1, r2, #4
 800c3e2:	6812      	ldr	r2, [r2, #0]
 800c3e4:	9103      	str	r1, [sp, #12]
 800c3e6:	2a00      	cmp	r2, #0
 800c3e8:	db01      	blt.n	800c3ee <_svfiprintf_r+0xfa>
 800c3ea:	9207      	str	r2, [sp, #28]
 800c3ec:	e004      	b.n	800c3f8 <_svfiprintf_r+0x104>
 800c3ee:	4252      	negs	r2, r2
 800c3f0:	f043 0302 	orr.w	r3, r3, #2
 800c3f4:	9207      	str	r2, [sp, #28]
 800c3f6:	9304      	str	r3, [sp, #16]
 800c3f8:	783b      	ldrb	r3, [r7, #0]
 800c3fa:	2b2e      	cmp	r3, #46	; 0x2e
 800c3fc:	d10c      	bne.n	800c418 <_svfiprintf_r+0x124>
 800c3fe:	787b      	ldrb	r3, [r7, #1]
 800c400:	2b2a      	cmp	r3, #42	; 0x2a
 800c402:	d133      	bne.n	800c46c <_svfiprintf_r+0x178>
 800c404:	9b03      	ldr	r3, [sp, #12]
 800c406:	3702      	adds	r7, #2
 800c408:	1d1a      	adds	r2, r3, #4
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	9203      	str	r2, [sp, #12]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	bfb8      	it	lt
 800c412:	f04f 33ff 	movlt.w	r3, #4294967295
 800c416:	9305      	str	r3, [sp, #20]
 800c418:	4d2e      	ldr	r5, [pc, #184]	; (800c4d4 <_svfiprintf_r+0x1e0>)
 800c41a:	2203      	movs	r2, #3
 800c41c:	7839      	ldrb	r1, [r7, #0]
 800c41e:	4628      	mov	r0, r5
 800c420:	f7ff fb64 	bl	800baec <memchr>
 800c424:	b138      	cbz	r0, 800c436 <_svfiprintf_r+0x142>
 800c426:	2340      	movs	r3, #64	; 0x40
 800c428:	1b40      	subs	r0, r0, r5
 800c42a:	fa03 f000 	lsl.w	r0, r3, r0
 800c42e:	9b04      	ldr	r3, [sp, #16]
 800c430:	3701      	adds	r7, #1
 800c432:	4303      	orrs	r3, r0
 800c434:	9304      	str	r3, [sp, #16]
 800c436:	7839      	ldrb	r1, [r7, #0]
 800c438:	2206      	movs	r2, #6
 800c43a:	4827      	ldr	r0, [pc, #156]	; (800c4d8 <_svfiprintf_r+0x1e4>)
 800c43c:	1c7e      	adds	r6, r7, #1
 800c43e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c442:	f7ff fb53 	bl	800baec <memchr>
 800c446:	2800      	cmp	r0, #0
 800c448:	d038      	beq.n	800c4bc <_svfiprintf_r+0x1c8>
 800c44a:	4b24      	ldr	r3, [pc, #144]	; (800c4dc <_svfiprintf_r+0x1e8>)
 800c44c:	bb13      	cbnz	r3, 800c494 <_svfiprintf_r+0x1a0>
 800c44e:	9b03      	ldr	r3, [sp, #12]
 800c450:	3307      	adds	r3, #7
 800c452:	f023 0307 	bic.w	r3, r3, #7
 800c456:	3308      	adds	r3, #8
 800c458:	9303      	str	r3, [sp, #12]
 800c45a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c45c:	444b      	add	r3, r9
 800c45e:	9309      	str	r3, [sp, #36]	; 0x24
 800c460:	e76d      	b.n	800c33e <_svfiprintf_r+0x4a>
 800c462:	fb05 3202 	mla	r2, r5, r2, r3
 800c466:	2001      	movs	r0, #1
 800c468:	460f      	mov	r7, r1
 800c46a:	e7a6      	b.n	800c3ba <_svfiprintf_r+0xc6>
 800c46c:	2300      	movs	r3, #0
 800c46e:	250a      	movs	r5, #10
 800c470:	4619      	mov	r1, r3
 800c472:	3701      	adds	r7, #1
 800c474:	9305      	str	r3, [sp, #20]
 800c476:	4638      	mov	r0, r7
 800c478:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c47c:	3a30      	subs	r2, #48	; 0x30
 800c47e:	2a09      	cmp	r2, #9
 800c480:	d903      	bls.n	800c48a <_svfiprintf_r+0x196>
 800c482:	2b00      	cmp	r3, #0
 800c484:	d0c8      	beq.n	800c418 <_svfiprintf_r+0x124>
 800c486:	9105      	str	r1, [sp, #20]
 800c488:	e7c6      	b.n	800c418 <_svfiprintf_r+0x124>
 800c48a:	fb05 2101 	mla	r1, r5, r1, r2
 800c48e:	2301      	movs	r3, #1
 800c490:	4607      	mov	r7, r0
 800c492:	e7f0      	b.n	800c476 <_svfiprintf_r+0x182>
 800c494:	ab03      	add	r3, sp, #12
 800c496:	9300      	str	r3, [sp, #0]
 800c498:	4622      	mov	r2, r4
 800c49a:	4b11      	ldr	r3, [pc, #68]	; (800c4e0 <_svfiprintf_r+0x1ec>)
 800c49c:	a904      	add	r1, sp, #16
 800c49e:	4640      	mov	r0, r8
 800c4a0:	f7fe f8ee 	bl	800a680 <_printf_float>
 800c4a4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c4a8:	4681      	mov	r9, r0
 800c4aa:	d1d6      	bne.n	800c45a <_svfiprintf_r+0x166>
 800c4ac:	89a3      	ldrh	r3, [r4, #12]
 800c4ae:	065b      	lsls	r3, r3, #25
 800c4b0:	f53f af35 	bmi.w	800c31e <_svfiprintf_r+0x2a>
 800c4b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c4b6:	b01d      	add	sp, #116	; 0x74
 800c4b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4bc:	ab03      	add	r3, sp, #12
 800c4be:	9300      	str	r3, [sp, #0]
 800c4c0:	4622      	mov	r2, r4
 800c4c2:	4b07      	ldr	r3, [pc, #28]	; (800c4e0 <_svfiprintf_r+0x1ec>)
 800c4c4:	a904      	add	r1, sp, #16
 800c4c6:	4640      	mov	r0, r8
 800c4c8:	f7fe fb86 	bl	800abd8 <_printf_i>
 800c4cc:	e7ea      	b.n	800c4a4 <_svfiprintf_r+0x1b0>
 800c4ce:	bf00      	nop
 800c4d0:	0800d63c 	.word	0x0800d63c
 800c4d4:	0800d642 	.word	0x0800d642
 800c4d8:	0800d646 	.word	0x0800d646
 800c4dc:	0800a681 	.word	0x0800a681
 800c4e0:	0800c241 	.word	0x0800c241

0800c4e4 <_sbrk_r>:
 800c4e4:	b538      	push	{r3, r4, r5, lr}
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	4c05      	ldr	r4, [pc, #20]	; (800c500 <_sbrk_r+0x1c>)
 800c4ea:	4605      	mov	r5, r0
 800c4ec:	4608      	mov	r0, r1
 800c4ee:	6023      	str	r3, [r4, #0]
 800c4f0:	f7f9 fef0 	bl	80062d4 <_sbrk>
 800c4f4:	1c43      	adds	r3, r0, #1
 800c4f6:	d102      	bne.n	800c4fe <_sbrk_r+0x1a>
 800c4f8:	6823      	ldr	r3, [r4, #0]
 800c4fa:	b103      	cbz	r3, 800c4fe <_sbrk_r+0x1a>
 800c4fc:	602b      	str	r3, [r5, #0]
 800c4fe:	bd38      	pop	{r3, r4, r5, pc}
 800c500:	200015b0 	.word	0x200015b0

0800c504 <__ascii_mbtowc>:
 800c504:	b082      	sub	sp, #8
 800c506:	b901      	cbnz	r1, 800c50a <__ascii_mbtowc+0x6>
 800c508:	a901      	add	r1, sp, #4
 800c50a:	b142      	cbz	r2, 800c51e <__ascii_mbtowc+0x1a>
 800c50c:	b14b      	cbz	r3, 800c522 <__ascii_mbtowc+0x1e>
 800c50e:	7813      	ldrb	r3, [r2, #0]
 800c510:	600b      	str	r3, [r1, #0]
 800c512:	7812      	ldrb	r2, [r2, #0]
 800c514:	1c10      	adds	r0, r2, #0
 800c516:	bf18      	it	ne
 800c518:	2001      	movne	r0, #1
 800c51a:	b002      	add	sp, #8
 800c51c:	4770      	bx	lr
 800c51e:	4610      	mov	r0, r2
 800c520:	e7fb      	b.n	800c51a <__ascii_mbtowc+0x16>
 800c522:	f06f 0001 	mvn.w	r0, #1
 800c526:	e7f8      	b.n	800c51a <__ascii_mbtowc+0x16>

0800c528 <memmove>:
 800c528:	4288      	cmp	r0, r1
 800c52a:	b510      	push	{r4, lr}
 800c52c:	eb01 0302 	add.w	r3, r1, r2
 800c530:	d807      	bhi.n	800c542 <memmove+0x1a>
 800c532:	1e42      	subs	r2, r0, #1
 800c534:	4299      	cmp	r1, r3
 800c536:	d00a      	beq.n	800c54e <memmove+0x26>
 800c538:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c53c:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c540:	e7f8      	b.n	800c534 <memmove+0xc>
 800c542:	4283      	cmp	r3, r0
 800c544:	d9f5      	bls.n	800c532 <memmove+0xa>
 800c546:	1881      	adds	r1, r0, r2
 800c548:	1ad2      	subs	r2, r2, r3
 800c54a:	42d3      	cmn	r3, r2
 800c54c:	d100      	bne.n	800c550 <memmove+0x28>
 800c54e:	bd10      	pop	{r4, pc}
 800c550:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c554:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c558:	e7f7      	b.n	800c54a <memmove+0x22>

0800c55a <__malloc_lock>:
 800c55a:	4770      	bx	lr

0800c55c <__malloc_unlock>:
 800c55c:	4770      	bx	lr

0800c55e <_realloc_r>:
 800c55e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c560:	4607      	mov	r7, r0
 800c562:	4614      	mov	r4, r2
 800c564:	460e      	mov	r6, r1
 800c566:	b921      	cbnz	r1, 800c572 <_realloc_r+0x14>
 800c568:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c56c:	4611      	mov	r1, r2
 800c56e:	f7ff be0d 	b.w	800c18c <_malloc_r>
 800c572:	b922      	cbnz	r2, 800c57e <_realloc_r+0x20>
 800c574:	f7ff fdbe 	bl	800c0f4 <_free_r>
 800c578:	4625      	mov	r5, r4
 800c57a:	4628      	mov	r0, r5
 800c57c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c57e:	f000 f821 	bl	800c5c4 <_malloc_usable_size_r>
 800c582:	42a0      	cmp	r0, r4
 800c584:	d20f      	bcs.n	800c5a6 <_realloc_r+0x48>
 800c586:	4621      	mov	r1, r4
 800c588:	4638      	mov	r0, r7
 800c58a:	f7ff fdff 	bl	800c18c <_malloc_r>
 800c58e:	4605      	mov	r5, r0
 800c590:	2800      	cmp	r0, #0
 800c592:	d0f2      	beq.n	800c57a <_realloc_r+0x1c>
 800c594:	4631      	mov	r1, r6
 800c596:	4622      	mov	r2, r4
 800c598:	f7ff fab6 	bl	800bb08 <memcpy>
 800c59c:	4631      	mov	r1, r6
 800c59e:	4638      	mov	r0, r7
 800c5a0:	f7ff fda8 	bl	800c0f4 <_free_r>
 800c5a4:	e7e9      	b.n	800c57a <_realloc_r+0x1c>
 800c5a6:	4635      	mov	r5, r6
 800c5a8:	e7e7      	b.n	800c57a <_realloc_r+0x1c>

0800c5aa <__ascii_wctomb>:
 800c5aa:	b149      	cbz	r1, 800c5c0 <__ascii_wctomb+0x16>
 800c5ac:	2aff      	cmp	r2, #255	; 0xff
 800c5ae:	bf8b      	itete	hi
 800c5b0:	238a      	movhi	r3, #138	; 0x8a
 800c5b2:	700a      	strbls	r2, [r1, #0]
 800c5b4:	6003      	strhi	r3, [r0, #0]
 800c5b6:	2001      	movls	r0, #1
 800c5b8:	bf88      	it	hi
 800c5ba:	f04f 30ff 	movhi.w	r0, #4294967295
 800c5be:	4770      	bx	lr
 800c5c0:	4608      	mov	r0, r1
 800c5c2:	4770      	bx	lr

0800c5c4 <_malloc_usable_size_r>:
 800c5c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c5c8:	1f18      	subs	r0, r3, #4
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	bfbc      	itt	lt
 800c5ce:	580b      	ldrlt	r3, [r1, r0]
 800c5d0:	18c0      	addlt	r0, r0, r3
 800c5d2:	4770      	bx	lr

0800c5d4 <log>:
 800c5d4:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800c5d8:	b08a      	sub	sp, #40	; 0x28
 800c5da:	4604      	mov	r4, r0
 800c5dc:	460d      	mov	r5, r1
 800c5de:	f000 f873 	bl	800c6c8 <__ieee754_log>
 800c5e2:	4b34      	ldr	r3, [pc, #208]	; (800c6b4 <log+0xe0>)
 800c5e4:	4680      	mov	r8, r0
 800c5e6:	f993 6000 	ldrsb.w	r6, [r3]
 800c5ea:	4689      	mov	r9, r1
 800c5ec:	1c73      	adds	r3, r6, #1
 800c5ee:	d05b      	beq.n	800c6a8 <log+0xd4>
 800c5f0:	4622      	mov	r2, r4
 800c5f2:	462b      	mov	r3, r5
 800c5f4:	4620      	mov	r0, r4
 800c5f6:	4629      	mov	r1, r5
 800c5f8:	f7f4 fa08 	bl	8000a0c <__aeabi_dcmpun>
 800c5fc:	2800      	cmp	r0, #0
 800c5fe:	d153      	bne.n	800c6a8 <log+0xd4>
 800c600:	2200      	movs	r2, #0
 800c602:	2300      	movs	r3, #0
 800c604:	4620      	mov	r0, r4
 800c606:	4629      	mov	r1, r5
 800c608:	f7f4 f9f6 	bl	80009f8 <__aeabi_dcmpgt>
 800c60c:	2800      	cmp	r0, #0
 800c60e:	d14b      	bne.n	800c6a8 <log+0xd4>
 800c610:	4b29      	ldr	r3, [pc, #164]	; (800c6b8 <log+0xe4>)
 800c612:	9008      	str	r0, [sp, #32]
 800c614:	9301      	str	r3, [sp, #4]
 800c616:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800c61a:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800c61e:	b9a6      	cbnz	r6, 800c64a <log+0x76>
 800c620:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c624:	4b25      	ldr	r3, [pc, #148]	; (800c6bc <log+0xe8>)
 800c626:	4620      	mov	r0, r4
 800c628:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c62c:	4629      	mov	r1, r5
 800c62e:	2200      	movs	r2, #0
 800c630:	2300      	movs	r3, #0
 800c632:	f7f4 f9b9 	bl	80009a8 <__aeabi_dcmpeq>
 800c636:	bb40      	cbnz	r0, 800c68a <log+0xb6>
 800c638:	2301      	movs	r3, #1
 800c63a:	2e02      	cmp	r6, #2
 800c63c:	9300      	str	r3, [sp, #0]
 800c63e:	d119      	bne.n	800c674 <log+0xa0>
 800c640:	f7fd ff5a 	bl	800a4f8 <__errno>
 800c644:	2321      	movs	r3, #33	; 0x21
 800c646:	6003      	str	r3, [r0, #0]
 800c648:	e019      	b.n	800c67e <log+0xaa>
 800c64a:	2200      	movs	r2, #0
 800c64c:	4b1c      	ldr	r3, [pc, #112]	; (800c6c0 <log+0xec>)
 800c64e:	4620      	mov	r0, r4
 800c650:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c654:	4629      	mov	r1, r5
 800c656:	2200      	movs	r2, #0
 800c658:	2300      	movs	r3, #0
 800c65a:	f7f4 f9a5 	bl	80009a8 <__aeabi_dcmpeq>
 800c65e:	2800      	cmp	r0, #0
 800c660:	d0ea      	beq.n	800c638 <log+0x64>
 800c662:	2302      	movs	r3, #2
 800c664:	429e      	cmp	r6, r3
 800c666:	9300      	str	r3, [sp, #0]
 800c668:	d111      	bne.n	800c68e <log+0xba>
 800c66a:	f7fd ff45 	bl	800a4f8 <__errno>
 800c66e:	2322      	movs	r3, #34	; 0x22
 800c670:	6003      	str	r3, [r0, #0]
 800c672:	e011      	b.n	800c698 <log+0xc4>
 800c674:	4668      	mov	r0, sp
 800c676:	f000 f9d9 	bl	800ca2c <matherr>
 800c67a:	2800      	cmp	r0, #0
 800c67c:	d0e0      	beq.n	800c640 <log+0x6c>
 800c67e:	4811      	ldr	r0, [pc, #68]	; (800c6c4 <log+0xf0>)
 800c680:	f000 f9d6 	bl	800ca30 <nan>
 800c684:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c688:	e006      	b.n	800c698 <log+0xc4>
 800c68a:	2302      	movs	r3, #2
 800c68c:	9300      	str	r3, [sp, #0]
 800c68e:	4668      	mov	r0, sp
 800c690:	f000 f9cc 	bl	800ca2c <matherr>
 800c694:	2800      	cmp	r0, #0
 800c696:	d0e8      	beq.n	800c66a <log+0x96>
 800c698:	9b08      	ldr	r3, [sp, #32]
 800c69a:	b11b      	cbz	r3, 800c6a4 <log+0xd0>
 800c69c:	f7fd ff2c 	bl	800a4f8 <__errno>
 800c6a0:	9b08      	ldr	r3, [sp, #32]
 800c6a2:	6003      	str	r3, [r0, #0]
 800c6a4:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800c6a8:	4640      	mov	r0, r8
 800c6aa:	4649      	mov	r1, r9
 800c6ac:	b00a      	add	sp, #40	; 0x28
 800c6ae:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800c6b2:	bf00      	nop
 800c6b4:	2000025c 	.word	0x2000025c
 800c6b8:	0800d758 	.word	0x0800d758
 800c6bc:	c7efffff 	.word	0xc7efffff
 800c6c0:	fff00000 	.word	0xfff00000
 800c6c4:	0800d641 	.word	0x0800d641

0800c6c8 <__ieee754_log>:
 800c6c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6cc:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c6d0:	b087      	sub	sp, #28
 800c6d2:	4602      	mov	r2, r0
 800c6d4:	460b      	mov	r3, r1
 800c6d6:	460d      	mov	r5, r1
 800c6d8:	da24      	bge.n	800c724 <__ieee754_log+0x5c>
 800c6da:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800c6de:	4304      	orrs	r4, r0
 800c6e0:	d108      	bne.n	800c6f4 <__ieee754_log+0x2c>
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	2000      	movs	r0, #0
 800c6e8:	49cb      	ldr	r1, [pc, #812]	; (800ca18 <__ieee754_log+0x350>)
 800c6ea:	f7f4 f81f 	bl	800072c <__aeabi_ddiv>
 800c6ee:	b007      	add	sp, #28
 800c6f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6f4:	2900      	cmp	r1, #0
 800c6f6:	da04      	bge.n	800c702 <__ieee754_log+0x3a>
 800c6f8:	f7f3 fd36 	bl	8000168 <__aeabi_dsub>
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	2300      	movs	r3, #0
 800c700:	e7f3      	b.n	800c6ea <__ieee754_log+0x22>
 800c702:	2200      	movs	r2, #0
 800c704:	4bc5      	ldr	r3, [pc, #788]	; (800ca1c <__ieee754_log+0x354>)
 800c706:	f7f3 fee7 	bl	80004d8 <__aeabi_dmul>
 800c70a:	f06f 0635 	mvn.w	r6, #53	; 0x35
 800c70e:	4602      	mov	r2, r0
 800c710:	460b      	mov	r3, r1
 800c712:	460d      	mov	r5, r1
 800c714:	49c2      	ldr	r1, [pc, #776]	; (800ca20 <__ieee754_log+0x358>)
 800c716:	428d      	cmp	r5, r1
 800c718:	dd06      	ble.n	800c728 <__ieee754_log+0x60>
 800c71a:	4610      	mov	r0, r2
 800c71c:	4619      	mov	r1, r3
 800c71e:	f7f3 fd25 	bl	800016c <__adddf3>
 800c722:	e7e4      	b.n	800c6ee <__ieee754_log+0x26>
 800c724:	2600      	movs	r6, #0
 800c726:	e7f5      	b.n	800c714 <__ieee754_log+0x4c>
 800c728:	152c      	asrs	r4, r5, #20
 800c72a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800c72e:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 800c732:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800c736:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 800c73a:	4426      	add	r6, r4
 800c73c:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 800c740:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 800c744:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 800c748:	ea41 0305 	orr.w	r3, r1, r5
 800c74c:	4610      	mov	r0, r2
 800c74e:	4619      	mov	r1, r3
 800c750:	2200      	movs	r2, #0
 800c752:	4bb4      	ldr	r3, [pc, #720]	; (800ca24 <__ieee754_log+0x35c>)
 800c754:	f7f3 fd08 	bl	8000168 <__aeabi_dsub>
 800c758:	1cab      	adds	r3, r5, #2
 800c75a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c75e:	2b02      	cmp	r3, #2
 800c760:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 800c764:	4682      	mov	sl, r0
 800c766:	468b      	mov	fp, r1
 800c768:	f04f 0200 	mov.w	r2, #0
 800c76c:	dc53      	bgt.n	800c816 <__ieee754_log+0x14e>
 800c76e:	2300      	movs	r3, #0
 800c770:	f7f4 f91a 	bl	80009a8 <__aeabi_dcmpeq>
 800c774:	b1d0      	cbz	r0, 800c7ac <__ieee754_log+0xe4>
 800c776:	2c00      	cmp	r4, #0
 800c778:	f000 8120 	beq.w	800c9bc <__ieee754_log+0x2f4>
 800c77c:	4620      	mov	r0, r4
 800c77e:	f7f3 fe41 	bl	8000404 <__aeabi_i2d>
 800c782:	a391      	add	r3, pc, #580	; (adr r3, 800c9c8 <__ieee754_log+0x300>)
 800c784:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c788:	4606      	mov	r6, r0
 800c78a:	460f      	mov	r7, r1
 800c78c:	f7f3 fea4 	bl	80004d8 <__aeabi_dmul>
 800c790:	a38f      	add	r3, pc, #572	; (adr r3, 800c9d0 <__ieee754_log+0x308>)
 800c792:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c796:	4604      	mov	r4, r0
 800c798:	460d      	mov	r5, r1
 800c79a:	4630      	mov	r0, r6
 800c79c:	4639      	mov	r1, r7
 800c79e:	f7f3 fe9b 	bl	80004d8 <__aeabi_dmul>
 800c7a2:	4602      	mov	r2, r0
 800c7a4:	460b      	mov	r3, r1
 800c7a6:	4620      	mov	r0, r4
 800c7a8:	4629      	mov	r1, r5
 800c7aa:	e7b8      	b.n	800c71e <__ieee754_log+0x56>
 800c7ac:	a38a      	add	r3, pc, #552	; (adr r3, 800c9d8 <__ieee754_log+0x310>)
 800c7ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b2:	4650      	mov	r0, sl
 800c7b4:	4659      	mov	r1, fp
 800c7b6:	f7f3 fe8f 	bl	80004d8 <__aeabi_dmul>
 800c7ba:	4602      	mov	r2, r0
 800c7bc:	460b      	mov	r3, r1
 800c7be:	2000      	movs	r0, #0
 800c7c0:	4999      	ldr	r1, [pc, #612]	; (800ca28 <__ieee754_log+0x360>)
 800c7c2:	f7f3 fcd1 	bl	8000168 <__aeabi_dsub>
 800c7c6:	4652      	mov	r2, sl
 800c7c8:	4606      	mov	r6, r0
 800c7ca:	460f      	mov	r7, r1
 800c7cc:	465b      	mov	r3, fp
 800c7ce:	4650      	mov	r0, sl
 800c7d0:	4659      	mov	r1, fp
 800c7d2:	f7f3 fe81 	bl	80004d8 <__aeabi_dmul>
 800c7d6:	4602      	mov	r2, r0
 800c7d8:	460b      	mov	r3, r1
 800c7da:	4630      	mov	r0, r6
 800c7dc:	4639      	mov	r1, r7
 800c7de:	f7f3 fe7b 	bl	80004d8 <__aeabi_dmul>
 800c7e2:	4606      	mov	r6, r0
 800c7e4:	460f      	mov	r7, r1
 800c7e6:	b914      	cbnz	r4, 800c7ee <__ieee754_log+0x126>
 800c7e8:	4632      	mov	r2, r6
 800c7ea:	463b      	mov	r3, r7
 800c7ec:	e0a0      	b.n	800c930 <__ieee754_log+0x268>
 800c7ee:	4620      	mov	r0, r4
 800c7f0:	f7f3 fe08 	bl	8000404 <__aeabi_i2d>
 800c7f4:	a374      	add	r3, pc, #464	; (adr r3, 800c9c8 <__ieee754_log+0x300>)
 800c7f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7fa:	4680      	mov	r8, r0
 800c7fc:	4689      	mov	r9, r1
 800c7fe:	f7f3 fe6b 	bl	80004d8 <__aeabi_dmul>
 800c802:	a373      	add	r3, pc, #460	; (adr r3, 800c9d0 <__ieee754_log+0x308>)
 800c804:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c808:	4604      	mov	r4, r0
 800c80a:	460d      	mov	r5, r1
 800c80c:	4640      	mov	r0, r8
 800c80e:	4649      	mov	r1, r9
 800c810:	f7f3 fe62 	bl	80004d8 <__aeabi_dmul>
 800c814:	e0a5      	b.n	800c962 <__ieee754_log+0x29a>
 800c816:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c81a:	f7f3 fca7 	bl	800016c <__adddf3>
 800c81e:	4602      	mov	r2, r0
 800c820:	460b      	mov	r3, r1
 800c822:	4650      	mov	r0, sl
 800c824:	4659      	mov	r1, fp
 800c826:	f7f3 ff81 	bl	800072c <__aeabi_ddiv>
 800c82a:	e9cd 0100 	strd	r0, r1, [sp]
 800c82e:	4620      	mov	r0, r4
 800c830:	f7f3 fde8 	bl	8000404 <__aeabi_i2d>
 800c834:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c838:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c83c:	4610      	mov	r0, r2
 800c83e:	4619      	mov	r1, r3
 800c840:	f7f3 fe4a 	bl	80004d8 <__aeabi_dmul>
 800c844:	4602      	mov	r2, r0
 800c846:	460b      	mov	r3, r1
 800c848:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c84c:	f7f3 fe44 	bl	80004d8 <__aeabi_dmul>
 800c850:	a363      	add	r3, pc, #396	; (adr r3, 800c9e0 <__ieee754_log+0x318>)
 800c852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c856:	4680      	mov	r8, r0
 800c858:	4689      	mov	r9, r1
 800c85a:	f7f3 fe3d 	bl	80004d8 <__aeabi_dmul>
 800c85e:	a362      	add	r3, pc, #392	; (adr r3, 800c9e8 <__ieee754_log+0x320>)
 800c860:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c864:	f7f3 fc82 	bl	800016c <__adddf3>
 800c868:	4642      	mov	r2, r8
 800c86a:	464b      	mov	r3, r9
 800c86c:	f7f3 fe34 	bl	80004d8 <__aeabi_dmul>
 800c870:	a35f      	add	r3, pc, #380	; (adr r3, 800c9f0 <__ieee754_log+0x328>)
 800c872:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c876:	f7f3 fc79 	bl	800016c <__adddf3>
 800c87a:	4642      	mov	r2, r8
 800c87c:	464b      	mov	r3, r9
 800c87e:	f7f3 fe2b 	bl	80004d8 <__aeabi_dmul>
 800c882:	a35d      	add	r3, pc, #372	; (adr r3, 800c9f8 <__ieee754_log+0x330>)
 800c884:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c888:	f7f3 fc70 	bl	800016c <__adddf3>
 800c88c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c890:	f7f3 fe22 	bl	80004d8 <__aeabi_dmul>
 800c894:	a35a      	add	r3, pc, #360	; (adr r3, 800ca00 <__ieee754_log+0x338>)
 800c896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c89a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c89e:	4640      	mov	r0, r8
 800c8a0:	4649      	mov	r1, r9
 800c8a2:	f7f3 fe19 	bl	80004d8 <__aeabi_dmul>
 800c8a6:	a358      	add	r3, pc, #352	; (adr r3, 800ca08 <__ieee754_log+0x340>)
 800c8a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ac:	f7f3 fc5e 	bl	800016c <__adddf3>
 800c8b0:	4642      	mov	r2, r8
 800c8b2:	464b      	mov	r3, r9
 800c8b4:	f7f3 fe10 	bl	80004d8 <__aeabi_dmul>
 800c8b8:	a355      	add	r3, pc, #340	; (adr r3, 800ca10 <__ieee754_log+0x348>)
 800c8ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8be:	f7f3 fc55 	bl	800016c <__adddf3>
 800c8c2:	4642      	mov	r2, r8
 800c8c4:	464b      	mov	r3, r9
 800c8c6:	f7f3 fe07 	bl	80004d8 <__aeabi_dmul>
 800c8ca:	4602      	mov	r2, r0
 800c8cc:	460b      	mov	r3, r1
 800c8ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c8d2:	f7f3 fc4b 	bl	800016c <__adddf3>
 800c8d6:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 800c8da:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800c8de:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800c8e2:	3551      	adds	r5, #81	; 0x51
 800c8e4:	4335      	orrs	r5, r6
 800c8e6:	2d00      	cmp	r5, #0
 800c8e8:	4680      	mov	r8, r0
 800c8ea:	4689      	mov	r9, r1
 800c8ec:	dd48      	ble.n	800c980 <__ieee754_log+0x2b8>
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	4b4d      	ldr	r3, [pc, #308]	; (800ca28 <__ieee754_log+0x360>)
 800c8f2:	4650      	mov	r0, sl
 800c8f4:	4659      	mov	r1, fp
 800c8f6:	f7f3 fdef 	bl	80004d8 <__aeabi_dmul>
 800c8fa:	4652      	mov	r2, sl
 800c8fc:	465b      	mov	r3, fp
 800c8fe:	f7f3 fdeb 	bl	80004d8 <__aeabi_dmul>
 800c902:	4602      	mov	r2, r0
 800c904:	460b      	mov	r3, r1
 800c906:	4606      	mov	r6, r0
 800c908:	460f      	mov	r7, r1
 800c90a:	4640      	mov	r0, r8
 800c90c:	4649      	mov	r1, r9
 800c90e:	f7f3 fc2d 	bl	800016c <__adddf3>
 800c912:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c916:	f7f3 fddf 	bl	80004d8 <__aeabi_dmul>
 800c91a:	4680      	mov	r8, r0
 800c91c:	4689      	mov	r9, r1
 800c91e:	b964      	cbnz	r4, 800c93a <__ieee754_log+0x272>
 800c920:	4602      	mov	r2, r0
 800c922:	460b      	mov	r3, r1
 800c924:	4630      	mov	r0, r6
 800c926:	4639      	mov	r1, r7
 800c928:	f7f3 fc1e 	bl	8000168 <__aeabi_dsub>
 800c92c:	4602      	mov	r2, r0
 800c92e:	460b      	mov	r3, r1
 800c930:	4650      	mov	r0, sl
 800c932:	4659      	mov	r1, fp
 800c934:	f7f3 fc18 	bl	8000168 <__aeabi_dsub>
 800c938:	e6d9      	b.n	800c6ee <__ieee754_log+0x26>
 800c93a:	a323      	add	r3, pc, #140	; (adr r3, 800c9c8 <__ieee754_log+0x300>)
 800c93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c940:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c944:	f7f3 fdc8 	bl	80004d8 <__aeabi_dmul>
 800c948:	a321      	add	r3, pc, #132	; (adr r3, 800c9d0 <__ieee754_log+0x308>)
 800c94a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c94e:	4604      	mov	r4, r0
 800c950:	460d      	mov	r5, r1
 800c952:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c956:	f7f3 fdbf 	bl	80004d8 <__aeabi_dmul>
 800c95a:	4642      	mov	r2, r8
 800c95c:	464b      	mov	r3, r9
 800c95e:	f7f3 fc05 	bl	800016c <__adddf3>
 800c962:	4602      	mov	r2, r0
 800c964:	460b      	mov	r3, r1
 800c966:	4630      	mov	r0, r6
 800c968:	4639      	mov	r1, r7
 800c96a:	f7f3 fbfd 	bl	8000168 <__aeabi_dsub>
 800c96e:	4652      	mov	r2, sl
 800c970:	465b      	mov	r3, fp
 800c972:	f7f3 fbf9 	bl	8000168 <__aeabi_dsub>
 800c976:	4602      	mov	r2, r0
 800c978:	460b      	mov	r3, r1
 800c97a:	4620      	mov	r0, r4
 800c97c:	4629      	mov	r1, r5
 800c97e:	e7d9      	b.n	800c934 <__ieee754_log+0x26c>
 800c980:	4602      	mov	r2, r0
 800c982:	460b      	mov	r3, r1
 800c984:	4650      	mov	r0, sl
 800c986:	4659      	mov	r1, fp
 800c988:	f7f3 fbee 	bl	8000168 <__aeabi_dsub>
 800c98c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c990:	f7f3 fda2 	bl	80004d8 <__aeabi_dmul>
 800c994:	4606      	mov	r6, r0
 800c996:	460f      	mov	r7, r1
 800c998:	2c00      	cmp	r4, #0
 800c99a:	f43f af25 	beq.w	800c7e8 <__ieee754_log+0x120>
 800c99e:	a30a      	add	r3, pc, #40	; (adr r3, 800c9c8 <__ieee754_log+0x300>)
 800c9a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9a8:	f7f3 fd96 	bl	80004d8 <__aeabi_dmul>
 800c9ac:	a308      	add	r3, pc, #32	; (adr r3, 800c9d0 <__ieee754_log+0x308>)
 800c9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b2:	4604      	mov	r4, r0
 800c9b4:	460d      	mov	r5, r1
 800c9b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9ba:	e729      	b.n	800c810 <__ieee754_log+0x148>
 800c9bc:	2000      	movs	r0, #0
 800c9be:	2100      	movs	r1, #0
 800c9c0:	e695      	b.n	800c6ee <__ieee754_log+0x26>
 800c9c2:	bf00      	nop
 800c9c4:	f3af 8000 	nop.w
 800c9c8:	fee00000 	.word	0xfee00000
 800c9cc:	3fe62e42 	.word	0x3fe62e42
 800c9d0:	35793c76 	.word	0x35793c76
 800c9d4:	3dea39ef 	.word	0x3dea39ef
 800c9d8:	55555555 	.word	0x55555555
 800c9dc:	3fd55555 	.word	0x3fd55555
 800c9e0:	df3e5244 	.word	0xdf3e5244
 800c9e4:	3fc2f112 	.word	0x3fc2f112
 800c9e8:	96cb03de 	.word	0x96cb03de
 800c9ec:	3fc74664 	.word	0x3fc74664
 800c9f0:	94229359 	.word	0x94229359
 800c9f4:	3fd24924 	.word	0x3fd24924
 800c9f8:	55555593 	.word	0x55555593
 800c9fc:	3fe55555 	.word	0x3fe55555
 800ca00:	d078c69f 	.word	0xd078c69f
 800ca04:	3fc39a09 	.word	0x3fc39a09
 800ca08:	1d8e78af 	.word	0x1d8e78af
 800ca0c:	3fcc71c5 	.word	0x3fcc71c5
 800ca10:	9997fa04 	.word	0x9997fa04
 800ca14:	3fd99999 	.word	0x3fd99999
 800ca18:	c3500000 	.word	0xc3500000
 800ca1c:	43500000 	.word	0x43500000
 800ca20:	7fefffff 	.word	0x7fefffff
 800ca24:	3ff00000 	.word	0x3ff00000
 800ca28:	3fe00000 	.word	0x3fe00000

0800ca2c <matherr>:
 800ca2c:	2000      	movs	r0, #0
 800ca2e:	4770      	bx	lr

0800ca30 <nan>:
 800ca30:	2000      	movs	r0, #0
 800ca32:	4901      	ldr	r1, [pc, #4]	; (800ca38 <nan+0x8>)
 800ca34:	4770      	bx	lr
 800ca36:	bf00      	nop
 800ca38:	7ff80000 	.word	0x7ff80000

0800ca3c <_init>:
 800ca3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca3e:	bf00      	nop
 800ca40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca42:	bc08      	pop	{r3}
 800ca44:	469e      	mov	lr, r3
 800ca46:	4770      	bx	lr

0800ca48 <_fini>:
 800ca48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca4a:	bf00      	nop
 800ca4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca4e:	bc08      	pop	{r3}
 800ca50:	469e      	mov	lr, r3
 800ca52:	4770      	bx	lr
