vhdl work "../VHDL_Source/clk_gen.vhd"
