#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec  9 14:06:17 2019
# Process ID: 4095
# Current directory: /home/wargast/Documents/N7/Projet_2A/POO/projet_poo
# Command line: vivado
# Log file: /home/wargast/Documents/N7/Projet_2A/POO/projet_poo/vivado.log
# Journal file: /home/wargast/Documents/N7/Projet_2A/POO/projet_poo/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/wargast/Documents/N7/projet_num/projet_num.xpr
INFO: [Project 1-313] Project file moved from 'G:/Documents/2A/Projet num/projet_num' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'projet_num.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 6396.645 ; gain = 102.078 ; free physical = 2929 ; free virtual = 7353
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_module_affichage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_module_affichage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/afficheur_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'afficheur_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/aiguilleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aiguilleur'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/compteur_AN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compteur_AN'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/decodeur_7sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decodeur_7sg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/div_freq.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_freq'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/generateur_AN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generateur_AN'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_module_affichage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_module_affichage'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_module_affichage_behav xil_defaultlib.tb_module_affichage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7sg [decodeur_7sg_default]
Compiling architecture behavioral of entity xil_defaultlib.aiguilleur [aiguilleur_default]
Compiling architecture behavioral of entity xil_defaultlib.div_freq [div_freq_default]
Compiling architecture behavioral of entity xil_defaultlib.compteur_AN [compteur_an_default]
Compiling architecture behavioral of entity xil_defaultlib.generateur_AN [generateur_an_default]
Compiling architecture behavioral of entity xil_defaultlib.afficheur_7seg [afficheur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_module_affichage
Built simulation snapshot tb_module_affichage_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim/xsim.dir/tb_module_affichage_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  9 14:09:48 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_module_affichage_behav -key {Behavioral:sim_1:Functional:tb_module_affichage} -tclbatch {tb_module_affichage.tcl} -view {/home/wargast/Documents/N7/projet_num/tb_module_affichage_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/wargast/Documents/N7/projet_num/tb_module_affichage_behav.wcfg
source tb_module_affichage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_module_affichage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6601.871 ; gain = 68.664 ; free physical = 2797 ; free virtual = 7330
run 5 ms
file mkdir /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new
close [ open /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Decodeur_BCD.vhd w ]
add_files /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Decodeur_BCD.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Decodeur_BCD.vhd w ]
add_files -fileset sim_1 /home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Decodeur_BCD.vhd
update_compile_order -fileset sim_1
set_property top tb_Decodeur_BCD [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top Decodeur_BCD [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodeur_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L secureip --snapshot tb_Decodeur_BCD_behav xil_defaultlib.tb_Decodeur_BCD -log elaborate.log 
Using 8 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.tb_Decodeur_BCD in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodeur_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Decodeur_BCD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Decodeur_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decodeur_BCD'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Decodeur_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Decodeur_BCD'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Decodeur_BCD_behav xil_defaultlib.tb_Decodeur_BCD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Decodeur_BCD.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_decodeur_bcd in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodeur_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Decodeur_BCD_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Decodeur_BCD_behav xil_defaultlib.tb_Decodeur_BCD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Decodeur_BCD.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_decodeur_bcd in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodeur_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Decodeur_BCD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Decodeur_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Decodeur_BCD'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Decodeur_BCD_behav xil_defaultlib.tb_Decodeur_BCD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodeur_BCD [decodeur_bcd_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodeur_bcd
Built simulation snapshot tb_Decodeur_BCD_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim/xsim.dir/tb_Decodeur_BCD_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  9 20:36:16 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Decodeur_BCD_behav -key {Behavioral:sim_1:Functional:tb_Decodeur_BCD} -tclbatch {tb_Decodeur_BCD.tcl} -view {/home/wargast/Documents/N7/projet_num/tb_module_affichage_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/wargast/Documents/N7/projet_num/tb_module_affichage_behav.wcfg
WARNING: Simulation object /tb_module_affichage/unite was not found in the design.
WARNING: Simulation object /tb_module_affichage/dixieme was not found in the design.
WARNING: Simulation object /tb_module_affichage/signe was not found in the design.
WARNING: Simulation object /tb_module_affichage/a was not found in the design.
WARNING: Simulation object /tb_module_affichage/b was not found in the design.
WARNING: Simulation object /tb_module_affichage/c was not found in the design.
WARNING: Simulation object /tb_module_affichage/d was not found in the design.
WARNING: Simulation object /tb_module_affichage/e was not found in the design.
WARNING: Simulation object /tb_module_affichage/f was not found in the design.
WARNING: Simulation object /tb_module_affichage/g was not found in the design.
WARNING: Simulation object /tb_module_affichage/rst was not found in the design.
WARNING: Simulation object /tb_module_affichage/clk was not found in the design.
WARNING: Simulation object /tb_module_affichage/AN was not found in the design.
WARNING: Simulation object /tb_module_affichage/dpi was not found in the design.
WARNING: Simulation object /tb_module_affichage/dpo was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_unite was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_dizaine was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_centaine was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_dixieme was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_signe was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_a was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_b was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_c was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_d was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_e was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_f was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_g was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_rst was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_clk was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_AN was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_dpi was not found in the design.
WARNING: Simulation object /tb_module_affichage/s_dpo was not found in the design.
source tb_Decodeur_BCD.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Decodeur_BCD_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6891.020 ; gain = 49.102 ; free physical = 1235 ; free virtual = 6930
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
tb_module_affichage_behav.wcfg
add_wave {{/tb_Decodeur_BCD/iut}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodeur_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Decodeur_BCD_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Decodeur_BCD_behav xil_defaultlib.tb_Decodeur_BCD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6932.633 ; gain = 0.000 ; free physical = 1236 ; free virtual = 6921
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodeur_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Decodeur_BCD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Decodeur_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Decodeur_BCD'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Decodeur_BCD_behav xil_defaultlib.tb_Decodeur_BCD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodeur_BCD [decodeur_bcd_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodeur_bcd
Built simulation snapshot tb_Decodeur_BCD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodeur_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Decodeur_BCD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Decodeur_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decodeur_BCD'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Decodeur_BCD_behav xil_defaultlib.tb_Decodeur_BCD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodeur_BCD [decodeur_bcd_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodeur_bcd
Built simulation snapshot tb_Decodeur_BCD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodeur_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Decodeur_BCD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Decodeur_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decodeur_BCD'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Decodeur_BCD_behav xil_defaultlib.tb_Decodeur_BCD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodeur_BCD [decodeur_bcd_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodeur_bcd
Built simulation snapshot tb_Decodeur_BCD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6954.875 ; gain = 0.000 ; free physical = 859 ; free virtual = 6642
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodeur_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Decodeur_BCD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Decodeur_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decodeur_BCD'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Decodeur_BCD_behav xil_defaultlib.tb_Decodeur_BCD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodeur_BCD [decodeur_bcd_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodeur_bcd
Built simulation snapshot tb_Decodeur_BCD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6965.879 ; gain = 0.000 ; free physical = 859 ; free virtual = 6630
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodeur_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Decodeur_BCD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Decodeur_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decodeur_BCD'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Decodeur_BCD_behav xil_defaultlib.tb_Decodeur_BCD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodeur_BCD [decodeur_bcd_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodeur_bcd
Built simulation snapshot tb_Decodeur_BCD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6981.887 ; gain = 0.000 ; free physical = 831 ; free virtual = 6610
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodeur_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Decodeur_BCD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Decodeur_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decodeur_BCD'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Decodeur_BCD_behav xil_defaultlib.tb_Decodeur_BCD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodeur_BCD [decodeur_bcd_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodeur_bcd
Built simulation snapshot tb_Decodeur_BCD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6996.887 ; gain = 0.000 ; free physical = 830 ; free virtual = 6610
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodeur_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Decodeur_BCD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Decodeur_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Decodeur_BCD'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Decodeur_BCD_behav xil_defaultlib.tb_Decodeur_BCD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodeur_BCD [decodeur_bcd_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodeur_bcd
Built simulation snapshot tb_Decodeur_BCD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodeur_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Decodeur_BCD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Decodeur_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Decodeur_BCD'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Decodeur_BCD_behav xil_defaultlib.tb_Decodeur_BCD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodeur_BCD [decodeur_bcd_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodeur_bcd
Built simulation snapshot tb_Decodeur_BCD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7021.906 ; gain = 0.000 ; free physical = 861 ; free virtual = 6643
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodeur_BCD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Decodeur_BCD_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Decodeur_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decodeur_BCD'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Decodeur_BCD_behav xil_defaultlib.tb_Decodeur_BCD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decodeur_BCD [decodeur_bcd_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodeur_bcd
Built simulation snapshot tb_Decodeur_BCD_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7043.031 ; gain = 8.391 ; free physical = 716 ; free virtual = 6546
save_wave_config {/home/wargast/Documents/N7/projet_num/tb_module_affichage_behav.wcfg}
close [ open /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd w ]
add_files /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Decodeur_BCD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Decodeur_BCD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Decodeur_BCD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Decodeur_BCD.vhd:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Tx.vhd w ]
add_files -fileset sim_1 /home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Tx.vhd
set_property top Tx [current_fileset]
set_property top tb_Tx [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Tx'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Tx_behav xil_defaultlib.tb_Tx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 100000 to 0 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:55]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 100000 to 0 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:63]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 8 to 0 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tx [tx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tx
Built simulation snapshot tb_Tx_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim/xsim.dir/tb_Tx_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  9 22:48:19 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Tx_behav -key {Behavioral:sim_1:Functional:tb_Tx} -tclbatch {tb_Tx.tcl} -view {/home/wargast/Documents/N7/projet_num/tb_module_affichage_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/wargast/Documents/N7/projet_num/tb_module_affichage_behav.wcfg
WARNING: Simulation object /tb_Decodeur_BCD/iut/Data_temp was not found in the design.
WARNING: Simulation object /tb_Decodeur_BCD/iut/dixieme was not found in the design.
WARNING: Simulation object /tb_Decodeur_BCD/iut/unite was not found in the design.
WARNING: Simulation object /tb_Decodeur_BCD/iut/dizaines was not found in the design.
WARNING: Simulation object /tb_Decodeur_BCD/iut/centaines was not found in the design.
WARNING: Simulation object /tb_Decodeur_BCD/iut/signe was not found in the design.
WARNING: Simulation object /tb_Decodeur_BCD/iut/dp was not found in the design.
WARNING: Simulation object /tb_Decodeur_BCD/iut/s_data was not found in the design.
WARNING: Simulation object /tb_Decodeur_BCD/iut/s_unite was not found in the design.
WARNING: Simulation object /tb_Decodeur_BCD/iut/s_dizaines was not found in the design.
WARNING: Simulation object /tb_Decodeur_BCD/iut/s_centaines was not found in the design.
source tb_Tx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Tx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7178.520 ; gain = 47.969 ; free physical = 278 ; free virtual = 6505
current_wave_config {tb_module_affichage_behav.wcfg}
tb_module_affichage_behav.wcfg
add_wave {{/tb_Tx}} 
current_wave_config {tb_module_affichage_behav.wcfg}
tb_module_affichage_behav.wcfg
add_wave {{/tb_Tx/iut/state}} 
current_wave_config {tb_module_affichage_behav.wcfg}
tb_module_affichage_behav.wcfg
add_wave {{/tb_Tx/iut/compt_bit}} 
current_wave_config {tb_module_affichage_behav.wcfg}
tb_module_affichage_behav.wcfg
add_wave {{/tb_Tx/iut/en_timer}} 
current_wave_config {tb_module_affichage_behav.wcfg}
tb_module_affichage_behav.wcfg
add_wave {{/tb_Tx/iut}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Tx'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Tx_behav xil_defaultlib.tb_Tx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 100000 to 0 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:55]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 100000 to 0 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:63]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 8 to 0 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tx [tx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tx
Built simulation snapshot tb_Tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7205.113 ; gain = 0.000 ; free physical = 272 ; free virtual = 6482
run 3 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tx'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Tx_behav xil_defaultlib.tb_Tx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1537] value 0 is out of target constraint range 8 to 0 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_tx in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tx'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Tx_behav xil_defaultlib.tb_Tx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 100000 to 0 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:55]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 100000 to 0 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:63]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 8 to 0 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tx [tx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tx
Built simulation snapshot tb_Tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7214.082 ; gain = 8.969 ; free physical = 168 ; free virtual = 6338
run 3 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Tx'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Tx_behav xil_defaultlib.tb_Tx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 100000 to 0 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:55]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 100000 to 0 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:63]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 8 to 0 [/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tx [tx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tx
Built simulation snapshot tb_Tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7234.117 ; gain = 0.000 ; free physical = 338 ; free virtual = 6518
run 3 ms
ERROR: Index 8 out of bound 7 downto 0
Time: 1015 ns  Iteration: 0  Process: /tb_Tx/iut/state_machine
  File: /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd

HDL Line: /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:82
run 3 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tx'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Tx_behav xil_defaultlib.tb_Tx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tx [tx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tx
Built simulation snapshot tb_Tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7249.098 ; gain = 8.562 ; free physical = 223 ; free virtual = 6427
run 3 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tx'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Tx_behav xil_defaultlib.tb_Tx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tx [tx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tx
Built simulation snapshot tb_Tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 3 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tx'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Tx_behav xil_defaultlib.tb_Tx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tx [tx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tx
Built simulation snapshot tb_Tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7269.133 ; gain = 0.000 ; free physical = 286 ; free virtual = 6487
run 3 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tx'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Tx_behav xil_defaultlib.tb_Tx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tx [tx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tx
Built simulation snapshot tb_Tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7285.141 ; gain = 0.000 ; free physical = 289 ; free virtual = 6488
run 3 ms
ERROR: Index 8 out of bound 7 downto 0
Time: 520425 ns  Iteration: 0  Process: /tb_Tx/iut/state_machine
  File: /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd

HDL Line: /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:85
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Tx_behav xil_defaultlib.tb_Tx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tx [tx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tx
Built simulation snapshot tb_Tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7301.148 ; gain = 0.000 ; free physical = 282 ; free virtual = 6482
run 3 ms
ERROR: Index 8 out of bound 7 downto 0
Time: 520425 ns  Iteration: 0  Process: /tb_Tx/iut/state_machine
  File: /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd

HDL Line: /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:85
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tx'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Tx_behav xil_defaultlib.tb_Tx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tx [tx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tx
Built simulation snapshot tb_Tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7328.031 ; gain = 7.453 ; free physical = 269 ; free virtual = 6469
run 3 ms
ERROR: Index 8 out of bound 7 downto 0
Time: 840345 ns  Iteration: 0  Process: /tb_Tx/iut/state_machine
  File: /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd

HDL Line: /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:65
run 1 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 4 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 4 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 4 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 4 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 4 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 4 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 4 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 4 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Tx_behav xil_defaultlib.tb_Tx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 4 ms
ERROR: Index 8 out of bound 7 downto 0
Time: 840345 ns  Iteration: 0  Process: /tb_Tx/iut/state_machine
  File: /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd

HDL Line: /home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd:65
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sources_1/new/Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tx'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Tx_behav xil_defaultlib.tb_Tx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tx [tx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tx
Built simulation snapshot tb_Tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7333.152 ; gain = 0.000 ; free physical = 207 ; free virtual = 6408
run 2 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Tx_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wargast/Documents/N7/projet_num/projet_num.srcs/sim_1/new/tb_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Tx'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wargast/Documents/N7/projet_num/projet_num.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 69d26880bc8d45bc90c14b2534346ede --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Tx_behav xil_defaultlib.tb_Tx -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Tx [tx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tx
Built simulation snapshot tb_Tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 2 ms
save_wave_config {/home/wargast/Documents/N7/projet_num/tb_module_affichage_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 23:43:40 2019...
