{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 09 19:28:29 2012 " "Info: Processing started: Sat Jun 09 19:28:29 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_ge -c test1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top_ge -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "test1 EP2C20Q240C8 " "Info: Selected device EP2C20Q240C8 for design \"test1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a9 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a10 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a11 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a5 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a14 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a15 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a13 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a6 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a8 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a4 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a7 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a12 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a1 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a2 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a0 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a3 " "Info: Atom \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 4 " "Info: Pin ~ASDO~ is reserved at location 4" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 5 " "Info: Pin ~nCSO~ is reserved at location 5" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ 127 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location 127" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN 210 (CLK9, LVDSCLK4p, Input)) " "Info: Automatically promoted node clock (placed in PIN 210 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_rom:vga\|vga_640480:u1\|clk_2 " "Info: Destination node vga_rom:vga\|vga_640480:u1\|clk_2" {  } { { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 26 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_rom:vga|vga_640480:u1|clk_2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:key_board\|Keyboard:u0\|fok " "Info: Destination node top:key_board\|Keyboard:u0\|fok" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 34 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { top:key_board|Keyboard:u0|fok } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmp\[4\] " "Info: Destination node tmp\[4\]" {  } { { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 79 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 8 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tmp\[4\]  " "Info: Automatically promoted node tmp\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmp\[4\]~147 " "Info: Destination node tmp\[4\]~147" {  } { { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 79 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp[4]~147 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_rom:vga\|ram_gpu_d:u3\|wren~198 " "Info: Destination node vga_rom:vga\|ram_gpu_d:u3\|wren~198" {  } { { "ram_gpu_d.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_gpu_d.vhd" 36 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_rom:vga|ram_gpu_d:u3|wren~198 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_m\|ram_data:dram\|wren~187 " "Info: Destination node cpu:cpu_m\|ram_data:dram\|wren~187" {  } { { "ram_data.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/ram_data.vhd" 36 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:cpu_m|ram_data:dram|wren~187 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 79 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp[4] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_rom:vga\|vga_640480:u1\|clk  " "Info: Automatically promoted node vga_rom:vga\|vga_640480:u1\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_rom:vga\|vga_640480:u1\|clk~2 " "Info: Destination node vga_rom:vga\|vga_640480:u1\|clk~2" {  } { { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 61 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_rom:vga|vga_640480:u1|clk~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 61 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_rom:vga|vga_640480:u1|clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top:key_board\|Keyboard:u0\|fok  " "Info: Automatically promoted node top:key_board\|Keyboard:u0\|fok " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 34 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { top:key_board|Keyboard:u0|fok } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 153 (CLK5, LVDSCLK2n, Input)) " "Info: Automatically promoted node reset (placed in PIN 153 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 9 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[0\] " "Warning: Node \"key\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[1\] " "Warning: Node \"key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[2\] " "Warning: Node \"key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[3\] " "Warning: Node \"key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "29.683 ns memory register " "Info: Estimated most critical path is memory to register delay of 29.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a15~porta_address_reg10 1 MEM M4K_X41_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y10; Fanout = 1; MEM Node = 'cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a15~porta_address_reg10'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a15~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_3md1.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/altsyncram_3md1.tdf" 351 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|q_a\[15\] 2 MEM M4K_X41_Y10 20 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y10; Fanout = 20; MEM Node = 'cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|q_a\[15\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a15~porta_address_reg10 cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|q_a[15] } "NODE_NAME" } } { "db/altsyncram_3md1.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/altsyncram_3md1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.174 ns) + CELL(0.370 ns) 6.305 ns cpu:cpu_m\|register_split:reg_split\|Mux0~99 3 COMB LAB_X30_Y9 25 " "Info: 3: + IC(2.174 ns) + CELL(0.370 ns) = 6.305 ns; Loc. = LAB_X30_Y9; Fanout = 25; COMB Node = 'cpu:cpu_m\|register_split:reg_split\|Mux0~99'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|q_a[15] cpu:cpu_m|register_split:reg_split|Mux0~99 } "NODE_NAME" } } { "register_split.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_split.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 7.116 ns cpu:cpu_m\|register_split:reg_split\|Mux2~59 4 COMB LAB_X30_Y9 40 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 7.116 ns; Loc. = LAB_X30_Y9; Fanout = 40; COMB Node = 'cpu:cpu_m\|register_split:reg_split\|Mux2~59'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu:cpu_m|register_split:reg_split|Mux0~99 cpu:cpu_m|register_split:reg_split|Mux2~59 } "NODE_NAME" } } { "register_split.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_split.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.370 ns) 8.641 ns cpu:cpu_m\|register_device:reg\|Mux2~73 5 COMB LAB_X30_Y10 1 " "Info: 5: + IC(1.155 ns) + CELL(0.370 ns) = 8.641 ns; Loc. = LAB_X30_Y10; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux2~73'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { cpu:cpu_m|register_split:reg_split|Mux2~59 cpu:cpu_m|register_device:reg|Mux2~73 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 9.448 ns cpu:cpu_m\|register_device:reg\|Mux2~74 6 COMB LAB_X30_Y10 1 " "Info: 6: + IC(0.441 ns) + CELL(0.366 ns) = 9.448 ns; Loc. = LAB_X30_Y10; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux2~74'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { cpu:cpu_m|register_device:reg|Mux2~73 cpu:cpu_m|register_device:reg|Mux2~74 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.624 ns) 11.372 ns cpu:cpu_m\|register_device:reg\|Mux2~75 7 COMB LAB_X32_Y6 1 " "Info: 7: + IC(1.300 ns) + CELL(0.624 ns) = 11.372 ns; Loc. = LAB_X32_Y6; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux2~75'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { cpu:cpu_m|register_device:reg|Mux2~74 cpu:cpu_m|register_device:reg|Mux2~75 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.206 ns) 12.868 ns cpu:cpu_m\|register_device:reg\|Mux2~76 8 COMB LAB_X29_Y6 8 " "Info: 8: + IC(1.290 ns) + CELL(0.206 ns) = 12.868 ns; Loc. = LAB_X29_Y6; Fanout = 8; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux2~76'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { cpu:cpu_m|register_device:reg|Mux2~75 cpu:cpu_m|register_device:reg|Mux2~76 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 13.679 ns cpu:cpu_m\|register_device:reg\|Mux2~77 9 COMB LAB_X29_Y6 29 " "Info: 9: + IC(0.605 ns) + CELL(0.206 ns) = 13.679 ns; Loc. = LAB_X29_Y6; Fanout = 29; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux2~77'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu:cpu_m|register_device:reg|Mux2~76 cpu:cpu_m|register_device:reg|Mux2~77 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(4.712 ns) 19.446 ns cpu:cpu_m\|alu:comp\|lpm_mult:Mult0\|mult_9v01:auto_generated\|mac_mult1~DATAOUT14 10 COMB DSPMULT_X28_Y8_N0 1 " "Info: 10: + IC(1.055 ns) + CELL(4.712 ns) = 19.446 ns; Loc. = DSPMULT_X28_Y8_N0; Fanout = 1; COMB Node = 'cpu:cpu_m\|alu:comp\|lpm_mult:Mult0\|mult_9v01:auto_generated\|mac_mult1~DATAOUT14'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.767 ns" { cpu:cpu_m|register_device:reg|Mux2~77 cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|mac_mult1~DATAOUT14 } "NODE_NAME" } } { "db/mult_9v01.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/mult_9v01.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.396 ns) 19.842 ns cpu:cpu_m\|alu:comp\|lpm_mult:Mult0\|mult_9v01:auto_generated\|result\[14\] 11 COMB DSPOUT_X28_Y8_N2 1 " "Info: 11: + IC(0.000 ns) + CELL(0.396 ns) = 19.842 ns; Loc. = DSPOUT_X28_Y8_N2; Fanout = 1; COMB Node = 'cpu:cpu_m\|alu:comp\|lpm_mult:Mult0\|mult_9v01:auto_generated\|result\[14\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|mac_mult1~DATAOUT14 cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|result[14] } "NODE_NAME" } } { "db/mult_9v01.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/mult_9v01.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.651 ns) 22.091 ns cpu:cpu_m\|register_device:reg\|Mux49~768 12 COMB LAB_X33_Y6 1 " "Info: 12: + IC(1.598 ns) + CELL(0.651 ns) = 22.091 ns; Loc. = LAB_X33_Y6; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux49~768'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|result[14] cpu:cpu_m|register_device:reg|Mux49~768 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 22.902 ns cpu:cpu_m\|register_device:reg\|Mux49~769 13 COMB LAB_X33_Y6 1 " "Info: 13: + IC(0.605 ns) + CELL(0.206 ns) = 22.902 ns; Loc. = LAB_X33_Y6; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux49~769'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu:cpu_m|register_device:reg|Mux49~768 cpu:cpu_m|register_device:reg|Mux49~769 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 23.713 ns cpu:cpu_m\|register_device:reg\|Mux49~770 14 COMB LAB_X33_Y6 1 " "Info: 14: + IC(0.187 ns) + CELL(0.624 ns) = 23.713 ns; Loc. = LAB_X33_Y6; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux49~770'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu:cpu_m|register_device:reg|Mux49~769 cpu:cpu_m|register_device:reg|Mux49~770 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 24.524 ns cpu:cpu_m\|register_device:reg\|Mux49~771 15 COMB LAB_X33_Y6 1 " "Info: 15: + IC(0.605 ns) + CELL(0.206 ns) = 24.524 ns; Loc. = LAB_X33_Y6; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux49~771'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu:cpu_m|register_device:reg|Mux49~770 cpu:cpu_m|register_device:reg|Mux49~771 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 25.335 ns cpu:cpu_m\|register_device:reg\|Mux49~772 16 COMB LAB_X33_Y6 1 " "Info: 16: + IC(0.160 ns) + CELL(0.651 ns) = 25.335 ns; Loc. = LAB_X33_Y6; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux49~772'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu:cpu_m|register_device:reg|Mux49~771 cpu:cpu_m|register_device:reg|Mux49~772 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 26.146 ns cpu:cpu_m\|register_device:reg\|Mux49~773 17 COMB LAB_X33_Y6 1 " "Info: 17: + IC(0.441 ns) + CELL(0.370 ns) = 26.146 ns; Loc. = LAB_X33_Y6; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux49~773'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu:cpu_m|register_device:reg|Mux49~772 cpu:cpu_m|register_device:reg|Mux49~773 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 26.957 ns cpu:cpu_m\|register_device:reg\|Mux49~774 18 COMB LAB_X33_Y6 1 " "Info: 18: + IC(0.187 ns) + CELL(0.624 ns) = 26.957 ns; Loc. = LAB_X33_Y6; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux49~774'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu:cpu_m|register_device:reg|Mux49~773 cpu:cpu_m|register_device:reg|Mux49~774 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 27.764 ns cpu:cpu_m\|register_device:reg\|Mux49~775 19 COMB LAB_X33_Y6 6 " "Info: 19: + IC(0.441 ns) + CELL(0.366 ns) = 27.764 ns; Loc. = LAB_X33_Y6; Fanout = 6; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux49~775'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { cpu:cpu_m|register_device:reg|Mux49~774 cpu:cpu_m|register_device:reg|Mux49~775 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.108 ns) 29.683 ns cpu:cpu_m\|register_device:reg\|r2\[14\] 20 REG LAB_X31_Y7 2 " "Info: 20: + IC(1.811 ns) + CELL(0.108 ns) = 29.683 ns; Loc. = LAB_X31_Y7; Fanout = 2; REG Node = 'cpu:cpu_m\|register_device:reg\|r2\[14\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { cpu:cpu_m|register_device:reg|Mux49~775 cpu:cpu_m|register_device:reg|r2[14] } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.023 ns ( 50.61 % ) " "Info: Total cell delay = 15.023 ns ( 50.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.660 ns ( 49.39 % ) " "Info: Total interconnect delay = 14.660 ns ( 49.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "29.683 ns" { cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a15~porta_address_reg10 cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|q_a[15] cpu:cpu_m|register_split:reg_split|Mux0~99 cpu:cpu_m|register_split:reg_split|Mux2~59 cpu:cpu_m|register_device:reg|Mux2~73 cpu:cpu_m|register_device:reg|Mux2~74 cpu:cpu_m|register_device:reg|Mux2~75 cpu:cpu_m|register_device:reg|Mux2~76 cpu:cpu_m|register_device:reg|Mux2~77 cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|mac_mult1~DATAOUT14 cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|result[14] cpu:cpu_m|register_device:reg|Mux49~768 cpu:cpu_m|register_device:reg|Mux49~769 cpu:cpu_m|register_device:reg|Mux49~770 cpu:cpu_m|register_device:reg|Mux49~771 cpu:cpu_m|register_device:reg|Mux49~772 cpu:cpu_m|register_device:reg|Mux49~773 cpu:cpu_m|register_device:reg|Mux49~774 cpu:cpu_m|register_device:reg|Mux49~775 cpu:cpu_m|register_device:reg|r2[14] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X25_Y0 X37_Y13 " "Info: Peak interconnect usage is 15% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "67 " "Warning: Found 67 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hs 0 " "Info: Pin \"hs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vs 0 " "Info: Pin \"vs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[0\] 0 " "Info: Pin \"r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[1\] 0 " "Info: Pin \"r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[2\] 0 " "Info: Pin \"r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[0\] 0 " "Info: Pin \"g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[1\] 0 " "Info: Pin \"g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[2\] 0 " "Info: Pin \"g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Info: Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Info: Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Info: Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_0\[0\] 0 " "Info: Pin \"seg_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_0\[1\] 0 " "Info: Pin \"seg_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_0\[2\] 0 " "Info: Pin \"seg_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_0\[3\] 0 " "Info: Pin \"seg_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_0\[4\] 0 " "Info: Pin \"seg_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_0\[5\] 0 " "Info: Pin \"seg_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_0\[6\] 0 " "Info: Pin \"seg_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[0\] 0 " "Info: Pin \"seg_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[1\] 0 " "Info: Pin \"seg_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[2\] 0 " "Info: Pin \"seg_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[3\] 0 " "Info: Pin \"seg_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[4\] 0 " "Info: Pin \"seg_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[5\] 0 " "Info: Pin \"seg_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_1\[6\] 0 " "Info: Pin \"seg_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[0\] 0 " "Info: Pin \"seg_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[1\] 0 " "Info: Pin \"seg_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[2\] 0 " "Info: Pin \"seg_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[3\] 0 " "Info: Pin \"seg_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[4\] 0 " "Info: Pin \"seg_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[5\] 0 " "Info: Pin \"seg_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_2\[6\] 0 " "Info: Pin \"seg_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_3\[0\] 0 " "Info: Pin \"seg_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_3\[1\] 0 " "Info: Pin \"seg_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_3\[2\] 0 " "Info: Pin \"seg_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_3\[3\] 0 " "Info: Pin \"seg_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_3\[4\] 0 " "Info: Pin \"seg_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_3\[5\] 0 " "Info: Pin \"seg_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_3\[6\] 0 " "Info: Pin \"seg_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_4\[0\] 0 " "Info: Pin \"seg_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_4\[1\] 0 " "Info: Pin \"seg_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_4\[2\] 0 " "Info: Pin \"seg_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_4\[3\] 0 " "Info: Pin \"seg_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_4\[4\] 0 " "Info: Pin \"seg_4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_4\[5\] 0 " "Info: Pin \"seg_4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_4\[6\] 0 " "Info: Pin \"seg_4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_5\[0\] 0 " "Info: Pin \"seg_5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_5\[1\] 0 " "Info: Pin \"seg_5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_5\[2\] 0 " "Info: Pin \"seg_5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_5\[3\] 0 " "Info: Pin \"seg_5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_5\[4\] 0 " "Info: Pin \"seg_5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_5\[5\] 0 " "Info: Pin \"seg_5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_5\[6\] 0 " "Info: Pin \"seg_5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_6\[0\] 0 " "Info: Pin \"seg_6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_6\[1\] 0 " "Info: Pin \"seg_6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_6\[2\] 0 " "Info: Pin \"seg_6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_6\[3\] 0 " "Info: Pin \"seg_6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_6\[4\] 0 " "Info: Pin \"seg_6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_6\[5\] 0 " "Info: Pin \"seg_6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_6\[6\] 0 " "Info: Pin \"seg_6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_7\[0\] 0 " "Info: Pin \"seg_7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_7\[1\] 0 " "Info: Pin \"seg_7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_7\[2\] 0 " "Info: Pin \"seg_7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_7\[3\] 0 " "Info: Pin \"seg_7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_7\[4\] 0 " "Info: Pin \"seg_7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_7\[5\] 0 " "Info: Pin \"seg_7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_7\[6\] 0 " "Info: Pin \"seg_7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Tsinghua/大二下/数字逻辑设计/last_v/test1.fit.smsg " "Info: Generated suppressed messages file D:/Tsinghua/大二下/数字逻辑设计/last_v/test1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 09 19:28:44 2012 " "Info: Processing ended: Sat Jun 09 19:28:44 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
