module module_0 (
    input logic id_1,
    input id_2,
    output [id_1 : id_2] id_3
);
  id_4 id_5 (
      .id_3(id_1),
      .id_3(id_1)
  );
  id_6 id_7 (
      .id_5(id_3),
      .id_1(id_5),
      .id_3(id_3)
  );
  id_8 id_9 (
      .id_5(1'b0),
      .id_7(id_1[id_2])
  );
endmodule
