

================================================================
== Vivado HLS Report for 'Encrypt'
================================================================
* Date:           Mon Nov 18 01:18:17 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        blowfish.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.799 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       73|       73| 0.730 us | 0.730 us |   73|   73|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         4|          -|          -|    16|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%plaintext_addr = getelementptr [8 x i8]* %plaintext, i64 0, i64 0" [blowfish.cpp:124->blowfish.cpp:25]   --->   Operation 14 'getelementptr' 'plaintext_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%plaintext_load = load i8* %plaintext_addr, align 1" [blowfish.cpp:125->blowfish.cpp:25]   --->   Operation 15 'load' 'plaintext_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%plaintext_addr_1 = getelementptr [8 x i8]* %plaintext, i64 0, i64 1" [blowfish.cpp:125->blowfish.cpp:25]   --->   Operation 16 'getelementptr' 'plaintext_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%plaintext_load_1 = load i8* %plaintext_addr_1, align 1" [blowfish.cpp:125->blowfish.cpp:25]   --->   Operation 17 'load' 'plaintext_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 18 [1/2] (2.32ns)   --->   "%plaintext_load = load i8* %plaintext_addr, align 1" [blowfish.cpp:125->blowfish.cpp:25]   --->   Operation 18 'load' 'plaintext_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 19 [1/2] (2.32ns)   --->   "%plaintext_load_1 = load i8* %plaintext_addr_1, align 1" [blowfish.cpp:125->blowfish.cpp:25]   --->   Operation 19 'load' 'plaintext_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%plaintext_addr_2 = getelementptr [8 x i8]* %plaintext, i64 0, i64 2" [blowfish.cpp:125->blowfish.cpp:25]   --->   Operation 20 'getelementptr' 'plaintext_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.32ns)   --->   "%plaintext_load_2 = load i8* %plaintext_addr_2, align 1" [blowfish.cpp:125->blowfish.cpp:25]   --->   Operation 21 'load' 'plaintext_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%plaintext_addr_3 = getelementptr [8 x i8]* %plaintext, i64 0, i64 3" [blowfish.cpp:125->blowfish.cpp:25]   --->   Operation 22 'getelementptr' 'plaintext_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%plaintext_load_3 = load i8* %plaintext_addr_3, align 1" [blowfish.cpp:125->blowfish.cpp:25]   --->   Operation 23 'load' 'plaintext_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 24 [1/2] (2.32ns)   --->   "%plaintext_load_2 = load i8* %plaintext_addr_2, align 1" [blowfish.cpp:125->blowfish.cpp:25]   --->   Operation 24 'load' 'plaintext_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 25 [1/2] (2.32ns)   --->   "%plaintext_load_3 = load i8* %plaintext_addr_3, align 1" [blowfish.cpp:125->blowfish.cpp:25]   --->   Operation 25 'load' 'plaintext_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%plaintext_addr_4 = getelementptr [8 x i8]* %plaintext, i64 0, i64 4" [blowfish.cpp:126->blowfish.cpp:25]   --->   Operation 26 'getelementptr' 'plaintext_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (2.32ns)   --->   "%plaintext_load_4 = load i8* %plaintext_addr_4, align 1" [blowfish.cpp:126->blowfish.cpp:25]   --->   Operation 27 'load' 'plaintext_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%plaintext_addr_5 = getelementptr [8 x i8]* %plaintext, i64 0, i64 5" [blowfish.cpp:126->blowfish.cpp:25]   --->   Operation 28 'getelementptr' 'plaintext_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.32ns)   --->   "%plaintext_load_5 = load i8* %plaintext_addr_5, align 1" [blowfish.cpp:126->blowfish.cpp:25]   --->   Operation 29 'load' 'plaintext_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 30 [1/2] (2.32ns)   --->   "%plaintext_load_4 = load i8* %plaintext_addr_4, align 1" [blowfish.cpp:126->blowfish.cpp:25]   --->   Operation 30 'load' 'plaintext_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 31 [1/2] (2.32ns)   --->   "%plaintext_load_5 = load i8* %plaintext_addr_5, align 1" [blowfish.cpp:126->blowfish.cpp:25]   --->   Operation 31 'load' 'plaintext_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%plaintext_addr_6 = getelementptr [8 x i8]* %plaintext, i64 0, i64 6" [blowfish.cpp:126->blowfish.cpp:25]   --->   Operation 32 'getelementptr' 'plaintext_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (2.32ns)   --->   "%plaintext_load_6 = load i8* %plaintext_addr_6, align 1" [blowfish.cpp:126->blowfish.cpp:25]   --->   Operation 33 'load' 'plaintext_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%plaintext_addr_7 = getelementptr [8 x i8]* %plaintext, i64 0, i64 7" [blowfish.cpp:126->blowfish.cpp:25]   --->   Operation 34 'getelementptr' 'plaintext_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (2.32ns)   --->   "%plaintext_load_7 = load i8* %plaintext_addr_7, align 1" [blowfish.cpp:126->blowfish.cpp:25]   --->   Operation 35 'load' 'plaintext_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%left_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %plaintext_load, i8 %plaintext_load_1, i8 %plaintext_load_2, i8 %plaintext_load_3)" [blowfish.cpp:125->blowfish.cpp:25]   --->   Operation 36 'bitconcatenate' 'left_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/2] (2.32ns)   --->   "%plaintext_load_6 = load i8* %plaintext_addr_6, align 1" [blowfish.cpp:126->blowfish.cpp:25]   --->   Operation 37 'load' 'plaintext_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 38 [1/2] (2.32ns)   --->   "%plaintext_load_7 = load i8* %plaintext_addr_7, align 1" [blowfish.cpp:126->blowfish.cpp:25]   --->   Operation 38 'load' 'plaintext_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%right_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %plaintext_load_4, i8 %plaintext_load_5, i8 %plaintext_load_6, i8 %plaintext_load_7)" [blowfish.cpp:126->blowfish.cpp:25]   --->   Operation 39 'bitconcatenate' 'right_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.76ns)   --->   "br label %1" [blowfish.cpp:27]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%left_4 = phi i32 [ %right_3, %0 ], [ %left_7, %2 ]"   --->   Operation 41 'phi' 'left_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%right_4 = phi i32 [ %left_3, %0 ], [ %right, %2 ]"   --->   Operation 42 'phi' 'right_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 43 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.36ns)   --->   "%icmp_ln27 = icmp eq i5 %i_0, -16" [blowfish.cpp:27]   --->   Operation 44 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [blowfish.cpp:27]   --->   Operation 46 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %3, label %2" [blowfish.cpp:27]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %i_0 to i64" [blowfish.cpp:28]   --->   Operation 48 'zext' 'zext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%P_addr_7 = getelementptr [18 x i32]* %P, i64 0, i64 %zext_ln28" [blowfish.cpp:28]   --->   Operation 49 'getelementptr' 'P_addr_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 50 [2/2] (2.32ns)   --->   "%P_load_4 = load i32* %P_addr_7, align 4" [blowfish.cpp:28]   --->   Operation 50 'load' 'P_load_4' <Predicate = (!icmp_ln27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%P_addr_6 = getelementptr [18 x i32]* %P, i64 0, i64 17" [blowfish.cpp:34]   --->   Operation 51 'getelementptr' 'P_addr_6' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 52 [2/2] (2.32ns)   --->   "%P_load_3 = load i32* %P_addr_6, align 4" [blowfish.cpp:34]   --->   Operation 52 'load' 'P_load_3' <Predicate = (icmp_ln27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 6.61>
ST_7 : Operation 53 [1/2] (2.32ns)   --->   "%P_load_4 = load i32* %P_addr_7, align 4" [blowfish.cpp:28]   --->   Operation 53 'load' 'P_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %P_load_4 to i8" [blowfish.cpp:28]   --->   Operation 54 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %right_4 to i24" [blowfish.cpp:28]   --->   Operation 55 'trunc' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %P_load_4 to i24" [blowfish.cpp:28]   --->   Operation 56 'trunc' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %right_4 to i16" [blowfish.cpp:28]   --->   Operation 57 'trunc' 'trunc_ln28_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %P_load_4 to i16" [blowfish.cpp:28]   --->   Operation 58 'trunc' 'trunc_ln28_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.99ns)   --->   "%left_7 = xor i32 %P_load_4, %right_4" [blowfish.cpp:28]   --->   Operation 59 'xor' 'left_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.99ns)   --->   "%xor_ln28_1 = xor i16 %trunc_ln28_5, %trunc_ln28_4" [blowfish.cpp:28]   --->   Operation 60 'xor' 'xor_ln28_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (1.03ns)   --->   "%xor_ln28_2 = xor i24 %trunc_ln28_3, %trunc_ln28_2" [blowfish.cpp:28]   --->   Operation 61 'xor' 'xor_ln28_2' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%a = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %left_7, i32 24, i32 31)" [blowfish.cpp:58->blowfish.cpp:29]   --->   Operation 62 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%b = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln28_2, i32 16, i32 23)" [blowfish.cpp:59->blowfish.cpp:29]   --->   Operation 63 'partselect' 'b' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%c = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln28_1, i32 8, i32 15)" [blowfish.cpp:60->blowfish.cpp:29]   --->   Operation 64 'partselect' 'c' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i8 %a to i64" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 65 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%S_addr = getelementptr [1024 x i32]* %S, i64 0, i64 %zext_ln62" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 66 'getelementptr' 'S_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (3.25ns)   --->   "%S_load = load i32* %S_addr, align 4" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 67 'load' 'S_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 1, i8 %b)" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 68 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%S_addr_6 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 69 'getelementptr' 'S_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (3.25ns)   --->   "%S_load_4 = load i32* %S_addr_6, align 4" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 70 'load' 'S_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %right_4 to i8" [blowfish.cpp:28]   --->   Operation 71 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.99ns)   --->   "%d = xor i8 %trunc_ln28_1, %trunc_ln28" [blowfish.cpp:61->blowfish.cpp:29]   --->   Operation 72 'xor' 'd' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/2] (3.25ns)   --->   "%S_load = load i32* %S_addr, align 4" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 73 'load' 'S_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 74 [1/2] (3.25ns)   --->   "%S_load_4 = load i32* %S_addr_6, align 4" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 74 'load' 'S_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 75 [1/1] (2.55ns)   --->   "%add_ln62 = add i32 %S_load, %S_load_4" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 75 'add' 'add_ln62' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 2, i8 %c)" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 76 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%S_addr_7 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp_6" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 77 'getelementptr' 'S_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (3.25ns)   --->   "%S_load_5 = load i32* %S_addr_7, align 4" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 78 'load' 'S_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 3, i8 %d)" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 79 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%S_addr_8 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp_7" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 80 'getelementptr' 'S_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [2/2] (3.25ns)   --->   "%S_load_6 = load i32* %S_addr_8, align 4" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 81 'load' 'S_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 6.79>
ST_9 : Operation 82 [1/2] (3.25ns)   --->   "%S_load_5 = load i32* %S_addr_7, align 4" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 82 'load' 'S_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_2)   --->   "%xor_ln62 = xor i32 %S_load_5, %add_ln62" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 83 'xor' 'xor_ln62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/2] (3.25ns)   --->   "%S_load_6 = load i32* %S_addr_8, align 4" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 84 'load' 'S_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 85 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln62_2 = add i32 %S_load_6, %xor_ln62" [blowfish.cpp:62->blowfish.cpp:29]   --->   Operation 85 'add' 'add_ln62_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.99ns)   --->   "%right = xor i32 %left_4, %add_ln62_2" [blowfish.cpp:29]   --->   Operation 86 'xor' 'right' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "br label %1" [blowfish.cpp:27]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 5.67>
ST_10 : Operation 88 [1/2] (2.32ns)   --->   "%P_load_3 = load i32* %P_addr_6, align 4" [blowfish.cpp:34]   --->   Operation 88 'load' 'P_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %P_load_3 to i8" [blowfish.cpp:34]   --->   Operation 89 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %left_4 to i24" [blowfish.cpp:34]   --->   Operation 90 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i32 %P_load_3 to i24" [blowfish.cpp:34]   --->   Operation 91 'trunc' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i32 %left_4 to i16" [blowfish.cpp:34]   --->   Operation 92 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i32 %P_load_3 to i16" [blowfish.cpp:34]   --->   Operation 93 'trunc' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.99ns)   --->   "%left = xor i32 %P_load_3, %left_4" [blowfish.cpp:34]   --->   Operation 94 'xor' 'left' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.99ns)   --->   "%xor_ln34_1 = xor i16 %trunc_ln34_5, %trunc_ln34_4" [blowfish.cpp:34]   --->   Operation 95 'xor' 'xor_ln34_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (1.03ns)   --->   "%xor_ln34_2 = xor i24 %trunc_ln34_3, %trunc_ln34_2" [blowfish.cpp:34]   --->   Operation 96 'xor' 'xor_ln34_2' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%ciphertext_addr = getelementptr [8 x i8]* %ciphertext, i64 0, i64 0" [blowfish.cpp:130->blowfish.cpp:35]   --->   Operation 97 'getelementptr' 'ciphertext_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %left, i32 24, i32 31)" [blowfish.cpp:131->blowfish.cpp:35]   --->   Operation 98 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (2.32ns)   --->   "store i8 %trunc_ln2, i8* %ciphertext_addr, align 1" [blowfish.cpp:131->blowfish.cpp:35]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln34_2, i32 16, i32 23)" [blowfish.cpp:132->blowfish.cpp:35]   --->   Operation 100 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%ciphertext_addr_1 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 1" [blowfish.cpp:132->blowfish.cpp:35]   --->   Operation 101 'getelementptr' 'ciphertext_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (2.32ns)   --->   "store i8 %trunc_ln3, i8* %ciphertext_addr_1, align 1" [blowfish.cpp:132->blowfish.cpp:35]   --->   Operation 102 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln34_1, i32 8, i32 15)" [blowfish.cpp:133->blowfish.cpp:35]   --->   Operation 103 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 3.31>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%P_addr = getelementptr [18 x i32]* %P, i64 0, i64 16" [blowfish.cpp:33]   --->   Operation 104 'getelementptr' 'P_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [2/2] (2.32ns)   --->   "%P_load = load i32* %P_addr, align 4" [blowfish.cpp:33]   --->   Operation 105 'load' 'P_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %left_4 to i8" [blowfish.cpp:34]   --->   Operation 106 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%ciphertext_addr_2 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 2" [blowfish.cpp:133->blowfish.cpp:35]   --->   Operation 107 'getelementptr' 'ciphertext_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (2.32ns)   --->   "store i8 %trunc_ln4, i8* %ciphertext_addr_2, align 1" [blowfish.cpp:133->blowfish.cpp:35]   --->   Operation 108 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 109 [1/1] (0.99ns)   --->   "%xor_ln134 = xor i8 %trunc_ln34_1, %trunc_ln34" [blowfish.cpp:134->blowfish.cpp:35]   --->   Operation 109 'xor' 'xor_ln134' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%ciphertext_addr_3 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 3" [blowfish.cpp:134->blowfish.cpp:35]   --->   Operation 110 'getelementptr' 'ciphertext_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (2.32ns)   --->   "store i8 %xor_ln134, i8* %ciphertext_addr_3, align 1" [blowfish.cpp:134->blowfish.cpp:35]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 12 <SV = 8> <Delay = 5.67>
ST_12 : Operation 112 [1/2] (2.32ns)   --->   "%P_load = load i32* %P_addr, align 4" [blowfish.cpp:33]   --->   Operation 112 'load' 'P_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %P_load to i8" [blowfish.cpp:33]   --->   Operation 113 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i32 %right_4 to i8" [blowfish.cpp:33]   --->   Operation 114 'trunc' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = trunc i32 %right_4 to i24" [blowfish.cpp:33]   --->   Operation 115 'trunc' 'trunc_ln33_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln33_3 = trunc i32 %P_load to i24" [blowfish.cpp:33]   --->   Operation 116 'trunc' 'trunc_ln33_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln33_4 = trunc i32 %right_4 to i16" [blowfish.cpp:33]   --->   Operation 117 'trunc' 'trunc_ln33_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln33_5 = trunc i32 %P_load to i16" [blowfish.cpp:33]   --->   Operation 118 'trunc' 'trunc_ln33_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.99ns)   --->   "%right_5 = xor i32 %P_load, %right_4" [blowfish.cpp:33]   --->   Operation 119 'xor' 'right_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.99ns)   --->   "%xor_ln33_1 = xor i16 %trunc_ln33_5, %trunc_ln33_4" [blowfish.cpp:33]   --->   Operation 120 'xor' 'xor_ln33_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (1.03ns)   --->   "%xor_ln33_2 = xor i24 %trunc_ln33_3, %trunc_ln33_2" [blowfish.cpp:33]   --->   Operation 121 'xor' 'xor_ln33_2' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %right_5, i32 24, i32 31)" [blowfish.cpp:135->blowfish.cpp:35]   --->   Operation 122 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%ciphertext_addr_4 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 4" [blowfish.cpp:135->blowfish.cpp:35]   --->   Operation 123 'getelementptr' 'ciphertext_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (2.32ns)   --->   "store i8 %trunc_ln5, i8* %ciphertext_addr_4, align 1" [blowfish.cpp:135->blowfish.cpp:35]   --->   Operation 124 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln33_2, i32 16, i32 23)" [blowfish.cpp:136->blowfish.cpp:35]   --->   Operation 125 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%ciphertext_addr_5 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 5" [blowfish.cpp:136->blowfish.cpp:35]   --->   Operation 126 'getelementptr' 'ciphertext_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (2.32ns)   --->   "store i8 %trunc_ln6, i8* %ciphertext_addr_5, align 1" [blowfish.cpp:136->blowfish.cpp:35]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln33_1, i32 8, i32 15)" [blowfish.cpp:137->blowfish.cpp:35]   --->   Operation 128 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.99ns)   --->   "%xor_ln138 = xor i8 %trunc_ln33_1, %trunc_ln33" [blowfish.cpp:138->blowfish.cpp:35]   --->   Operation 129 'xor' 'xor_ln138' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 2.32>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%ciphertext_addr_6 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 6" [blowfish.cpp:137->blowfish.cpp:35]   --->   Operation 130 'getelementptr' 'ciphertext_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (2.32ns)   --->   "store i8 %trunc_ln7, i8* %ciphertext_addr_6, align 1" [blowfish.cpp:137->blowfish.cpp:35]   --->   Operation 131 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%ciphertext_addr_7 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 7" [blowfish.cpp:138->blowfish.cpp:35]   --->   Operation 132 'getelementptr' 'ciphertext_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (2.32ns)   --->   "store i8 %xor_ln138, i8* %ciphertext_addr_7, align 1" [blowfish.cpp:138->blowfish.cpp:35]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "ret void" [blowfish.cpp:37]   --->   Operation 134 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('plaintext_addr', blowfish.cpp:124->blowfish.cpp:25) [5]  (0 ns)
	'load' operation ('plaintext_load', blowfish.cpp:125->blowfish.cpp:25) on array 'plaintext' [6]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('plaintext_load', blowfish.cpp:125->blowfish.cpp:25) on array 'plaintext' [6]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('plaintext_load_2', blowfish.cpp:125->blowfish.cpp:25) on array 'plaintext' [10]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('plaintext_load_4', blowfish.cpp:126->blowfish.cpp:25) on array 'plaintext' [15]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('plaintext_load_6', blowfish.cpp:126->blowfish.cpp:25) on array 'plaintext' [19]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', blowfish.cpp:27) [27]  (0 ns)
	'getelementptr' operation ('P_addr_7', blowfish.cpp:28) [34]  (0 ns)
	'load' operation ('P_load_4', blowfish.cpp:28) on array 'P' [35]  (2.32 ns)

 <State 7>: 6.61ns
The critical path consists of the following:
	'load' operation ('P_load_4', blowfish.cpp:28) on array 'P' [35]  (2.32 ns)
	'xor' operation ('xor_ln28_2', blowfish.cpp:28) [44]  (1.03 ns)
	'getelementptr' operation ('S_addr_6', blowfish.cpp:62->blowfish.cpp:29) [53]  (0 ns)
	'load' operation ('S_load_4', blowfish.cpp:62->blowfish.cpp:29) on array 'S' [54]  (3.25 ns)

 <State 8>: 5.81ns
The critical path consists of the following:
	'load' operation ('S_load', blowfish.cpp:62->blowfish.cpp:29) on array 'S' [51]  (3.25 ns)
	'add' operation ('add_ln62', blowfish.cpp:62->blowfish.cpp:29) [55]  (2.55 ns)

 <State 9>: 6.8ns
The critical path consists of the following:
	'load' operation ('S_load_5', blowfish.cpp:62->blowfish.cpp:29) on array 'S' [58]  (3.25 ns)
	'xor' operation ('xor_ln62', blowfish.cpp:62->blowfish.cpp:29) [59]  (0 ns)
	'add' operation ('add_ln62_2', blowfish.cpp:62->blowfish.cpp:29) [63]  (2.55 ns)
	'xor' operation ('right', blowfish.cpp:29) [64]  (0.993 ns)

 <State 10>: 5.68ns
The critical path consists of the following:
	'load' operation ('P_load_3', blowfish.cpp:34) on array 'P' [79]  (2.32 ns)
	'xor' operation ('xor_ln34_2', blowfish.cpp:34) [88]  (1.03 ns)
	'store' operation ('store_ln132', blowfish.cpp:132->blowfish.cpp:35) of variable 'trunc_ln3', blowfish.cpp:132->blowfish.cpp:35 on array 'ciphertext' [94]  (2.32 ns)

 <State 11>: 3.31ns
The critical path consists of the following:
	'xor' operation ('xor_ln134', blowfish.cpp:134->blowfish.cpp:35) [98]  (0.99 ns)
	'store' operation ('store_ln134', blowfish.cpp:134->blowfish.cpp:35) of variable 'xor_ln134', blowfish.cpp:134->blowfish.cpp:35 on array 'ciphertext' [100]  (2.32 ns)

 <State 12>: 5.68ns
The critical path consists of the following:
	'load' operation ('P_load', blowfish.cpp:33) on array 'P' [68]  (2.32 ns)
	'xor' operation ('xor_ln33_2', blowfish.cpp:33) [77]  (1.03 ns)
	'store' operation ('store_ln136', blowfish.cpp:136->blowfish.cpp:35) of variable 'trunc_ln6', blowfish.cpp:136->blowfish.cpp:35 on array 'ciphertext' [106]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('ciphertext_addr_6', blowfish.cpp:137->blowfish.cpp:35) [108]  (0 ns)
	'store' operation ('store_ln137', blowfish.cpp:137->blowfish.cpp:35) of variable 'trunc_ln7', blowfish.cpp:137->blowfish.cpp:35 on array 'ciphertext' [109]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
