{"vcs1":{"timestamp_begin":1680527252.050728425, "rt":1.36, "ut":0.27, "st":0.13}}
{"vcselab":{"timestamp_begin":1680527253.440100957, "rt":1.64, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680527255.100302333, "rt":0.82, "ut":0.05, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680527251.772435627}
{"VCS_COMP_START_TIME": 1680527251.772435627}
{"VCS_COMP_END_TIME": 1680527256.750325728}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339120}}
{"stitch_vcselab": {"peak_mem": 239092}}
