<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>FPGA Implementation - Zepto Logic Technologies</title>
  <style>
    body {
      font-family: 'Arial', sans-serif;
      background-color: #f9f9f9;
      color: #333;
      margin: 0;
      padding: 0;
    }
    header {
      background-color: #003087;
      color: #fff;
      padding: 1.5rem 2rem;
      text-align: center;
    }
    header h1 {
      margin: 0;
      font-size: 2rem;
    }
    .container {
      max-width: 1000px;
      margin: 2rem auto;
      background: #fff;
      padding: 2rem;
      border-radius: 10px;
      box-shadow: 0 4px 8px rgba(0,0,0,0.1);
    }
    h2, h3 {
      color: #003087;
    }
    ul {
      margin-left: 1.5rem;
    }
    footer {
      background-color: #003087;
      color: white;
      text-align: center;
      padding: 1rem;
      margin-top: 3rem;
    }
    footer a {
      color: white;
      text-decoration: none;
      margin: 0 0.8rem;
      font-size: 0.9rem;
    }
    footer a:hover {
      color: #ff4d4d;
    }
  </style>
</head>
<body>

  <header>
    <h1>FPGA Implementation</h1>
  </header>

  <div class="container">
    <h2>Course Title: FPGA Implementation</h2>

    <h3>Introduction</h3>
    <p>This course covers the full FPGA implementation flow — from synthesis to place-and-route and bitstream generation. You’ll understand how to go from HDL code to a working design on FPGA hardware.</p>

    <h3>Importance</h3>
    <p>Bridging the gap between code and real hardware is a key skill. Implementation flow knowledge ensures successful design deployment with timing and resource constraints met.</p>

    <h3>Why Choose This Course?</h3>
    <ul>
      <li>Understand synthesis, optimization, mapping, and placement techniques.</li>
      <li>Perform timing analysis, static timing closure, and clock domain handling.</li>
      <li>Learn constraints writing (XDC, SDC) and design rule checks (DRCs).</li>
      <li>Use tools like Vivado or Quartus for practical implementation.</li>
    </ul>

    <h3>Outcomes & Advantages</h3>
    <ul>
      <li>Complete the full FPGA design cycle.</li>
      <li>Debug timing violations and resource overuse.</li>
      <li>Deploy bitstreams onto actual boards.</li>
      <li>Essential for production-grade FPGA development.</li>
    </ul>

    <h3>Duration</h3>
    <p><strong>4 weeks</strong></p>

    <h3>Includes</h3>
    <p>Tool-based labs, timing exercises, and real hardware implementation.</p>
  </div>

  <footer>
    <p>© 2025 Zepto Logic Technologies. All rights reserved. | 
      <a href="#privacy">Privacy Policy</a> | 
      <a href="#refund">Refund Policy</a> | 
      <a href="#terms">Terms & Conditions</a>
    </p>
  </footer>

</body>
</html>
