--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jun 20 16:07:31 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     media
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            129 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.452ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             media_temp_i0_i0  (from clk_c +)
   Destination:    FD1P3AX    D              media_temp_i0_i7  (to clk_c +)

   Delay:                   4.723ns  (27.2% logic, 72.8% route), 6 logic levels.

 Constraint Details:

      4.723ns data_path media_temp_i0_i0 to media_temp_i0_i7 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.452ns

 Path Details: media_temp_i0_i0 to media_temp_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              media_temp_i0_i0 (from clk_c)
Route         3   e 1.339                                  media_temp[0]
A1_TO_FCO   ---     0.329           B[2] to COUT           _add_1_add_4_2
Route         1   e 0.020                                  n378
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_4
Route         1   e 0.020                                  n379
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_6
Route         1   e 0.020                                  n380
FCI_TO_F    ---     0.322            CIN to S[2]           _add_1_add_4_8
Route         1   e 1.020                                  n20
LUT4        ---     0.166              A to Z              select_125_Select_7_i7_4_lut
Route         1   e 1.020                                  n296
                  --------
                    4.723  (27.2% logic, 72.8% route), 6 logic levels.


Passed:  The following path meets requirements by 0.452ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             media_temp_i0_i0  (from clk_c +)
   Destination:    FD1P3AX    D              media_temp_i0_i6  (to clk_c +)

   Delay:                   4.723ns  (27.2% logic, 72.8% route), 6 logic levels.

 Constraint Details:

      4.723ns data_path media_temp_i0_i0 to media_temp_i0_i6 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.452ns

 Path Details: media_temp_i0_i0 to media_temp_i0_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              media_temp_i0_i0 (from clk_c)
Route         3   e 1.339                                  media_temp[0]
A1_TO_FCO   ---     0.329           B[2] to COUT           _add_1_add_4_2
Route         1   e 0.020                                  n378
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_4
Route         1   e 0.020                                  n379
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_6
Route         1   e 0.020                                  n380
FCI_TO_F    ---     0.322            CIN to S[2]           _add_1_add_4_8
Route         1   e 1.020                                  n23
LUT4        ---     0.166              A to Z              select_125_Select_6_i7_4_lut
Route         1   e 1.020                                  n297
                  --------
                    4.723  (27.2% logic, 72.8% route), 6 logic levels.


Passed:  The following path meets requirements by 0.523ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             media_temp_i0_i0  (from clk_c +)
   Destination:    FD1P3AX    D              media_temp_i0_i4  (to clk_c +)

   Delay:                   4.652ns  (26.5% logic, 73.5% route), 5 logic levels.

 Constraint Details:

      4.652ns data_path media_temp_i0_i0 to media_temp_i0_i4 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.523ns

 Path Details: media_temp_i0_i0 to media_temp_i0_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              media_temp_i0_i0 (from clk_c)
Route         3   e 1.339                                  media_temp[0]
A1_TO_FCO   ---     0.329           B[2] to COUT           _add_1_add_4_2
Route         1   e 0.020                                  n378
FCI_TO_FCO  ---     0.051            CIN to COUT           _add_1_add_4_4
Route         1   e 0.020                                  n379
FCI_TO_F    ---     0.322            CIN to S[2]           _add_1_add_4_6
Route         1   e 1.020                                  n29
LUT4        ---     0.166              B to Z              i1_3_lut_adj_1
Route         1   e 1.020                                  n392
                  --------
                    4.652  (26.5% logic, 73.5% route), 5 logic levels.

Report: 4.548 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     4.548 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  129 paths, 47 nets, and 132 connections (77.2% coverage)


Peak memory: 93020160 bytes, TRCE: 192512 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
