$date
	Tue Feb 17 20:49:31 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_DataMemory $end
$var wire 64 ! read_data [63:0] $end
$var reg 1 " MemRead $end
$var reg 1 # MemWrite $end
$var reg 10 $ address [9:0] $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 64 ' write_data [63:0] $end
$scope module uut $end
$var wire 1 " MemRead $end
$var wire 1 # MemWrite $end
$var wire 10 ( address [9:0] $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 64 ) write_data [63:0] $end
$var reg 64 * read_data [63:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$scope task save_memory_to_file $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
b0 *
b0 )
b0 (
b0 '
1&
0%
b0 $
0#
0"
b0 !
$end
#5000
b10000000000 +
1%
#10000
0%
0&
#15000
1%
#20000
0%
1#
b1000100100010001100110100010001010101011001100111011110001000 '
b1000100100010001100110100010001010101011001100111011110001000 )
#25000
1%
#30000
0%
0#
#35000
1%
#40000
b1000100100010001100110100010001010101011001100111011110001000 !
b1000100100010001100110100010001010101011001100111011110001000 *
0%
1"
#45000
b0 !
b0 *
1%
0"
#50000
0%
#55000
1%
#60000
0%
#65000
1%
#70000
0%
#75000
1%
#80000
0%
#85000
1%
#90000
0%
#95000
1%
