{"vcs1":{"timestamp_begin":1682278656.719259963, "rt":1.00, "ut":0.25, "st":0.13}}
{"vcselab":{"timestamp_begin":1682278657.784454460, "rt":1.26, "ut":0.23, "st":0.24}}
{"link":{"timestamp_begin":1682278659.101098338, "rt":1.73, "ut":0.07, "st":1.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682278656.431306094}
{"VCS_COMP_START_TIME": 1682278656.431306094}
{"VCS_COMP_END_TIME": 1682278661.627586516}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340784}}
{"stitch_vcselab": {"peak_mem": 238988}}
