<?xml version="1.0" encoding="UTF-8"?>
<module id="dthe" HW_revision="">
    <register id="SHA_IM" width="32" offset="0x810" description="">
    </register>
    <register id="SHA_RIS" width="32" offset="0x814" description="">
    </register>
    <register id="SHA_MIS" width="32" offset="0x818" description="">
    </register>
    <register id="SHA_IC" width="32" offset="0x81C" description="">
    </register>
    <register id="AES_IM" width="32" offset="0x820" description="">
    </register>
    <register id="AES_RIS" width="32" offset="0x824" description="">
    </register>
    <register id="AES_MIS" width="32" offset="0x828" description="">
    </register>
    <register id="AES_IC" width="32" offset="0x82C" description="">
    </register>
    <register id="DES_IM" width="32" offset="0x830" description="">
    </register>
    <register id="DES_RIS" width="32" offset="0x834" description="">
    </register>
    <register id="DES_MIS" width="32" offset="0x838" description="">
    </register>
    <register id="DES_IC" width="32" offset="0x83C" description="">
    </register>
    <register id="EIP_CGCFG" width="32" offset="0xA00" description="">
    </register>
    <register id="EIP_CGREQ" width="32" offset="0xA04" description="">
    </register>
    <register id="CRC_CTRL" width="32" offset="0xC00" description="">
        <bitfield id="INIT" description="Initialize the CRC 00  use SEED register context as starting value 10  all zero? 11  all one? This is self clearing. With first write to data register this value clears to zero and remain zero for rest of the operation unless written again" begin="14" end="13" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="ENDIAN" description="Endian control [0]  swap byte in half-word [1]  swap half word" begin="5" end="4" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="TYPE" description="Type of operation 0000  polynomial 0x8005 0001  polynomial 0x1021 0010  polynomial 0x4C11DB7 0011  polynomial 0x1EDC6F41 1000  TCP checksum TYPE in DTHE_S_CRC_CTRL &amp; DTHE_S_CRC_CTRL should be exclusive" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="CRC_SEED" width="32" offset="0xC10" description="">
    </register>
    <register id="CRC_DIN" width="32" offset="0xC14" description="">
    </register>
    <register id="CRC_RSLT_PP" width="32" offset="0xC18" description="">
    </register>
    <register id="RAND_KEY0" width="32" offset="0xF00" description="">
    </register>
    <register id="RAND_KEY1" width="32" offset="0xF04" description="">
    </register>
    <register id="RAND_KEY2" width="32" offset="0xF08" description="">
    </register>
    <register id="RAND_KEY3" width="32" offset="0xF0C" description="">
    </register>
</module>
