module alu (
	aluk,
	a,
	b,
	out
);

input [1:0] aluk;
input [15:0] a;
input [15:0] b;
output [15:0] out;

if (aluk == 0) begin
	assign out <= (a + b);
end else if (aluk == 1) begin
	assign out <= (a & b);
end else if (aluk == 2) begin
	assign out <= (a ^ b);
end else if (aluk == 3) begin
	assign out <= a;
end

endmodule

