TimeQuest Timing Analyzer report for Register_Merging
Thu May 11 09:28:36 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Hold: 'CLK'
 13. Slow Model Minimum Pulse Width: 'CLK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Output Enable Times
 19. Minimum Output Enable Times
 20. Output Disable Times
 21. Minimum Output Disable Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'CLK'
 28. Fast Model Hold: 'CLK'
 29. Fast Model Minimum Pulse Width: 'CLK'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Multicorner Timing Analysis Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Register_Merging                                                  ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 138.14 MHz ; 138.14 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -6.239 ; -134.217      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.380 ; -27.380               ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.239 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.275      ;
; -6.207 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.245      ;
; -6.169 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 7.177      ;
; -6.165 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.201      ;
; -6.133 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.171      ;
; -6.095 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 7.103      ;
; -6.072 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.027     ; 7.081      ;
; -6.072 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.027     ; 7.081      ;
; -6.069 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.105      ;
; -6.055 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.091      ;
; -6.037 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 7.075      ;
; -5.999 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 7.007      ;
; -5.998 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.027     ; 7.007      ;
; -5.998 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.027     ; 7.007      ;
; -5.981 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 7.017      ;
; -5.911 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.947      ;
; -5.908 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.916      ;
; -5.903 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.911      ;
; -5.902 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.027     ; 6.911      ;
; -5.902 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.027     ; 6.911      ;
; -5.898 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.934      ;
; -5.885 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.921      ;
; -5.869 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.876      ;
; -5.857 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.864      ;
; -5.837 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.873      ;
; -5.834 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.842      ;
; -5.829 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.837      ;
; -5.824 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.860      ;
; -5.799 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.029      ; 6.864      ;
; -5.795 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.802      ;
; -5.783 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.790      ;
; -5.771 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.778      ;
; -5.767 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.031      ; 6.834      ;
; -5.741 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.777      ;
; -5.740 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.029      ; 6.805      ;
; -5.739 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 1.000        ; -0.001     ; 6.774      ;
; -5.739 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 1.000        ; -0.001     ; 6.774      ;
; -5.738 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.746      ;
; -5.733 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.741      ;
; -5.732 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 1.000        ; -0.001     ; 6.767      ;
; -5.729 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.766      ;
; -5.728 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.764      ;
; -5.699 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.706      ;
; -5.697 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.704      ;
; -5.696 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.732      ;
; -5.687 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.694      ;
; -5.665 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 1.000        ; -0.001     ; 6.700      ;
; -5.665 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 1.000        ; -0.001     ; 6.700      ;
; -5.664 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 6.702      ;
; -5.658 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 1.000        ; -0.001     ; 6.693      ;
; -5.632 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 6.670      ;
; -5.632 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 6.670      ;
; -5.626 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.634      ;
; -5.616 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 1.000        ; -0.026     ; 6.626      ;
; -5.615 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 1.000        ; 0.029      ; 6.680      ;
; -5.601 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.608      ;
; -5.573 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 6.611      ;
; -5.573 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 6.611      ;
; -5.569 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 1.000        ; -0.001     ; 6.604      ;
; -5.569 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 1.000        ; -0.001     ; 6.604      ;
; -5.562 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 1.000        ; -0.001     ; 6.597      ;
; -5.556 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 1.000        ; 0.029      ; 6.621      ;
; -5.550 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.030      ; 6.616      ;
; -5.542 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 1.000        ; -0.026     ; 6.552      ;
; -5.532 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.029      ; 6.597      ;
; -5.529 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.027     ; 6.538      ;
; -5.529 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.027     ; 6.538      ;
; -5.513 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.520      ;
; -5.512 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.548      ;
; -5.512 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.548      ;
; -5.471 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; 0.029      ; 6.536      ;
; -5.470 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.031      ; 6.537      ;
; -5.468 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.505      ;
; -5.463 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.500      ;
; -5.458 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 1.000        ; 0.029      ; 6.523      ;
; -5.446 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 1.000        ; -0.026     ; 6.456      ;
; -5.439 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.446      ;
; -5.435 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 6.473      ;
; -5.432 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.469      ;
; -5.429 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.465      ;
; -5.417 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.453      ;
; -5.412 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; 0.029      ; 6.477      ;
; -5.399 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 1.000        ; 0.029      ; 6.464      ;
; -5.397 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.405      ;
; -5.391 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.031      ; 6.458      ;
; -5.370 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.406      ;
; -5.368 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.404      ;
; -5.365 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.373      ;
; -5.365 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 6.403      ;
; -5.365 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 6.403      ;
; -5.360 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.368      ;
; -5.358 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.394      ;
; -5.355 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.391      ;
; -5.353 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; 0.001      ; 6.390      ;
; -5.348 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 1.000        ; 0.029      ; 6.413      ;
; -5.343 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.379      ;
; -5.343 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.350      ;
; -5.331 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 6.367      ;
; -5.330 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.337      ;
; -5.326 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.333      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.763 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.029      ;
; 0.914 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.180      ;
; 0.922 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.188      ;
; 1.003 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.269      ;
; 1.063 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.329      ;
; 1.203 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.469      ;
; 1.221 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.487      ;
; 1.274 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.540      ;
; 1.277 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.543      ;
; 1.332 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.598      ;
; 1.343 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.609      ;
; 1.439 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.705      ;
; 1.476 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.742      ;
; 1.506 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.772      ;
; 1.513 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.780      ;
; 1.544 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 1.781      ;
; 1.559 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 0.000        ; -0.026     ; 1.799      ;
; 1.605 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.871      ;
; 1.618 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.884      ;
; 1.631 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.897      ;
; 1.635 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.900      ;
; 1.706 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.971      ;
; 1.714 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 0.000        ; -0.026     ; 1.954      ;
; 1.745 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.013      ;
; 1.799 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 0.000        ; -0.026     ; 2.039      ;
; 1.818 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.055      ;
; 1.863 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; -0.028     ; 2.101      ;
; 1.882 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.148      ;
; 1.930 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.196      ;
; 1.957 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.028     ; 2.195      ;
; 1.964 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 0.000        ; -0.031     ; 2.199      ;
; 1.983 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.250      ;
; 2.015 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.280      ;
; 2.015 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.280      ;
; 2.015 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.280      ;
; 2.016 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.282      ;
; 2.019 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.285      ;
; 2.019 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.285      ;
; 2.034 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.299      ;
; 2.034 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.302      ;
; 2.038 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.303      ;
; 2.046 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; -0.028     ; 2.284      ;
; 2.063 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 0.000        ; 0.028      ; 2.357      ;
; 2.112 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.377      ;
; 2.137 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.403      ;
; 2.151 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.418      ;
; 2.170 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; -0.028     ; 2.408      ;
; 2.174 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.441      ;
; 2.183 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; -0.028     ; 2.421      ;
; 2.185 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 0.000        ; 0.028      ; 2.479      ;
; 2.205 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.442      ;
; 2.205 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.442      ;
; 2.210 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.476      ;
; 2.214 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.479      ;
; 2.218 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; -0.028     ; 2.456      ;
; 2.224 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.461      ;
; 2.225 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 0.000        ; -0.028     ; 2.463      ;
; 2.266 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.532      ;
; 2.266 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.532      ;
; 2.266 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.532      ;
; 2.266 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.532      ;
; 2.268 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.505      ;
; 2.268 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.505      ;
; 2.278 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 0.000        ; -0.027     ; 2.517      ;
; 2.280 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.545      ;
; 2.282 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 0.000        ; -0.028     ; 2.520      ;
; 2.286 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.552      ;
; 2.300 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.537      ;
; 2.305 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 0.000        ; -0.025     ; 2.546      ;
; 2.337 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.602      ;
; 2.338 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.603      ;
; 2.340 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; 0.028      ; 2.634      ;
; 2.355 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.621      ;
; 2.359 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.625      ;
; 2.364 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.630      ;
; 2.365 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.602      ;
; 2.366 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 0.000        ; -0.028     ; 2.604      ;
; 2.367 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 0.000        ; -0.028     ; 2.605      ;
; 2.368 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.605      ;
; 2.368 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.605      ;
; 2.402 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; -0.028     ; 2.640      ;
; 2.411 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.648      ;
; 2.412 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.649      ;
; 2.436 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.673      ;
; 2.436 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.673      ;
; 2.454 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 0.000        ; -0.028     ; 2.692      ;
; 2.457 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; -0.028     ; 2.695      ;
; 2.459 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.724      ;
; 2.462 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 0.000        ; -0.001     ; 2.727      ;
; 2.469 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.735      ;
; 2.475 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 0.000        ; -0.026     ; 2.715      ;
; 2.475 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 0.000        ; -0.026     ; 2.715      ;
; 2.478 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.746      ;
; 2.495 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.761      ;
; 2.498 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 0.000        ; 0.025      ; 2.789      ;
; 2.507 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; -0.029     ; 2.744      ;
; 2.512 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.028     ; 2.750      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst1|inst2|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst1|inst2|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst1|inst3|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst1|inst3|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst1|inst4|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst1|inst4|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst1|inst5|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst1|inst5|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst1|inst6|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst1|inst6|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst1|inst7|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst1|inst7|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst1|inst|inst5|clk                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst1|inst|inst5|clk                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst2|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst2|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst3|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst3|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst4|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst4|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst5|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst5|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst6|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst6|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst7|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst7|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst8|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst8|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst|inst5|clk                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst|inst5|clk                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst5|inst10|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst5|inst10|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst5|inst11|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst5|inst11|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst5|inst12|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst5|inst12|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst5|inst13|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst5|inst13|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst5|inst14|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst5|inst14|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst5|inst15|clk                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; I1[*]     ; CLK        ; 5.793  ; 5.793  ; Rise       ; CLK             ;
;  I1[0]    ; CLK        ; 5.499  ; 5.499  ; Rise       ; CLK             ;
;  I1[1]    ; CLK        ; 4.859  ; 4.859  ; Rise       ; CLK             ;
;  I1[2]    ; CLK        ; 5.304  ; 5.304  ; Rise       ; CLK             ;
;  I1[3]    ; CLK        ; 5.793  ; 5.793  ; Rise       ; CLK             ;
;  I1[4]    ; CLK        ; 5.072  ; 5.072  ; Rise       ; CLK             ;
;  I1[5]    ; CLK        ; 4.819  ; 4.819  ; Rise       ; CLK             ;
;  I1[6]    ; CLK        ; 4.673  ; 4.673  ; Rise       ; CLK             ;
;  I1[7]    ; CLK        ; -0.170 ; -0.170 ; Rise       ; CLK             ;
; I2[*]     ; CLK        ; 5.399  ; 5.399  ; Rise       ; CLK             ;
;  I2[0]    ; CLK        ; 5.399  ; 5.399  ; Rise       ; CLK             ;
;  I2[1]    ; CLK        ; 4.355  ; 4.355  ; Rise       ; CLK             ;
;  I2[2]    ; CLK        ; 4.498  ; 4.498  ; Rise       ; CLK             ;
;  I2[3]    ; CLK        ; 5.025  ; 5.025  ; Rise       ; CLK             ;
;  I2[4]    ; CLK        ; 4.606  ; 4.606  ; Rise       ; CLK             ;
;  I2[5]    ; CLK        ; 3.875  ; 3.875  ; Rise       ; CLK             ;
;  I2[6]    ; CLK        ; 3.894  ; 3.894  ; Rise       ; CLK             ;
;  I2[7]    ; CLK        ; 4.072  ; 4.072  ; Rise       ; CLK             ;
; START     ; CLK        ; -0.831 ; -0.831 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; I1[*]     ; CLK        ; 0.400  ; 0.400  ; Rise       ; CLK             ;
;  I1[0]    ; CLK        ; -5.129 ; -5.129 ; Rise       ; CLK             ;
;  I1[1]    ; CLK        ; -3.678 ; -3.678 ; Rise       ; CLK             ;
;  I1[2]    ; CLK        ; -4.369 ; -4.369 ; Rise       ; CLK             ;
;  I1[3]    ; CLK        ; -4.837 ; -4.837 ; Rise       ; CLK             ;
;  I1[4]    ; CLK        ; -4.842 ; -4.842 ; Rise       ; CLK             ;
;  I1[5]    ; CLK        ; -4.050 ; -4.050 ; Rise       ; CLK             ;
;  I1[6]    ; CLK        ; -3.903 ; -3.903 ; Rise       ; CLK             ;
;  I1[7]    ; CLK        ; 0.400  ; 0.400  ; Rise       ; CLK             ;
; I2[*]     ; CLK        ; -3.645 ; -3.645 ; Rise       ; CLK             ;
;  I2[0]    ; CLK        ; -5.169 ; -5.169 ; Rise       ; CLK             ;
;  I2[1]    ; CLK        ; -4.125 ; -4.125 ; Rise       ; CLK             ;
;  I2[2]    ; CLK        ; -3.861 ; -3.861 ; Rise       ; CLK             ;
;  I2[3]    ; CLK        ; -4.222 ; -4.222 ; Rise       ; CLK             ;
;  I2[4]    ; CLK        ; -4.376 ; -4.376 ; Rise       ; CLK             ;
;  I2[5]    ; CLK        ; -3.645 ; -3.645 ; Rise       ; CLK             ;
;  I2[6]    ; CLK        ; -3.664 ; -3.664 ; Rise       ; CLK             ;
;  I2[7]    ; CLK        ; -3.842 ; -3.842 ; Rise       ; CLK             ;
; START     ; CLK        ; 1.061  ; 1.061  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DONE      ; CLK        ; 8.233 ; 8.233 ; Rise       ; CLK             ;
; OUT[*]    ; CLK        ; 9.064 ; 9.064 ; Rise       ; CLK             ;
;  OUT[0]   ; CLK        ; 8.118 ; 8.118 ; Rise       ; CLK             ;
;  OUT[1]   ; CLK        ; 8.842 ; 8.842 ; Rise       ; CLK             ;
;  OUT[2]   ; CLK        ; 8.333 ; 8.333 ; Rise       ; CLK             ;
;  OUT[3]   ; CLK        ; 9.064 ; 9.064 ; Rise       ; CLK             ;
;  OUT[4]   ; CLK        ; 8.379 ; 8.379 ; Rise       ; CLK             ;
;  OUT[5]   ; CLK        ; 8.842 ; 8.842 ; Rise       ; CLK             ;
;  OUT[6]   ; CLK        ; 8.865 ; 8.865 ; Rise       ; CLK             ;
;  OUT[7]   ; CLK        ; 8.097 ; 8.097 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DONE      ; CLK        ; 7.584 ; 7.584 ; Rise       ; CLK             ;
; OUT[*]    ; CLK        ; 6.920 ; 6.920 ; Rise       ; CLK             ;
;  OUT[0]   ; CLK        ; 6.944 ; 6.944 ; Rise       ; CLK             ;
;  OUT[1]   ; CLK        ; 7.661 ; 7.661 ; Rise       ; CLK             ;
;  OUT[2]   ; CLK        ; 6.963 ; 6.963 ; Rise       ; CLK             ;
;  OUT[3]   ; CLK        ; 7.690 ; 7.690 ; Rise       ; CLK             ;
;  OUT[4]   ; CLK        ; 7.700 ; 7.700 ; Rise       ; CLK             ;
;  OUT[5]   ; CLK        ; 6.920 ; 6.920 ; Rise       ; CLK             ;
;  OUT[6]   ; CLK        ; 6.943 ; 6.943 ; Rise       ; CLK             ;
;  OUT[7]   ; CLK        ; 7.266 ; 7.266 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; OUT[*]    ; CLK        ; 8.164 ;      ; Rise       ; CLK             ;
;  OUT[0]   ; CLK        ; 8.191 ;      ; Rise       ; CLK             ;
;  OUT[1]   ; CLK        ; 8.858 ;      ; Rise       ; CLK             ;
;  OUT[2]   ; CLK        ; 8.855 ;      ; Rise       ; CLK             ;
;  OUT[3]   ; CLK        ; 8.878 ;      ; Rise       ; CLK             ;
;  OUT[4]   ; CLK        ; 8.855 ;      ; Rise       ; CLK             ;
;  OUT[5]   ; CLK        ; 8.164 ;      ; Rise       ; CLK             ;
;  OUT[6]   ; CLK        ; 8.164 ;      ; Rise       ; CLK             ;
;  OUT[7]   ; CLK        ; 8.878 ;      ; Rise       ; CLK             ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; OUT[*]    ; CLK        ; 7.515 ;      ; Rise       ; CLK             ;
;  OUT[0]   ; CLK        ; 7.542 ;      ; Rise       ; CLK             ;
;  OUT[1]   ; CLK        ; 8.209 ;      ; Rise       ; CLK             ;
;  OUT[2]   ; CLK        ; 8.206 ;      ; Rise       ; CLK             ;
;  OUT[3]   ; CLK        ; 8.229 ;      ; Rise       ; CLK             ;
;  OUT[4]   ; CLK        ; 8.206 ;      ; Rise       ; CLK             ;
;  OUT[5]   ; CLK        ; 7.515 ;      ; Rise       ; CLK             ;
;  OUT[6]   ; CLK        ; 7.515 ;      ; Rise       ; CLK             ;
;  OUT[7]   ; CLK        ; 8.229 ;      ; Rise       ; CLK             ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; OUT[*]    ; CLK        ; 8.164     ;           ; Rise       ; CLK             ;
;  OUT[0]   ; CLK        ; 8.191     ;           ; Rise       ; CLK             ;
;  OUT[1]   ; CLK        ; 8.858     ;           ; Rise       ; CLK             ;
;  OUT[2]   ; CLK        ; 8.855     ;           ; Rise       ; CLK             ;
;  OUT[3]   ; CLK        ; 8.878     ;           ; Rise       ; CLK             ;
;  OUT[4]   ; CLK        ; 8.855     ;           ; Rise       ; CLK             ;
;  OUT[5]   ; CLK        ; 8.164     ;           ; Rise       ; CLK             ;
;  OUT[6]   ; CLK        ; 8.164     ;           ; Rise       ; CLK             ;
;  OUT[7]   ; CLK        ; 8.878     ;           ; Rise       ; CLK             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; OUT[*]    ; CLK        ; 7.515     ;           ; Rise       ; CLK             ;
;  OUT[0]   ; CLK        ; 7.542     ;           ; Rise       ; CLK             ;
;  OUT[1]   ; CLK        ; 8.209     ;           ; Rise       ; CLK             ;
;  OUT[2]   ; CLK        ; 8.206     ;           ; Rise       ; CLK             ;
;  OUT[3]   ; CLK        ; 8.229     ;           ; Rise       ; CLK             ;
;  OUT[4]   ; CLK        ; 8.206     ;           ; Rise       ; CLK             ;
;  OUT[5]   ; CLK        ; 7.515     ;           ; Rise       ; CLK             ;
;  OUT[6]   ; CLK        ; 7.515     ;           ; Rise       ; CLK             ;
;  OUT[7]   ; CLK        ; 8.229     ;           ; Rise       ; CLK             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -2.134 ; -43.837       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.380 ; -27.380               ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.134 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.166      ;
; -2.111 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.143      ;
; -2.081 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.115      ;
; -2.072 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.104      ;
; -2.070 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; -0.022     ; 3.080      ;
; -2.058 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.092      ;
; -2.054 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.086      ;
; -2.047 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; -0.022     ; 3.057      ;
; -2.031 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.063      ;
; -2.030 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.022     ; 3.040      ;
; -2.029 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.022     ; 3.039      ;
; -2.019 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 3.053      ;
; -2.008 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; -0.022     ; 3.018      ;
; -2.007 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.022     ; 3.017      ;
; -2.006 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.022     ; 3.016      ;
; -1.992 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.024      ;
; -1.981 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.989      ;
; -1.981 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.013      ;
; -1.980 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.012      ;
; -1.973 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.981      ;
; -1.968 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.978      ;
; -1.967 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.977      ;
; -1.965 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.975      ;
; -1.964 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.974      ;
; -1.964 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.024      ; 3.020      ;
; -1.958 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.966      ;
; -1.958 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.990      ;
; -1.957 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.989      ;
; -1.950 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.958      ;
; -1.942 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.952      ;
; -1.941 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.951      ;
; -1.932 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.024      ; 2.988      ;
; -1.919 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.927      ;
; -1.919 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.927      ;
; -1.919 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.951      ;
; -1.918 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.950      ;
; -1.911 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.026      ; 2.969      ;
; -1.911 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.919      ;
; -1.908 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.940      ;
; -1.903 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.913      ;
; -1.902 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.912      ;
; -1.900 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.934      ;
; -1.896 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.904      ;
; -1.884 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 1.000        ; 0.024      ; 2.940      ;
; -1.880 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.912      ;
; -1.868 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.900      ;
; -1.868 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.900      ;
; -1.863 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.024      ; 2.919      ;
; -1.860 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.894      ;
; -1.859 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.893      ;
; -1.857 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.865      ;
; -1.857 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.889      ;
; -1.855 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.889      ;
; -1.852 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 1.000        ; 0.024      ; 2.908      ;
; -1.845 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.877      ;
; -1.845 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.877      ;
; -1.844 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.854      ;
; -1.832 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 1.000        ; -0.021     ; 2.843      ;
; -1.828 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.860      ;
; -1.828 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.862      ;
; -1.827 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.861      ;
; -1.823 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.024      ; 2.879      ;
; -1.818 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.850      ;
; -1.812 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.844      ;
; -1.811 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.843      ;
; -1.811 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; 0.024      ; 2.867      ;
; -1.810 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 1.000        ; 0.024      ; 2.866      ;
; -1.809 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 1.000        ; -0.021     ; 2.820      ;
; -1.806 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.814      ;
; -1.806 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.838      ;
; -1.806 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.838      ;
; -1.804 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.814      ;
; -1.803 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.813      ;
; -1.803 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.835      ;
; -1.795 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.829      ;
; -1.794 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.828      ;
; -1.783 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 1.000        ; 0.024      ; 2.839      ;
; -1.783 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.791      ;
; -1.781 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.026      ; 2.839      ;
; -1.779 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.811      ;
; -1.779 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.811      ;
; -1.779 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; 0.024      ; 2.835      ;
; -1.778 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 1.000        ; 0.024      ; 2.834      ;
; -1.771 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.803      ;
; -1.770 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.804      ;
; -1.770 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 1.000        ; -0.021     ; 2.781      ;
; -1.763 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.797      ;
; -1.759 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.793      ;
; -1.758 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.792      ;
; -1.757 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 1.000        ; 0.026      ; 2.815      ;
; -1.755 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.763      ;
; -1.755 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.787      ;
; -1.754 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.786      ;
; -1.752 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.762      ;
; -1.749 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.781      ;
; -1.747 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.755      ;
; -1.746 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.780      ;
; -1.744 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.752      ;
; -1.739 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.749      ;
; -1.738 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.748      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.367 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.406 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.558      ;
; 0.458 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.610      ;
; 0.459 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.611      ;
; 0.460 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.612      ;
; 0.528 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.680      ;
; 0.529 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.681      ;
; 0.579 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.581 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.733      ;
; 0.612 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.764      ;
; 0.653 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.676 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.828      ;
; 0.688 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.840      ;
; 0.695 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.849      ;
; 0.705 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.857      ;
; 0.709 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.861      ;
; 0.717 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 0.000        ; -0.021     ; 0.848      ;
; 0.718 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.870      ;
; 0.722 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 0.850      ;
; 0.727 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; -0.002     ; 0.877      ;
; 0.766 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.002     ; 0.916      ;
; 0.784 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 0.000        ; -0.021     ; 0.915      ;
; 0.786 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.940      ;
; 0.816 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 0.000        ; -0.021     ; 0.947      ;
; 0.840 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.992      ;
; 0.843 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 0.971      ;
; 0.846 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 0.974      ;
; 0.864 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.016      ;
; 0.864 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.016      ;
; 0.865 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.017      ;
; 0.871 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 0.999      ;
; 0.888 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.042      ;
; 0.912 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.040      ;
; 0.922 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 0.000        ; -0.026     ; 1.048      ;
; 0.924 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 0.000        ; 0.024      ; 1.100      ;
; 0.924 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.078      ;
; 0.930 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.082      ;
; 0.931 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.083      ;
; 0.932 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.084      ;
; 0.939 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.091      ;
; 0.940 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.092      ;
; 0.944 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.096      ;
; 0.963 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.117      ;
; 0.967 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; -0.002     ; 1.117      ;
; 0.968 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.096      ;
; 0.969 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.097      ;
; 0.970 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.098      ;
; 0.977 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.105      ;
; 0.982 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 0.000        ; 0.024      ; 1.158      ;
; 0.992 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.144      ;
; 0.993 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.121      ;
; 1.004 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 0.000        ; -0.002     ; 1.154      ;
; 1.005 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.157      ;
; 1.005 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.157      ;
; 1.005 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.157      ;
; 1.011 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.139      ;
; 1.011 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; CLK          ; CLK         ; 0.000        ; -0.022     ; 1.141      ;
; 1.014 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; CLK          ; CLK         ; 0.000        ; -0.021     ; 1.145      ;
; 1.024 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.176      ;
; 1.026 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.002     ; 1.176      ;
; 1.033 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.185      ;
; 1.037 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 0.000        ; -0.022     ; 1.167      ;
; 1.037 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.189      ;
; 1.038 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.166      ;
; 1.044 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; 0.022      ; 1.218      ;
; 1.051 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.179      ;
; 1.055 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.183      ;
; 1.056 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.184      ;
; 1.073 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.225      ;
; 1.078 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.230      ;
; 1.081 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 0.000        ; -0.022     ; 1.211      ;
; 1.082 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.210      ;
; 1.085 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 0.000        ; 0.021      ; 1.258      ;
; 1.088 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.216      ;
; 1.088 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.216      ;
; 1.093 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.245      ;
; 1.096 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.224      ;
; 1.099 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 0.000        ; -0.022     ; 1.229      ;
; 1.100 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 0.000        ; -0.022     ; 1.230      ;
; 1.103 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.255      ;
; 1.104 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.256      ;
; 1.110 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.238      ;
; 1.113 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.267      ;
; 1.116 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.270      ;
; 1.118 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.270      ;
; 1.118 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.270      ;
; 1.118 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.270      ;
; 1.118 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.270      ;
; 1.122 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; CLK          ; CLK         ; 0.000        ; 0.024      ; 1.298      ;
; 1.124 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; CLK          ; CLK         ; 0.000        ; -0.022     ; 1.254      ;
; 1.124 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; CLK          ; CLK         ; 0.000        ; -0.022     ; 1.254      ;
; 1.125 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.253      ;
; 1.126 ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; CLK          ; CLK         ; 0.000        ; 0.024      ; 1.302      ;
; 1.127 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.255      ;
; 1.129 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; CLK          ; CLK         ; 0.000        ; -0.022     ; 1.259      ;
; 1.142 ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; CLK          ; CLK         ; 0.000        ; -0.024     ; 1.270      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst1|inst2|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst1|inst2|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst1|inst3|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst1|inst3|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst1|inst4|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst1|inst4|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst1|inst5|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst1|inst5|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst1|inst6|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst1|inst6|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst1|inst7|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst1|inst7|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst1|inst|inst5|clk                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst1|inst|inst5|clk                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst2|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst2|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst3|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst3|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst4|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst4|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst5|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst5|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst6|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst6|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst7|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst7|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst8|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst8|inst5|clk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst4|inst2|inst|inst5|clk                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst4|inst2|inst|inst5|clk                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst5|inst10|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst5|inst10|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst5|inst11|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst5|inst11|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst5|inst12|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst5|inst12|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst5|inst13|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst5|inst13|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst5|inst14|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|inst5|inst14|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|inst5|inst15|clk                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; I1[*]     ; CLK        ; 2.919  ; 2.919  ; Rise       ; CLK             ;
;  I1[0]    ; CLK        ; 2.762  ; 2.762  ; Rise       ; CLK             ;
;  I1[1]    ; CLK        ; 2.494  ; 2.494  ; Rise       ; CLK             ;
;  I1[2]    ; CLK        ; 2.652  ; 2.652  ; Rise       ; CLK             ;
;  I1[3]    ; CLK        ; 2.919  ; 2.919  ; Rise       ; CLK             ;
;  I1[4]    ; CLK        ; 2.564  ; 2.564  ; Rise       ; CLK             ;
;  I1[5]    ; CLK        ; 2.483  ; 2.483  ; Rise       ; CLK             ;
;  I1[6]    ; CLK        ; 2.413  ; 2.413  ; Rise       ; CLK             ;
;  I1[7]    ; CLK        ; -0.387 ; -0.387 ; Rise       ; CLK             ;
; I2[*]     ; CLK        ; 2.686  ; 2.686  ; Rise       ; CLK             ;
;  I2[0]    ; CLK        ; 2.686  ; 2.686  ; Rise       ; CLK             ;
;  I2[1]    ; CLK        ; 2.243  ; 2.243  ; Rise       ; CLK             ;
;  I2[2]    ; CLK        ; 2.311  ; 2.311  ; Rise       ; CLK             ;
;  I2[3]    ; CLK        ; 2.541  ; 2.541  ; Rise       ; CLK             ;
;  I2[4]    ; CLK        ; 2.346  ; 2.346  ; Rise       ; CLK             ;
;  I2[5]    ; CLK        ; 2.017  ; 2.017  ; Rise       ; CLK             ;
;  I2[6]    ; CLK        ; 2.029  ; 2.029  ; Rise       ; CLK             ;
;  I2[7]    ; CLK        ; 2.096  ; 2.096  ; Rise       ; CLK             ;
; START     ; CLK        ; -0.725 ; -0.725 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; I1[*]     ; CLK        ; 0.507  ; 0.507  ; Rise       ; CLK             ;
;  I1[0]    ; CLK        ; -2.580 ; -2.580 ; Rise       ; CLK             ;
;  I1[1]    ; CLK        ; -1.942 ; -1.942 ; Rise       ; CLK             ;
;  I1[2]    ; CLK        ; -2.215 ; -2.215 ; Rise       ; CLK             ;
;  I1[3]    ; CLK        ; -2.471 ; -2.471 ; Rise       ; CLK             ;
;  I1[4]    ; CLK        ; -2.443 ; -2.443 ; Rise       ; CLK             ;
;  I1[5]    ; CLK        ; -2.110 ; -2.110 ; Rise       ; CLK             ;
;  I1[6]    ; CLK        ; -2.039 ; -2.039 ; Rise       ; CLK             ;
;  I1[7]    ; CLK        ; 0.507  ; 0.507  ; Rise       ; CLK             ;
; I2[*]     ; CLK        ; -1.897 ; -1.897 ; Rise       ; CLK             ;
;  I2[0]    ; CLK        ; -2.566 ; -2.566 ; Rise       ; CLK             ;
;  I2[1]    ; CLK        ; -2.123 ; -2.123 ; Rise       ; CLK             ;
;  I2[2]    ; CLK        ; -2.012 ; -2.012 ; Rise       ; CLK             ;
;  I2[3]    ; CLK        ; -2.168 ; -2.168 ; Rise       ; CLK             ;
;  I2[4]    ; CLK        ; -2.226 ; -2.226 ; Rise       ; CLK             ;
;  I2[5]    ; CLK        ; -1.897 ; -1.897 ; Rise       ; CLK             ;
;  I2[6]    ; CLK        ; -1.909 ; -1.909 ; Rise       ; CLK             ;
;  I2[7]    ; CLK        ; -1.976 ; -1.976 ; Rise       ; CLK             ;
; START     ; CLK        ; 0.845  ; 0.845  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DONE      ; CLK        ; 4.539 ; 4.539 ; Rise       ; CLK             ;
; OUT[*]    ; CLK        ; 4.845 ; 4.845 ; Rise       ; CLK             ;
;  OUT[0]   ; CLK        ; 4.442 ; 4.442 ; Rise       ; CLK             ;
;  OUT[1]   ; CLK        ; 4.768 ; 4.768 ; Rise       ; CLK             ;
;  OUT[2]   ; CLK        ; 4.510 ; 4.510 ; Rise       ; CLK             ;
;  OUT[3]   ; CLK        ; 4.845 ; 4.845 ; Rise       ; CLK             ;
;  OUT[4]   ; CLK        ; 4.536 ; 4.536 ; Rise       ; CLK             ;
;  OUT[5]   ; CLK        ; 4.740 ; 4.740 ; Rise       ; CLK             ;
;  OUT[6]   ; CLK        ; 4.758 ; 4.758 ; Rise       ; CLK             ;
;  OUT[7]   ; CLK        ; 4.441 ; 4.441 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DONE      ; CLK        ; 4.233 ; 4.233 ; Rise       ; CLK             ;
; OUT[*]    ; CLK        ; 3.920 ; 3.920 ; Rise       ; CLK             ;
;  OUT[0]   ; CLK        ; 3.955 ; 3.955 ; Rise       ; CLK             ;
;  OUT[1]   ; CLK        ; 4.293 ; 4.293 ; Rise       ; CLK             ;
;  OUT[2]   ; CLK        ; 3.946 ; 3.946 ; Rise       ; CLK             ;
;  OUT[3]   ; CLK        ; 4.277 ; 4.277 ; Rise       ; CLK             ;
;  OUT[4]   ; CLK        ; 4.262 ; 4.262 ; Rise       ; CLK             ;
;  OUT[5]   ; CLK        ; 3.920 ; 3.920 ; Rise       ; CLK             ;
;  OUT[6]   ; CLK        ; 3.934 ; 3.934 ; Rise       ; CLK             ;
;  OUT[7]   ; CLK        ; 4.045 ; 4.045 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; OUT[*]    ; CLK        ; 4.469 ;      ; Rise       ; CLK             ;
;  OUT[0]   ; CLK        ; 4.499 ;      ; Rise       ; CLK             ;
;  OUT[1]   ; CLK        ; 4.768 ;      ; Rise       ; CLK             ;
;  OUT[2]   ; CLK        ; 4.767 ;      ; Rise       ; CLK             ;
;  OUT[3]   ; CLK        ; 4.788 ;      ; Rise       ; CLK             ;
;  OUT[4]   ; CLK        ; 4.767 ;      ; Rise       ; CLK             ;
;  OUT[5]   ; CLK        ; 4.469 ;      ; Rise       ; CLK             ;
;  OUT[6]   ; CLK        ; 4.469 ;      ; Rise       ; CLK             ;
;  OUT[7]   ; CLK        ; 4.788 ;      ; Rise       ; CLK             ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; OUT[*]    ; CLK        ; 4.163 ;      ; Rise       ; CLK             ;
;  OUT[0]   ; CLK        ; 4.193 ;      ; Rise       ; CLK             ;
;  OUT[1]   ; CLK        ; 4.462 ;      ; Rise       ; CLK             ;
;  OUT[2]   ; CLK        ; 4.461 ;      ; Rise       ; CLK             ;
;  OUT[3]   ; CLK        ; 4.482 ;      ; Rise       ; CLK             ;
;  OUT[4]   ; CLK        ; 4.461 ;      ; Rise       ; CLK             ;
;  OUT[5]   ; CLK        ; 4.163 ;      ; Rise       ; CLK             ;
;  OUT[6]   ; CLK        ; 4.163 ;      ; Rise       ; CLK             ;
;  OUT[7]   ; CLK        ; 4.482 ;      ; Rise       ; CLK             ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; OUT[*]    ; CLK        ; 4.469     ;           ; Rise       ; CLK             ;
;  OUT[0]   ; CLK        ; 4.499     ;           ; Rise       ; CLK             ;
;  OUT[1]   ; CLK        ; 4.768     ;           ; Rise       ; CLK             ;
;  OUT[2]   ; CLK        ; 4.767     ;           ; Rise       ; CLK             ;
;  OUT[3]   ; CLK        ; 4.788     ;           ; Rise       ; CLK             ;
;  OUT[4]   ; CLK        ; 4.767     ;           ; Rise       ; CLK             ;
;  OUT[5]   ; CLK        ; 4.469     ;           ; Rise       ; CLK             ;
;  OUT[6]   ; CLK        ; 4.469     ;           ; Rise       ; CLK             ;
;  OUT[7]   ; CLK        ; 4.788     ;           ; Rise       ; CLK             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; OUT[*]    ; CLK        ; 4.163     ;           ; Rise       ; CLK             ;
;  OUT[0]   ; CLK        ; 4.193     ;           ; Rise       ; CLK             ;
;  OUT[1]   ; CLK        ; 4.462     ;           ; Rise       ; CLK             ;
;  OUT[2]   ; CLK        ; 4.461     ;           ; Rise       ; CLK             ;
;  OUT[3]   ; CLK        ; 4.482     ;           ; Rise       ; CLK             ;
;  OUT[4]   ; CLK        ; 4.461     ;           ; Rise       ; CLK             ;
;  OUT[5]   ; CLK        ; 4.163     ;           ; Rise       ; CLK             ;
;  OUT[6]   ; CLK        ; 4.163     ;           ; Rise       ; CLK             ;
;  OUT[7]   ; CLK        ; 4.482     ;           ; Rise       ; CLK             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.239   ; 0.215 ; N/A      ; N/A     ; -1.380              ;
;  CLK             ; -6.239   ; 0.215 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -134.217 ; 0.0   ; 0.0      ; 0.0     ; -27.38              ;
;  CLK             ; -134.217 ; 0.000 ; N/A      ; N/A     ; -27.380             ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; I1[*]     ; CLK        ; 5.793  ; 5.793  ; Rise       ; CLK             ;
;  I1[0]    ; CLK        ; 5.499  ; 5.499  ; Rise       ; CLK             ;
;  I1[1]    ; CLK        ; 4.859  ; 4.859  ; Rise       ; CLK             ;
;  I1[2]    ; CLK        ; 5.304  ; 5.304  ; Rise       ; CLK             ;
;  I1[3]    ; CLK        ; 5.793  ; 5.793  ; Rise       ; CLK             ;
;  I1[4]    ; CLK        ; 5.072  ; 5.072  ; Rise       ; CLK             ;
;  I1[5]    ; CLK        ; 4.819  ; 4.819  ; Rise       ; CLK             ;
;  I1[6]    ; CLK        ; 4.673  ; 4.673  ; Rise       ; CLK             ;
;  I1[7]    ; CLK        ; -0.170 ; -0.170 ; Rise       ; CLK             ;
; I2[*]     ; CLK        ; 5.399  ; 5.399  ; Rise       ; CLK             ;
;  I2[0]    ; CLK        ; 5.399  ; 5.399  ; Rise       ; CLK             ;
;  I2[1]    ; CLK        ; 4.355  ; 4.355  ; Rise       ; CLK             ;
;  I2[2]    ; CLK        ; 4.498  ; 4.498  ; Rise       ; CLK             ;
;  I2[3]    ; CLK        ; 5.025  ; 5.025  ; Rise       ; CLK             ;
;  I2[4]    ; CLK        ; 4.606  ; 4.606  ; Rise       ; CLK             ;
;  I2[5]    ; CLK        ; 3.875  ; 3.875  ; Rise       ; CLK             ;
;  I2[6]    ; CLK        ; 3.894  ; 3.894  ; Rise       ; CLK             ;
;  I2[7]    ; CLK        ; 4.072  ; 4.072  ; Rise       ; CLK             ;
; START     ; CLK        ; -0.725 ; -0.725 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; I1[*]     ; CLK        ; 0.507  ; 0.507  ; Rise       ; CLK             ;
;  I1[0]    ; CLK        ; -2.580 ; -2.580 ; Rise       ; CLK             ;
;  I1[1]    ; CLK        ; -1.942 ; -1.942 ; Rise       ; CLK             ;
;  I1[2]    ; CLK        ; -2.215 ; -2.215 ; Rise       ; CLK             ;
;  I1[3]    ; CLK        ; -2.471 ; -2.471 ; Rise       ; CLK             ;
;  I1[4]    ; CLK        ; -2.443 ; -2.443 ; Rise       ; CLK             ;
;  I1[5]    ; CLK        ; -2.110 ; -2.110 ; Rise       ; CLK             ;
;  I1[6]    ; CLK        ; -2.039 ; -2.039 ; Rise       ; CLK             ;
;  I1[7]    ; CLK        ; 0.507  ; 0.507  ; Rise       ; CLK             ;
; I2[*]     ; CLK        ; -1.897 ; -1.897 ; Rise       ; CLK             ;
;  I2[0]    ; CLK        ; -2.566 ; -2.566 ; Rise       ; CLK             ;
;  I2[1]    ; CLK        ; -2.123 ; -2.123 ; Rise       ; CLK             ;
;  I2[2]    ; CLK        ; -2.012 ; -2.012 ; Rise       ; CLK             ;
;  I2[3]    ; CLK        ; -2.168 ; -2.168 ; Rise       ; CLK             ;
;  I2[4]    ; CLK        ; -2.226 ; -2.226 ; Rise       ; CLK             ;
;  I2[5]    ; CLK        ; -1.897 ; -1.897 ; Rise       ; CLK             ;
;  I2[6]    ; CLK        ; -1.909 ; -1.909 ; Rise       ; CLK             ;
;  I2[7]    ; CLK        ; -1.976 ; -1.976 ; Rise       ; CLK             ;
; START     ; CLK        ; 1.061  ; 1.061  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DONE      ; CLK        ; 8.233 ; 8.233 ; Rise       ; CLK             ;
; OUT[*]    ; CLK        ; 9.064 ; 9.064 ; Rise       ; CLK             ;
;  OUT[0]   ; CLK        ; 8.118 ; 8.118 ; Rise       ; CLK             ;
;  OUT[1]   ; CLK        ; 8.842 ; 8.842 ; Rise       ; CLK             ;
;  OUT[2]   ; CLK        ; 8.333 ; 8.333 ; Rise       ; CLK             ;
;  OUT[3]   ; CLK        ; 9.064 ; 9.064 ; Rise       ; CLK             ;
;  OUT[4]   ; CLK        ; 8.379 ; 8.379 ; Rise       ; CLK             ;
;  OUT[5]   ; CLK        ; 8.842 ; 8.842 ; Rise       ; CLK             ;
;  OUT[6]   ; CLK        ; 8.865 ; 8.865 ; Rise       ; CLK             ;
;  OUT[7]   ; CLK        ; 8.097 ; 8.097 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DONE      ; CLK        ; 4.233 ; 4.233 ; Rise       ; CLK             ;
; OUT[*]    ; CLK        ; 3.920 ; 3.920 ; Rise       ; CLK             ;
;  OUT[0]   ; CLK        ; 3.955 ; 3.955 ; Rise       ; CLK             ;
;  OUT[1]   ; CLK        ; 4.293 ; 4.293 ; Rise       ; CLK             ;
;  OUT[2]   ; CLK        ; 3.946 ; 3.946 ; Rise       ; CLK             ;
;  OUT[3]   ; CLK        ; 4.277 ; 4.277 ; Rise       ; CLK             ;
;  OUT[4]   ; CLK        ; 4.262 ; 4.262 ; Rise       ; CLK             ;
;  OUT[5]   ; CLK        ; 3.920 ; 3.920 ; Rise       ; CLK             ;
;  OUT[6]   ; CLK        ; 3.934 ; 3.934 ; Rise       ; CLK             ;
;  OUT[7]   ; CLK        ; 4.045 ; 4.045 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 5357     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 5357     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 42    ; 42   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 11 09:28:35 2023
Info: Command: quartus_sta Register_Merging -c Register_Merging
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Register_Merging.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.239
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.239      -134.217 CLK 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.134
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.134       -43.837 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4551 megabytes
    Info: Processing ended: Thu May 11 09:28:36 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


