C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\designer\impl1\Controller_Dual_SPI.pdb
Thu Dec 21 10:34:36 2023
EXPORT ACTEL_SLOG_UROW[128] = 3ac8ceccfbe72f1d9f64eb9b68808881

C:\Users\david\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\designer\impl1\Controller_Dual_SPI.pdb
Mon Feb 05 13:46:51 2024
EXPORT ACTEL_SLOG_UROW[128] = 30bacf30fb765d3fb366e9a768808881

C:\Users\david\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\designer\impl1\Controller_Dual_SPI.pdb
Mon Feb 05 13:48:12 2024
EXPORT ACTEL_SLOG_UROW[128] = 80e9cf70fb765d3fb366e9a768808881

