{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683159367054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683159367054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 08:16:06 2023 " "Processing started: Thu May 04 08:16:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683159367054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683159367054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp5 -c exp5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp5 -c exp5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683159367054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1683159367352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp5.v 1 1 " "Found 1 design units, including 1 entities, in source file exp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp5 " "Found entity 1: exp5" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683159367396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683159367396 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_module.v(13) " "Verilog HDL information at key_module.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "key_module.v" "" { Text "C:/Computer_Organization/exp5/key_module.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1683159367399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_module.v 1 1 " "Found 1 design units, including 1 entities, in source file key_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 keymodule " "Found entity 1: keymodule" {  } { { "key_module.v" "" { Text "C:/Computer_Organization/exp5/key_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683159367399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683159367399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_displays.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_displays.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_displays " "Found entity 1: segment_displays" {  } { { "segment_displays.v" "" { Text "C:/Computer_Organization/exp5/segment_displays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683159367401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683159367401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midware1.v 1 1 " "Found 1 design units, including 1 entities, in source file midware1.v" { { "Info" "ISGN_ENTITY_NAME" "1 midware1 " "Found entity 1: midware1" {  } { { "midware1.v" "" { Text "C:/Computer_Organization/exp5/midware1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683159367404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683159367404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp5 " "Elaborating entity \"exp5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1683159367431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp5.v(48) " "Verilog HDL assignment warning at exp5.v(48): truncated value with size 32 to match size of target (8)" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683159367434 "|exp5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp5.v(52) " "Verilog HDL assignment warning at exp5.v(52): truncated value with size 32 to match size of target (8)" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683159367434 "|exp5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp5.v(60) " "Verilog HDL assignment warning at exp5.v(60): truncated value with size 32 to match size of target (8)" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683159367434 "|exp5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keymodule keymodule:km " "Elaborating entity \"keymodule\" for hierarchy \"keymodule:km\"" {  } { { "exp5.v" "km" { Text "C:/Computer_Organization/exp5/exp5.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683159367435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 key_module.v(22) " "Verilog HDL assignment warning at key_module.v(22): truncated value with size 16 to match size of target (8)" {  } { { "key_module.v" "" { Text "C:/Computer_Organization/exp5/key_module.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683159367436 "|exp5|keymodule:km"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_displays segment_displays:sd " "Elaborating entity \"segment_displays\" for hierarchy \"segment_displays:sd\"" {  } { { "exp5.v" "sd" { Text "C:/Computer_Organization/exp5/exp5.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683159367437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_displays.v(9) " "Verilog HDL assignment warning at segment_displays.v(9): truncated value with size 32 to match size of target (3)" {  } { { "segment_displays.v" "" { Text "C:/Computer_Organization/exp5/segment_displays.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683159367438 "|exp5|segment_displays:sd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midware1 midware1:mw1 " "Elaborating entity \"midware1\" for hierarchy \"midware1:mw1\"" {  } { { "exp5.v" "mw1" { Text "C:/Computer_Organization/exp5/exp5.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683159367439 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_out midware1.v(7) " "Verilog HDL Always Construct warning at midware1.v(7): inferring latch(es) for variable \"key_out\", which holds its previous value in one or more paths through the always construct" {  } { { "midware1.v" "" { Text "C:/Computer_Organization/exp5/midware1.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683159367440 "|exp5|midware1:mw1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_out midware1.v(7) " "Inferred latch for \"key_out\" at midware1.v(7)" {  } { { "midware1.v" "" { Text "C:/Computer_Organization/exp5/midware1.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683159367440 "|exp5|midware1:mw1"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "key_out\[0\] Mux7 " "Net \"key_out\[0\]\", which fans out to \"Mux7\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "keymodule:km\|out\[0\] " "Net is fed by \"keymodule:km\|out\[0\]\"" {  } { { "key_module.v" "out\[0\]" { Text "C:/Computer_Organization/exp5/key_module.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683159367524 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "midware1:mw1\|key_out " "Net is fed by \"midware1:mw1\|key_out\"" {  } { { "midware1.v" "key_out" { Text "C:/Computer_Organization/exp5/midware1.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683159367524 ""}  } { { "exp5.v" "key_out\[0\]" { Text "C:/Computer_Organization/exp5/exp5.v" 22 -1 0 } } { "exp5.v" "Mux7" { Text "C:/Computer_Organization/exp5/exp5.v" 45 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1683159367524 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1683159367524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Computer_Organization/exp5/output_files/exp5.map.smsg " "Generated suppressed messages file C:/Computer_Organization/exp5/output_files/exp5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1683159367561 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683159367625 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 04 08:16:07 2023 " "Processing ended: Thu May 04 08:16:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683159367625 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683159367625 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683159367625 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683159367625 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 7 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683159368240 ""}
