// Seed: 3384700539
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout supply0 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_15 ? -1 == id_15 : 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13
);
  output wire id_13;
  input wire _id_12;
  inout wire id_11;
  input wire id_10;
  output uwire id_9;
  input wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_4,
      id_5,
      id_6,
      id_13,
      id_4,
      id_9,
      id_10,
      id_13,
      id_9,
      id_11,
      id_6,
      id_7,
      id_11,
      id_4
  );
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ;
  assign id_37 = id_16;
  assign #id_40 id_40 = id_1;
  wire [-1 'b0 : id_12] id_41;
  assign id_9 = -1;
endmodule
