

================================================================
== Vivado HLS Report for 'conv_1_16_18_s'
================================================================
* Date:           Sun Nov  3 11:23:02 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.854 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   143921|   143921| 1.439 ms | 1.439 ms |  143921|  143921|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |   143920|   143920|      8995|          -|          -|    16|    no    |
        | + Loop 1.1              |     8992|     8992|       562|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |      560|      560|        35|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |       33|       33|        11|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |        9|        9|         3|          -|          -|     3|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.loopexit" [./layer.h:61]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%n_0 = phi i5 [ 0, %0 ], [ %n, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.36ns)   --->   "%icmp_ln61 = icmp eq i5 %n_0, -16" [./layer.h:61]   --->   Operation 12 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%n = add i5 %n_0, 1" [./layer.h:61]   --->   Operation 14 'add' 'n' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %1, label %.preheader92.preheader" [./layer.h:61]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %n_0 to i64" [./layer.h:68]   --->   Operation 16 'zext' 'zext_ln68' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%threshold_conv1_V_ad = getelementptr [16 x i4]* @threshold_conv1_V, i64 0, i64 %zext_ln68" [./layer.h:73]   --->   Operation 17 'getelementptr' 'threshold_conv1_V_ad' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.25ns)   --->   "%threshold_conv1_V_lo = load i4* %threshold_conv1_V_ad, align 1" [./layer.h:73]   --->   Operation 18 'load' 'threshold_conv1_V_lo' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 144> <ROM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [./layer.h:77]   --->   Operation 19 'ret' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln68_12 = zext i5 %n_0 to i8" [./layer.h:68]   --->   Operation 20 'zext' 'zext_ln68_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %n_0, i2 0)" [./layer.h:68]   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln68_13 = zext i7 %tmp to i8" [./layer.h:68]   --->   Operation 22 'zext' 'zext_ln68_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.87ns)   --->   "%sub_ln68 = sub i8 %zext_ln68_13, %zext_ln68_12" [./layer.h:68]   --->   Operation 23 'sub' 'sub_ln68' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i8 %sub_ln68 to i9" [./layer.h:68]   --->   Operation 24 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %n_0, i4 0)" [./layer.h:73]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln895 = zext i9 %tmp_s to i10" [./layer.h:73]   --->   Operation 26 'zext' 'zext_ln895' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%threshold_conv1_V_lo = load i4* %threshold_conv1_V_ad, align 1" [./layer.h:73]   --->   Operation 27 'load' 'threshold_conv1_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 144> <ROM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i4 %threshold_conv1_V_lo to i16" [./layer.h:62]   --->   Operation 28 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader92" [./layer.h:62]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%x_0 = phi i5 [ 0, %.preheader92.preheader ], [ %x, %.preheader92.loopexit ]"   --->   Operation 30 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.36ns)   --->   "%icmp_ln62 = icmp eq i5 %x_0, -16" [./layer.h:62]   --->   Operation 31 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 32 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.78ns)   --->   "%x = add i5 %x_0, 1" [./layer.h:62]   --->   Operation 33 'add' 'x' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %.loopexit.loopexit, label %.preheader91.preheader" [./layer.h:62]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i5 %x_0 to i14" [./layer.h:63]   --->   Operation 35 'zext' 'zext_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader91" [./layer.h:63]   --->   Operation 36 'br' <Predicate = (!icmp_ln62)> <Delay = 1.76>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 37 'br' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.78>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%y_0 = phi i5 [ %y, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader91.preheader ]"   --->   Operation 38 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.36ns)   --->   "%icmp_ln63 = icmp eq i5 %y_0, -16" [./layer.h:63]   --->   Operation 39 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 40 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.78ns)   --->   "%y = add i5 %y_0, 1" [./layer.h:63]   --->   Operation 41 'add' 'y' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %.preheader92.loopexit, label %.preheader90.preheader" [./layer.h:63]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader90" [./layer.h:65]   --->   Operation 43 'br' <Predicate = (!icmp_ln63)> <Delay = 1.76>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader92"   --->   Operation 44 'br' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.76>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%p_014_0 = phi i16 [ %p_014_1, %.preheader90.loopexit ], [ 0, %.preheader90.preheader ]" [./layer.h:68]   --->   Operation 45 'phi' 'p_014_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ %c, %.preheader90.loopexit ], [ 0, %.preheader90.preheader ]"   --->   Operation 46 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i2 %c_0 to i5" [./layer.h:65]   --->   Operation 47 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.95ns)   --->   "%icmp_ln65 = icmp eq i2 %c_0, -1" [./layer.h:65]   --->   Operation 48 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 49 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.56ns)   --->   "%c = add i2 %c_0, 1" [./layer.h:65]   --->   Operation 50 'add' 'c' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %.preheader89.preheader" [./layer.h:65]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.78ns)   --->   "%add_ln68 = add i5 %zext_ln65, %x_0" [./layer.h:68]   --->   Operation 52 'add' 'add_ln68' <Predicate = (!icmp_ln65)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln68_14 = zext i5 %add_ln68 to i10" [./layer.h:68]   --->   Operation 53 'zext' 'zext_ln68_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i2 %c_0 to i9" [./layer.h:66]   --->   Operation 54 'zext' 'zext_ln66_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader89" [./layer.h:66]   --->   Operation 55 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node accum_V)   --->   "%shl_ln1503 = shl i16 %p_014_0, 1" [./layer.h:72]   --->   Operation 56 'shl' 'shl_ln1503' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (2.07ns) (out node of the LUT)   --->   "%accum_V = add i16 -9, %shl_ln1503" [./layer.h:72]   --->   Operation 57 'add' 'accum_V' <Predicate = (icmp_ln65)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (2.42ns)   --->   "%icmp_ln895 = icmp sgt i16 %accum_V, %sext_ln62" [./layer.h:73]   --->   Operation 58 'icmp' 'icmp_ln895' <Predicate = (icmp_ln65)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %y_0 to i10" [./layer.h:73]   --->   Operation 59 'zext' 'zext_ln73' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.82ns)   --->   "%add_ln73 = add i10 %zext_ln895, %zext_ln73" [./layer.h:73]   --->   Operation 60 'add' 'add_ln73' <Predicate = (icmp_ln65)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_36_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %add_ln73, i4 0)" [./layer.h:73]   --->   Operation 61 'bitconcatenate' 'tmp_36_cast' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.81ns)   --->   "%add_ln73_2 = add i14 %tmp_36_cast, %zext_ln63" [./layer.h:73]   --->   Operation 62 'add' 'add_ln73_2' <Predicate = (icmp_ln65)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i14 %add_ln73_2 to i64" [./layer.h:73]   --->   Operation 63 'zext' 'zext_ln73_3' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [4096 x i1]* %output_r, i64 0, i64 %zext_ln73_3" [./layer.h:73]   --->   Operation 64 'getelementptr' 'output_addr' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (3.25ns)   --->   "store i1 %icmp_ln895, i1* %output_addr, align 1" [./layer.h:73]   --->   Operation 65 'store' <Predicate = (icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4096> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader91" [./layer.h:63]   --->   Operation 66 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.85>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%p_014_1 = phi i16 [ %add_ln700, %.preheader.preheader ], [ %p_014_0, %.preheader89.preheader ]" [./layer.h:68]   --->   Operation 67 'phi' 'p_014_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ %r, %.preheader.preheader ], [ 0, %.preheader89.preheader ]"   --->   Operation 68 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i2 %r_0 to i5" [./layer.h:66]   --->   Operation 69 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.95ns)   --->   "%icmp_ln66 = icmp eq i2 %r_0, -1" [./layer.h:66]   --->   Operation 70 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 71 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.56ns)   --->   "%r = add i2 %r_0, 1" [./layer.h:66]   --->   Operation 72 'add' 'r' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %.preheader90.loopexit, label %.preheader.preheader" [./layer.h:66]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.78ns)   --->   "%add_ln68_2 = add i5 %y_0, %zext_ln66" [./layer.h:68]   --->   Operation 74 'add' 'add_ln68_2' <Predicate = (!icmp_ln66)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln68_2, i4 0)" [./layer.h:68]   --->   Operation 75 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln68_15 = zext i9 %tmp_3 to i10" [./layer.h:68]   --->   Operation 76 'zext' 'zext_ln68_15' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln68_2, i1 false)" [./layer.h:68]   --->   Operation 77 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln68_16 = zext i6 %tmp_4 to i10" [./layer.h:68]   --->   Operation 78 'zext' 'zext_ln68_16' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_9 = add i10 %zext_ln68_15, %zext_ln68_16" [./layer.h:68]   --->   Operation 79 'add' 'add_ln68_9' <Predicate = (!icmp_ln66)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 80 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln68_10 = add i10 %zext_ln68_14, %add_ln68_9" [./layer.h:68]   --->   Operation 80 'add' 'add_ln68_10' <Predicate = (!icmp_ln66)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln68_17 = zext i10 %add_ln68_10 to i64" [./layer.h:68]   --->   Operation 81 'zext' 'zext_ln68_17' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [324 x i1]* %input_0, i64 0, i64 %zext_ln68_17" [./layer.h:68]   --->   Operation 82 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln68_18 = zext i2 %r_0 to i9" [./layer.h:68]   --->   Operation 83 'zext' 'zext_ln68_18' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.91ns)   --->   "%add_ln68_11 = add i9 %zext_ln68_18, %sext_ln68" [./layer.h:68]   --->   Operation 84 'add' 'add_ln68_11' <Predicate = (!icmp_ln66)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln68 = shl i9 %add_ln68_11, 2" [./layer.h:68]   --->   Operation 85 'shl' 'shl_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln68_2 = sub i9 %shl_ln68, %add_ln68_11" [./layer.h:68]   --->   Operation 86 'sub' 'sub_ln68_2' <Predicate = (!icmp_ln66)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 87 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln68_12 = add i9 %zext_ln66_2, %sub_ln68_2" [./layer.h:68]   --->   Operation 87 'add' 'add_ln68_12' <Predicate = (!icmp_ln66)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [2/2] (2.34ns)   --->   "%input_0_load = load i1* %input_0_addr, align 1" [./layer.h:68]   --->   Operation 88 'load' 'input_0_load' <Predicate = (!icmp_ln66)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4096> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader90"   --->   Operation 89 'br' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln68_19 = zext i9 %add_ln68_12 to i64" [./layer.h:68]   --->   Operation 90 'zext' 'zext_ln68_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%w_conv1_0_addr = getelementptr [144 x i1]* @w_conv1_0, i64 0, i64 %zext_ln68_19" [./layer.h:68]   --->   Operation 91 'getelementptr' 'w_conv1_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/2] (2.34ns)   --->   "%input_0_load = load i1* %input_0_addr, align 1" [./layer.h:68]   --->   Operation 92 'load' 'input_0_load' <Predicate = true> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4096> <RAM>
ST_8 : Operation 93 [2/2] (3.25ns)   --->   "%w_conv1_0_load = load i1* %w_conv1_0_addr, align 1" [./layer.h:68]   --->   Operation 93 'load' 'w_conv1_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 144> <ROM>

State 9 <SV = 8> <Delay = 5.33>
ST_9 : Operation 94 [1/2] (3.25ns)   --->   "%w_conv1_0_load = load i1* %w_conv1_0_addr, align 1" [./layer.h:68]   --->   Operation 94 'load' 'w_conv1_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 144> <ROM>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%xor_ln68 = xor i1 %w_conv1_0_load, true" [./layer.h:68]   --->   Operation 95 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%xor_ln68_2 = xor i1 %input_0_load, %xor_ln68" [./layer.h:68]   --->   Operation 96 'xor' 'xor_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%zext_ln700 = zext i1 %xor_ln68_2 to i16" [./layer.h:68]   --->   Operation 97 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln700 = add i16 %zext_ln700, %p_014_1" [./layer.h:68]   --->   Operation 98 'add' 'add_ln700' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader89" [./layer.h:66]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ threshold_conv1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_conv1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln61              (br               ) [ 0111111111]
n_0                  (phi              ) [ 0011000000]
icmp_ln61            (icmp             ) [ 0011111111]
empty                (speclooptripcount) [ 0000000000]
n                    (add              ) [ 0111111111]
br_ln61              (br               ) [ 0000000000]
zext_ln68            (zext             ) [ 0000000000]
threshold_conv1_V_ad (getelementptr    ) [ 0001000000]
ret_ln77             (ret              ) [ 0000000000]
zext_ln68_12         (zext             ) [ 0000000000]
tmp                  (bitconcatenate   ) [ 0000000000]
zext_ln68_13         (zext             ) [ 0000000000]
sub_ln68             (sub              ) [ 0000000000]
sext_ln68            (sext             ) [ 0000111111]
tmp_s                (bitconcatenate   ) [ 0000000000]
zext_ln895           (zext             ) [ 0000111111]
threshold_conv1_V_lo (load             ) [ 0000000000]
sext_ln62            (sext             ) [ 0000111111]
br_ln62              (br               ) [ 0011111111]
x_0                  (phi              ) [ 0000101111]
icmp_ln62            (icmp             ) [ 0011111111]
empty_26             (speclooptripcount) [ 0000000000]
x                    (add              ) [ 0011111111]
br_ln62              (br               ) [ 0000000000]
zext_ln63            (zext             ) [ 0000011111]
br_ln63              (br               ) [ 0011111111]
br_ln0               (br               ) [ 0111111111]
y_0                  (phi              ) [ 0000011111]
icmp_ln63            (icmp             ) [ 0011111111]
empty_27             (speclooptripcount) [ 0000000000]
y                    (add              ) [ 0011111111]
br_ln63              (br               ) [ 0000000000]
br_ln65              (br               ) [ 0011111111]
br_ln0               (br               ) [ 0011111111]
p_014_0              (phi              ) [ 0000001111]
c_0                  (phi              ) [ 0000001000]
zext_ln65            (zext             ) [ 0000000000]
icmp_ln65            (icmp             ) [ 0011111111]
empty_28             (speclooptripcount) [ 0000000000]
c                    (add              ) [ 0011111111]
br_ln65              (br               ) [ 0000000000]
add_ln68             (add              ) [ 0000000000]
zext_ln68_14         (zext             ) [ 0000000111]
zext_ln66_2          (zext             ) [ 0000000111]
br_ln66              (br               ) [ 0011111111]
shl_ln1503           (shl              ) [ 0000000000]
accum_V              (add              ) [ 0000000000]
icmp_ln895           (icmp             ) [ 0000000000]
zext_ln73            (zext             ) [ 0000000000]
add_ln73             (add              ) [ 0000000000]
tmp_36_cast          (bitconcatenate   ) [ 0000000000]
add_ln73_2           (add              ) [ 0000000000]
zext_ln73_3          (zext             ) [ 0000000000]
output_addr          (getelementptr    ) [ 0000000000]
store_ln73           (store            ) [ 0000000000]
br_ln63              (br               ) [ 0011111111]
p_014_1              (phi              ) [ 0011111111]
r_0                  (phi              ) [ 0000000100]
zext_ln66            (zext             ) [ 0000000000]
icmp_ln66            (icmp             ) [ 0011111111]
empty_29             (speclooptripcount) [ 0000000000]
r                    (add              ) [ 0011111111]
br_ln66              (br               ) [ 0000000000]
add_ln68_2           (add              ) [ 0000000000]
tmp_3                (bitconcatenate   ) [ 0000000000]
zext_ln68_15         (zext             ) [ 0000000000]
tmp_4                (bitconcatenate   ) [ 0000000000]
zext_ln68_16         (zext             ) [ 0000000000]
add_ln68_9           (add              ) [ 0000000000]
add_ln68_10          (add              ) [ 0000000000]
zext_ln68_17         (zext             ) [ 0000000000]
input_0_addr         (getelementptr    ) [ 0000000010]
zext_ln68_18         (zext             ) [ 0000000000]
add_ln68_11          (add              ) [ 0000000000]
shl_ln68             (shl              ) [ 0000000000]
sub_ln68_2           (sub              ) [ 0000000000]
add_ln68_12          (add              ) [ 0000000010]
br_ln0               (br               ) [ 0011111111]
zext_ln68_19         (zext             ) [ 0000000000]
w_conv1_0_addr       (getelementptr    ) [ 0000000001]
input_0_load         (load             ) [ 0000000001]
w_conv1_0_load       (load             ) [ 0000000000]
xor_ln68             (xor              ) [ 0000000000]
xor_ln68_2           (xor              ) [ 0000000000]
zext_ln700           (zext             ) [ 0000000000]
add_ln700            (add              ) [ 0011111111]
br_ln66              (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold_conv1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_conv1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_conv1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="threshold_conv1_V_ad_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="5" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshold_conv1_V_ad/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="0"/>
<pin id="59" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshold_conv1_V_lo/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="output_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="14" slack="0"/>
<pin id="67" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln73_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="12" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/6 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_0_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/7 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="9" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/7 "/>
</bind>
</comp>

<comp id="89" class="1004" name="w_conv1_0_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="9" slack="0"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_conv1_0_addr/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_conv1_0_load/8 "/>
</bind>
</comp>

<comp id="102" class="1005" name="n_0_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="1"/>
<pin id="104" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="n_0_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="x_0_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="1"/>
<pin id="116" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_0_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/4 "/>
</bind>
</comp>

<comp id="126" class="1005" name="y_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="1"/>
<pin id="128" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="y_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/5 "/>
</bind>
</comp>

<comp id="138" class="1005" name="p_014_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="1"/>
<pin id="140" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_014_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_014_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_014_0/6 "/>
</bind>
</comp>

<comp id="150" class="1005" name="c_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="1"/>
<pin id="152" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="c_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/6 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_014_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="1"/>
<pin id="163" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_014_1 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_014_1_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="16" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_014_1/7 "/>
</bind>
</comp>

<comp id="173" class="1005" name="r_0_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="1"/>
<pin id="175" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="r_0_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln61_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="n_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln68_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln68_12_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="1"/>
<pin id="203" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_12/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="5" slack="1"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln68_13_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_13/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sub_ln68_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln68_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_s_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="1"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln895_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="0"/>
<pin id="237" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln895/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln62_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln62_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="5" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="x_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln63_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln63_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="y_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln65_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln65_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="c_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln68_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="2"/>
<pin id="290" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln68_14_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_14/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln66_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_2/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="shl_ln1503_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1503/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="accum_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accum_V/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln895_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="3"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln73_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="1"/>
<pin id="321" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln73_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="3"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_36_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="0"/>
<pin id="330" dir="0" index="1" bw="10" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36_cast/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln73_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="14" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="2"/>
<pin id="339" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_2/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln73_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="14" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_3/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln66_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln66_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="r_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln68_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="2"/>
<pin id="364" dir="0" index="1" bw="2" slack="0"/>
<pin id="365" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_2/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="0" index="1" bw="5" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln68_15_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="0"/>
<pin id="378" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_15/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="0" index="1" bw="5" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln68_16_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_16/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln68_9_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="0" index="1" bw="6" slack="0"/>
<pin id="395" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_9/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln68_10_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="1"/>
<pin id="400" dir="0" index="1" bw="10" slack="0"/>
<pin id="401" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_10/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln68_17_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_17/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln68_18_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_18/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln68_11_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="4"/>
<pin id="415" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_11/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="shl_ln68_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sub_ln68_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="0" index="1" bw="9" slack="0"/>
<pin id="426" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_2/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln68_12_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="1"/>
<pin id="431" dir="0" index="1" bw="9" slack="0"/>
<pin id="432" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_12/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln68_19_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_19/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="xor_ln68_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/9 "/>
</bind>
</comp>

<comp id="444" class="1004" name="xor_ln68_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_2/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln700_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln700_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="2"/>
<pin id="456" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/9 "/>
</bind>
</comp>

<comp id="462" class="1005" name="n_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="0"/>
<pin id="464" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="467" class="1005" name="threshold_conv1_V_ad_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="1"/>
<pin id="469" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="threshold_conv1_V_ad "/>
</bind>
</comp>

<comp id="472" class="1005" name="sext_ln68_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="4"/>
<pin id="474" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln68 "/>
</bind>
</comp>

<comp id="477" class="1005" name="zext_ln895_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="3"/>
<pin id="479" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln895 "/>
</bind>
</comp>

<comp id="482" class="1005" name="sext_ln62_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="3"/>
<pin id="484" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln62 "/>
</bind>
</comp>

<comp id="490" class="1005" name="x_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="495" class="1005" name="zext_ln63_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="14" slack="2"/>
<pin id="497" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln63 "/>
</bind>
</comp>

<comp id="503" class="1005" name="y_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="511" class="1005" name="c_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="0"/>
<pin id="513" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="516" class="1005" name="zext_ln68_14_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="1"/>
<pin id="518" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68_14 "/>
</bind>
</comp>

<comp id="521" class="1005" name="zext_ln66_2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="9" slack="1"/>
<pin id="523" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln66_2 "/>
</bind>
</comp>

<comp id="529" class="1005" name="r_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="534" class="1005" name="input_0_addr_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="9" slack="1"/>
<pin id="536" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="539" class="1005" name="add_ln68_12_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="9" slack="1"/>
<pin id="541" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68_12 "/>
</bind>
</comp>

<comp id="544" class="1005" name="w_conv1_0_addr_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_conv1_0_addr "/>
</bind>
</comp>

<comp id="549" class="1005" name="input_0_load_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_ln700_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="1"/>
<pin id="556" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="106" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="171"><net_src comp="138" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="106" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="106" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="106" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="204"><net_src comp="102" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="102" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="201" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="102" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="57" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="118" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="118" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="118" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="130" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="10" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="130" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="154" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="154" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="154" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="271" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="114" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="154" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="142" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="313" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="322"><net_src comp="126" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="40" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="26" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="349"><net_src comp="177" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="177" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="177" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="126" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="346" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="362" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="26" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="379"><net_src comp="368" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="362" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="44" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="376" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="398" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="411"><net_src comp="177" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="46" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="412" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="434" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="442"><net_src comp="96" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="48" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="444" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="161" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="190" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="470"><net_src comp="50" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="475"><net_src comp="223" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="480"><net_src comp="235" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="485"><net_src comp="239" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="493"><net_src comp="249" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="498"><net_src comp="255" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="506"><net_src comp="265" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="514"><net_src comp="281" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="519"><net_src comp="293" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="524"><net_src comp="297" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="532"><net_src comp="356" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="537"><net_src comp="76" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="542"><net_src comp="429" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="547"><net_src comp="89" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="552"><net_src comp="83" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="557"><net_src comp="453" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="165" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 }
 - Input state : 
	Port: conv<1, 16, 18> : input_0 | {7 8 }
	Port: conv<1, 16, 18> : threshold_conv1_V | {2 3 }
	Port: conv<1, 16, 18> : w_conv1_0 | {8 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln61 : 1
		n : 1
		br_ln61 : 2
		zext_ln68 : 1
		threshold_conv1_V_ad : 2
		threshold_conv1_V_lo : 3
	State 3
		zext_ln68_13 : 1
		sub_ln68 : 2
		sext_ln68 : 3
		zext_ln895 : 1
		sext_ln62 : 1
	State 4
		icmp_ln62 : 1
		x : 1
		br_ln62 : 2
		zext_ln63 : 1
	State 5
		icmp_ln63 : 1
		y : 1
		br_ln63 : 2
	State 6
		zext_ln65 : 1
		icmp_ln65 : 1
		c : 1
		br_ln65 : 2
		add_ln68 : 2
		zext_ln68_14 : 3
		zext_ln66_2 : 1
		shl_ln1503 : 1
		accum_V : 1
		icmp_ln895 : 2
		add_ln73 : 1
		tmp_36_cast : 2
		add_ln73_2 : 3
		zext_ln73_3 : 4
		output_addr : 5
		store_ln73 : 6
	State 7
		zext_ln66 : 1
		icmp_ln66 : 1
		r : 1
		br_ln66 : 2
		add_ln68_2 : 2
		tmp_3 : 3
		zext_ln68_15 : 4
		tmp_4 : 3
		zext_ln68_16 : 4
		add_ln68_9 : 5
		add_ln68_10 : 6
		zext_ln68_17 : 7
		input_0_addr : 8
		zext_ln68_18 : 1
		add_ln68_11 : 2
		shl_ln68 : 3
		sub_ln68_2 : 3
		add_ln68_12 : 4
		input_0_load : 9
	State 8
		w_conv1_0_addr : 1
		w_conv1_0_load : 2
	State 9
		xor_ln68 : 1
		xor_ln68_2 : 1
		zext_ln700 : 1
		add_ln700 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       n_fu_190      |    0    |    15   |
|          |       x_fu_249      |    0    |    15   |
|          |       y_fu_265      |    0    |    15   |
|          |       c_fu_281      |    0    |    10   |
|          |   add_ln68_fu_287   |    0    |    15   |
|          |    accum_V_fu_307   |    0    |    23   |
|          |   add_ln73_fu_323   |    0    |    15   |
|    add   |  add_ln73_2_fu_336  |    0    |    19   |
|          |       r_fu_356      |    0    |    10   |
|          |  add_ln68_2_fu_362  |    0    |    15   |
|          |  add_ln68_9_fu_392  |    0    |    9    |
|          |  add_ln68_10_fu_398 |    0    |    9    |
|          |  add_ln68_11_fu_412 |    0    |    15   |
|          |  add_ln68_12_fu_429 |    0    |    9    |
|          |   add_ln700_fu_453  |    0    |    23   |
|----------|---------------------|---------|---------|
|          |   icmp_ln61_fu_184  |    0    |    11   |
|          |   icmp_ln62_fu_243  |    0    |    11   |
|   icmp   |   icmp_ln63_fu_259  |    0    |    11   |
|          |   icmp_ln65_fu_275  |    0    |    8    |
|          |  icmp_ln895_fu_313  |    0    |    13   |
|          |   icmp_ln66_fu_350  |    0    |    8    |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln68_fu_217   |    0    |    15   |
|          |  sub_ln68_2_fu_423  |    0    |    9    |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln68_fu_438   |    0    |    2    |
|          |  xor_ln68_2_fu_444  |    0    |    2    |
|----------|---------------------|---------|---------|
|          |   zext_ln68_fu_196  |    0    |    0    |
|          | zext_ln68_12_fu_201 |    0    |    0    |
|          | zext_ln68_13_fu_213 |    0    |    0    |
|          |  zext_ln895_fu_235  |    0    |    0    |
|          |   zext_ln63_fu_255  |    0    |    0    |
|          |   zext_ln65_fu_271  |    0    |    0    |
|          | zext_ln68_14_fu_293 |    0    |    0    |
|          |  zext_ln66_2_fu_297 |    0    |    0    |
|   zext   |   zext_ln73_fu_319  |    0    |    0    |
|          |  zext_ln73_3_fu_341 |    0    |    0    |
|          |   zext_ln66_fu_346  |    0    |    0    |
|          | zext_ln68_15_fu_376 |    0    |    0    |
|          | zext_ln68_16_fu_388 |    0    |    0    |
|          | zext_ln68_17_fu_403 |    0    |    0    |
|          | zext_ln68_18_fu_408 |    0    |    0    |
|          | zext_ln68_19_fu_434 |    0    |    0    |
|          |  zext_ln700_fu_449  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      tmp_fu_205     |    0    |    0    |
|          |     tmp_s_fu_227    |    0    |    0    |
|bitconcatenate|  tmp_36_cast_fu_328 |    0    |    0    |
|          |     tmp_3_fu_368    |    0    |    0    |
|          |     tmp_4_fu_380    |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |   sext_ln68_fu_223  |    0    |    0    |
|          |   sext_ln62_fu_239  |    0    |    0    |
|----------|---------------------|---------|---------|
|    shl   |  shl_ln1503_fu_301  |    0    |    0    |
|          |   shl_ln68_fu_417   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   307   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln68_12_reg_539    |    9   |
|      add_ln700_reg_554     |   16   |
|         c_0_reg_150        |    2   |
|          c_reg_511         |    2   |
|    input_0_addr_reg_534    |    9   |
|    input_0_load_reg_549    |    1   |
|         n_0_reg_102        |    5   |
|          n_reg_462         |    5   |
|       p_014_0_reg_138      |   16   |
|       p_014_1_reg_161      |   16   |
|         r_0_reg_173        |    2   |
|          r_reg_529         |    2   |
|      sext_ln62_reg_482     |   16   |
|      sext_ln68_reg_472     |    9   |
|threshold_conv1_V_ad_reg_467|    4   |
|   w_conv1_0_addr_reg_544   |    8   |
|         x_0_reg_114        |    5   |
|          x_reg_490         |    5   |
|         y_0_reg_126        |    5   |
|          y_reg_503         |    5   |
|      zext_ln63_reg_495     |   14   |
|     zext_ln66_2_reg_521    |    9   |
|    zext_ln68_14_reg_516    |   10   |
|     zext_ln895_reg_477     |   10   |
+----------------------------+--------+
|            Total           |   185  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_83 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_96 |  p0  |   2  |   8  |   16   ||    9    |
|    n_0_reg_102   |  p0  |   2  |   5  |   10   ||    9    |
|    x_0_reg_114   |  p0  |   2  |   5  |   10   ||    9    |
|    y_0_reg_126   |  p0  |   2  |   5  |   10   ||    9    |
|  p_014_0_reg_138 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  ||  12.383 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   307  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   63   |
|  Register |    -   |   185  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   185  |   370  |
+-----------+--------+--------+--------+
