#Block Name   x   y   z
#------------ --  --  -
clkGHz_clkbuf	1	12	23
reset_buf	1	2	23
enable_buf_n	1	4	23
data_i_serdes[0]	1	5	23
bitslip_ctrl_n_buf	1	31	23
out:data_i_serdes_reg[0]	1	7	69
out:data_i_serdes_reg[1]	1	9	69
out:data_i_serdes_reg[2]	1	10	69
out:data_i_serdes_reg[3]	1	11	69

=== Error happened, .place file is incomplete
=== ERROR:Constrained port not found in design: <data_o[4]>  device_pin_name: HR_1_CC_18_9P

