C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/23/2021 14:28:22 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src\InitDevice.OBJ
COMPILER INVOKED BY: C:\SiliconLabs\SimplicityStudio\v5\developer\toolchains\keil_8051\9.60\BIN\C51.exe C:\Users\Ben\Doc
                    -uments\Git\wireless_measurements\software\firmware\EFM8_SWM\src\InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WA
                    -RNINGLEVEL(2) FLOATFUZZY(3) OPTIMIZE(0,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(C:\Users\Ben\Documents
                    -\Git\wireless_measurements\software\firmware\EFM8_SWM\inc;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.2.1/
                    -/kits/common/drivers/efm8_retargetserial;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.2.1//Device/shared/si
                    -8051Base;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.2.1//Device/EFM8LB1/inc) PRINT(.\src\InitDevice.lst) 
                    -COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src\InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8LB1_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        // Save the SFRPAGE
  27   1        uint8_t SFRPAGE_save = SFRPAGE;
  28   1        WDT_0_enter_DefaultMode_from_RESET ();
  29   1        PORTS_0_enter_DefaultMode_from_RESET ();
  30   1        PORTS_1_enter_DefaultMode_from_RESET ();
  31   1        PORTS_2_enter_DefaultMode_from_RESET ();
  32   1        PORTS_3_enter_DefaultMode_from_RESET ();
  33   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  34   1        ADC_0_enter_DefaultMode_from_RESET ();
  35   1        VREF_0_enter_DefaultMode_from_RESET ();
  36   1        CLOCK_0_enter_DefaultMode_from_RESET ();
  37   1        TIMER01_0_enter_DefaultMode_from_RESET ();
  38   1        TIMER16_2_enter_DefaultMode_from_RESET ();
  39   1        TIMER_SETUP_0_enter_DefaultMode_from_RESET ();
  40   1        UART_0_enter_DefaultMode_from_RESET ();
  41   1        INTERRUPT_0_enter_DefaultMode_from_RESET ();
  42   1        // Restore the SFRPAGE
  43   1        SFRPAGE = SFRPAGE_save;
  44   1        // [Config Calls]$
  45   1      
  46   1      }
  47          
  48          //================================================================================
  49          // WDT_0_enter_DefaultMode_from_RESET
  50          //================================================================================
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/23/2021 14:28:22 PAGE 2   

  51          extern void
  52          WDT_0_enter_DefaultMode_from_RESET (void)
  53          {
  54   1        // $[Watchdog Timer Init Variable Declarations]
  55   1        uint32_t i;
  56   1        bool ea;
  57   1        // [Watchdog Timer Init Variable Declarations]$
  58   1      
  59   1        // $[WDTCN - Watchdog Timer Control]
  60   1        // Deprecated
  61   1        // [WDTCN - Watchdog Timer Control]$
  62   1      
  63   1        // $[WDTCN_2 - Watchdog Timer Control]
  64   1        SFRPAGE = 0x00;
  65   1      
  66   1        // Feed WDT timer before disabling (Erratum WDT_E102)
  67   1        WDTCN = 0xA5;
  68   1      
  69   1        // Add 2 LFO cycle delay before disabling WDT (Erratum WDT_E102)
  70   1        for (i = 0; i < (2 * 3062500UL) / (80000 * 3); i++)
  71   1          {
  72   2            NOP ();
  73   2          }
  74   1      
  75   1        // Disable WDT
  76   1        ea = IE_EA;
  77   1        IE_EA = 0;
  78   1        WDTCN = 0xDE;
  79   1        WDTCN = 0xAD;
  80   1        IE_EA = ea;
  81   1      
  82   1        // [WDTCN_2 - Watchdog Timer Control]$
  83   1      
  84   1      }
  85          
  86          //================================================================================
  87          // PORTS_0_enter_DefaultMode_from_RESET
  88          //================================================================================
  89          extern void
  90          PORTS_0_enter_DefaultMode_from_RESET (void)
  91          {
  92   1        // $[P0 - Port 0 Pin Latch]
  93   1        // [P0 - Port 0 Pin Latch]$
  94   1      
  95   1        // $[P0MDOUT - Port 0 Output Mode]
  96   1        /***********************************************************************
  97   1         - P0.0 output is open-drain
  98   1         - P0.1 output is open-drain
  99   1         - P0.2 output is open-drain
 100   1         - P0.3 output is open-drain
 101   1         - P0.4 output is push-pull
 102   1         - P0.5 output is open-drain
 103   1         - P0.6 output is open-drain
 104   1         - P0.7 output is open-drain
 105   1         ***********************************************************************/
 106   1        P0MDOUT = P0MDOUT_B0__OPEN_DRAIN | P0MDOUT_B1__OPEN_DRAIN
 107   1            | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN | P0MDOUT_B4__PUSH_PULL
 108   1            | P0MDOUT_B5__OPEN_DRAIN | P0MDOUT_B6__OPEN_DRAIN
 109   1            | P0MDOUT_B7__OPEN_DRAIN;
 110   1        // [P0MDOUT - Port 0 Output Mode]$
 111   1      
 112   1        // $[P0MDIN - Port 0 Input Mode]
 113   1        /***********************************************************************
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/23/2021 14:28:22 PAGE 3   

 114   1         - P0.0 pin is configured for analog mode
 115   1         - P0.1 pin is configured for digital mode
 116   1         - P0.2 pin is configured for digital mode
 117   1         - P0.3 pin is configured for digital mode
 118   1         - P0.4 pin is configured for digital mode
 119   1         - P0.5 pin is configured for digital mode
 120   1         - P0.6 pin is configured for digital mode
 121   1         - P0.7 pin is configured for digital mode
 122   1         ***********************************************************************/
 123   1        P0MDIN = P0MDIN_B0__ANALOG | P0MDIN_B1__DIGITAL | P0MDIN_B2__DIGITAL
 124   1            | P0MDIN_B3__DIGITAL | P0MDIN_B4__DIGITAL | P0MDIN_B5__DIGITAL
 125   1            | P0MDIN_B6__DIGITAL | P0MDIN_B7__DIGITAL;
 126   1        // [P0MDIN - Port 0 Input Mode]$
 127   1      
 128   1        // $[P0SKIP - Port 0 Skip]
 129   1        /***********************************************************************
 130   1         - P0.0 pin is skipped by the crossbar
 131   1         - P0.1 pin is not skipped by the crossbar
 132   1         - P0.2 pin is not skipped by the crossbar
 133   1         - P0.3 pin is not skipped by the crossbar
 134   1         - P0.4 pin is not skipped by the crossbar
 135   1         - P0.5 pin is not skipped by the crossbar
 136   1         - P0.6 pin is skipped by the crossbar
 137   1         - P0.7 pin is not skipped by the crossbar
 138   1         ***********************************************************************/
 139   1        P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__NOT_SKIPPED | P0SKIP_B2__NOT_SKIPPED
 140   1            | P0SKIP_B3__NOT_SKIPPED | P0SKIP_B4__NOT_SKIPPED | P0SKIP_B5__NOT_SKIPPED
 141   1            | P0SKIP_B6__SKIPPED | P0SKIP_B7__NOT_SKIPPED;
 142   1        // [P0SKIP - Port 0 Skip]$
 143   1      
 144   1        // $[P0MASK - Port 0 Mask]
 145   1        /***********************************************************************
 146   1         - P0.0 pin logic value is ignored and will not cause a port mismatch
 147   1         event
 148   1         - P0.1 pin logic value is ignored and will not cause a port mismatch
 149   1         event
 150   1         - P0.2 pin logic value is ignored and will not cause a port mismatch
 151   1         event
 152   1         - P0.3 pin logic value is ignored and will not cause a port mismatch
 153   1         event
 154   1         - P0.4 pin logic value is ignored and will not cause a port mismatch
 155   1         event
 156   1         - P0.5 pin logic value is ignored and will not cause a port mismatch
 157   1         event
 158   1         - P0.6 pin logic value is compared to P0MAT.6
 159   1         - P0.7 pin logic value is ignored and will not cause a port mismatch
 160   1         event
 161   1         ***********************************************************************/
 162   1        P0MASK = P0MASK_B0__IGNORED | P0MASK_B1__IGNORED | P0MASK_B2__IGNORED
 163   1            | P0MASK_B3__IGNORED | P0MASK_B4__IGNORED | P0MASK_B5__IGNORED
 164   1            | P0MASK_B6__COMPARED | P0MASK_B7__IGNORED;
 165   1        // [P0MASK - Port 0 Mask]$
 166   1      
 167   1        // $[P0MAT - Port 0 Match]
 168   1        // [P0MAT - Port 0 Match]$
 169   1      
 170   1      }
 171          
 172          //================================================================================
 173          // PORTS_1_enter_DefaultMode_from_RESET
 174          //================================================================================
 175          extern void
 176          PORTS_1_enter_DefaultMode_from_RESET (void)
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/23/2021 14:28:22 PAGE 4   

 177          {
 178   1        // $[P1 - Port 1 Pin Latch]
 179   1        // [P1 - Port 1 Pin Latch]$
 180   1      
 181   1        // $[P1MDOUT - Port 1 Output Mode]
 182   1        /***********************************************************************
 183   1         - P1.0 output is push-pull
 184   1         - P1.1 output is open-drain
 185   1         - P1.2 output is push-pull
 186   1         - P1.3 output is open-drain
 187   1         - P1.4 output is open-drain
 188   1         - P1.5 output is open-drain
 189   1         - P1.6 output is open-drain
 190   1         - P1.7 output is open-drain
 191   1         ***********************************************************************/
 192   1        P1MDOUT = P1MDOUT_B0__PUSH_PULL | P1MDOUT_B1__OPEN_DRAIN
 193   1            | P1MDOUT_B2__PUSH_PULL | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__OPEN_DRAIN
 194   1            | P1MDOUT_B5__OPEN_DRAIN | P1MDOUT_B6__OPEN_DRAIN
 195   1            | P1MDOUT_B7__OPEN_DRAIN;
 196   1        // [P1MDOUT - Port 1 Output Mode]$
 197   1      
 198   1        // $[P1MDIN - Port 1 Input Mode]
 199   1        /***********************************************************************
 200   1         - P1.0 pin is configured for digital mode
 201   1         - P1.1 pin is configured for digital mode
 202   1         - P1.2 pin is configured for digital mode
 203   1         - P1.3 pin is configured for digital mode
 204   1         - P1.4 pin is configured for analog mode
 205   1         - P1.5 pin is configured for analog mode
 206   1         - P1.6 pin is configured for analog mode
 207   1         - P1.7 pin is configured for analog mode
 208   1         ***********************************************************************/
 209   1        P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
 210   1            | P1MDIN_B3__DIGITAL | P1MDIN_B4__ANALOG | P1MDIN_B5__ANALOG
 211   1            | P1MDIN_B6__ANALOG | P1MDIN_B7__ANALOG;
 212   1        // [P1MDIN - Port 1 Input Mode]$
 213   1      
 214   1        // $[P1SKIP - Port 1 Skip]
 215   1        /***********************************************************************
 216   1         - P1.0 pin is skipped by the crossbar
 217   1         - P1.1 pin is not skipped by the crossbar
 218   1         - P1.2 pin is skipped by the crossbar
 219   1         - P1.3 pin is not skipped by the crossbar
 220   1         - P1.4 pin is skipped by the crossbar
 221   1         - P1.5 pin is skipped by the crossbar
 222   1         - P1.6 pin is skipped by the crossbar
 223   1         - P1.7 pin is skipped by the crossbar
 224   1         ***********************************************************************/
 225   1        P1SKIP = P1SKIP_B0__SKIPPED | P1SKIP_B1__NOT_SKIPPED | P1SKIP_B2__SKIPPED
 226   1            | P1SKIP_B3__NOT_SKIPPED | P1SKIP_B4__SKIPPED | P1SKIP_B5__SKIPPED
 227   1            | P1SKIP_B6__SKIPPED | P1SKIP_B7__SKIPPED;
 228   1        // [P1SKIP - Port 1 Skip]$
 229   1      
 230   1        // $[P1MASK - Port 1 Mask]
 231   1        // [P1MASK - Port 1 Mask]$
 232   1      
 233   1        // $[P1MAT - Port 1 Match]
 234   1        // [P1MAT - Port 1 Match]$
 235   1      
 236   1      }
 237          
 238          //================================================================================
 239          // PORTS_2_enter_DefaultMode_from_RESET
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/23/2021 14:28:22 PAGE 5   

 240          //================================================================================
 241          extern void
 242          PORTS_2_enter_DefaultMode_from_RESET (void)
 243          {
 244   1        // $[P2 - Port 2 Pin Latch]
 245   1        // [P2 - Port 2 Pin Latch]$
 246   1      
 247   1        // $[P2MDOUT - Port 2 Output Mode]
 248   1        /***********************************************************************
 249   1         - P2.0 output is push-pull
 250   1         - P2.1 output is open-drain
 251   1         - P2.2 output is open-drain
 252   1         - P2.3 output is push-pull
 253   1         - P2.4 output is open-drain
 254   1         - P2.5 output is open-drain
 255   1         - P2.6 output is open-drain
 256   1         ***********************************************************************/
 257   1        P2MDOUT = P2MDOUT_B0__PUSH_PULL | P2MDOUT_B1__OPEN_DRAIN
 258   1            | P2MDOUT_B2__OPEN_DRAIN | P2MDOUT_B3__PUSH_PULL | P2MDOUT_B4__OPEN_DRAIN
 259   1            | P2MDOUT_B5__OPEN_DRAIN | P2MDOUT_B6__OPEN_DRAIN;
 260   1        // [P2MDOUT - Port 2 Output Mode]$
 261   1      
 262   1        // $[P2MDIN - Port 2 Input Mode]
 263   1        // [P2MDIN - Port 2 Input Mode]$
 264   1      
 265   1        // $[P2SKIP - Port 2 Skip]
 266   1        /***********************************************************************
 267   1         - P2.0 pin is skipped by the crossbar
 268   1         - P2.1 pin is not skipped by the crossbar
 269   1         - P2.2 pin is not skipped by the crossbar
 270   1         - P2.3 pin is skipped by the crossbar
 271   1         ***********************************************************************/
 272   1        SFRPAGE = 0x20;
 273   1        P2SKIP = P2SKIP_B0__SKIPPED | P2SKIP_B1__NOT_SKIPPED | P2SKIP_B2__NOT_SKIPPED
 274   1            | P2SKIP_B3__SKIPPED;
 275   1        // [P2SKIP - Port 2 Skip]$
 276   1      
 277   1        // $[P2MASK - Port 2 Mask]
 278   1        // [P2MASK - Port 2 Mask]$
 279   1      
 280   1        // $[P2MAT - Port 2 Match]
 281   1        // [P2MAT - Port 2 Match]$
 282   1      
 283   1      }
 284          
 285          //================================================================================
 286          // PBCFG_0_enter_DefaultMode_from_RESET
 287          //================================================================================
 288          extern void
 289          PBCFG_0_enter_DefaultMode_from_RESET (void)
 290          {
 291   1        // $[XBR2 - Port I/O Crossbar 2]
 292   1        /***********************************************************************
 293   1         - Weak Pullups enabled 
 294   1         - Crossbar enabled
 295   1         - UART1 I/O unavailable at Port pin
 296   1         - UART1 RTS1 unavailable at Port pin
 297   1         - UART1 CTS1 unavailable at Port pin
 298   1         ***********************************************************************/
 299   1        SFRPAGE = 0x00;
 300   1        XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED
 301   1            | XBR2_URT1E__DISABLED | XBR2_URT1RTSE__DISABLED
 302   1            | XBR2_URT1CTSE__DISABLED;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/23/2021 14:28:22 PAGE 6   

 303   1        // [XBR2 - Port I/O Crossbar 2]$
 304   1      
 305   1        // $[PRTDRV - Port Drive Strength]
 306   1        // [PRTDRV - Port Drive Strength]$
 307   1      
 308   1        // $[XBR0 - Port I/O Crossbar 0]
 309   1        /***********************************************************************
 310   1         - UART0 TX0, RX0 routed to Port pins P0.4 and P0.5
 311   1         - SPI I/O unavailable at Port pins
 312   1         - SMBus 0 I/O unavailable at Port pins
 313   1         - CP0 unavailable at Port pin
 314   1         - Asynchronous CP0 unavailable at Port pin
 315   1         - CP1 unavailable at Port pin
 316   1         - Asynchronous CP1 unavailable at Port pin
 317   1         - SYSCLK unavailable at Port pin
 318   1         ***********************************************************************/
 319   1        XBR0 = XBR0_URT0E__ENABLED | XBR0_SPI0E__DISABLED | XBR0_SMB0E__DISABLED
 320   1            | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
 321   1            | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
 322   1        // [XBR0 - Port I/O Crossbar 0]$
 323   1      
 324   1        // $[XBR1 - Port I/O Crossbar 1]
 325   1        // [XBR1 - Port I/O Crossbar 1]$
 326   1      
 327   1      }
 328          
 329          //================================================================================
 330          // ADC_0_enter_DefaultMode_from_RESET
 331          //================================================================================
 332          extern void
 333          ADC_0_enter_DefaultMode_from_RESET (void)
 334          {
 335   1        // $[ADC0CN2 - ADC0 Control 2]
 336   1        /***********************************************************************
 337   1         - ADC0 conversion initiated on overflow of Timer 2
 338   1         - The ADC accumulator is over-written with the results of any conversion
 339   1         ***********************************************************************/
 340   1        ADC0CN2 = ADC0CN2_ADCM__TIMER2 | ADC0CN2_PACEN__PAC_DISABLED;
 341   1        // [ADC0CN2 - ADC0 Control 2]$
 342   1      
 343   1        // $[ADC0CN1 - ADC0 Control 1]
 344   1        /***********************************************************************
 345   1         - ADC0 operates in 14-bit mode
 346   1         - Right justified. No shifting applied
 347   1         - Perform and Accumulate 1 conversion
 348   1         ***********************************************************************/
 349   1        ADC0CN1 = ADC0CN1_ADBITS__14_BIT | ADC0CN1_ADSJST__RIGHT_NO_SHIFT
 350   1            | ADC0CN1_ADRPT__ACC_1;
 351   1        // [ADC0CN1 - ADC0 Control 1]$
 352   1      
 353   1        // $[ADC0MX - ADC0 Multiplexer Selection]
 354   1        /***********************************************************************
 355   1         - Select ADC0.13
 356   1         ***********************************************************************/
 357   1        ADC0MX = ADC0MX_ADC0MX__ADC0P13;
 358   1        // [ADC0MX - ADC0 Multiplexer Selection]$
 359   1      
 360   1        // $[ADC0CF2 - ADC0 Power Control]
 361   1        /***********************************************************************
 362   1         - The ADC0 ground reference is the GND pin
 363   1         - The ADC0 voltage reference is the VREF pin 
 364   1         - Power Up Delay Time = 0x06
 365   1         ***********************************************************************/
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/23/2021 14:28:22 PAGE 7   

 366   1        ADC0CF2 = ADC0CF2_GNDSL__GND_PIN | ADC0CF2_REFSL__VREF_PIN
 367   1            | (0x06 << ADC0CF2_ADPWR__SHIFT);
 368   1        // [ADC0CF2 - ADC0 Power Control]$
 369   1      
 370   1        // $[ADC0CF0 - ADC0 Configuration]
 371   1        /***********************************************************************
 372   1         - ADCCLK = SYSCLK
 373   1         - SAR Clock Divider = 0x01
 374   1         ***********************************************************************/
 375   1        ADC0CF0 = ADC0CF0_ADCLKSEL__SYSCLK | (0x01 << ADC0CF0_ADSC__SHIFT);
 376   1        // [ADC0CF0 - ADC0 Configuration]$
 377   1      
 378   1        // $[ADC0CF1 - ADC0 Configuration]
 379   1        /***********************************************************************
 380   1         - Disable low power mode
 381   1         - Conversion Tracking Time = 0x03
 382   1         ***********************************************************************/
 383   1        ADC0CF1 = ADC0CF1_ADLPM__LP_DISABLED | (0x03 << ADC0CF1_ADTK__SHIFT);
 384   1        // [ADC0CF1 - ADC0 Configuration]$
 385   1      
 386   1        // $[ADC0ASAL - ADC0 Autoscan Start Address Low Byte]
 387   1        // [ADC0ASAL - ADC0 Autoscan Start Address Low Byte]$
 388   1      
 389   1        // $[ADC0GTH - ADC0 Greater-Than High Byte]
 390   1        // [ADC0GTH - ADC0 Greater-Than High Byte]$
 391   1      
 392   1        // $[ADC0GTL - ADC0 Greater-Than Low Byte]
 393   1        // [ADC0GTL - ADC0 Greater-Than Low Byte]$
 394   1      
 395   1        // $[ADC0LTH - ADC0 Less-Than High Byte]
 396   1        // [ADC0LTH - ADC0 Less-Than High Byte]$
 397   1      
 398   1        // $[ADC0LTL - ADC0 Less-Than Low Byte]
 399   1        // [ADC0LTL - ADC0 Less-Than Low Byte]$
 400   1      
 401   1        // $[ADC0ASCT - ADC0 Autoscan Output Count]
 402   1        // [ADC0ASCT - ADC0 Autoscan Output Count]$
 403   1      
 404   1        // $[ADC0ASAH - ADC0 Autoscan Start Address High Byte]
 405   1        // [ADC0ASAH - ADC0 Autoscan Start Address High Byte]$
 406   1      
 407   1        // $[ADC0ASCF - ADC0 Autoscan Configuration]
 408   1        // [ADC0ASCF - ADC0 Autoscan Configuration]$
 409   1      
 410   1        // $[ADC0CN0 - ADC0 Control 0]
 411   1        /***********************************************************************
 412   1         - Enable ADC0 
 413   1         - The on-chip PGA gain is 0.75
 414   1         - Power down when ADC is idle 
 415   1         ***********************************************************************/
 416   1        ADC0CN0 &= ~ADC0CN0_ADGN__FMASK;
 417   1        ADC0CN0 |= ADC0CN0_ADEN__ENABLED | ADC0CN0_ADGN__GAIN_0P75
 418   1            | ADC0CN0_IPOEN__POWER_DOWN;
 419   1        // [ADC0CN0 - ADC0 Control 0]$
 420   1      
 421   1      }
 422          
 423          //================================================================================
 424          // CIP51_0_enter_DefaultMode_from_RESET
 425          //================================================================================
 426          extern void
 427          CIP51_0_enter_DefaultMode_from_RESET (void)
 428          {
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/23/2021 14:28:22 PAGE 8   

 429   1        // $[PFE0CN - Prefetch Engine Control]
 430   1        // [PFE0CN - Prefetch Engine Control]$
 431   1      
 432   1      }
 433          
 434          //================================================================================
 435          // CLOCK_0_enter_DefaultMode_from_RESET
 436          //================================================================================
 437          extern void
 438          CLOCK_0_enter_DefaultMode_from_RESET (void)
 439          {
 440   1        // $[HFOSC1 Setup]
 441   1        // [HFOSC1 Setup]$
 442   1      
 443   1        // $[CLKSEL - Clock Select]
 444   1        /***********************************************************************
 445   1         - Clock derived from the Internal High Frequency Oscillator 0
 446   1         - SYSCLK is equal to selected clock source divided by 1
 447   1         ***********************************************************************/
 448   1        CLKSEL = CLKSEL_CLKSL__HFOSC0 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
 449   1        while ((CLKSEL & CLKSEL_DIVRDY__BMASK) == CLKSEL_DIVRDY__NOT_READY)
 450   1          ;
 451   1        // [CLKSEL - Clock Select]$
 452   1      
 453   1      }
 454          
 455          //================================================================================
 456          // TIMER01_0_enter_DefaultMode_from_RESET
 457          //================================================================================
 458          extern void
 459          TIMER01_0_enter_DefaultMode_from_RESET (void)
 460          {
 461   1        // $[Timer Initialization]
 462   1        //Save Timer Configuration
 463   1        uint8_t TCON_save;
 464   1        TCON_save = TCON;
 465   1        //Stop Timers
 466   1        TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 467   1      
 468   1        // [Timer Initialization]$
 469   1      
 470   1        // $[TH0 - Timer 0 High Byte]
 471   1        // [TH0 - Timer 0 High Byte]$
 472   1      
 473   1        // $[TL0 - Timer 0 Low Byte]
 474   1        // [TL0 - Timer 0 Low Byte]$
 475   1      
 476   1        // $[TH1 - Timer 1 High Byte]
 477   1        /***********************************************************************
 478   1         - Timer 1 High Byte = 0xF7
 479   1         ***********************************************************************/
 480   1        TH1 = (0xF7 << TH1_TH1__SHIFT);
 481   1        // [TH1 - Timer 1 High Byte]$
 482   1      
 483   1        // $[TL1 - Timer 1 Low Byte]
 484   1        // [TL1 - Timer 1 Low Byte]$
 485   1      
 486   1        // $[Timer Restoration]
 487   1        //Restore Timer Configuration
 488   1        TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 489   1      
 490   1        // [Timer Restoration]$
 491   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/23/2021 14:28:22 PAGE 9   

 492   1      }
 493          
 494          //================================================================================
 495          // TIMER16_2_enter_DefaultMode_from_RESET
 496          //================================================================================
 497          extern void
 498          TIMER16_2_enter_DefaultMode_from_RESET (void)
 499          {
 500   1        // $[Timer Initialization]
 501   1        // Save Timer Configuration
 502   1        uint8_t TMR2CN0_TR2_save;
 503   1        TMR2CN0_TR2_save = TMR2CN0 & TMR2CN0_TR2__BMASK;
 504   1        // Stop Timer
 505   1        TMR2CN0 &= ~(TMR2CN0_TR2__BMASK);
 506   1        // [Timer Initialization]$
 507   1      
 508   1        // $[TMR2CN1 - Timer 2 Control 1]
 509   1        // [TMR2CN1 - Timer 2 Control 1]$
 510   1      
 511   1        // $[TMR2CN0 - Timer 2 Control]
 512   1        // [TMR2CN0 - Timer 2 Control]$
 513   1      
 514   1        // $[TMR2H - Timer 2 High Byte]
 515   1        /***********************************************************************
 516   1         - Timer 2 High Byte = 0xFF
 517   1         ***********************************************************************/
 518   1        TMR2H = (0xFF << TMR2H_TMR2H__SHIFT);
 519   1        // [TMR2H - Timer 2 High Byte]$
 520   1      
 521   1        // $[TMR2L - Timer 2 Low Byte]
 522   1        /***********************************************************************
 523   1         - Timer 2 Low Byte = 0x34
 524   1         ***********************************************************************/
 525   1        TMR2L = (0x34 << TMR2L_TMR2L__SHIFT);
 526   1        // [TMR2L - Timer 2 Low Byte]$
 527   1      
 528   1        // $[TMR2RLH - Timer 2 Reload High Byte]
 529   1        /***********************************************************************
 530   1         - Timer 2 Reload High Byte = 0xFF
 531   1         ***********************************************************************/
 532   1        TMR2RLH = (0xFF << TMR2RLH_TMR2RLH__SHIFT);
 533   1        // [TMR2RLH - Timer 2 Reload High Byte]$
 534   1      
 535   1        // $[TMR2RLL - Timer 2 Reload Low Byte]
 536   1        /***********************************************************************
 537   1         - Timer 2 Reload Low Byte = 0x34
 538   1         ***********************************************************************/
 539   1        TMR2RLL = (0x34 << TMR2RLL_TMR2RLL__SHIFT);
 540   1        // [TMR2RLL - Timer 2 Reload Low Byte]$
 541   1      
 542   1        // $[TMR2CN0]
 543   1        /***********************************************************************
 544   1         - Start Timer 2 running
 545   1         ***********************************************************************/
 546   1        TMR2CN0 |= TMR2CN0_TR2__RUN;
 547   1        // [TMR2CN0]$
 548   1      
 549   1        // $[Timer Restoration]
 550   1        // Restore Timer Configuration
 551   1        TMR2CN0 |= TMR2CN0_TR2_save;
 552   1        // [Timer Restoration]$
 553   1      
 554   1      }
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/23/2021 14:28:22 PAGE 10  

 555          
 556          //================================================================================
 557          // TIMER_SETUP_0_enter_DefaultMode_from_RESET
 558          //================================================================================
 559          extern void
 560          TIMER_SETUP_0_enter_DefaultMode_from_RESET (void)
 561          {
 562   1        // $[CKCON0 - Clock Control 0]
 563   1        // [CKCON0 - Clock Control 0]$
 564   1      
 565   1        // $[CKCON1 - Clock Control 1]
 566   1        // [CKCON1 - Clock Control 1]$
 567   1      
 568   1        // $[TMOD - Timer 0/1 Mode]
 569   1        /***********************************************************************
 570   1         - Mode 0, 13-bit Counter/Timer
 571   1         - Mode 2, 8-bit Counter/Timer with Auto-Reload
 572   1         - Timer Mode
 573   1         - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
 574   1         - Timer Mode
 575   1         - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
 576   1         ***********************************************************************/
 577   1        TMOD = TMOD_T0M__MODE0 | TMOD_T1M__MODE2 | TMOD_CT0__TIMER
 578   1            | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 579   1        // [TMOD - Timer 0/1 Mode]$
 580   1      
 581   1        // $[TCON - Timer 0/1 Control]
 582   1        /***********************************************************************
 583   1         - Start Timer 1 running
 584   1         ***********************************************************************/
 585   1        TCON |= TCON_TR1__RUN;
 586   1        // [TCON - Timer 0/1 Control]$
 587   1      
 588   1      }
 589          
 590          //================================================================================
 591          // UART_0_enter_DefaultMode_from_RESET
 592          //================================================================================
 593          extern void
 594          UART_0_enter_DefaultMode_from_RESET (void)
 595          {
 596   1        // $[SCON0 - UART0 Serial Port Control]
 597   1        /***********************************************************************
 598   1         - UART0 reception enabled
 599   1         ***********************************************************************/
 600   1        SCON0 |= SCON0_REN__RECEIVE_ENABLED;
 601   1        // [SCON0 - UART0 Serial Port Control]$
 602   1      
 603   1      }
 604          
 605          //================================================================================
 606          // INTERRUPT_0_enter_DefaultMode_from_RESET
 607          //================================================================================
 608          extern void
 609          INTERRUPT_0_enter_DefaultMode_from_RESET (void)
 610          {
 611   1        // $[EIE1 - Extended Interrupt Enable 1]
 612   1        /***********************************************************************
 613   1         - Enable interrupt requests generated by the ADINT flag
 614   1         - Disable ADC0 Window Comparison interrupt
 615   1         - Disable CP0 interrupts
 616   1         - Disable CP1 interrupts
 617   1         - Enable interrupt requests generated by a Port Match
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/23/2021 14:28:22 PAGE 11  

 618   1         - Disable all PCA0 interrupts
 619   1         - Disable all SMB0 interrupts
 620   1         - Disable Timer 3 interrupts
 621   1         ***********************************************************************/
 622   1        EIE1 = EIE1_EADC0__ENABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
 623   1            | EIE1_ECP1__DISABLED | EIE1_EMAT__ENABLED | EIE1_EPCA0__DISABLED
 624   1            | EIE1_ESMB0__DISABLED | EIE1_ET3__DISABLED;
 625   1        // [EIE1 - Extended Interrupt Enable 1]$
 626   1      
 627   1        // $[EIE2 - Extended Interrupt Enable 2]
 628   1        // [EIE2 - Extended Interrupt Enable 2]$
 629   1      
 630   1        // $[EIP1H - Extended Interrupt Priority 1 High]
 631   1        // [EIP1H - Extended Interrupt Priority 1 High]$
 632   1      
 633   1        // $[EIP1 - Extended Interrupt Priority 1 Low]
 634   1        // [EIP1 - Extended Interrupt Priority 1 Low]$
 635   1      
 636   1        // $[EIP2 - Extended Interrupt Priority 2]
 637   1        // [EIP2 - Extended Interrupt Priority 2]$
 638   1      
 639   1        // $[EIP2H - Extended Interrupt Priority 2 High]
 640   1        // [EIP2H - Extended Interrupt Priority 2 High]$
 641   1      
 642   1        // $[IE - Interrupt Enable]
 643   1        /***********************************************************************
 644   1         - Enable each interrupt according to its individual mask setting
 645   1         - Disable external interrupt 0
 646   1         - Disable external interrupt 1
 647   1         - Disable all SPI0 interrupts
 648   1         - Disable all Timer 0 interrupt
 649   1         - Disable all Timer 1 interrupt
 650   1         - Disable Timer 2 interrupt
 651   1         - Disable UART0 interrupt
 652   1         ***********************************************************************/
 653   1        IE = IE_EA__ENABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__DISABLED
 654   1            | IE_ET0__DISABLED | IE_ET1__DISABLED | IE_ET2__DISABLED
 655   1            | IE_ES0__DISABLED;
 656   1        // [IE - Interrupt Enable]$
 657   1      
 658   1        // $[IP - Interrupt Priority]
 659   1        // [IP - Interrupt Priority]$
 660   1      
 661   1        // $[IPH - Interrupt Priority High]
 662   1        // [IPH - Interrupt Priority High]$
 663   1      
 664   1      }
 665          
 666          extern void
 667          UARTE_1_enter_DefaultMode_from_RESET (void)
 668          {
 669   1      
 670   1      }
 671          
 672          extern void
 673          VREF_0_enter_DefaultMode_from_RESET (void)
 674          {
 675   1        // $[REF0CN - Voltage Reference Control]
 676   1        /***********************************************************************
 677   1         - 2.4 V reference output to VREF pin
 678   1         ***********************************************************************/
 679   1        REF0CN = REF0CN_VREFSL__VREF_2P4;
 680   1        // [REF0CN - Voltage Reference Control]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/23/2021 14:28:22 PAGE 12  

 681   1      
 682   1      }
 683          
 684          extern void
 685          EXTINT_0_enter_DefaultMode_from_RESET (void)
 686          {
 687   1        // $[IT01CF - INT0/INT1 Configuration]
 688   1        /***********************************************************************
 689   1         - INT0 input is active low
 690   1         - Select P0.1
 691   1         - INT1 input is active low
 692   1         - Select P0.2
 693   1         ***********************************************************************/
 694   1        IT01CF = IT01CF_IN0PL__ACTIVE_LOW | IT01CF_IN0SL__P0_1
 695   1            | IT01CF_IN1PL__ACTIVE_LOW | IT01CF_IN1SL__P0_2;
 696   1        // [IT01CF - INT0/INT1 Configuration]$
 697   1      
 698   1      }
 699          
 700          extern void
 701          PORTS_3_enter_DefaultMode_from_RESET (void)
 702          {
 703   1        // $[P3 - Port 3 Pin Latch]
 704   1        // [P3 - Port 3 Pin Latch]$
 705   1      
 706   1        // $[P3MDOUT - Port 3 Output Mode]
 707   1        /***********************************************************************
 708   1         - P3.0 output is push-pull
 709   1         - P3.1 output is open-drain
 710   1         - P3.2 output is open-drain
 711   1         - P3.3 output is open-drain
 712   1         - P3.4 output is open-drain
 713   1         - P3.7 output is open-drain
 714   1         ***********************************************************************/
 715   1        P3MDOUT = P3MDOUT_B0__PUSH_PULL | P3MDOUT_B1__OPEN_DRAIN
 716   1            | P3MDOUT_B2__OPEN_DRAIN | P3MDOUT_B3__OPEN_DRAIN | P3MDOUT_B4__OPEN_DRAIN
 717   1            | P3MDOUT_B7__OPEN_DRAIN;
 718   1        // [P3MDOUT - Port 3 Output Mode]$
 719   1      
 720   1        // $[P3MDIN - Port 3 Input Mode]
 721   1        // [P3MDIN - Port 3 Input Mode]$
 722   1      
 723   1      }
 724          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    311    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =      7    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =      1    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
