INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ysfyi/Desktop/pldlab_project/q_1/q_1.srcs/sources_1/new/q1_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'q1_top'
