
*** Running vivado
    with args -log dma_sys_system_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_sys_system_ila_0_0.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dma_sys_system_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 477.922 ; gain = 117.391
INFO: [Synth 8-638] synthesizing module 'dma_sys_system_ila_0_0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/synth/dma_sys_system_ila_0_0.v:206]
INFO: [Synth 8-638] synthesizing module 'bd_e02d' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/bd_0/synth/bd_e02d.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_e02d_g_inst_0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/bd_0/ip/ip_1/synth/bd_e02d_g_inst_0.v:116]
INFO: [Synth 8-638] synthesizing module 'bd_e02d_g_inst_0_gigantic_mux' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/bd_0/ip/ip_1/bd_e02d_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_e02d_g_inst_0_gigantic_mux' (2#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/bd_0/ip/ip_1/bd_e02d_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_e02d_g_inst_0' (3#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/bd_0/ip/ip_1/synth/bd_e02d_g_inst_0.v:116]
INFO: [Synth 8-638] synthesizing module 'bd_e02d_ila_lib_0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/bd_0/ip/ip_0/synth/bd_e02d_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (11#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (12#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (22#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (24#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50794]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (26#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50794]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (31#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_e02d_ila_lib_0' (49#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/bd_0/ip/ip_0/synth/bd_e02d_ila_lib_0.v:84]
INFO: [Synth 8-256] done synthesizing module 'bd_e02d' (50#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/bd_0/synth/bd_e02d.v:10]
INFO: [Synth 8-256] done synthesizing module 'dma_sys_system_ila_0_0' (51#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/synth/dma_sys_system_ila_0_0.v:206]
Finished RTL Elaboration : Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 823.371 ; gain = 462.840
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 823.371 ; gain = 462.840
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 906.691 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:05 ; elapsed = 00:02:19 . Memory (MB): peak = 906.691 ; gain = 546.160
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:05 ; elapsed = 00:02:19 . Memory (MB): peak = 906.691 ; gain = 546.160
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:19 . Memory (MB): peak = 906.691 ; gain = 546.160
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:22 . Memory (MB): peak = 906.691 ; gain = 546.160
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:30 . Memory (MB): peak = 906.691 ; gain = 546.160
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:29 ; elapsed = 00:02:44 . Memory (MB): peak = 906.691 ; gain = 546.160
Finished Timing Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:02:44 . Memory (MB): peak = 906.691 ; gain = 546.160
Finished Technology Mapping : Time (s): cpu = 00:02:31 ; elapsed = 00:02:45 . Memory (MB): peak = 906.691 ; gain = 546.160
Finished IO Insertion : Time (s): cpu = 00:02:31 ; elapsed = 00:02:46 . Memory (MB): peak = 906.691 ; gain = 546.160
Finished Renaming Generated Instances : Time (s): cpu = 00:02:31 ; elapsed = 00:02:46 . Memory (MB): peak = 906.691 ; gain = 546.160
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:32 ; elapsed = 00:02:47 . Memory (MB): peak = 906.691 ; gain = 546.160
Finished Renaming Generated Ports : Time (s): cpu = 00:02:32 ; elapsed = 00:02:47 . Memory (MB): peak = 906.691 ; gain = 546.160
Finished Handling Custom Attributes : Time (s): cpu = 00:02:32 ; elapsed = 00:02:47 . Memory (MB): peak = 906.691 ; gain = 546.160
Finished Renaming Generated Nets : Time (s): cpu = 00:02:32 ; elapsed = 00:02:47 . Memory (MB): peak = 906.691 ; gain = 546.160

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    36|
|2     |CFGLUT5  |   105|
|3     |LUT1     |    35|
|4     |LUT2     |    52|
|5     |LUT3     |   108|
|6     |LUT4     |   148|
|7     |LUT5     |   132|
|8     |LUT6     |   480|
|9     |MUXF7    |    17|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     2|
|12    |SRL16E   |    78|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  1705|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:32 ; elapsed = 00:02:47 . Memory (MB): peak = 906.691 ; gain = 546.160
synth_design: Time (s): cpu = 00:02:34 ; elapsed = 00:02:50 . Memory (MB): peak = 906.691 ; gain = 546.160
