Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : adder
Version: J-2014.09-SP4
Date   : Wed Mar  9 12:46:12 2016
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Number of ports:                           96
Number of nets:                           128
Number of cells:                           34
Number of combinational cells:             34
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       4

Combinational area:                155.027835
Buf/Inv area:                        1.270720
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:              10.898539

Total cell area:                   155.027835
Total area:                        165.926374

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ---------
adder                              155.0278    100.0  155.0278     0.0000  0.0000  adder
--------------------------------  ---------  -------  --------  ---------  ------  ---------
Total                                                 155.0278     0.0000  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                           Estimated  Perc. of
  Module   Implem.  Count       Area cell area
  -------- -------  ----- ---------- ---------
  DW01_add apparch      1   155.0278    100.0%
  -------- -------  ----- ---------- ---------
  Total:                1   155.0278    100.0%

Total synthetic cell area:              155.0278  100.0%  (estimated)

1
