// -------------------------------------------------------------
// 
// File Name: F:\Git_Repository\FPGA_myself\DDS\I2S\REC_I2S\NOFIFO\hdlsrc\rec_i2s\SIPO_4BIT1_block2.v
// Created: 2023-10-27 21:55:14
// 
// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: SIPO_4BIT1_block2
// Source Path: rec_i2s/REC_I2S_NOFIFO/SIPO_32BIT_R/Subsystem/SIPO_16BIT1/SIPO_8BIT1/SIPO_4BIT1
// Hierarchy Level: 5
// Model version: 1.40
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module SIPO_4BIT1_block2
          (clk,
           reset,
           enb,
           SERIAL_IN,
           PARA_OUT_0,
           PARA_OUT_1,
           PARA_OUT_2,
           PARA_OUT_3);


  input   clk;
  input   reset;
  input   enb;
  input   SERIAL_IN;
  output  PARA_OUT_0;  // boolean
  output  PARA_OUT_1;  // boolean
  output  PARA_OUT_2;  // boolean
  output  PARA_OUT_3;  // boolean


  wire alpha2BIT_SIPO_out1_0;
  wire alpha2BIT_SIPO_out1_1;
  wire alpha2BIT_SIPO_out2;
  wire alpha2BIT_SIPO1_out1_0;
  wire alpha2BIT_SIPO1_out1_1;


  alpha2BIT_SIPO_block6 u_2BIT_SIPO (.clk(clk),
                                     .reset(reset),
                                     .enb(enb),
                                     .SERIAL_IN(SERIAL_IN),
                                     .PARA_OUT_0(alpha2BIT_SIPO_out1_0),  // boolean
                                     .PARA_OUT_1(alpha2BIT_SIPO_out1_1),  // boolean
                                     .SERIAL_OUT(alpha2BIT_SIPO_out2)
                                     );

  alpha2BIT_SIPO1_block6 u_2BIT_SIPO1 (.clk(clk),
                                       .reset(reset),
                                       .enb(enb),
                                       .SERIAL_IN(alpha2BIT_SIPO_out2),
                                       .PARA_OUT_0(alpha2BIT_SIPO1_out1_0),  // boolean
                                       .PARA_OUT_1(alpha2BIT_SIPO1_out1_1)  // boolean
                                       );

  assign PARA_OUT_0 = alpha2BIT_SIPO1_out1_0;

  assign PARA_OUT_1 = alpha2BIT_SIPO1_out1_1;

  assign PARA_OUT_2 = alpha2BIT_SIPO_out1_0;

  assign PARA_OUT_3 = alpha2BIT_SIPO_out1_1;

endmodule  // SIPO_4BIT1_block2

