// Seed: 1740171108
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input wand id_5,
    output supply0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output supply0 id_9,
    input tri id_10,
    input wire id_11,
    input tri1 id_12,
    input tri id_13,
    input supply0 id_14,
    output supply0 id_15
);
  logic id_17;
  ;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2,
    output wire id_3
);
  always disable id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_3,
      id_0,
      id_3,
      id_3,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
