// Seed: 2540497542
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wand id_4,
    output uwire id_5,
    input supply0 id_6
);
  assign {!1, !1} = id_4;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output supply0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input supply0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input wand id_8,
    input supply0 id_9,
    inout tri id_10,
    input tri id_11,
    output wor id_12,
    input wand id_13
);
  assign id_7  = 1'h0;
  assign id_10 = 1;
  module_0(
      id_6, id_10, id_5, id_7, id_5, id_2, id_13
  );
  assign id_1 = ~id_13;
  assign id_7 = 1;
endmodule
