// Seed: 213537481
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input id_7,
    input id_8,
    output logic id_9,
    input id_10,
    output id_11,
    output logic id_12,
    input id_13,
    output id_14,
    input id_15,
    output id_16
);
  always @(posedge 1 or 1'd0)
    case (~{1, id_3})
      1: id_14 = id_7;
      default: id_12 = id_4 * id_3 + id_7;
    endcase
endmodule
