-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_bincls_axilite_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s is
port (
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of myproject_bincls_axilite_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal icmp_ln1649_fu_112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_10_fu_108_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_V_fu_118_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1649_4_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_9_fu_104_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_V_4_fu_136_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1649_5_fu_148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_8_fu_100_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_V_5_fu_154_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1649_6_fu_166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_7_fu_96_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_V_6_fu_172_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1649_7_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_6_fu_92_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_V_7_fu_190_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1649_8_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_5_fu_88_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_V_8_fu_208_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1649_9_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_4_fu_84_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_V_9_fu_226_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1649_10_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_fu_80_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal datareg_V_10_fu_244_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln45_fu_126_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_4_fu_144_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_5_fu_162_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_6_fu_180_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_7_fu_198_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_8_fu_216_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_9_fu_234_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln45_10_fu_252_p1 : STD_LOGIC_VECTOR (15 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= zext_ln45_fu_126_p1;
    ap_return_1 <= zext_ln45_4_fu_144_p1;
    ap_return_2 <= zext_ln45_5_fu_162_p1;
    ap_return_3 <= zext_ln45_6_fu_180_p1;
    ap_return_4 <= zext_ln45_7_fu_198_p1;
    ap_return_5 <= zext_ln45_8_fu_216_p1;
    ap_return_6 <= zext_ln45_9_fu_234_p1;
    ap_return_7 <= zext_ln45_10_fu_252_p1;
    datareg_V_10_fu_244_p3 <= 
        trunc_ln40_fu_80_p1 when (icmp_ln1649_10_fu_238_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_V_4_fu_136_p3 <= 
        trunc_ln40_9_fu_104_p1 when (icmp_ln1649_4_fu_130_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_V_5_fu_154_p3 <= 
        trunc_ln40_8_fu_100_p1 when (icmp_ln1649_5_fu_148_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_V_6_fu_172_p3 <= 
        trunc_ln40_7_fu_96_p1 when (icmp_ln1649_6_fu_166_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_V_7_fu_190_p3 <= 
        trunc_ln40_6_fu_92_p1 when (icmp_ln1649_7_fu_184_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_V_8_fu_208_p3 <= 
        trunc_ln40_5_fu_88_p1 when (icmp_ln1649_8_fu_202_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_V_9_fu_226_p3 <= 
        trunc_ln40_4_fu_84_p1 when (icmp_ln1649_9_fu_220_p2(0) = '1') else 
        ap_const_lv15_0;
    datareg_V_fu_118_p3 <= 
        trunc_ln40_10_fu_108_p1 when (icmp_ln1649_fu_112_p2(0) = '1') else 
        ap_const_lv15_0;
    icmp_ln1649_10_fu_238_p2 <= "1" when (signed(p_read7) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_4_fu_130_p2 <= "1" when (signed(p_read1) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_5_fu_148_p2 <= "1" when (signed(p_read2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_6_fu_166_p2 <= "1" when (signed(p_read3) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_7_fu_184_p2 <= "1" when (signed(p_read4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_8_fu_202_p2 <= "1" when (signed(p_read5) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_9_fu_220_p2 <= "1" when (signed(p_read6) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_fu_112_p2 <= "1" when (signed(p_read) > signed(ap_const_lv16_0)) else "0";
    trunc_ln40_10_fu_108_p1 <= p_read(15 - 1 downto 0);
    trunc_ln40_4_fu_84_p1 <= p_read6(15 - 1 downto 0);
    trunc_ln40_5_fu_88_p1 <= p_read5(15 - 1 downto 0);
    trunc_ln40_6_fu_92_p1 <= p_read4(15 - 1 downto 0);
    trunc_ln40_7_fu_96_p1 <= p_read3(15 - 1 downto 0);
    trunc_ln40_8_fu_100_p1 <= p_read2(15 - 1 downto 0);
    trunc_ln40_9_fu_104_p1 <= p_read1(15 - 1 downto 0);
    trunc_ln40_fu_80_p1 <= p_read7(15 - 1 downto 0);
    zext_ln45_10_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_V_10_fu_244_p3),16));
    zext_ln45_4_fu_144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_V_4_fu_136_p3),16));
    zext_ln45_5_fu_162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_V_5_fu_154_p3),16));
    zext_ln45_6_fu_180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_V_6_fu_172_p3),16));
    zext_ln45_7_fu_198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_V_7_fu_190_p3),16));
    zext_ln45_8_fu_216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_V_8_fu_208_p3),16));
    zext_ln45_9_fu_234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_V_9_fu_226_p3),16));
    zext_ln45_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(datareg_V_fu_118_p3),16));
end behav;
