{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529405933916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2016  Intel Corporation. All rights reserved. " "Copyright (C) 2016  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel MegaCore Function License Agreement, or other  " "the Intel MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Intel and sold by Intel or its  " "devices manufactured by Intel and sold by Intel or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 16:28:53 2018 " "Processing started: Tue Jun 19 16:28:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529405933917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405933917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECHO_FPGA12.qsf -c ECHO_FPGA12.qsf " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECHO_FPGA12.qsf -c ECHO_FPGA12.qsf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405933918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529405934229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529405934229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkNetworkSimple2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkNetworkSimple2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNetworkSimple2 " "Found entity 1: mkNetworkSimple2" {  } { { "src_files_2/mkNetworkSimple2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNetworkSimple2.v" 2328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkNetworkSimple1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkNetworkSimple1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNetworkSimple1 " "Found entity 1: mkNetworkSimple1" {  } { { "src_files_2/mkNetworkSimple1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNetworkSimple1.v" 2328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys " "Found entity 1: echo_fpga12_qsys" {  } { { "echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_onchip_memory2_0 " "Found entity 1: echo_fpga12_qsys_onchip_memory2_0" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_onchip_memory2_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: echo_fpga12_qsys_nios2_gen2_0_cpu_test_bench" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "2 echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "3 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "4 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "5 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "6 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "7 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "8 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "9 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "10 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "11 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "12 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "13 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "14 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "15 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "16 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "17 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "18 echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "19 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "20 echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""} { "Info" "ISGN_ENTITY_NAME" "21 echo_fpga12_qsys_nios2_gen2_0_cpu " "Found entity 21: echo_fpga12_qsys_nios2_gen2_0_cpu" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_nios2_gen2_0 " "Found entity 1: echo_fpga12_qsys_nios2_gen2_0" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: echo_fpga12_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: echo_fpga12_qsys_mm_interconnect_0_rsp_mux" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: echo_fpga12_qsys_mm_interconnect_0_rsp_demux" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel echo_fpga12_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at echo_fpga12_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529405943410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel echo_fpga12_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at echo_fpga12_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529405943410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: echo_fpga12_qsys_mm_interconnect_0_router_004_default_decode" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943411 ""} { "Info" "ISGN_ENTITY_NAME" "2 echo_fpga12_qsys_mm_interconnect_0_router_004 " "Found entity 2: echo_fpga12_qsys_mm_interconnect_0_router_004" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel echo_fpga12_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at echo_fpga12_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529405943411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel echo_fpga12_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at echo_fpga12_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529405943411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: echo_fpga12_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943412 ""} { "Info" "ISGN_ENTITY_NAME" "2 echo_fpga12_qsys_mm_interconnect_0_router_002 " "Found entity 2: echo_fpga12_qsys_mm_interconnect_0_router_002" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel echo_fpga12_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at echo_fpga12_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529405943412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel echo_fpga12_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at echo_fpga12_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529405943412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: echo_fpga12_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943413 ""} { "Info" "ISGN_ENTITY_NAME" "2 echo_fpga12_qsys_mm_interconnect_0_router_001 " "Found entity 2: echo_fpga12_qsys_mm_interconnect_0_router_001" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel echo_fpga12_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at echo_fpga12_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529405943413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel echo_fpga12_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at echo_fpga12_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529405943414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: echo_fpga12_qsys_mm_interconnect_0_router_default_decode" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943414 ""} { "Info" "ISGN_ENTITY_NAME" "2 echo_fpga12_qsys_mm_interconnect_0_router " "Found entity 2: echo_fpga12_qsys_mm_interconnect_0_router" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: echo_fpga12_qsys_mm_interconnect_0_cmd_mux" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: echo_fpga12_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: echo_fpga12_qsys_mm_interconnect_0_cmd_demux" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_mm_interconnect_0 " "Found entity 1: echo_fpga12_qsys_mm_interconnect_0" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: echo_fpga12_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943426 ""} { "Info" "ISGN_ENTITY_NAME" "2 echo_fpga12_qsys_jtag_uart_0_scfifo_w " "Found entity 2: echo_fpga12_qsys_jtag_uart_0_scfifo_w" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943426 ""} { "Info" "ISGN_ENTITY_NAME" "3 echo_fpga12_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: echo_fpga12_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943426 ""} { "Info" "ISGN_ENTITY_NAME" "4 echo_fpga12_qsys_jtag_uart_0_scfifo_r " "Found entity 4: echo_fpga12_qsys_jtag_uart_0_scfifo_r" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943426 ""} { "Info" "ISGN_ENTITY_NAME" "5 echo_fpga12_qsys_jtag_uart_0 " "Found entity 5: echo_fpga12_qsys_jtag_uart_0" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 echo_fpga12_qsys_irq_mapper " "Found entity 1: echo_fpga12_qsys_irq_mapper" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_irq_mapper.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file echo_fpga12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943436 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_fpga12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_fpga12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "src_files_2/tb.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/SyncFIFO1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/SyncFIFO1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncFIFO1 " "Found entity 1: SyncFIFO1" {  } { { "src_files_2/SyncFIFO1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/SyncFIFO1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/SizedFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/SizedFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 SizedFIFO " "Found entity 1: SizedFIFO" {  } { { "src_files_2/SizedFIFO.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/SizedFIFO.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/RevertReg.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/RevertReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 RevertReg " "Found entity 1: RevertReg" {  } { { "src_files_2/RevertReg.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RevertReg.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/RegFileLoadSyn.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/RegFileLoadSyn.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFileLoadSyn " "Found entity 1: RegFileLoadSyn" {  } { { "src_files_2/RegFileLoadSyn.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943441 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "template src_files_2/RegFile_1port.v(50) " "Unrecognized synthesis attribute \"template\" at src_files_2/RegFile_1port.v(50)" {  } { { "src_files_2/RegFile_1port.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 50 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/RegFile_1port.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/RegFile_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_1port " "Found entity 1: RegFile_1port" {  } { { "src_files_2/RegFile_1port.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943442 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files_2/RegFile.v(71) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files_2/RegFile.v(71)" {  } { { "src_files_2/RegFile.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile.v" 71 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/RegFile.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/RegFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "src_files_2/RegFile.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/module_outport_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/module_outport_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_outport_encoder " "Found entity 1: module_outport_encoder" {  } { { "src_files_2/module_outport_encoder.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/module_outport_encoder.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/module_gen_grant_carry.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/module_gen_grant_carry.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_gen_grant_carry " "Found entity 1: module_gen_grant_carry" {  } { { "src_files_2/module_gen_grant_carry.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/module_gen_grant_carry.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkTop_fpga2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkTop_fpga2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkTop_fpga2 " "Found entity 1: mkTop_fpga2" {  } { { "src_files_2/mkTop_fpga2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkTop_fpga2.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkTop_fpga1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkTop_fpga1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkTop_fpga1 " "Found entity 1: mkTop_fpga1" {  } { { "src_files_2/mkTop_fpga1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkTop_fpga1.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkTb.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkTb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkTb " "Found entity 1: mkTb" {  } { { "src_files_2/mkTb.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkTb.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkSepRouterAllocator.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkSepRouterAllocator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkSepRouterAllocator " "Found entity 1: mkSepRouterAllocator" {  } { { "src_files_2/mkSepRouterAllocator.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkSepRouterAllocator.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkRouterOutputArbitersStatic.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkRouterOutputArbitersStatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterOutputArbitersStatic " "Found entity 1: mkRouterOutputArbitersStatic" {  } { { "src_files_2/mkRouterOutputArbitersStatic.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkRouterOutputArbitersStatic.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkRouterOutputArbitersRoundRobin.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkRouterOutputArbitersRoundRobin.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterOutputArbitersRoundRobin " "Found entity 1: mkRouterOutputArbitersRoundRobin" {  } { { "src_files_2/mkRouterOutputArbitersRoundRobin.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkRouterOutputArbitersRoundRobin.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkRouterInputArbitersStatic.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkRouterInputArbitersStatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterInputArbitersStatic " "Found entity 1: mkRouterInputArbitersStatic" {  } { { "src_files_2/mkRouterInputArbitersStatic.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkRouterInputArbitersStatic.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkRouterInputArbitersRoundRobin.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkRouterInputArbitersRoundRobin.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterInputArbitersRoundRobin " "Found entity 1: mkRouterInputArbitersRoundRobin" {  } { { "src_files_2/mkRouterInputArbitersRoundRobin.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkRouterInputArbitersRoundRobin.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkOutputArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkOutputArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkOutputArbiter " "Found entity 1: mkOutputArbiter" {  } { { "src_files_2/mkOutputArbiter.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkOutputArbiter.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkOutPortFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkOutPortFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkOutPortFIFO " "Found entity 1: mkOutPortFIFO" {  } { { "src_files_2/mkOutPortFIFO.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkOutPortFIFO.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkNodeTask_host.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkNodeTask_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_host " "Found entity 1: mkNodeTask_host" {  } { { "src_files_2/mkNodeTask_host.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_host.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkNodeTask_fpga2_5.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkNodeTask_fpga2_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_fpga2_5 " "Found entity 1: mkNodeTask_fpga2_5" {  } { { "src_files_2/mkNodeTask_fpga2_5.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_fpga2_5.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkNodeTask_fpga1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkNodeTask_fpga1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_fpga1_4 " "Found entity 1: mkNodeTask_fpga1_4" {  } { { "src_files_2/mkNodeTask_fpga1_4.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_fpga1_4.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkNodeTask_echo2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkNodeTask_echo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_echo2 " "Found entity 1: mkNodeTask_echo2" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkNodeTask_echo1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkNodeTask_echo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_echo1 " "Found entity 1: mkNodeTask_echo1" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkMFpgaTop.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkMFpgaTop.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkMFpgaTop " "Found entity 1: mkMFpgaTop" {  } { { "src_files_2/mkMFpgaTop.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkMFpgaTop.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkIQRouterCoreSimple.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkIQRouterCoreSimple.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkIQRouterCoreSimple " "Found entity 1: mkIQRouterCoreSimple" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkInterFPGA_LVDS.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkInterFPGA_LVDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInterFPGA_LVDS " "Found entity 1: mkInterFPGA_LVDS" {  } { { "src_files_2/mkInterFPGA_LVDS.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkInterFPGA_LVDS.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkInputQueue.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkInputQueue.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInputQueue " "Found entity 1: mkInputQueue" {  } { { "src_files_2/mkInputQueue.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkInputQueue.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkInputArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkInputArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInputArbiter " "Found entity 1: mkInputArbiter" {  } { { "src_files_2/mkInputArbiter.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkInputArbiter.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/mkCnctBridge.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/mkCnctBridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkCnctBridge " "Found entity 1: mkCnctBridge" {  } { { "src_files_2/mkCnctBridge.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkCnctBridge.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/FPGA12_TopNiosInterface.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/FPGA12_TopNiosInterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA12_TopNiosInterface " "Found entity 1: FPGA12_TopNiosInterface" {  } { { "src_files_2/FPGA12_TopNiosInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/FPGA12_TopNiosInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/FIFO10.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/FIFO10.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO10 " "Found entity 1: FIFO10" {  } { { "src_files_2/FIFO10.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/FIFO10.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/FIFO2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/FIFO2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO2 " "Found entity 1: FIFO2" {  } { { "src_files_2/FIFO2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/FIFO2.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/FIFO1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/FIFO1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO1 " "Found entity 1: FIFO1" {  } { { "src_files_2/FIFO1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/FIFO1.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/connect_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file src_files_2/connect_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943487 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files_2/BRAM2Load.v(65) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files_2/BRAM2Load.v(65)" {  } { { "src_files_2/BRAM2Load.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM2Load.v" 65 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/BRAM2Load.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/BRAM2Load.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2Load " "Found entity 1: BRAM2Load" {  } { { "src_files_2/BRAM2Load.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM2Load.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943488 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files_2/BRAM2BELoad.v(67) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files_2/BRAM2BELoad.v(67)" {  } { { "src_files_2/BRAM2BELoad.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM2BELoad.v" 67 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/BRAM2BELoad.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/BRAM2BELoad.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2BELoad " "Found entity 1: BRAM2BELoad" {  } { { "src_files_2/BRAM2BELoad.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM2BELoad.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943489 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files_2/BRAM2BE.v(65) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files_2/BRAM2BE.v(65)" {  } { { "src_files_2/BRAM2BE.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM2BE.v" 65 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/BRAM2BE.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/BRAM2BE.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2BE " "Found entity 1: BRAM2BE" {  } { { "src_files_2/BRAM2BE.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM2BE.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files_2/BRAM2.v(63) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files_2/BRAM2.v(63)" {  } { { "src_files_2/BRAM2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM2.v" 63 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/BRAM2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/BRAM2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2 " "Found entity 1: BRAM2" {  } { { "src_files_2/BRAM2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM2.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943491 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files_2/BRAM1Load.v(52) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files_2/BRAM1Load.v(52)" {  } { { "src_files_2/BRAM1Load.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM1Load.v" 52 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/BRAM1Load.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/BRAM1Load.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1Load " "Found entity 1: BRAM1Load" {  } { { "src_files_2/BRAM1Load.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM1Load.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943492 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files_2/BRAM1BELoad.v(54) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files_2/BRAM1BELoad.v(54)" {  } { { "src_files_2/BRAM1BELoad.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM1BELoad.v" 54 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/BRAM1BELoad.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/BRAM1BELoad.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1BELoad " "Found entity 1: BRAM1BELoad" {  } { { "src_files_2/BRAM1BELoad.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM1BELoad.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943493 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files_2/BRAM1BE.v(52) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files_2/BRAM1BE.v(52)" {  } { { "src_files_2/BRAM1BE.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM1BE.v" 52 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/BRAM1BE.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/BRAM1BE.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1BE " "Found entity 1: BRAM1BE" {  } { { "src_files_2/BRAM1BE.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM1BE.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943493 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files_2/BRAM1.v(50) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files_2/BRAM1.v(50)" {  } { { "src_files_2/BRAM1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM1.v" 50 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/BRAM1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/BRAM1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1 " "Found entity 1: BRAM1" {  } { { "src_files_2/BRAM1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/BRAM1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943494 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style src_files_2/Bram.v(9) " "Unrecognized synthesis attribute \"ram_style\" at src_files_2/Bram.v(9)" {  } { { "src_files_2/Bram.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/Bram.v" 9 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files_2/Bram.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files_2/Bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bram " "Found entity 1: Bram" {  } { { "src_files_2/Bram.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/Bram.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405943495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405943495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "echo_fpga12_qsys " "Elaborating entity \"echo_fpga12_qsys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529405943620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA12_TopNiosInterface FPGA12_TopNiosInterface:echo_fpga12_component_0 " "Elaborating entity \"FPGA12_TopNiosInterface\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\"" {  } { { "echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" "echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkMFpgaTop FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1 " "Elaborating entity \"mkMFpgaTop\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\"" {  } { { "src_files_2/FPGA12_TopNiosInterface.v" "T1" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/FPGA12_TopNiosInterface.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkTop_fpga1 FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1 " "Elaborating entity \"mkTop_fpga1\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\"" {  } { { "src_files_2/mkMFpgaTop.v" "xfpga1" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkMFpgaTop.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SizedFIFO FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f " "Elaborating entity \"SizedFIFO\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\"" {  } { { "src_files_2/mkTop_fpga1.v" "flitsr_port_in_0_f" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkTop_fpga1.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNetworkSimple1 FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc " "Elaborating entity \"mkNetworkSimple1\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\"" {  } { { "src_files_2/mkTop_fpga1.v" "noc" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkTop_fpga1.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\"" {  } { { "src_files_2/mkNetworkSimple1.v" "net_routers_routeTable_1_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNetworkSimple1.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943747 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943747 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943747 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943747 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943747 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943747 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943747 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943747 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943748 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943748 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943748 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943748 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943748 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943748 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943748 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943748 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf\"" {  } { { "src_files_2/mkNetworkSimple1.v" "net_routers_routeTable_2_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNetworkSimple1.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943757 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943757 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943757 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943757 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943758 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943758 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943758 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943758 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943758 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943758 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943758 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943758 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943758 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943758 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943758 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943758 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943758 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf\"" {  } { { "src_files_2/mkNetworkSimple1.v" "net_routers_routeTable_3_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNetworkSimple1.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943767 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943767 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943767 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943767 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943767 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943767 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943767 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943767 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943767 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943768 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943768 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943768 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943768 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943768 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943768 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943768 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\"" {  } { { "src_files_2/mkNetworkSimple1.v" "net_routers_routeTable_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNetworkSimple1.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943776 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943777 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943777 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943777 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943777 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943777 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943777 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943777 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943777 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943778 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943778 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943778 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943778 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943778 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943778 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943778 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405943778 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkIQRouterCoreSimple FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core " "Elaborating entity \"mkIQRouterCoreSimple\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\"" {  } { { "src_files_2/mkNetworkSimple1.v" "net_routers_router_core" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNetworkSimple1.v" 3714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943786 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL mkIQRouterCoreSimple.v(1592) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1592): object \"inPortVL\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943789 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_1 mkIQRouterCoreSimple.v(1597) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1597): object \"inPortVL_1\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1597 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943789 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_2 mkIQRouterCoreSimple.v(1602) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1602): object \"inPortVL_2\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1602 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943789 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_3 mkIQRouterCoreSimple.v(1607) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1607): object \"inPortVL_3\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943789 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_4 mkIQRouterCoreSimple.v(1612) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1612): object \"inPortVL_4\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943789 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_5 mkIQRouterCoreSimple.v(1617) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1617): object \"inPortVL_5\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943789 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_6 mkIQRouterCoreSimple.v(1622) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1622): object \"inPortVL_6\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1622 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943789 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_7 mkIQRouterCoreSimple.v(1627) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1627): object \"inPortVL_7\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943789 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL mkIQRouterCoreSimple.v(1632) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1632): object \"lockedVL\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943789 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_1 mkIQRouterCoreSimple.v(1636) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1636): object \"lockedVL_1\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1636 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943789 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_2 mkIQRouterCoreSimple.v(1640) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1640): object \"lockedVL_2\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943789 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_3 mkIQRouterCoreSimple.v(1644) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1644): object \"lockedVL_3\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1644 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_4 mkIQRouterCoreSimple.v(1648) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1648): object \"lockedVL_4\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_5 mkIQRouterCoreSimple.v(1652) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1652): object \"lockedVL_5\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1652 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_6 mkIQRouterCoreSimple.v(1656) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1656): object \"lockedVL_6\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_7 mkIQRouterCoreSimple.v(1660) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1660): object \"lockedVL_7\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1660 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0 mkIQRouterCoreSimple.v(1664) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1664): object \"selectedIO_reg_0\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_1 mkIQRouterCoreSimple.v(1668) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1668): object \"selectedIO_reg_0_1\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1668 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_2 mkIQRouterCoreSimple.v(1672) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1672): object \"selectedIO_reg_0_2\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_3 mkIQRouterCoreSimple.v(1676) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1676): object \"selectedIO_reg_0_3\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1676 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_4 mkIQRouterCoreSimple.v(1680) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1680): object \"selectedIO_reg_0_4\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_5 mkIQRouterCoreSimple.v(1684) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1684): object \"selectedIO_reg_0_5\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1684 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_6 mkIQRouterCoreSimple.v(1688) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1688): object \"selectedIO_reg_0_6\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1688 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_7 mkIQRouterCoreSimple.v(1692) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1692): object \"selectedIO_reg_0_7\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1692 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1 mkIQRouterCoreSimple.v(1696) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1696): object \"selectedIO_reg_1\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_1 mkIQRouterCoreSimple.v(1700) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1700): object \"selectedIO_reg_1_1\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1700 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_2 mkIQRouterCoreSimple.v(1704) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1704): object \"selectedIO_reg_1_2\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1704 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_3 mkIQRouterCoreSimple.v(1708) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1708): object \"selectedIO_reg_1_3\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1708 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_4 mkIQRouterCoreSimple.v(1712) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1712): object \"selectedIO_reg_1_4\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1712 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943790 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_5 mkIQRouterCoreSimple.v(1716) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1716): object \"selectedIO_reg_1_5\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_6 mkIQRouterCoreSimple.v(1720) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1720): object \"selectedIO_reg_1_6\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1720 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_7 mkIQRouterCoreSimple.v(1724) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1724): object \"selectedIO_reg_1_7\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1724 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2 mkIQRouterCoreSimple.v(1728) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1728): object \"selectedIO_reg_2\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_1 mkIQRouterCoreSimple.v(1732) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1732): object \"selectedIO_reg_2_1\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_2 mkIQRouterCoreSimple.v(1736) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1736): object \"selectedIO_reg_2_2\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1736 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_3 mkIQRouterCoreSimple.v(1740) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1740): object \"selectedIO_reg_2_3\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1740 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_4 mkIQRouterCoreSimple.v(1744) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1744): object \"selectedIO_reg_2_4\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1744 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_5 mkIQRouterCoreSimple.v(1748) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1748): object \"selectedIO_reg_2_5\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_6 mkIQRouterCoreSimple.v(1752) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1752): object \"selectedIO_reg_2_6\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1752 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_7 mkIQRouterCoreSimple.v(1756) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1756): object \"selectedIO_reg_2_7\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1756 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3 mkIQRouterCoreSimple.v(1760) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1760): object \"selectedIO_reg_3\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1760 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_1 mkIQRouterCoreSimple.v(1764) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1764): object \"selectedIO_reg_3_1\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1764 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_2 mkIQRouterCoreSimple.v(1768) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1768): object \"selectedIO_reg_3_2\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_3 mkIQRouterCoreSimple.v(1772) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1772): object \"selectedIO_reg_3_3\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_4 mkIQRouterCoreSimple.v(1776) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1776): object \"selectedIO_reg_3_4\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1776 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_5 mkIQRouterCoreSimple.v(1780) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1780): object \"selectedIO_reg_3_5\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1780 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_6 mkIQRouterCoreSimple.v(1784) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1784): object \"selectedIO_reg_3_6\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1784 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_7 mkIQRouterCoreSimple.v(1788) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1788): object \"selectedIO_reg_3_7\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1788 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943791 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4 mkIQRouterCoreSimple.v(1792) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1792): object \"selectedIO_reg_4\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1792 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_1 mkIQRouterCoreSimple.v(1796) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1796): object \"selectedIO_reg_4_1\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1796 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_2 mkIQRouterCoreSimple.v(1800) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1800): object \"selectedIO_reg_4_2\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1800 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_3 mkIQRouterCoreSimple.v(1804) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1804): object \"selectedIO_reg_4_3\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1804 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_4 mkIQRouterCoreSimple.v(1808) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1808): object \"selectedIO_reg_4_4\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1808 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_5 mkIQRouterCoreSimple.v(1812) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1812): object \"selectedIO_reg_4_5\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1812 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_6 mkIQRouterCoreSimple.v(1816) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1816): object \"selectedIO_reg_4_6\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1816 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_7 mkIQRouterCoreSimple.v(1820) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1820): object \"selectedIO_reg_4_7\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5 mkIQRouterCoreSimple.v(1824) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1824): object \"selectedIO_reg_5\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1824 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_1 mkIQRouterCoreSimple.v(1828) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1828): object \"selectedIO_reg_5_1\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_2 mkIQRouterCoreSimple.v(1832) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1832): object \"selectedIO_reg_5_2\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1832 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_3 mkIQRouterCoreSimple.v(1836) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1836): object \"selectedIO_reg_5_3\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1836 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_4 mkIQRouterCoreSimple.v(1840) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1840): object \"selectedIO_reg_5_4\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1840 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_5 mkIQRouterCoreSimple.v(1844) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1844): object \"selectedIO_reg_5_5\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1844 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_6 mkIQRouterCoreSimple.v(1848) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1848): object \"selectedIO_reg_5_6\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1848 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_7 mkIQRouterCoreSimple.v(1852) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1852): object \"selectedIO_reg_5_7\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1852 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6 mkIQRouterCoreSimple.v(1856) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1856): object \"selectedIO_reg_6\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1856 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_1 mkIQRouterCoreSimple.v(1860) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1860): object \"selectedIO_reg_6_1\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1860 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943792 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_2 mkIQRouterCoreSimple.v(1864) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1864): object \"selectedIO_reg_6_2\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1864 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943793 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_3 mkIQRouterCoreSimple.v(1868) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1868): object \"selectedIO_reg_6_3\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1868 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943793 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_4 mkIQRouterCoreSimple.v(1872) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1872): object \"selectedIO_reg_6_4\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1872 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943793 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_5 mkIQRouterCoreSimple.v(1876) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1876): object \"selectedIO_reg_6_5\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943793 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_6 mkIQRouterCoreSimple.v(1880) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1880): object \"selectedIO_reg_6_6\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1880 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943793 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_7 mkIQRouterCoreSimple.v(1884) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1884): object \"selectedIO_reg_6_7\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1884 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943793 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7 mkIQRouterCoreSimple.v(1888) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1888): object \"selectedIO_reg_7\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1888 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943793 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_1 mkIQRouterCoreSimple.v(1892) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1892): object \"selectedIO_reg_7_1\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1892 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943793 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_2 mkIQRouterCoreSimple.v(1896) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1896): object \"selectedIO_reg_7_2\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1896 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943793 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_3 mkIQRouterCoreSimple.v(1900) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1900): object \"selectedIO_reg_7_3\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1900 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943793 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_4 mkIQRouterCoreSimple.v(1904) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1904): object \"selectedIO_reg_7_4\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1904 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943793 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_5 mkIQRouterCoreSimple.v(1908) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1908): object \"selectedIO_reg_7_5\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1908 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943793 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_6 mkIQRouterCoreSimple.v(1912) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1912): object \"selectedIO_reg_7_6\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1912 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943793 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_7 mkIQRouterCoreSimple.v(1916) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1916): object \"selectedIO_reg_7_7\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 1916 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943793 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2021 mkIQRouterCoreSimple.v(2025) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2025): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2021\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 2025 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943794 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2022 mkIQRouterCoreSimple.v(2026) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2026): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2022\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 2026 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943794 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2023 mkIQRouterCoreSimple.v(2027) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2027): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2023\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 2027 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943794 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2024 mkIQRouterCoreSimple.v(2028) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2028): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2024\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 2028 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943794 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2025 mkIQRouterCoreSimple.v(2029) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2029): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2025\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 2029 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943794 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2026 mkIQRouterCoreSimple.v(2030) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2030): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2026\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 2030 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943794 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2027 mkIQRouterCoreSimple.v(2031) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2031): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2027\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 2031 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943794 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_NOT_out_ETC___d2020 mkIQRouterCoreSimple.v(2101) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2101): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_NOT_out_ETC___d2020\" assigned a value but never read" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 2101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943794 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkInputQueue FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers " "Elaborating entity \"mkInputQueue\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\"" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "flitBuffers" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 2281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_1port FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem " "Elaborating entity \"RegFile_1port\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\"" {  } { { "src_files_2/mkInputQueue.v" "inputQueue_ifc_mf_ifc_fifoMem" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkInputQueue.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkOutPortFIFO FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkOutPortFIFO:outPortFIFOs " "Elaborating entity \"mkOutPortFIFO\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkOutPortFIFO:outPortFIFOs\"" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "outPortFIFOs" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert mkOutPortFIFO.v(241) " "Verilog HDL or VHDL warning at mkOutPortFIFO.v(241): object \"WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert\" assigned a value but never read" {  } { { "src_files_2/mkOutPortFIFO.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkOutPortFIFO.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943885 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82 mkOutPortFIFO.v(256) " "Verilog HDL or VHDL warning at mkOutPortFIFO.v(256): object \"outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82\" assigned a value but never read" {  } { { "src_files_2/mkOutPortFIFO.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkOutPortFIFO.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405943885 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkSepRouterAllocator FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc " "Elaborating entity \"mkSepRouterAllocator\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\"" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "routerAlloc" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 2512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkRouterInputArbitersRoundRobin FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs " "Elaborating entity \"mkRouterInputArbitersRoundRobin\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\"" {  } { { "src_files_2/mkSepRouterAllocator.v" "inputArbs" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkSepRouterAllocator.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_gen_grant_carry FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\|module_gen_grant_carry:instance_gen_grant_carry_120 " "Elaborating entity \"module_gen_grant_carry\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\|module_gen_grant_carry:instance_gen_grant_carry_120\"" {  } { { "src_files_2/mkRouterInputArbitersRoundRobin.v" "instance_gen_grant_carry_120" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkRouterInputArbitersRoundRobin.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405943950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkRouterOutputArbitersRoundRobin FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterOutputArbitersRoundRobin:outputArbs " "Elaborating entity \"mkRouterOutputArbitersRoundRobin\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterOutputArbitersRoundRobin:outputArbs\"" {  } { { "src_files_2/mkSepRouterAllocator.v" "outputArbs" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkSepRouterAllocator.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405944077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_outport_encoder FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|module_outport_encoder:instance_outport_encoder_0 " "Elaborating entity \"module_outport_encoder\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|module_outport_encoder:instance_outport_encoder_0\"" {  } { { "src_files_2/mkIQRouterCoreSimple.v" "instance_outport_encoder_0" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkIQRouterCoreSimple.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405944234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_host FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0 " "Elaborating entity \"mkNodeTask_host\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\"" {  } { { "src_files_2/mkTop_fpga1.v" "nodes_0" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkTop_fpga1.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\"" {  } { { "src_files_2/mkNodeTask_host.v" "bridge" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_host.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945115 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files_2/mkCnctBridge.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405945116 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\|FIFO2:flitsFromNw_0 " "Elaborating entity \"FIFO2\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\|FIFO2:flitsFromNw_0\"" {  } { { "src_files_2/mkCnctBridge.v" "flitsFromNw_0" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkCnctBridge.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_echo1 FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1 " "Elaborating entity \"mkNodeTask_echo1\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\"" {  } { { "src_files_2/mkTop_fpga1.v" "nodes_1" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkTop_fpga1.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_dlog mkNodeTask_echo1.v(142) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(142): object \"core_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405945140 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_tlog mkNodeTask_echo1.v(151) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(151): object \"core_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405945140 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_mergeF_m_notDeqPort mkNodeTask_echo1.v(156) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(156): object \"core_mergeF_m_notDeqPort\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405945140 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_saved_source_address mkNodeTask_echo1.v(164) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(164): object \"core_saved_source_address\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405945140 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_task_info mkNodeTask_echo1.v(190) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(190): object \"core_task_info\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405945140 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_dlog mkNodeTask_echo1.v(210) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(210): object \"fromCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405945140 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_tlog mkNodeTask_echo1.v(219) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(219): object \"fromCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405945140 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_dlog mkNodeTask_echo1.v(348) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(348): object \"toCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405945141 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_tlog mkNodeTask_echo1.v(357) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(357): object \"toCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405945141 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d171 mkNodeTask_echo1.v(533) " "Verilog HDL warning at mkNodeTask_echo1.v(533): object TASK_fopen___d171 used but never assigned" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 533 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529405945142 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d172 mkNodeTask_echo1.v(534) " "Verilog HDL warning at mkNodeTask_echo1.v(534): object TASK_fopen___d172 used but never assigned" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 534 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529405945142 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d263 mkNodeTask_echo1.v(535) " "Verilog HDL warning at mkNodeTask_echo1.v(535): object TASK_fopen___d263 used but never assigned" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 535 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529405945142 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d264 mkNodeTask_echo1.v(536) " "Verilog HDL warning at mkNodeTask_echo1.v(536): object TASK_fopen___d264 used but never assigned" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 536 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529405945142 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d342 mkNodeTask_echo1.v(537) " "Verilog HDL warning at mkNodeTask_echo1.v(537): object TASK_fopen___d342 used but never assigned" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 537 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529405945142 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d343 mkNodeTask_echo1.v(538) " "Verilog HDL warning at mkNodeTask_echo1.v(538): object TASK_fopen___d343 used but never assigned" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 538 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529405945142 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mkNodeTask_echo1.v(1503) " "Verilog HDL Case Statement warning at mkNodeTask_echo1.v(1503): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src_files_2/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 1503 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1529405945154 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|mkCnctBridge:bridge\"" {  } { { "src_files_2/mkNodeTask_echo1.v" "bridge" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files_2/mkCnctBridge.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405945258 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:core_mergeF_dataQ " "Elaborating entity \"FIFO2\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:core_mergeF_dataQ\"" {  } { { "src_files_2/mkNodeTask_echo1.v" "core_mergeF_dataQ" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:pkt_nw2c_0 " "Elaborating entity \"FIFO2\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:pkt_nw2c_0\"" {  } { { "src_files_2/mkNodeTask_echo1.v" "pkt_nw2c_0" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:splf_c2nw_dataQ " "Elaborating entity \"FIFO2\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:splf_c2nw_dataQ\"" {  } { { "src_files_2/mkNodeTask_echo1.v" "splf_c2nw_dataQ" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo1.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_fpga1_4 FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_fpga1_4:nodes_4 " "Elaborating entity \"mkNodeTask_fpga1_4\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_fpga1_4:nodes_4\"" {  } { { "src_files_2/mkTop_fpga1.v" "nodes_4" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkTop_fpga1.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_fpga1_4:nodes_4\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_fpga1_4:nodes_4\|mkCnctBridge:bridge\"" {  } { { "src_files_2/mkNodeTask_fpga1_4.v" "bridge" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_fpga1_4.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files_2/mkCnctBridge.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405945334 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkInterFPGA_LVDS FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkInterFPGA_LVDS:xfpga4 " "Elaborating entity \"mkInterFPGA_LVDS\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkInterFPGA_LVDS:xfpga4\"" {  } { { "src_files_2/mkTop_fpga1.v" "xfpga4" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkTop_fpga1.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncFIFO1 FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO1:outin_ " "Elaborating entity \"SyncFIFO1\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO1:outin_\"" {  } { { "src_files_2/mkInterFPGA_LVDS.v" "outin_" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkInterFPGA_LVDS.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkTop_fpga2 FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2 " "Elaborating entity \"mkTop_fpga2\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\"" {  } { { "src_files_2/mkMFpgaTop.v" "xfpga2" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkMFpgaTop.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNetworkSimple2 FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc " "Elaborating entity \"mkNetworkSimple2\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\"" {  } { { "src_files_2/mkTop_fpga2.v" "noc" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkTop_fpga2.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\"" {  } { { "src_files_2/mkNetworkSimple2.v" "net_routers_routeTable_1_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNetworkSimple2.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945443 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945443 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945443 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945443 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945444 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945444 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945444 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945444 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945444 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945444 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945444 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945444 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945444 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945444 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945444 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945444 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf\"" {  } { { "src_files_2/mkNetworkSimple2.v" "net_routers_routeTable_2_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNetworkSimple2.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945453 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945453 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945453 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945454 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945454 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945454 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945454 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945454 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945454 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945454 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945454 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945454 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945454 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945454 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945454 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945454 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf\"" {  } { { "src_files_2/mkNetworkSimple2.v" "net_routers_routeTable_3_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNetworkSimple2.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945463 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945463 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945463 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945463 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945464 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945464 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945464 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945464 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945464 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945464 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945464 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945464 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945464 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945464 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945464 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945464 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\"" {  } { { "src_files_2/mkNetworkSimple2.v" "net_routers_routeTable_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNetworkSimple2.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405945473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945474 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529405945475 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_fpga2_5 FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_fpga2_5:nodes_5 " "Elaborating entity \"mkNodeTask_fpga2_5\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_fpga2_5:nodes_5\"" {  } { { "src_files_2/mkTop_fpga2.v" "nodes_5" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkTop_fpga2.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405946631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_fpga2_5:nodes_5\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_fpga2_5:nodes_5\|mkCnctBridge:bridge\"" {  } { { "src_files_2/mkNodeTask_fpga2_5.v" "bridge" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_fpga2_5.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405946639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files_2/mkCnctBridge.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405946639 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_echo2 FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_echo2:nodes_6 " "Elaborating entity \"mkNodeTask_echo2\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_echo2:nodes_6\"" {  } { { "src_files_2/mkTop_fpga2.v" "nodes_6" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkTop_fpga2.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405946655 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_dlog mkNodeTask_echo2.v(142) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(142): object \"core_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405946657 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_tlog mkNodeTask_echo2.v(151) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(151): object \"core_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405946657 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_mergeF_m_notDeqPort mkNodeTask_echo2.v(156) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(156): object \"core_mergeF_m_notDeqPort\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405946657 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_saved_source_address mkNodeTask_echo2.v(164) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(164): object \"core_saved_source_address\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405946657 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_task_info mkNodeTask_echo2.v(190) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(190): object \"core_task_info\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405946657 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_dlog mkNodeTask_echo2.v(210) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(210): object \"fromCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405946657 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_tlog mkNodeTask_echo2.v(219) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(219): object \"fromCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405946657 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_dlog mkNodeTask_echo2.v(348) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(348): object \"toCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405946658 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_tlog mkNodeTask_echo2.v(357) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(357): object \"toCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405946658 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d171 mkNodeTask_echo2.v(533) " "Verilog HDL warning at mkNodeTask_echo2.v(533): object TASK_fopen___d171 used but never assigned" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 533 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529405946659 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d172 mkNodeTask_echo2.v(534) " "Verilog HDL warning at mkNodeTask_echo2.v(534): object TASK_fopen___d172 used but never assigned" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 534 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529405946659 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d263 mkNodeTask_echo2.v(535) " "Verilog HDL warning at mkNodeTask_echo2.v(535): object TASK_fopen___d263 used but never assigned" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 535 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529405946659 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d264 mkNodeTask_echo2.v(536) " "Verilog HDL warning at mkNodeTask_echo2.v(536): object TASK_fopen___d264 used but never assigned" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 536 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529405946659 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d342 mkNodeTask_echo2.v(537) " "Verilog HDL warning at mkNodeTask_echo2.v(537): object TASK_fopen___d342 used but never assigned" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 537 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529405946659 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d343 mkNodeTask_echo2.v(538) " "Verilog HDL warning at mkNodeTask_echo2.v(538): object TASK_fopen___d343 used but never assigned" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 538 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529405946660 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mkNodeTask_echo2.v(1512) " "Verilog HDL Case Statement warning at mkNodeTask_echo2.v(1512): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src_files_2/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 1512 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1529405946671 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_echo2:nodes_6\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_echo2:nodes_6\|mkCnctBridge:bridge\"" {  } { { "src_files_2/mkNodeTask_echo2.v" "bridge" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkNodeTask_echo2.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405946774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files_2/mkCnctBridge.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529405946775 "|echo_fpga12_qsys|FPGA12_TopNiosInterface:echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_jtag_uart_0 echo_fpga12_qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"echo_fpga12_qsys_jtag_uart_0\" for hierarchy \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" "jtag_uart_0" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405946807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_jtag_uart_0_scfifo_w echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"echo_fpga12_qsys_jtag_uart_0_scfifo_w\" for hierarchy \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "the_echo_fpga12_qsys_jtag_uart_0_scfifo_w" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405946814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "wfifo" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405947008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405947008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405947008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405947008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405947008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405947008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405947008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405947008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405947008 ""}  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529405947008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405947042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405947042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405947046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405947046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405947049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405947049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405947083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405947083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405947119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405947119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405947152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405947152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_w:the_echo_fpga12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_jtag_uart_0_scfifo_r echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_r:the_echo_fpga12_qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"echo_fpga12_qsys_jtag_uart_0_scfifo_r\" for hierarchy \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|echo_fpga12_qsys_jtag_uart_0_scfifo_r:the_echo_fpga12_qsys_jtag_uart_0_scfifo_r\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "the_echo_fpga12_qsys_jtag_uart_0_scfifo_r" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405947498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405947498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405947498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405947498 ""}  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529405947498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947943 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"echo_fpga12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:echo_fpga12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0 echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" "nios2_gen2_0" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0.v" "cpu" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405947952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_test_bench echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_test_bench:the_echo_fpga12_qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_test_bench:the_echo_fpga12_qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_test_bench" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a_module echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a_module:echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a_module:echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a_module:echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a_module:echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a_module:echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a_module:echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a_module:echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a_module:echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948083 ""}  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529405948083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405948121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405948121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a_module:echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a_module:echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_b_module echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_b_module:echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_b_module:echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "echo_fpga12_qsys_nios2_gen2_0_cpu_register_bank_b" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948172 ""}  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529405948172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_break echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_pib echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_im echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948359 ""}  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529405948359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405948398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405948398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:echo_fpga12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_tck echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948477 ""}  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529405948477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948478 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"echo_fpga12_qsys_nios2_gen2_0:nios2_gen2_0\|echo_fpga12_qsys_nios2_gen2_0_cpu:cpu\|echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci:the_echo_fpga12_qsys_nios2_gen2_0_cpu_nios2_oci\|echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:echo_fpga12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_onchip_memory2_0 echo_fpga12_qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"echo_fpga12_qsys_onchip_memory2_0\" for hierarchy \"echo_fpga12_qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" "onchip_memory2_0" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram echo_fpga12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"echo_fpga12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_onchip_memory2_0.v" "the_altsyncram" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "echo_fpga12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"echo_fpga12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_onchip_memory2_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "echo_fpga12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"echo_fpga12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file echo_fpga12_qsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"echo_fpga12_qsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405948919 ""}  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_onchip_memory2_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529405948919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hvh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hvh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hvh1 " "Found entity 1: altsyncram_hvh1" {  } { { "db/altsyncram_hvh1.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/altsyncram_hvh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405948957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405948957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hvh1 echo_fpga12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_hvh1:auto_generated " "Elaborating entity \"altsyncram_hvh1\" for hierarchy \"echo_fpga12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_hvh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0 echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" "mm_interconnect_0" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405948967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:echo_fpga12_component_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:echo_fpga12_component_0_avalon_slave_0_translator\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "echo_fpga12_component_0_avalon_slave_0_translator" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_router echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router:router " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_router\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router:router\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "router" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_router_default_decode echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router:router\|echo_fpga12_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router:router\|echo_fpga12_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_router_001 echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_router_001\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "router_001" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_router_001_default_decode echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router_001:router_001\|echo_fpga12_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router_001:router_001\|echo_fpga12_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_router_002 echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_router_002\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "router_002" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_router_002_default_decode echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router_002:router_002\|echo_fpga12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router_002:router_002\|echo_fpga12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_router_004 echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_router_004\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "router_004" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_router_004_default_decode echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router_004:router_004\|echo_fpga12_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_router_004:router_004\|echo_fpga12_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_cmd_demux echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_cmd_demux_001 echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_cmd_mux echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002 echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_rsp_demux echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_rsp_mux echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_rsp_mux_001 echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"echo_fpga12_qsys_mm_interconnect_0:mm_interconnect_0\|echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_fpga12_qsys_irq_mapper echo_fpga12_qsys_irq_mapper:irq_mapper " "Elaborating entity \"echo_fpga12_qsys_irq_mapper\" for hierarchy \"echo_fpga12_qsys_irq_mapper:irq_mapper\"" {  } { { "echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" "irq_mapper" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" "rst_controller" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/echo_fpga12_qsys.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "echo_fpga12_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405949378 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1529405952260 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.06.19.16:29:16 Progress: Loading sldb303b4df/alt_sld_fab_wrapper_hw.tcl " "2018.06.19.16:29:16 Progress: Loading sldb303b4df/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405956537 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405958717 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405958907 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405960438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405960643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405960852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405961085 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405961092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405961092 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1529405961796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb303b4df/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb303b4df/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb303b4df/alt_sld_fab.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/ip/sldb303b4df/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405962240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405962240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405962402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405962402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405962403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405962403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405962539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405962539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405962699 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405962699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405962699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/ip/sldb303b4df/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405962840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405962840 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0 " "Inferred RAM node \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1529405973331 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0 " "Inferred RAM node \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1529405973332 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "42 " "Found 42 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_4\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_4\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_5\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_5\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_3\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_3\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFile_1port.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files_2/RegFileLoadSyn.v" "arr" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529405973333 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1529405973333 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 63 " "Parameter NUMWORDS_A set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 63 " "Parameter NUMWORDS_B set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 63 " "Parameter NUMWORDS_A set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 63 " "Parameter NUMWORDS_B set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529405979826 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529405979826 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1529405979826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\|altsyncram:arr_rtl_0 " "Elaborated megafunction instantiation \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\|altsyncram:arr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405979867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\|altsyncram:arr_rtl_0 " "Instantiated megafunction \"FPGA12_TopNiosInterface:echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\|altsyncram:arr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 63 " "Parameter \"NUMWORDS_A\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 63 " "Parameter \"NUMWORDS_B\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529405979867 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529405979867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_osg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_osg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_osg1 " "Found entity 1: altsyncram_osg1" {  } { { "db/altsyncram_osg1.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/db/altsyncram_osg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529405979906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529405979906 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1529405981353 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 398 -1 0 } } { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_jtag_uart_0.v" 352 -1 0 } } { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "echo_fpga12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/echo_fpga12_qsys_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "echo_fpga12_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/echo_fpga12_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "src_files_2/SyncFIFO1.v" "" { Text "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/src_files_2/SyncFIFO1.v" 81 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1529405981718 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1529405981718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529405988653 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "836 " "836 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529406000990 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bhavin/MTP_work/LVDS/ECHO_FPGA12/output_files/ECHO_FPGA12.map.smsg " "Generated suppressed messages file /home/bhavin/MTP_work/LVDS/ECHO_FPGA12/output_files/ECHO_FPGA12.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529406001861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529406004982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529406004982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17387 " "Implemented 17387 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529406006613 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529406006613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17172 " "Implemented 17172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529406006613 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1529406006613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529406006613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 271 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 271 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1236 " "Peak virtual memory: 1236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529406006696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 19 16:30:06 2018 " "Processing ended: Tue Jun 19 16:30:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529406006696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529406006696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529406006696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529406006696 ""}
