<BaliSimProject version="1.3" path="tests" stage="0" language="-1" name="alu_tests" simType="ModelSim">
    <Source worklib="work" path="impl1/tests/alu_tests.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/source/registers.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/source/alu.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/source/data_sources.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/source/multiplier.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/source/forth_cpu.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/source/instruction_decode.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/source/register.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/source/register_file.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/tests/data_sources_testbench.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/tests/forth_cpu_testbench.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/tests/instruction_decoder_testbench.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/tests/register_file_testbench.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/tests/register_testbench.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="impl1/tests/regs_testbench.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="alu_tests"/>
</BaliSimProject>
