Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto 550eb3c5a432405b9324e15c5ef7c990 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot ConvEngineWeightBankTop_tb_func_impl xil_defaultlib.ConvEngineWeightBankTop_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <WeightsToMac> does not exist in entity <\ConvEngineTop\>.  Please compare the definition of block <\ConvEngineTop\> to its component declaration and its instantion to detect the mismatch. [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sim_1/new/ConvEngineWeightBankTop_tb.vhd:72]
ERROR: [VRFC 10-718] formal port <DataFromDDR> does not exist in entity <\ConvEngineTop\>.  Please compare the definition of block <\ConvEngineTop\> to its component declaration and its instantion to detect the mismatch. [/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.srcs/sim_1/new/ConvEngineWeightBankTop_tb.vhd:78]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
