============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Nov 17 2021  10:25:04 am
  Module:                 level_fsm
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

 Instance  Cells  Cell Area  Net Area  Total Area  Wireload     
----------------------------------------------------------------
level_fsm    147        317         0         317    <none> (D) 

 (D) = wireload is default in technology library
