
synthesis -f "wiwisdr_ecp5_test_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec 10 10:42:46 2024


Command Line:  synthesis -f wiwisdr_ecp5_test_impl1_lattice.synproj -gui -msgset C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-25F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-25F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/impl1 (searchpath added)
-p C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test (searchpath added)
Verilog design file = C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/top.v
Verilog design file = C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/lvds_rx.v
Verilog design file = C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/myled.v
Verilog design file = C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/myspi.v
Verilog design file = C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/filter.v
Verilog design file = C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/i2cslave_controller.v
Verilog design file = C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/i2cslave_controller_top.v
Verilog design file = C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/internal_pll/internal_pll.v
Verilog design file = C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/fifo_dc_16in_16out/fifo_dc_16in_16out.v
Verilog design file = C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/fifo_dc_2in_2out/fifo_dc_2in_2out.v
Verilog design file = C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/ddr_workaround.v
Verilog design file = C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/fifo_dc_32in_1out/fifo_dc_32in_1out.v
Verilog design file = C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/pll_10MHzInput/pll_10MHzInput.v
NGD file = wiwisdr_ecp5_test_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/top.v. VERI-1482
Analyzing Verilog file c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/lvds_rx.v. VERI-1482
Analyzing Verilog file c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/myled.v. VERI-1482
Analyzing Verilog file c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/myspi.v. VERI-1482
Analyzing Verilog file c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/filter.v. VERI-1482
Analyzing Verilog file c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/i2cslave_controller.v. VERI-1482
Analyzing Verilog file c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/i2cslave_controller_top.v. VERI-1482
Analyzing Verilog file c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/internal_pll/internal_pll.v. VERI-1482
Analyzing Verilog file c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_16in_16out/fifo_dc_16in_16out.v. VERI-1482
Analyzing Verilog file c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v. VERI-1482
Analyzing Verilog file c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/ddr_workaround.v. VERI-1482
Analyzing Verilog file c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_32in_1out/fifo_dc_32in_1out.v. VERI-1482
Analyzing Verilog file c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/pll_10mhzinput/pll_10mhzinput.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/top.v(1): " arg1="top" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/top.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1746): " arg1="OSCG" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="1746"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/internal_pll/internal_pll.v(8): " arg1="internal_pll" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/internal_pll/internal_pll.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757): " arg1="VHI" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="757"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761): " arg1="VLO" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="761"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696): " arg1="EHXPLLL_renamed_due_excessive_length_1" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="1696"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/pll_10mhzinput/pll_10mhzinput.v(8): " arg1="pll_10MHzInput" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/pll_10mhzinput/pll_10mhzinput.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696): " arg1="EHXPLLL(CLKFB_DIV=20,CLKOP_DIV=3,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOP_CPHASE=2,CLKOP_TRIM_POL=&quot;FALLING&quot;,CLKOS_TRIM_POL=&quot;FALLING&quot;,PLLRST_ENA=&quot;ENABLED&quot;)" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="1696"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/myled.v(1): " arg1="led_toggle" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/myled.v" arg3="1"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/myled.v(20): " arg1="32" arg2="26" arg3="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/myled.v" arg4="20"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/ddr_workaround.v(1): " arg1="ddr_data_recovery" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/ddr_workaround.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v(8): " arg1="fifo_dc_2in_2out" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(25): " arg1="AND2" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="25"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(367): " arg1="INV" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="367"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(656): " arg1="OR2" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="656"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(810): " arg1="XOR2" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="810"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(710): " arg1="ROM16X1A(initval=16&apos;b0110100110010110)" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="710"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(710): " arg1="ROM16X1A(initval=16&apos;b010000010000)" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="710"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(710): " arg1="ROM16X1A(initval=16&apos;b01000000000100)" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="710"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(710): " arg1="ROM16X1A(initval=16&apos;b0101000000)" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="710"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(710): " arg1="ROM16X1A(initval=16&apos;b0100000000000001)" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="710"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866): " arg1="DP16KD(DATA_WIDTH_A=2,DATA_WIDTH_B=2,RESETMODE=&quot;ASYNC&quot;)" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="866"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(110): " arg1="FD1P3BX" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="110"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(119): " arg1="FD1P3DX" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="119"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(168): " arg1="FD1S3DX" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="168"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(160): " arg1="FD1S3BX" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="160"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(76): " arg1="CCU2C(INIT0=16&apos;b0110011010101010,INIT1=16&apos;b0110011010101010,INJECT1_0=&quot;NO&quot;,INJECT1_1=&quot;NO&quot;)" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="76"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(76): " arg1="CCU2C(INIT0=16&apos;b1001100110101010,INIT1=16&apos;b1001100110101010,INJECT1_0=&quot;NO&quot;,INJECT1_1=&quot;NO&quot;)" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="76"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v(429): " arg1="CIN" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v" arg3="429"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v(461): " arg1="CIN" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v" arg3="461"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v(493): " arg1="CIN" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v" arg3="493"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v(533): " arg1="CIN" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v" arg3="533"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/lvds_rx.v(7): " arg1="lvds_rx" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/lvds_rx.v" arg3="7"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/lvds_rx.v(73): " arg1="32" arg2="3" arg3="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/lvds_rx.v" arg4="73"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/lvds_rx.v(86): " arg1="32" arg2="3" arg3="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/lvds_rx.v" arg4="86"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/myspi.v(162): " arg1="spi_generator" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/myspi.v" arg3="162"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/myspi.v(188): " arg1="32" arg2="1" arg3="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/myspi.v" arg4="188"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/myspi.v(218): " arg1="32" arg2="5" arg3="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/myspi.v" arg4="218"  />
Last elaborated design is top()
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v(429): " arg1="CIN" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v" arg3="429"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v(461): " arg1="CIN" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v" arg3="461"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v(493): " arg1="CIN" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v" arg3="493"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v(533): " arg1="CIN" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/fifo_dc_2in_2out/fifo_dc_2in_2out.v" arg3="533"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="fpga_neopixel"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="sdr_txclk"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="sdr_txdata"  />
######## Converting I/O port fpga_sda to input.
######## Converting I/O port fpga_scl to input.
######## Missing driver on net fpga_neopixel. Patching with GND.
######## Missing driver on net sdr_txclk. Patching with GND.
######## Missing driver on net sdr_txdata. Patching with GND.
######## Missing driver on net n126. Patching with GND.
######## Missing driver on net n125. Patching with GND.
######## Missing driver on net n124. Patching with GND.
######## Missing driver on net n123. Patching with GND.
######## Missing driver on net n122. Patching with GND.
######## Missing driver on net n121. Patching with GND.
######## Missing driver on net n120. Patching with GND.
######## Missing driver on net n119. Patching with GND.
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lvds_rx_09_inst/r_state_if" arg1="gray"  />
original encoding -> new encoding (gray encoding)

 00 -> 00

 01 -> 01

 11 -> 10

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lvds_rx_24_inst/r_state_if" arg1="gray"  />
original encoding -> new encoding (gray encoding)

 00 -> 00

 01 -> 01

 11 -> 10




Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/myspi.v(196): " arg1="\subg_i_spi/clk_div[0]_37" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/myspi.v" arg3="196"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="fpga_sda"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="fpga_scl"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/lvds_rx.v(91): " arg1="\lvds_rx_24_inst/r_sync_input_44" arg2="c:/users/julianstj/desktop/worknotes/projects/ptp/wiwi/sdr/software/ecp5_test/lvds_rx.v" arg3="91"  />
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
GSR instance connected to net main_reset_n.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_50 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_49 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_48 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_47 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_46 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_45 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_44 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_43 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_42 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_41 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_40 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_39 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_38 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_37 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_21 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_20 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_19 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_18 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_17 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_11 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_10 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_9 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_8 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_7 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_0 due to shared LSR/GSR.
######## Converted FF type for instance \wifi_iddr/fifo_inst/FF_51 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_50 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_49 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_48 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_47 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_46 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_45 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_44 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_43 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_42 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_41 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_40 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_39 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_38 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_37 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_21 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_20 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_19 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_18 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_17 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_11 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_10 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_9 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_8 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_7 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_0 due to shared LSR/GSR.
######## Converted FF type for instance \subg_iddr/fifo_inst/FF_51 due to shared LSR/GSR.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Applying 200.000000 MHz constraint to all clocks

Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_42 is a one-to-one match with \wifi_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \wifi_iddr/fifo_inst/FF_27 is a one-to-one match with \wifi_iddr/fifo_inst/FF_22.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_42 is a one-to-one match with \subg_iddr/fifo_inst/FF_37.
Duplicate register/latch removal. \subg_iddr/fifo_inst/FF_27 is a one-to-one match with \subg_iddr/fifo_inst/FF_22.
    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
    <postMsg mid="50001000" type="Warning" dynamic="3" navigation="0" arg0="CLKOS3" arg1="FREQUENCY_PIN_CLKOS3" arg2="PLLInst_0"  />


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="fpga_sda" arg2="fpga_sda"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="fpga_sda"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="fpga_scl" arg2="fpga_scl"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="fpga_scl"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="4"  />

Design Results:
    718 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file wiwisdr_ecp5_test_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 322 of 24879 (1 % )
AND2 => 4
CCU2C => 50
DP16KD => 2
EHXPLLL => 2
FD1P3AX => 172
FD1P3AY => 8
FD1P3BX => 2
FD1P3DX => 28
FD1P3IX => 18
FD1S3AX => 34
FD1S3BX => 2
FD1S3DX => 20
FD1S3IX => 38
GSR => 1
IB => 8
INV => 4
LUT4 => 260
OB => 14
OR2 => 1
OSCG => 1
PFUMX => 6
ROM16X1A => 24
XOR2 => 16
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 6
  Net : my_pll/internal_80MHz, loads : 134
  Net : my_pll/internal_160MHz, loads : 100
  Net : second_pll/internal_200MHz, loads : 66
  Net : int_clk_out, loads : 27
  Net : dpll_clkout2_c, loads : 1
  Net : dpll_clkout0_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 25
Top 10 highest fanout Clock Enables:
  Net : lvds_rx_09_inst/internal_80MHz_enable_68, loads : 32
  Net : lvds_rx_24_inst/internal_80MHz_enable_56, loads : 30
  Net : subg_iddr/fifo_inst/rden_i, loads : 19
  Net : wifi_iddr/fifo_inst/wren_i, loads : 19
  Net : subg_iddr/fifo_inst/wren_i, loads : 19
  Net : wifi_iddr/fifo_inst/rden_i, loads : 19
  Net : subg_i_spi/internal_160MHz_enable_25, loads : 6
  Net : wifi_q_spi/internal_160MHz_enable_79, loads : 6
  Net : wifi_i_spi/internal_160MHz_enable_61, loads : 6
  Net : subg_q_spi/internal_160MHz_enable_43, loads : 6
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : subg_iddr/fifo_inst/rRst, loads : 50
  Net : lvds_rx_09_inst/o_debug_state_1, loads : 44
  Net : lvds_rx_09_inst/o_debug_state_0, loads : 44
  Net : lvds_rx_24_inst/o_debug_state_1, loads : 42
  Net : lvds_rx_24_inst/o_debug_state_0, loads : 41
  Net : n2947, loads : 32
  Net : n2943, loads : 32
  Net : lvds_rx_09_inst/internal_80MHz_enable_68, loads : 32
  Net : lvds_rx_24_inst/internal_80MHz_enable_56, loads : 30
  Net : my_led/n1943, loads : 27
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets int_clk_out]             |  200.000 MHz|  124.425 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets internal_200MHz]         |  200.000 MHz|  156.421 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets internal_80MHz]          |  200.000 MHz|  158.428 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets internal_160MHz]         |  200.000 MHz|  187.723 MHz|     4 *
                                        |             |             |
--------------------------------------------------------------------------------


4 constraints not met.


Peak Memory Usage: 84.285  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.203  secs
--------------------------------------------------------------

map -a "ECP5U" -p LFE5U-25F -t CABGA256 -s 6 -oc Commercial   "wiwisdr_ecp5_test_impl1.ngd" -o "wiwisdr_ecp5_test_impl1_map.ncd" -pr "wiwisdr_ecp5_test_impl1.prf" -mp "wiwisdr_ecp5_test_impl1.mrp" -lpf "C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/impl1/wiwisdr_ecp5_test_impl1.lpf" -lpf "C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf"             
map:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: wiwisdr_ecp5_test_impl1.ngd
   Picdevice="LFE5U-25F"

   Pictype="CABGA256"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-25FCABGA256, Performance used: 6.

    <postMsg mid="1100523" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(13): Semantic error in &quot;FREQUENCY NET &quot;internal_64MHz&quot; 64.000000 MHz ;&quot;: " arg1="internal_64MHz matches no clock nets in the design. " arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="13"  />
    <postMsg mid="1100523" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(14): Semantic error in &quot;FREQUENCY NET &quot;internal_64MHz_90deg&quot; 64.000000 MHz ;&quot;: " arg1="internal_64MHz_90deg matches no clock nets in the design. " arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="14"  />
Loading device for application baspr from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(22): Semantic error in &quot;LOCATE COMP &quot;stm_fpga_spare3&quot; SITE &quot;B4&quot; ;&quot;: " arg1="stm_fpga_spare3" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="22"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(23): Semantic error in &quot;IOBUF PORT &quot;stm_fpga_spare3&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="stm_fpga_spare3" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="23"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(24): Semantic error in &quot;LOCATE COMP &quot;stm_fpga_spare4&quot; SITE &quot;C7&quot; ;&quot;: " arg1="stm_fpga_spare4" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="24"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(25): Semantic error in &quot;IOBUF PORT &quot;stm_fpga_spare4&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="stm_fpga_spare4" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="25"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(29): Semantic error in &quot;IOBUF PORT &quot;fpga_sda&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="fpga_sda" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="29"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(31): Semantic error in &quot;IOBUF PORT &quot;fpga_scl&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="fpga_scl" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="31"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(36): Semantic error in &quot;IOBUF PORT &quot;spi1_miso&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="spi1_miso" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="36"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(37): Semantic error in &quot;LOCATE COMP &quot;spi1_miso&quot; SITE &quot;B6&quot; ;&quot;: " arg1="spi1_miso" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="37"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(42): Semantic error in &quot;IOBUF PORT &quot;spi2_miso&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="spi2_miso" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="42"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(43): Semantic error in &quot;LOCATE COMP &quot;spi2_miso&quot; SITE &quot;A4&quot; ;&quot;: " arg1="spi2_miso" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="43"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(48): Semantic error in &quot;IOBUF PORT &quot;spi3_miso&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="spi3_miso" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="48"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(49): Semantic error in &quot;LOCATE COMP &quot;spi3_miso&quot; SITE &quot;E6&quot; ;&quot;: " arg1="spi3_miso" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="49"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(54): Semantic error in &quot;IOBUF PORT &quot;spi4_miso&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="spi4_miso" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="54"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(55): Semantic error in &quot;LOCATE COMP &quot;spi4_miso&quot; SITE &quot;A3&quot; ;&quot;: " arg1="spi4_miso" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="55"  />
    <postMsg mid="1100521" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(64): Semantic error in &quot;FREQUENCY PORT &quot;sdr_rxclk&quot; 128.000000 MHz ;&quot;: " arg1="sdr_rxclk" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="64"  />
    <postMsg mid="1100521" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(68): Semantic error in &quot;FREQUENCY PORT &quot;sdr_rx_subg&quot; 128.000000 MHz ;&quot;: " arg1="sdr_rx_subg" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="68"  />
    <postMsg mid="1100521" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(71): Semantic error in &quot;FREQUENCY PORT &quot;sdr_rx_wifi&quot; 128.000000 MHz ;&quot;: " arg1="sdr_rx_wifi" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="71"  />
    <postMsg mid="1100521" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(74): Semantic error in &quot;FREQUENCY PORT &quot;sdr_txclk&quot; 128.000000 MHz ;&quot;: " arg1="sdr_txclk" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="74"  />
    <postMsg mid="1100521" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf(77): Semantic error in &quot;FREQUENCY PORT &quot;sdr_txdata&quot; 128.000000 MHz ;&quot;: " arg1="sdr_txdata" arg2="C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf" arg3="77"  />
Package Status:                     Final          Version 1.44.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="fpga_sda"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="fpga_scl"  />
Removing unused logic...

Optimizing...

128 CCU2 constant inputs absorbed.

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="fpga_sda"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="fpga_scl"  />



Design Summary:
   Number of registers:    322 out of 24879 (1%)
      PFU registers:          322 out of 24288 (1%)
      PIO registers:            0 out of   591 (0%)
   Number of SLICEs:       280 out of 12144 (2%)
      SLICEs as Logic/ROM:    280 out of 12144 (2%)
      SLICEs as RAM:            0 out of  9108 (0%)
      SLICEs as Carry:         50 out of 12144 (0%)
   Number of LUT4s:        400 out of 24288 (2%)
      Number used as logic LUTs:        300
      Number used as distributed RAM:     0
      Number used as ripple logic:      100
      Number used as shift registers:     0
   Number of PIO sites used: 27 out of 197 (14%)
      Number of PIO sites used for single ended IOs: 17
      Number of PIO sites used for differential IOs: 10 (represented by 5 PIO comps in NCD)
   Number of block RAMs:  2 out of 56 (4%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  2 out of 2 (100%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 56 (0 %)
   Number of Used DSP ALU Sites:  0 out of 28 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 56 (0 %)
   Number of clocks:  6
     Net int_clk_out: 15 loads, 15 rising, 0 falling (Driver: osch_inst )
     Net dpll_clkout2_c: 1 loads, 1 rising, 0 falling (Driver: PIO dpll_clkout2 )
     Net internal_160MHz: 88 loads, 88 rising, 0 falling (Driver: my_pll/PLLInst_0 )
     Net internal_80MHz: 79 loads, 79 rising, 0 falling (Driver: my_pll/PLLInst_0 )
     Net dpll_clkout0_c: 1 loads, 1 rising, 0 falling (Driver: PIO dpll_clkout0 )
     Net internal_200MHz: 42 loads, 42 rising, 0 falling (Driver: second_pll/PLLInst_0 )
   Number of Clock Enables:  25
     Net wifi_q_spi/internal_160MHz_enable_79: 3 loads, 3 LSLICEs
     Net internal_160MHz_enable_81: 17 loads, 17 LSLICEs
     Net internal_160MHz_enable_82: 17 loads, 17 LSLICEs
     Net wifi_ddr_data_valid: 3 loads, 3 LSLICEs
     Net subg_ddr_data_valid: 3 loads, 3 LSLICEs
     Net internal_160MHz_enable_83: 17 loads, 17 LSLICEs
     Net internal_160MHz_enable_84: 10 loads, 10 LSLICEs
     Net subg_iddr/internal_200MHz_enable_3: 1 loads, 1 LSLICEs
     Net data_rising: 2 loads, 2 LSLICEs
     Net subg_iddr/fifo_empty: 1 loads, 1 LSLICEs
     Net subg_iddr/fifo_inst/wren_i: 11 loads, 9 LSLICEs
     Net subg_iddr/fifo_inst/rden_i: 11 loads, 9 LSLICEs
     Net lvds_rx_24_inst/internal_80MHz_enable_56: 15 loads, 15 LSLICEs
     Net lvds_rx_24_inst/internal_80MHz_enable_17: 1 loads, 1 LSLICEs
     Net lvds_rx_24_inst/internal_80MHz_enable_59: 2 loads, 2 LSLICEs
     Net subg_i_spi/internal_160MHz_enable_25: 3 loads, 3 LSLICEs
     Net wifi_iddr/internal_200MHz_enable_4: 1 loads, 1 LSLICEs
     Net wifi_iddr/fifo_empty: 1 loads, 1 LSLICEs
     Net wifi_iddr/fifo_inst/wren_i: 11 loads, 9 LSLICEs
     Net wifi_iddr/fifo_inst/rden_i: 11 loads, 9 LSLICEs
     Net subg_q_spi/internal_160MHz_enable_43: 3 loads, 3 LSLICEs
     Net lvds_rx_09_inst/internal_80MHz_enable_68: 16 loads, 16 LSLICEs
     Net lvds_rx_09_inst/internal_80MHz_enable_30: 1 loads, 1 LSLICEs
     Net lvds_rx_09_inst/internal_80MHz_enable_57: 2 loads, 2 LSLICEs
     Net wifi_i_spi/internal_160MHz_enable_61: 3 loads, 3 LSLICEs
   Number of LSRs:  20
     Net my_led/n1943: 14 loads, 14 LSLICEs
     Net stm_fpga_spare5_N_9: 2 loads, 0 LSLICEs
     Net wifi_q_spi/spi_clk_enable: 1 loads, 1 LSLICEs
     Net wifi_q_spi/internal_160MHz_enable_79: 1 loads, 1 LSLICEs
     Net n2935: 3 loads, 3 LSLICEs
     Net n2931: 3 loads, 3 LSLICEs
     Net sdr_rxclk_c: 1 loads, 1 LSLICEs
     Net main_reset_n_N_4: 34 loads, 30 LSLICEs
     Net n2932: 3 loads, 3 LSLICEs
     Net n2938: 3 loads, 3 LSLICEs
     Net subg_iddr/sdr_rxclk_last: 1 loads, 1 LSLICEs
     Net data_falling: 2 loads, 2 LSLICEs
     Net lvds_rx_24_inst/n1926: 1 loads, 1 LSLICEs
     Net subg_i_spi/spi_clk_enable: 1 loads, 1 LSLICEs
     Net subg_i_spi/internal_160MHz_enable_25: 1 loads, 1 LSLICEs
     Net subg_q_spi/spi_clk_enable: 1 loads, 1 LSLICEs
     Net subg_q_spi/internal_160MHz_enable_43: 1 loads, 1 LSLICEs
     Net lvds_rx_09_inst/n1924: 1 loads, 1 LSLICEs
     Net wifi_i_spi/spi_clk_enable: 1 loads, 1 LSLICEs
     Net wifi_i_spi/internal_160MHz_enable_61: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net o_debug_state_0: 45 loads
     Net o_debug_state_1: 45 loads
     Net o_debug_state_1_adj_230: 43 loads
     Net o_debug_state_0_adj_231: 42 loads
     Net main_reset_n_N_4: 34 loads
     Net n2943: 32 loads
     Net n2947: 32 loads
     Net spi_busy: 20 loads
     Net spi_busy_adj_237: 20 loads
     Net spi_busy_adj_268: 20 loads
 

   Number of warnings:  25
   Number of errors:    0



INFO: Design contains EBR with GSR enabled. The GSR is only applicable for output registers except FIFO. 


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 114 MB

Dumping design to file wiwisdr_ecp5_test_impl1_map.ncd.

ncd2vdb "wiwisdr_ecp5_test_impl1_map.ncd" ".vdbs/wiwisdr_ecp5_test_impl1_map.vdb"

Loading device for application ncd2vdb from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.14/ispfpga.

trce -f "wiwisdr_ecp5_test_impl1.mt" -o "wiwisdr_ecp5_test_impl1.tw1" "wiwisdr_ecp5_test_impl1_map.ncd" "wiwisdr_ecp5_test_impl1.prf"
trce:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file wiwisdr_ecp5_test_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Tue Dec 10 10:42:50 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o wiwisdr_ecp5_test_impl1.tw1 -gui -msgset C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/promote.xml wiwisdr_ecp5_test_impl1_map.ncd wiwisdr_ecp5_test_impl1.prf 
Design file:     wiwisdr_ecp5_test_impl1_map.ncd
Preference file: wiwisdr_ecp5_test_impl1.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2)
                   3.300 V (Bank 3)
                   2.500 V (Bank 6, defined by PAR)
                   1.800 V (Bank 7, defined by PAR)



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2369 paths, 7 nets, and 1835 connections (95.47% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Tue Dec 10 10:42:50 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o wiwisdr_ecp5_test_impl1.tw1 -gui -msgset C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/promote.xml wiwisdr_ecp5_test_impl1_map.ncd wiwisdr_ecp5_test_impl1.prf 
Design file:     wiwisdr_ecp5_test_impl1_map.ncd
Preference file: wiwisdr_ecp5_test_impl1.prf
Device,speed:    LFE5U-25F,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2)
                   3.300 V (Bank 3)
                   2.500 V (Bank 6, defined by PAR)
                   1.800 V (Bank 7, defined by PAR)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2369 paths, 7 nets, and 1835 connections (95.47% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 169 MB


ldbanno "wiwisdr_ecp5_test_impl1_map.ncd" -n Verilog -o "wiwisdr_ecp5_test_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the wiwisdr_ecp5_test_impl1_map design file.


Loading design for application ldbanno from file wiwisdr_ecp5_test_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application ldbanno from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Converting design wiwisdr_ecp5_test_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file wiwisdr_ecp5_test_impl1_mapvo.vo
Writing SDF timing to file wiwisdr_ecp5_test_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 139 MB

ldbanno "wiwisdr_ecp5_test_impl1_map.ncd" -n VHDL -o "wiwisdr_ecp5_test_impl1_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the wiwisdr_ecp5_test_impl1_map design file.


Loading design for application ldbanno from file wiwisdr_ecp5_test_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application ldbanno from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Converting design wiwisdr_ecp5_test_impl1_map.ncd into .ldb format.
Writing VHDL netlist to file wiwisdr_ecp5_test_impl1_mapvho.vho
Writing SDF timing to file wiwisdr_ecp5_test_impl1_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 139 MB

mpartrce -p "wiwisdr_ecp5_test_impl1.p2t" -f "wiwisdr_ecp5_test_impl1.p3t" -tf "wiwisdr_ecp5_test_impl1.pt" "wiwisdr_ecp5_test_impl1_map.ncd" "wiwisdr_ecp5_test_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "wiwisdr_ecp5_test_impl1_map.ncd"
Tue Dec 10 10:42:54 2024

PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 wiwisdr_ecp5_test_impl1_map.ncd wiwisdr_ecp5_test_impl1.dir/5_1.ncd wiwisdr_ecp5_test_impl1.prf
Preference file: wiwisdr_ecp5_test_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file wiwisdr_ecp5_test_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application par from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      27/197          13% used
                     27/197          13% bonded

   SLICE            280/12144         2% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   EBR                2/56            3% used
   PLL                2/2           100% used


Number of Signals: 726
Number of Connections: 1922

Pin Constraint Summary:
   22 out of 22 pins locked (100% locked).

INFO: CLKI 'dpll_clkout2' at C8 driving 'my_pll/PLLInst_0' must use PCLK.
INFO: CLKI 'dpll_clkout0' at E8 driving 'second_pll/PLLInst_0' must use PCLK.
The following 16 signals are selected to use the primary clock routing resources:
    my_pll/CLKOP (driver: my_pll/PLLInst_0, clk/ce/sr load #: 1/0/0)
    internal_200MHz (driver: second_pll/PLLInst_0, clk/ce/sr load #: 42/0/0)
    int_clk_out (driver: osch_inst, clk/ce/sr load #: 15/0/0)
    internal_160MHz (driver: my_pll/PLLInst_0, clk/ce/sr load #: 88/0/0)
    internal_80MHz (driver: my_pll/PLLInst_0, clk/ce/sr load #: 79/0/0)
    main_reset_n_N_4 (driver: SLICE_271, clk/ce/sr load #: 0/0/34)
    internal_160MHz_enable_81 (driver: SLICE_259, clk/ce/sr load #: 0/17/0)
    internal_160MHz_enable_82 (driver: SLICE_245, clk/ce/sr load #: 0/17/0)
    internal_160MHz_enable_83 (driver: SLICE_249, clk/ce/sr load #: 0/17/0)
    lvds_rx_09_inst/internal_80MHz_enable_68 (driver: SLICE_248, clk/ce/sr load #: 0/16/0)
    lvds_rx_24_inst/internal_80MHz_enable_56 (driver: SLICE_247, clk/ce/sr load #: 0/15/0)
    my_led/n1943 (driver: my_led/SLICE_52, clk/ce/sr load #: 0/0/14)
    subg_iddr/fifo_inst/wren_i (driver: subg_iddr/fifo_inst/SLICE_278, clk/ce/sr load #: 0/11/0)
    subg_iddr/fifo_inst/rden_i (driver: subg_iddr/fifo_inst/SLICE_279, clk/ce/sr load #: 0/11/0)
    dpll_clkout2_c (driver: dpll_clkout2, clk/ce/sr load #: 1/0/0)
    dpll_clkout0_c (driver: dpll_clkout0, clk/ce/sr load #: 1/0/0)


Signal n2955 is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
.....................
Placer score = 102867.
Finished Placer Phase 1.  REAL time: 4 secs 

Starting Placer Phase 2.
.
Placer score =  102448
Finished Placer Phase 2.  REAL time: 4 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 2 out of 12 (16%)
  GR_PCLK    : 0 out of 12 (0%)
  PLL        : 2 out of 2 (100%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "internal_200MHz" from CLKOP on comp "second_pll/PLLInst_0" on PLL site "PLL_BR0", CLK/CE/SR load = 1
  PRIMARY "internal_160MHz" from CLKOS on comp "my_pll/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 13
  PRIMARY "internal_80MHz" from CLKOS2 on comp "my_pll/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 1
  PRIMARY "main_reset_n_N_4" from F1 on comp "SLICE_271" on site "R31C17B", CLK/CE/SR load = 2
  PRIMARY "internal_160MHz_enable_82" from F0 on comp "SLICE_245" on site "R24C20C", CLK/CE/SR load = 1
  PRIMARY "internal_160MHz_enable_83" from F0 on comp "SLICE_249" on site "R24C24C", CLK/CE/SR load = 1
  PRIMARY "subg_iddr/fifo_inst/wren_i" from F0 on comp "subg_iddr/fifo_inst/SLICE_278" on site "R31C23C", CLK/CE/SR load = 2
  PRIMARY "subg_iddr/fifo_inst/rden_i" from F0 on comp "subg_iddr/fifo_inst/SLICE_279" on site "R28C28C", CLK/CE/SR load = 2

  PRIMARY  : 8 out of 16 (50%)

Quadrant TR Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant BL Clocks:
  PRIMARY "my_pll/CLKOP" from CLKOP on comp "my_pll/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 1
  PRIMARY "internal_200MHz" from CLKOP on comp "second_pll/PLLInst_0" on PLL site "PLL_BR0", CLK/CE/SR load = 40
  PRIMARY "internal_160MHz" from CLKOS on comp "my_pll/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 75
  PRIMARY "internal_80MHz" from CLKOS2 on comp "my_pll/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 78
  PRIMARY "main_reset_n_N_4" from F1 on comp "SLICE_271" on site "R31C17B", CLK/CE/SR load = 32
  PRIMARY "internal_160MHz_enable_81" from F1 on comp "SLICE_259" on site "R28C19A", CLK/CE/SR load = 17
  PRIMARY "internal_160MHz_enable_82" from F0 on comp "SLICE_245" on site "R24C20C", CLK/CE/SR load = 16
  PRIMARY "internal_160MHz_enable_83" from F0 on comp "SLICE_249" on site "R24C24C", CLK/CE/SR load = 16
  PRIMARY "lvds_rx_09_inst/internal_80MHz_enable_68" from F1 on comp "SLICE_248" on site "R31C27C", CLK/CE/SR load = 16
  PRIMARY "lvds_rx_24_inst/internal_80MHz_enable_56" from F1 on comp "SLICE_247" on site "R33C18B", CLK/CE/SR load = 15
  PRIMARY "subg_iddr/fifo_inst/wren_i" from F0 on comp "subg_iddr/fifo_inst/SLICE_278" on site "R31C23C", CLK/CE/SR load = 9
  PRIMARY "subg_iddr/fifo_inst/rden_i" from F0 on comp "subg_iddr/fifo_inst/SLICE_279" on site "R28C28C", CLK/CE/SR load = 9
  PRIMARY "dpll_clkout2_c" from comp "dpll_clkout2" on CLK_PIN site "C8 (PT35A)", CLK/CE/SR load = 1

  PRIMARY  : 13 out of 16 (81%)

Quadrant BR Clocks:
  PRIMARY "internal_200MHz" from CLKOP on comp "second_pll/PLLInst_0" on PLL site "PLL_BR0", CLK/CE/SR load = 1
  PRIMARY "int_clk_out" from OSC on comp "osch_inst" on site "OSC", CLK/CE/SR load = 15
  PRIMARY "my_led/n1943" from F1 on comp "my_led/SLICE_52" on site "R28C50B", CLK/CE/SR load = 14
  PRIMARY "dpll_clkout0_c" from comp "dpll_clkout0" on CLK_PIN site "E8 (PT33A)", CLK/CE/SR load = 1

  PRIMARY  : 4 out of 16 (25%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   27 out of 197 (13.7%) PIO sites used.
   27 out of 197 (13.7%) bonded PIO sites used.
   Number of PIO comps: 22; differential: 5.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 13 / 24 ( 54%) | 3.3V       | -          | -          |
| 1        | 4 / 32 ( 12%)  | 3.3V       | -          | -          |
| 2        | 0 / 32 (  0%)  | 3.3V       | -          | -          |
| 3        | 0 / 32 (  0%)  | 3.3V       | -          | -          |
| 6        | 4 / 32 ( 12%)  | 2.5V       | -          | -          |
| 7        | 6 / 32 ( 18%)  | 1.8V       | -          | -          |
| 8        | 0 / 13 (  0%)  | 3.3V       | -          | -          |
+----------+----------------+------------+------------+------------+

Total placer CPU time: 0 secs 

Dumping design to file wiwisdr_ecp5_test_impl1.dir/5_1.ncd.

0 connections routed; 1922 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 7 secs 

Start NBR router at 10:43:01 12/10/24

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 10:43:02 12/10/24

Start NBR section for initial routing at 10:43:02 12/10/24
Level 1, iteration 1
4(0.00%) conflicts; 1253(65.19%) untouched conns; 12282 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.214ns/-12.282ns; real time: 8 secs 
Level 2, iteration 1
5(0.00%) conflicts; 1196(62.23%) untouched conns; 12486 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.231ns/-12.486ns; real time: 8 secs 
Level 3, iteration 1
5(0.00%) conflicts; 778(40.48%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.087ns/0.000ns; real time: 8 secs 
Level 4, iteration 1
17(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.211ns/0.000ns; real time: 8 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 10:43:03 12/10/24
Level 1, iteration 1
4(0.00%) conflicts; 24(1.25%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.400ns/0.000ns; real time: 9 secs 
Level 2, iteration 1
5(0.00%) conflicts; 25(1.30%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.400ns/0.000ns; real time: 9 secs 
Level 3, iteration 1
4(0.00%) conflicts; 24(1.25%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.400ns/0.000ns; real time: 9 secs 
Level 4, iteration 1
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.400ns/0.000ns; real time: 9 secs 
Level 4, iteration 2
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.400ns/0.000ns; real time: 9 secs 
Level 4, iteration 3
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.400ns/0.000ns; real time: 9 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.400ns/0.000ns; real time: 9 secs 
Level 4, iteration 5
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.264ns/0.000ns; real time: 9 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.264ns/0.000ns; real time: 9 secs 
Level 4, iteration 7
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.264ns/0.000ns; real time: 9 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 10:43:03 12/10/24

Start NBR section for re-routing at 10:43:03 12/10/24
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.264ns/0.000ns; real time: 9 secs 

Start NBR section for post-routing at 10:43:03 12/10/24

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 0.264ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 1 secs 
Total REAL time: 10 secs 
Completely routed.
End of route.  1922 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file wiwisdr_ecp5_test_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 0.264
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.174
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 secs 
Total REAL time to completion: 10 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "wiwisdr_ecp5_test_impl1.pt" -o "wiwisdr_ecp5_test_impl1.twr" "wiwisdr_ecp5_test_impl1.ncd" "wiwisdr_ecp5_test_impl1.prf"
trce:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file wiwisdr_ecp5_test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Tue Dec 10 10:43:05 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o wiwisdr_ecp5_test_impl1.twr -gui -msgset C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/promote.xml wiwisdr_ecp5_test_impl1.ncd wiwisdr_ecp5_test_impl1.prf 
Design file:     wiwisdr_ecp5_test_impl1.ncd
Preference file: wiwisdr_ecp5_test_impl1.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2)
                   3.300 V (Bank 3)
                   2.500 V (Bank 6, defined by PAR)
                   1.800 V (Bank 7, defined by PAR)



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2369 paths, 7 nets, and 1835 connections (95.47% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Tue Dec 10 10:43:05 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o wiwisdr_ecp5_test_impl1.twr -gui -msgset C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/promote.xml wiwisdr_ecp5_test_impl1.ncd wiwisdr_ecp5_test_impl1.prf 
Design file:     wiwisdr_ecp5_test_impl1.ncd
Preference file: wiwisdr_ecp5_test_impl1.prf
Device,speed:    LFE5U-25F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2)
                   3.300 V (Bank 3)
                   2.500 V (Bank 6, defined by PAR)
                   1.800 V (Bank 7, defined by PAR)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2369 paths, 7 nets, and 1835 connections (95.47% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 169 MB


iotiming  "wiwisdr_ecp5_test_impl1.ncd" "wiwisdr_ecp5_test_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file wiwisdr_ecp5_test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application iotiming from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file wiwisdr_ecp5_test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 7
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Running Performance Grade: 7
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file wiwisdr_ecp5_test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 8
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Running Performance Grade: 8
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file wiwisdr_ecp5_test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 9
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Running Performance Grade: 9
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file wiwisdr_ecp5_test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

tmcheck -par "wiwisdr_ecp5_test_impl1.par" 

bitgen -w "wiwisdr_ecp5_test_impl1.ncd" -f "wiwisdr_ecp5_test_impl1.t2b" -e -s "C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.sec" -k "C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.bek" "wiwisdr_ecp5_test_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file wiwisdr_ecp5_test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application Bitgen from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from wiwisdr_ecp5_test_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                     SPI_SERIAL  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                            3.3  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "wiwisdr_ecp5_test_impl1.bit".
Total CPU Time: 0 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 273 MB

ddtcmd -dev LFE5U-25F -if wiwisdr_ecp5_test_impl1.bit -oft -int -of wiwisdr_ecp5_test_impl1.mcs 
Lattice Diamond Deployment Tool 3.14 Command Line

Loading Programmer Device Database...

Generating Bitstream.....
Device Name: LFE5U-25F
Reading Input File: wiwisdr_ecp5_test_impl1.bit
Format:  Single Intel Hex
Output File: wiwisdr_ecp5_test_impl1.mcs
Start generation.
Generating Intel Hex.....
Processing file wiwisdr_ecp5_test_impl1.bit ......
File wiwisdr_ecp5_test_impl1.bit processed successfully.

The file wiwisdr_ecp5_test_impl1.mcs was generated successfully.

Lattice Diamond Deployment Tool has exited successfully.

