Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/STUDY/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 1. Module decode_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 28. Module seg_sel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 59. Module decode_47 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg_sel
Compiling module xil_defaultlib.decode_47
Compiling module xil_defaultlib.decode_top
Compiling module xil_defaultlib.decode_47_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decode_47_tb_behav
