GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\vegad\Desktop\SPI_protocol\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\vegad\Desktop\SPI_protocol\src\joystickController.v'
Analyzing Verilog file 'C:\Users\vegad\Desktop\SPI_protocol\src\main.v'
Analyzing Verilog file 'C:\Users\vegad\Desktop\SPI_protocol\src\mcp300x.v'
Analyzing VHDL file 'C:\Users\vegad\Desktop\SPI_protocol\src\monostable.vhd'
Analyzing entity 'monostable'("C:\Users\vegad\Desktop\SPI_protocol\src\monostable.vhd":7)
Analyzing architecture 'rtl'("C:\Users\vegad\Desktop\SPI_protocol\src\monostable.vhd":18)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'main'("C:\Users\vegad\Desktop\SPI_protocol\src\main.v":1)
WARN  (EX3073) : Port 'clkout' remains unconnected for this instance("C:\Users\vegad\Desktop\SPI_protocol\src\joystickController.v":27)
Compiling module 'joystick_controller'("C:\Users\vegad\Desktop\SPI_protocol\src\joystickController.v":10)
Compiling module 'Gowin_rPLL'("C:\Users\vegad\Desktop\SPI_protocol\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'mcp300x'("C:\Users\vegad\Desktop\SPI_protocol\src\mcp300x.v":11)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("C:\Users\vegad\Desktop\SPI_protocol\src\mcp300x.v":80)
Compiling module 'gw_gao'("C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Compiling module '**'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "main"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
WARN  (AG0100) : Find logical loop signal : "n3536"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "internal_reg_init"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "internal_reg_init"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "internal_reg_init"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "internal_reg_init"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "n312"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "n3536"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n3538"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "internal_reg_init"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "internal_reg_init"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "internal_reg_init"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "internal_reg_init"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "n312"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "n3538"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "mem_addr_inc_en"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
WARN  (AG0100) : Find logical loop signal : "mem_addr_inc_en"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
WARN  (AG0100) : Find logical loop signal : "mem_addr_inc_en"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "internal_reg_init"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "internal_reg_init"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "internal_reg_init"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "internal_reg_start"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "internal_reg_start"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "internal_reg_start"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[7]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[7]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[7]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[6]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[6]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[6]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[5]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[5]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[5]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[4]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[4]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[4]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[3]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[3]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[3]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[2]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[2]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[2]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[1]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[1]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[1]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[0]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[0]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_max[0]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[7]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[7]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[7]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[6]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[6]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[6]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[5]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[5]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[5]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[4]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[4]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[4]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[3]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[3]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[3]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[2]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[2]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0100) : Find logical loop signal : "capture_mem_addr_rem[2]"("C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\SPI_protocol.vg" completed
[100%] Generate report file "C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\SPI_protocol_syn.rpt.html" completed
GowinSynthesis finish
