Analysis & Synthesis report for ConsoleFPGA
Wed Jun  9 12:09:35 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|printModule:printModule_inst|state
 11. State Machine - |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state
 12. State Machine - |ArquiteturaCollenda|video_processor:inst5|controlUnit:controlUnit_inst|state
 13. State Machine - |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for FIFO:dataA|dcfifo:dcfifo_component
 21. Source assignments for FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated
 22. Source assignments for FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_mn6:rdptr_g1p
 23. Source assignments for FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_i5c:wrptr_g1p
 24. Source assignments for FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp
 25. Source assignments for FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9
 26. Source assignments for FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp
 27. Source assignments for FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12
 28. Source assignments for Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 29. Source assignments for Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 30. Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 31. Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 32. Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 33. Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 34. Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 35. Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 36. Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 37. Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 38. Source assignments for Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ajh1:auto_generated
 39. Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux
 40. Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux_001
 41. Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux
 42. Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_001
 43. Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_002
 44. Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_003
 45. Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_004
 46. Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_005
 47. Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_006
 48. Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_007
 49. Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_008
 50. Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_009
 51. Source assignments for Arquitetura:inst9|altera_reset_controller:rst_controller
 52. Source assignments for Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 53. Source assignments for Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 54. Source assignments for video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated
 55. Source assignments for FIFO:dataB|dcfifo:dcfifo_component
 56. Source assignments for FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated
 57. Source assignments for FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_mn6:rdptr_g1p
 58. Source assignments for FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_i5c:wrptr_g1p
 59. Source assignments for FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp
 60. Source assignments for FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9
 61. Source assignments for FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp
 62. Source assignments for FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12
 63. Parameter Settings for User Entity Instance: FIFO:dataA|dcfifo:dcfifo_component
 64. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo
 65. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo
 66. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a
 67. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 68. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b
 69. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 71. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram
 72. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 73. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 74. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 75. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 76. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 77. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy
 78. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0
 79. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 80. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 81. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 82. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 83. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 84. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 85. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 86. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator
 87. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator
 88. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator
 89. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator
 90. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator
 91. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator
 92. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 93. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 94. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 95. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 98. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 99. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
100. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
101. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
104. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent
107. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo
109. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent
110. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent|altera_merlin_burst_uncompressor:uncompressor
111. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo
112. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent
113. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent
116. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent
119. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent
122. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router:router|Arquitetura_mm_interconnect_0_router_default_decode:the_default_decode
125. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router:router_001|Arquitetura_mm_interconnect_0_router_default_decode:the_default_decode
126. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_002|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode
127. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_003|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode
128. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_004|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode
129. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_005|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode
130. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_006|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode
131. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_007|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_008|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_009|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_010|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_011|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
137. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
138. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
139. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
140. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
141. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
142. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
143. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
144. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
145. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
146. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
147. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
148. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
149. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
150. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
151. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
152. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
153. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
154. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
155. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
156. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
157. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
158. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
159. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
160. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
161. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
162. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
163. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
164. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
165. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
166. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
167. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
168. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
169. Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
170. Parameter Settings for User Entity Instance: Arquitetura:inst9|altera_reset_controller:rst_controller
171. Parameter Settings for User Entity Instance: Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
172. Parameter Settings for User Entity Instance: Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
173. Parameter Settings for User Entity Instance: pulseCounter:inst4
174. Parameter Settings for User Entity Instance: video_processor:inst5|clock_pll:clock_pll_inst|altpll:altpll_component
175. Parameter Settings for User Entity Instance: video_processor:inst5|controlUnit:controlUnit_inst
176. Parameter Settings for User Entity Instance: video_processor:inst5|demultiplexador:demultiplexador_inst_address
177. Parameter Settings for User Entity Instance: video_processor:inst5|demultiplexador:demultiplexador_inst_data
178. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst
179. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_0
180. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_1
181. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_2
182. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_3
183. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_4
184. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_5
185. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_6
186. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_7
187. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_8
188. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_9
189. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_10
190. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_11
191. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_12
192. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_13
193. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_14
194. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_15
195. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_16
196. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_17
197. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_18
198. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_19
199. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_20
200. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_21
201. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_22
202. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_23
203. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_24
204. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_25
205. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_26
206. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_27
207. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_28
208. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_29
209. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_30
210. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_31
211. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst
212. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|mux_32x1:mux_32x1_inst
213. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst
214. Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|refresh_flags:refresh_flags_inst
215. Parameter Settings for User Entity Instance: video_processor:inst5|full_print_module:full_print_module_inst
216. Parameter Settings for User Entity Instance: video_processor:inst5|full_print_module:full_print_module_inst|printModule:printModule_inst
217. Parameter Settings for User Entity Instance: video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst
218. Parameter Settings for User Entity Instance: video_processor:inst5|full_print_module:full_print_module_inst|multiplexador:multiplexador_inst
219. Parameter Settings for User Entity Instance: video_processor:inst5|multiplexador:multiplexador_inst
220. Parameter Settings for User Entity Instance: video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component
221. Parameter Settings for User Entity Instance: video_processor:inst5|VGA_sync:VGA_sync_inst
222. Parameter Settings for User Entity Instance: video_processor:inst5|multiplexador:multiplexador_inst_color
223. Parameter Settings for User Entity Instance: FIFO:dataB|dcfifo:dcfifo_component
224. Parameter Settings for User Entity Instance: frequency_divisor:inst2
225. Parameter Settings for Inferred Entity Instance: video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0
226. dcfifo Parameter Settings by Entity Instance
227. scfifo Parameter Settings by Entity Instance
228. altsyncram Parameter Settings by Entity Instance
229. altpll Parameter Settings by Entity Instance
230. lpm_mult Parameter Settings by Entity Instance
231. Port Connectivity Checks: "video_processor:inst5|multiplexador:multiplexador_inst_color"
232. Port Connectivity Checks: "Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
233. Port Connectivity Checks: "Arquitetura:inst9|altera_reset_controller:rst_controller"
234. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
235. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
236. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_002|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode"
237. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router:router|Arquitetura_mm_interconnect_0_router_default_decode:the_default_decode"
238. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo"
239. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent"
240. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo"
241. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent"
242. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo"
243. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent"
244. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo"
245. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent"
246. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo"
247. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent"
248. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo"
249. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent"
250. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
251. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
252. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
253. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
254. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
255. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
256. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
257. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
258. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
259. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
260. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator"
261. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator"
262. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator"
263. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator"
264. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator"
265. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator"
266. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
267. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
268. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
269. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
270. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
271. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
272. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0"
273. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy"
274. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
275. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
276. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib"
277. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
278. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace|Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode:Arquitetura_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
279. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace"
280. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk"
281. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk"
282. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug"
283. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci"
284. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_test_bench:the_Arquitetura_nios2_gen2_0_cpu_test_bench"
285. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0"
286. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic"
287. Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0"
288. Post-Synthesis Netlist Statistics for Top Partition
289. Elapsed Time Per Partition
290. Analysis & Synthesis Messages
291. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun  9 12:09:34 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; ConsoleFPGA                                 ;
; Top-level Entity Name              ; ArquiteturaCollenda                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,056                                       ;
;     Total combinational functions  ; 5,227                                       ;
;     Dedicated logic registers      ; 2,985                                       ;
; Total registers                    ; 2985                                        ;
; Total pins                         ; 17                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 398,720                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+---------------------+--------------------+
; Option                                                           ; Setting             ; Default Value      ;
+------------------------------------------------------------------+---------------------+--------------------+
; Device                                                           ; EP4CE22F17C6        ;                    ;
; Top-level entity name                                            ; ArquiteturaCollenda ; ConsoleFPGA        ;
; Family name                                                      ; Cyclone IV E        ; Cyclone V          ;
; Use smart compilation                                            ; Off                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                 ;
; Enable compact report table                                      ; Off                 ; Off                ;
; Restructure Multiplexers                                         ; Auto                ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                ;
; Preserve fewer node names                                        ; On                  ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable             ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                ; Auto               ;
; Safe State Machine                                               ; Off                 ; Off                ;
; Extract Verilog State Machines                                   ; On                  ; On                 ;
; Extract VHDL State Machines                                      ; On                  ; On                 ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                 ;
; Parallel Synthesis                                               ; On                  ; On                 ;
; DSP Block Balancing                                              ; Auto                ; Auto               ;
; NOT Gate Push-Back                                               ; On                  ; On                 ;
; Power-Up Don't Care                                              ; On                  ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                ;
; Remove Duplicate Registers                                       ; On                  ; On                 ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                ;
; Ignore SOFT Buffers                                              ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                ;
; Optimization Technique                                           ; Balanced            ; Balanced           ;
; Carry Chain Length                                               ; 70                  ; 70                 ;
; Auto Carry Chains                                                ; On                  ; On                 ;
; Auto Open-Drain Pins                                             ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                ;
; Auto ROM Replacement                                             ; On                  ; On                 ;
; Auto RAM Replacement                                             ; On                  ; On                 ;
; Auto DSP Block Replacement                                       ; On                  ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                  ; On                 ;
; Strict RAM Replacement                                           ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                ;
; Auto RAM Block Balancing                                         ; On                  ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                ;
; Auto Resource Sharing                                            ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                ;
; Timing-Driven Synthesis                                          ; On                  ; On                 ;
; Report Parameter Settings                                        ; On                  ; On                 ;
; Report Source Assignments                                        ; On                  ; On                 ;
; Report Connectivity Checks                                       ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                ;
; Synchronization Register Chain Length                            ; 2                   ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation ;
; HDL message level                                                ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                ;
; Clock MUX Protection                                             ; On                  ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                ;
; Block Design Naming                                              ; Auto                ; Auto               ;
; SDC constraint protection                                        ; Off                 ; Off                ;
; Synthesis Effort                                                 ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                 ;
+------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                            ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; modulos/pulseCounter/pulseCounter.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/pulseCounter/pulseCounter.v                                                                 ;             ;
; modulos/frequency_divisor/frequency_divisor.v                                                       ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/frequency_divisor/frequency_divisor.v                                                       ;             ;
; modulos/collision/refresh_flags.v                                                                   ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/collision/refresh_flags.v                                                                   ;             ;
; modulos/collision/mux_32x1.v                                                                        ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/collision/mux_32x1.v                                                                        ;             ;
; modulos/collision/collision_controller.v                                                            ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision_controller.v                                                            ;             ;
; modulos/collision/collision.v                                                                       ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision.v                                                                       ;             ;
; modulos/collision/check_collision.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/collision/check_collision.v                                                                 ;             ;
; modulos/registerFile/full_register_file.v                                                           ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/full_register_file.v                                                           ;             ;
; modulos/Top_level/video_processor.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v                                                                 ;             ;
; modulos/sprite_memory/sprite_memory.v                                                               ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v                                                               ;             ;
; modulos/sprite_memory/memory.v                                                                      ; yes             ; User Wizard-Generated File                   ; /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v                                                                      ;             ;
; modulos/sprite_line_counter/calculoAddress.v                                                        ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v                                                        ;             ;
; modulos/registerFile/registerFile.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/registerFile.v                                                                 ;             ;
; modulos/printModule/printModule.v                                                                   ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v                                                                   ;             ;
; modulos/PLL/clock_pll.v                                                                             ; yes             ; User Wizard-Generated File                   ; /home/gabriel/Documents/ConsoleFPGA/modulos/PLL/clock_pll.v                                                                             ;             ;
; modulos/multiplexador/multiplexador.v                                                               ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/multiplexador/multiplexador.v                                                               ;             ;
; modulos/mod_comparator/mod_comparator.v                                                             ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/mod_comparator/mod_comparator.v                                                             ;             ;
; modulos/mod_comparator/comparator.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/mod_comparator/comparator.v                                                                 ;             ;
; modulos/interfaceVGA/VGA_sync.v                                                                     ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v                                                                     ;             ;
; modulos/full_print_module/full_print_module.v                                                       ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v                                                       ;             ;
; modulos/demultiplexador/demultiplexador.v                                                           ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v                                                           ;             ;
; modulos/decoderInstruction/decoderInstruction.v                                                     ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v                                                     ;             ;
; modulos/ControlUnit/controlUnit.v                                                                   ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v                                                                   ;             ;
; modulos/geradordData/geradorData.v                                                                  ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/modulos/geradordData/geradorData.v                                                                  ;             ;
; Arquitetura/synthesis/Arquitetura.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v                                                                 ; Arquitetura ;
; Arquitetura/synthesis/submodules/altera_reset_controller.v                                          ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_controller.v                                          ; Arquitetura ;
; Arquitetura/synthesis/submodules/altera_reset_synchronizer.v                                        ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_synchronizer.v                                        ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv                                          ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v                                    ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v                  ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv                           ; Arquitetura ;
; Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv                         ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv                           ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv                         ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv                        ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv                            ; Arquitetura ;
; Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; Arquitetura ;
; Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; Arquitetura ;
; Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; Arquitetura ;
; Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv                                      ; Arquitetura ;
; Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; Arquitetura ;
; Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv                                 ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v                                         ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_screen.v                                               ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_screen.v                                               ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v                                   ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v                                   ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.hex                                   ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v                                     ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v                                         ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v                     ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v                          ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v                                     ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v                                          ; Arquitetura ;
; Arquitetura/synthesis/submodules/Arquitetura_data_A.v                                               ; yes             ; User Verilog HDL File                        ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_data_A.v                                               ; Arquitetura ;
; Arquitetura/ArquiteturaCollenda.bdf                                                                 ; yes             ; User Block Diagram/Schematic File            ; /home/gabriel/Documents/ConsoleFPGA/Arquitetura/ArquiteturaCollenda.bdf                                                                 ;             ;
; modulos/FIFO/FIFO.v                                                                                 ; yes             ; User Wizard-Generated File                   ; /home/gabriel/Documents/ConsoleFPGA/modulos/FIFO/FIFO.v                                                                                 ;             ;
; dcfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                     ;             ;
; lpm_counter.inc                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                ;             ;
; lpm_add_sub.inc                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                ;             ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;             ;
; a_graycounter.inc                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc                                                              ;             ;
; a_fefifo.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                   ;             ;
; a_gray2bin.inc                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                 ;             ;
; dffpipe.inc                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                                                    ;             ;
; alt_sync_fifo.inc                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                              ;             ;
; lpm_compare.inc                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                ;             ;
; altsyncram_fifo.inc                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                            ;             ;
; aglobal201.inc                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                 ;             ;
; db/dcfifo_smi1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf                                                                                  ;             ;
; db/a_graycounter_mn6.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/a_graycounter_mn6.tdf                                                                            ;             ;
; db/a_graycounter_i5c.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/a_graycounter_i5c.tdf                                                                            ;             ;
; db/altsyncram_4qb1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_4qb1.tdf                                                                              ;             ;
; db/decode_i87.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/decode_i87.tdf                                                                                   ;             ;
; db/mux_f48.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/mux_f48.tdf                                                                                      ;             ;
; db/alt_synch_pipe_c9l.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/alt_synch_pipe_c9l.tdf                                                                           ;             ;
; db/dffpipe_tu8.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/dffpipe_tu8.tdf                                                                                  ;             ;
; db/alt_synch_pipe_d9l.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/alt_synch_pipe_d9l.tdf                                                                           ;             ;
; db/dffpipe_uu8.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/dffpipe_uu8.tdf                                                                                  ;             ;
; db/cmpr_a66.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/cmpr_a66.tdf                                                                                     ;             ;
; scfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                                     ;             ;
; a_regfifo.inc                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                  ;             ;
; a_dpfifo.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                   ;             ;
; a_i2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                   ;             ;
; a_fffifo.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                   ;             ;
; a_f2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                   ;             ;
; db/scfifo_jr21.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/scfifo_jr21.tdf                                                                                  ;             ;
; db/a_dpfifo_l011.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf                                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/a_fefifo_7cf.tdf                                                                                 ;             ;
; db/cntr_do7.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/cntr_do7.tdf                                                                                     ;             ;
; db/altsyncram_nio1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_nio1.tdf                                                                              ;             ;
; db/cntr_1ob.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/cntr_1ob.tdf                                                                                     ;             ;
; alt_jtag_atlantic.v                                                                                 ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                              ;             ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;             ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;             ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;             ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;             ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;             ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                     ;             ;
; db/altsyncram_6mc1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_6mc1.tdf                                                                              ;             ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                      ;             ;
; db/altsyncram_ac71.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ac71.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                       ;             ;
; db/altsyncram_ajh1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ajh1.tdf                                                                              ;             ;
; altpll.tdf                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                     ;             ;
; stratix_pll.inc                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                ;             ;
; stratixii_pll.inc                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                              ;             ;
; cycloneii_pll.inc                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                              ;             ;
; db/clock_pll_altpll.v                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v                                                                               ;             ;
; db/altsyncram_kjl1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_kjl1.tdf                                                                              ;             ;
; ./modulos/sprite_memory/sprite_bit_rom.mif                                                          ; yes             ; Auto-Found Memory Initialization File        ; /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_bit_rom.mif                                                            ;             ;
; db/decode_jsa.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/decode_jsa.tdf                                                                                   ;             ;
; db/decode_c8a.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/decode_c8a.tdf                                                                                   ;             ;
; db/mux_4nb.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/mux_4nb.tdf                                                                                      ;             ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                    ; altera_sld  ;
; db/ip/slda7bfb580/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; /home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                               ;             ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                 ;             ;
; lpm_mult.tdf                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                   ;             ;
; multcore.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                                   ;             ;
; bypassff.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                   ;             ;
; altshift.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                   ;             ;
; multcore.tdf                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf                                                                   ;             ;
; csa_add.inc                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/csa_add.inc                                                                    ;             ;
; mpar_add.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc                                                                   ;             ;
; muleabz.inc                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/muleabz.inc                                                                    ;             ;
; mul_lfrg.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                   ;             ;
; mul_boothc.inc                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                 ;             ;
; alt_ded_mult.inc                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                               ;             ;
; alt_ded_mult_y.inc                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                             ;             ;
; mpar_add.tdf                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                   ;             ;
; lpm_add_sub.tdf                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                ;             ;
; addcore.inc                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/addcore.inc                                                                    ;             ;
; look_add.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/look_add.inc                                                                   ;             ;
; alt_stratix_add_sub.inc                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                        ;             ;
; db/add_sub_mgh.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/add_sub_mgh.tdf                                                                                  ;             ;
; db/add_sub_qgh.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gabriel/Documents/ConsoleFPGA/db/add_sub_qgh.tdf                                                                                  ;             ;
; altshift.tdf                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.tdf                                                                   ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,056                                                                                                                   ;
;                                             ;                                                                                                                         ;
; Total combinational functions               ; 5227                                                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                                                         ;
;     -- 4 input functions                    ; 2106                                                                                                                    ;
;     -- 3 input functions                    ; 1946                                                                                                                    ;
;     -- <=2 input functions                  ; 1175                                                                                                                    ;
;                                             ;                                                                                                                         ;
; Logic elements by mode                      ;                                                                                                                         ;
;     -- normal mode                          ; 3398                                                                                                                    ;
;     -- arithmetic mode                      ; 1829                                                                                                                    ;
;                                             ;                                                                                                                         ;
; Total registers                             ; 2985                                                                                                                    ;
;     -- Dedicated logic registers            ; 2985                                                                                                                    ;
;     -- I/O registers                        ; 0                                                                                                                       ;
;                                             ;                                                                                                                         ;
; I/O pins                                    ; 17                                                                                                                      ;
; Total memory bits                           ; 398720                                                                                                                  ;
;                                             ;                                                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                       ;
;                                             ;                                                                                                                         ;
; Total PLLs                                  ; 1                                                                                                                       ;
;     -- PLLs                                 ; 1                                                                                                                       ;
;                                             ;                                                                                                                         ;
; Maximum fan-out node                        ; video_processor:inst5|clock_pll:clock_pll_inst|altpll:altpll_component|clock_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1336                                                                                                                    ;
; Total fan-out                               ; 29131                                                                                                                   ;
; Average fan-out                             ; 3.46                                                                                                                    ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; |ArquiteturaCollenda                                                                                                                    ; 5227 (0)            ; 2985 (0)                  ; 398720      ; 0            ; 0       ; 0         ; 17   ; 0            ; |ArquiteturaCollenda                                                                                                                                                                                                                                                                                                                                                                                                                                           ; ArquiteturaCollenda                                 ; work         ;
;    |Arquitetura:inst9|                                                                                                                  ; 1778 (0)            ; 1032 (0)                  ; 251264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9                                                                                                                                                                                                                                                                                                                                                                                                                         ; Arquitetura                                         ; Arquitetura  ;
;       |Arquitetura_data_A:data_a|                                                                                                       ; 35 (35)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_data_A:data_a                                                                                                                                                                                                                                                                                                                                                                                               ; Arquitetura_data_A                                  ; Arquitetura  ;
;       |Arquitetura_data_A:data_b|                                                                                                       ; 35 (35)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_data_A:data_b                                                                                                                                                                                                                                                                                                                                                                                               ; Arquitetura_data_A                                  ; Arquitetura  ;
;       |Arquitetura_jtag_uart_0:jtag_uart_0|                                                                                             ; 139 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                     ; Arquitetura_jtag_uart_0                             ; Arquitetura  ;
;          |Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|                                                        ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                               ; Arquitetura_jtag_uart_0_scfifo_r                    ; Arquitetura  ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                  ; scfifo                                              ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                       ; scfifo_jr21                                         ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                  ; a_dpfifo_l011                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                          ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                     ; cntr_do7                                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                          ; altsyncram_nio1                                     ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                            ; cntr_1ob                                            ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                  ; cntr_1ob                                            ; work         ;
;          |Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|                                                        ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                               ; Arquitetura_jtag_uart_0_scfifo_w                    ; Arquitetura  ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                  ; scfifo                                              ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                       ; scfifo_jr21                                         ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                  ; a_dpfifo_l011                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                          ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                     ; cntr_do7                                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                          ; altsyncram_nio1                                     ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                            ; cntr_1ob                                            ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                  ; cntr_1ob                                            ; work         ;
;          |alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|                                                                  ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                                   ; work         ;
;       |Arquitetura_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 525 (0)             ; 261 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                         ; Arquitetura_mm_interconnect_0                       ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                   ; Arquitetura_mm_interconnect_0_cmd_demux             ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                       ; Arquitetura_mm_interconnect_0_cmd_demux             ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                            ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                       ; Arquitetura_mm_interconnect_0_cmd_mux               ; Arquitetura  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                            ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                       ; Arquitetura_mm_interconnect_0_cmd_mux               ; Arquitetura  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                            ; 58 (54)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                       ; Arquitetura_mm_interconnect_0_cmd_mux               ; Arquitetura  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                       ; Arquitetura_mm_interconnect_0_cmd_mux               ; Arquitetura  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                       ; Arquitetura_mm_interconnect_0_cmd_mux               ; Arquitetura  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                       ; Arquitetura_mm_interconnect_0_cmd_mux               ; Arquitetura  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                            ; 13 (9)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                       ; Arquitetura_mm_interconnect_0_cmd_mux               ; Arquitetura  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                                       ; Arquitetura_mm_interconnect_0_cmd_mux               ; Arquitetura  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                                       ; Arquitetura_mm_interconnect_0_cmd_mux               ; Arquitetura  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                ; 19 (15)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                           ; Arquitetura_mm_interconnect_0_cmd_mux               ; Arquitetura  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                            ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_router:router_001|                                                                              ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                                         ; Arquitetura_mm_interconnect_0_router                ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_router:router|                                                                                  ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                             ; Arquitetura_mm_interconnect_0_router                ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                   ; Arquitetura_mm_interconnect_0_rsp_demux             ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                   ; Arquitetura_mm_interconnect_0_rsp_demux             ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                   ; Arquitetura_mm_interconnect_0_rsp_demux             ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                   ; Arquitetura_mm_interconnect_0_rsp_demux             ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                                                   ; Arquitetura_mm_interconnect_0_rsp_demux             ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                                   ; Arquitetura_mm_interconnect_0_rsp_demux             ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                                   ; Arquitetura_mm_interconnect_0_rsp_demux             ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                                                   ; Arquitetura_mm_interconnect_0_rsp_demux             ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                                   ; Arquitetura_mm_interconnect_0_rsp_demux             ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                       ; Arquitetura_mm_interconnect_0_rsp_demux             ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                            ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                       ; Arquitetura_mm_interconnect_0_rsp_mux               ; Arquitetura  ;
;          |Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                           ; Arquitetura_mm_interconnect_0_rsp_mux               ; Arquitetura  ;
;          |altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|                                                                               ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                               ; Arquitetura  ;
;          |altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|                                                                               ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                               ; Arquitetura  ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                               ; Arquitetura  ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                               ; Arquitetura  ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; Arquitetura  ;
;          |altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|                                                                   ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                               ; Arquitetura  ;
;          |altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                               ; Arquitetura  ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; Arquitetura  ;
;          |altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                               ; Arquitetura  ;
;          |altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|                                                                                ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                               ; Arquitetura  ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                          ; Arquitetura  ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                          ; Arquitetura  ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                     ; Arquitetura  ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 14 (14)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                     ; Arquitetura  ;
;          |altera_merlin_slave_agent:data_a_s1_agent|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                           ; Arquitetura  ;
;          |altera_merlin_slave_agent:data_b_s1_agent|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                           ; Arquitetura  ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                           ; Arquitetura  ;
;          |altera_merlin_slave_agent:reset_pulsecounter_s1_agent|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                           ; Arquitetura  ;
;          |altera_merlin_slave_agent:screen_s1_agent|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                           ; Arquitetura  ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                           ; Arquitetura  ;
;          |altera_merlin_slave_agent:wrfull_s1_agent|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                           ; Arquitetura  ;
;          |altera_merlin_slave_agent:wrreg_s1_agent|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                           ; Arquitetura  ;
;          |altera_merlin_slave_translator:data_a_s1_translator|                                                                          ; 5 (5)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                      ; Arquitetura  ;
;          |altera_merlin_slave_translator:data_b_s1_translator|                                                                          ; 5 (5)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                      ; Arquitetura  ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                      ; Arquitetura  ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                      ; Arquitetura  ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                      ; Arquitetura  ;
;          |altera_merlin_slave_translator:reset_pulsecounter_s1_translator|                                                              ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                      ; Arquitetura  ;
;          |altera_merlin_slave_translator:screen_s1_translator|                                                                          ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                      ; Arquitetura  ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; Arquitetura  ;
;          |altera_merlin_slave_translator:wrfull_s1_translator|                                                                          ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                      ; Arquitetura  ;
;          |altera_merlin_slave_translator:wrreg_s1_translator|                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                      ; Arquitetura  ;
;       |Arquitetura_nios2_gen2_0:nios2_gen2_0|                                                                                           ; 1019 (0)            ; 574 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                   ; Arquitetura_nios2_gen2_0                            ; Arquitetura  ;
;          |Arquitetura_nios2_gen2_0_cpu:cpu|                                                                                             ; 1019 (729)          ; 574 (305)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                  ; Arquitetura_nios2_gen2_0_cpu                        ; Arquitetura  ;
;             |Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|                                         ; 290 (34)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                ; Arquitetura_nios2_gen2_0_cpu_nios2_oci              ; Arquitetura  ;
;                |Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|                  ; 92 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                          ; Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper    ; Arquitetura  ;
;                   |Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|                 ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk     ; Arquitetura  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                             ; work         ;
;                   |Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|                       ; 82 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck                                                            ; Arquitetura_nios2_gen2_0_cpu_debug_slave_tck        ; Arquitetura  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                             ; work         ;
;                   |sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy|                                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy                                                                                      ; sld_virtual_jtag_basic                              ; work         ;
;                |Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|                        ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                ; Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg       ; Arquitetura  ;
;                |Arquitetura_nios2_gen2_0_cpu_nios2_oci_break:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break|                          ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_break:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                  ; Arquitetura_nios2_gen2_0_cpu_nios2_oci_break        ; Arquitetura  ;
;                |Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|                          ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                  ; Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug        ; Arquitetura  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; altera_std_synchronizer                             ; work         ;
;                |Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|                                ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                        ; Arquitetura_nios2_gen2_0_cpu_nios2_ocimem           ; Arquitetura  ;
;                   |Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram|                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module   ; Arquitetura  ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                          ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                     ; work         ;
;             |Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                 ; Arquitetura_nios2_gen2_0_cpu_register_bank_a_module ; Arquitetura  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                        ; altsyncram_6mc1                                     ; work         ;
;             |Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                 ; Arquitetura_nios2_gen2_0_cpu_register_bank_b_module ; Arquitetura  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                        ; altsyncram_6mc1                                     ; work         ;
;       |Arquitetura_onchip_memory2_0:onchip_memory2_0|                                                                                   ; 1 (1)               ; 0 (0)                     ; 240000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                           ; Arquitetura_onchip_memory2_0                        ; Arquitetura  ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 240000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                          ; work         ;
;             |altsyncram_ajh1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 240000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ajh1:auto_generated                                                                                                                                                                                                                                                                                                                  ; altsyncram_ajh1                                     ; work         ;
;       |Arquitetura_reset_pulseCounter:reset_pulsecounter|                                                                               ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_reset_pulseCounter:reset_pulsecounter                                                                                                                                                                                                                                                                                                                                                                       ; Arquitetura_reset_pulseCounter                      ; Arquitetura  ;
;       |Arquitetura_reset_pulseCounter:wrreg|                                                                                            ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_reset_pulseCounter:wrreg                                                                                                                                                                                                                                                                                                                                                                                    ; Arquitetura_reset_pulseCounter                      ; Arquitetura  ;
;       |Arquitetura_screen:screen|                                                                                                       ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_screen:screen                                                                                                                                                                                                                                                                                                                                                                                               ; Arquitetura_screen                                  ; Arquitetura  ;
;       |Arquitetura_screen:wrfull|                                                                                                       ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_screen:wrfull                                                                                                                                                                                                                                                                                                                                                                                               ; Arquitetura_screen                                  ; Arquitetura  ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                             ; Arquitetura  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; Arquitetura  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                           ; Arquitetura  ;
;    |FIFO:dataA|                                                                                                                         ; 126 (0)             ; 243 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataA                                                                                                                                                                                                                                                                                                                                                                                                                                ; FIFO                                                ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 126 (0)             ; 243 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataA|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                        ; dcfifo                                              ; work         ;
;          |dcfifo_smi1:auto_generated|                                                                                                   ; 126 (5)             ; 243 (12)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated                                                                                                                                                                                                                                                                                                                                                                             ; dcfifo_smi1                                         ; work         ;
;             |a_graycounter_i5c:wrptr_g1p|                                                                                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_i5c:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                 ; a_graycounter_i5c                                   ; work         ;
;             |a_graycounter_mn6:rdptr_g1p|                                                                                               ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_mn6:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                 ; a_graycounter_mn6                                   ; work         ;
;             |alt_synch_pipe_c9l:rs_dgwp|                                                                                                ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp                                                                                                                                                                                                                                                                                                                                                  ; alt_synch_pipe_c9l                                  ; work         ;
;                |dffpipe_tu8:dffpipe9|                                                                                                   ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9                                                                                                                                                                                                                                                                                                                             ; dffpipe_tu8                                         ; work         ;
;             |alt_synch_pipe_d9l:ws_dgrp|                                                                                                ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp                                                                                                                                                                                                                                                                                                                                                  ; alt_synch_pipe_d9l                                  ; work         ;
;                |dffpipe_uu8:dffpipe12|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12                                                                                                                                                                                                                                                                                                                            ; dffpipe_uu8                                         ; work         ;
;             |altsyncram_4qb1:fifo_ram|                                                                                                  ; 102 (4)             ; 205 (205)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|altsyncram_4qb1:fifo_ram                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_4qb1                                     ; work         ;
;                |decode_i87:address_decoder|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|altsyncram_4qb1:fifo_ram|decode_i87:address_decoder                                                                                                                                                                                                                                                                                                                         ; decode_i87                                          ; work         ;
;                |mux_f48:output_mux|                                                                                                     ; 90 (90)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|altsyncram_4qb1:fifo_ram|mux_f48:output_mux                                                                                                                                                                                                                                                                                                                                 ; mux_f48                                             ; work         ;
;             |cmpr_a66:rdempty_eq_comp|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|cmpr_a66:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                    ; cmpr_a66                                            ; work         ;
;             |cmpr_a66:wrfull_eq_comp|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|cmpr_a66:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                     ; cmpr_a66                                            ; work         ;
;    |FIFO:dataB|                                                                                                                         ; 196 (0)             ; 397 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataB                                                                                                                                                                                                                                                                                                                                                                                                                                ; FIFO                                                ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 196 (0)             ; 397 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataB|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                        ; dcfifo                                              ; work         ;
;          |dcfifo_smi1:auto_generated|                                                                                                   ; 196 (5)             ; 397 (12)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated                                                                                                                                                                                                                                                                                                                                                                             ; dcfifo_smi1                                         ; work         ;
;             |a_graycounter_i5c:wrptr_g1p|                                                                                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_i5c:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                 ; a_graycounter_i5c                                   ; work         ;
;             |a_graycounter_mn6:rdptr_g1p|                                                                                               ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_mn6:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                 ; a_graycounter_mn6                                   ; work         ;
;             |alt_synch_pipe_c9l:rs_dgwp|                                                                                                ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp                                                                                                                                                                                                                                                                                                                                                  ; alt_synch_pipe_c9l                                  ; work         ;
;                |dffpipe_tu8:dffpipe9|                                                                                                   ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9                                                                                                                                                                                                                                                                                                                             ; dffpipe_tu8                                         ; work         ;
;             |alt_synch_pipe_d9l:ws_dgrp|                                                                                                ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp                                                                                                                                                                                                                                                                                                                                                  ; alt_synch_pipe_d9l                                  ; work         ;
;                |dffpipe_uu8:dffpipe12|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12                                                                                                                                                                                                                                                                                                                            ; dffpipe_uu8                                         ; work         ;
;             |altsyncram_4qb1:fifo_ram|                                                                                                  ; 172 (4)             ; 359 (359)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|altsyncram_4qb1:fifo_ram                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_4qb1                                     ; work         ;
;                |decode_i87:address_decoder|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|altsyncram_4qb1:fifo_ram|decode_i87:address_decoder                                                                                                                                                                                                                                                                                                                         ; decode_i87                                          ; work         ;
;                |mux_f48:output_mux|                                                                                                     ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|altsyncram_4qb1:fifo_ram|mux_f48:output_mux                                                                                                                                                                                                                                                                                                                                 ; mux_f48                                             ; work         ;
;             |cmpr_a66:rdempty_eq_comp|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|cmpr_a66:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                    ; cmpr_a66                                            ; work         ;
;             |cmpr_a66:wrfull_eq_comp|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|cmpr_a66:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                     ; cmpr_a66                                            ; work         ;
;    |frequency_divisor:inst2|                                                                                                            ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|frequency_divisor:inst2                                                                                                                                                                                                                                                                                                                                                                                                                   ; frequency_divisor                                   ; work         ;
;    |pulseCounter:inst4|                                                                                                                 ; 34 (34)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|pulseCounter:inst4                                                                                                                                                                                                                                                                                                                                                                                                                        ; pulseCounter                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 151 (1)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 150 (0)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 150 (0)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                       ; alt_sld_fab                                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 150 (1)             ; 83 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 149 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 149 (107)           ; 77 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                          ; sld_jtag_hub                                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                  ; sld_rom_sr                                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                ; sld_shadow_jsm                                      ; altera_sld   ;
;    |video_processor:inst5|                                                                                                              ; 2939 (1)            ; 1207 (0)                  ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5                                                                                                                                                                                                                                                                                                                                                                                                                     ; video_processor                                     ; work         ;
;       |VGA_sync:VGA_sync_inst|                                                                                                          ; 49 (49)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|VGA_sync:VGA_sync_inst                                                                                                                                                                                                                                                                                                                                                                                              ; VGA_sync                                            ; work         ;
;       |clock_pll:clock_pll_inst|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|clock_pll:clock_pll_inst                                                                                                                                                                                                                                                                                                                                                                                            ; clock_pll                                           ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|clock_pll:clock_pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                    ; altpll                                              ; work         ;
;             |clock_pll_altpll:auto_generated|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|clock_pll:clock_pll_inst|altpll:altpll_component|clock_pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                    ; clock_pll_altpll                                    ; work         ;
;       |controlUnit:controlUnit_inst|                                                                                                    ; 17 (17)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|controlUnit:controlUnit_inst                                                                                                                                                                                                                                                                                                                                                                                        ; controlUnit                                         ; work         ;
;       |decorderInstruction:decorderInstruction_inst|                                                                                    ; 53 (53)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|decorderInstruction:decorderInstruction_inst                                                                                                                                                                                                                                                                                                                                                                        ; decorderInstruction                                 ; work         ;
;       |demultiplexador:demultiplexador_inst_address|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|demultiplexador:demultiplexador_inst_address                                                                                                                                                                                                                                                                                                                                                                        ; demultiplexador                                     ; work         ;
;       |demultiplexador:demultiplexador_inst_data|                                                                                       ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|demultiplexador:demultiplexador_inst_data                                                                                                                                                                                                                                                                                                                                                                           ; demultiplexador                                     ; work         ;
;       |full_print_module:full_print_module_inst|                                                                                        ; 156 (0)             ; 90 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst                                                                                                                                                                                                                                                                                                                                                                            ; full_print_module                                   ; work         ;
;          |calculoAddress:calculoAddress_inst|                                                                                           ; 110 (93)            ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst                                                                                                                                                                                                                                                                                                                                         ; calculoAddress                                      ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                            ; work         ;
;                |multcore:mult_core|                                                                                                     ; 17 (9)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                       ; multcore                                            ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                       ; mpar_add                                            ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                  ; lpm_add_sub                                         ; work         ;
;                         |add_sub_mgh:auto_generated|                                                                                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                                                                                                                                                                                                                                       ; add_sub_mgh                                         ; work         ;
;                      |mpar_add:sub_par_add|                                                                                             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                  ; mpar_add                                            ; work         ;
;                         |lpm_add_sub:adder[0]|                                                                                          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                            |add_sub_qgh:auto_generated|                                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated                                                                                                                                                                                                                  ; add_sub_qgh                                         ; work         ;
;          |multiplexador:multiplexador_inst|                                                                                             ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|multiplexador:multiplexador_inst                                                                                                                                                                                                                                                                                                                                           ; multiplexador                                       ; work         ;
;          |printModule:printModule_inst|                                                                                                 ; 32 (32)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|printModule:printModule_inst                                                                                                                                                                                                                                                                                                                                               ; printModule                                         ; work         ;
;       |full_register_file:full_register_file_inst|                                                                                      ; 2585 (0)            ; 1023 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst                                                                                                                                                                                                                                                                                                                                                                          ; full_register_file                                  ; work         ;
;          |mod_comparator:mod_comparator_inst|                                                                                           ; 2544 (708)          ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst                                                                                                                                                                                                                                                                                                                                       ; mod_comparator                                      ; work         ;
;             |comparator:comparator_inst_0|                                                                                              ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_0                                                                                                                                                                                                                                                                                                          ; comparator                                          ; work         ;
;             |comparator:comparator_inst_10|                                                                                             ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_10                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_11|                                                                                             ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_11                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_12|                                                                                             ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_12                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_13|                                                                                             ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_13                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_14|                                                                                             ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_14                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_15|                                                                                             ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_15                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_16|                                                                                             ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_16                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_17|                                                                                             ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_17                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_18|                                                                                             ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_18                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_19|                                                                                             ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_19                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_1|                                                                                              ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_1                                                                                                                                                                                                                                                                                                          ; comparator                                          ; work         ;
;             |comparator:comparator_inst_20|                                                                                             ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_20                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_21|                                                                                             ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_21                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_22|                                                                                             ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_22                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_23|                                                                                             ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_23                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_24|                                                                                             ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_24                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_25|                                                                                             ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_25                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_26|                                                                                             ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_26                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_27|                                                                                             ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_27                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_28|                                                                                             ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_28                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_29|                                                                                             ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_29                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_2|                                                                                              ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_2                                                                                                                                                                                                                                                                                                          ; comparator                                          ; work         ;
;             |comparator:comparator_inst_30|                                                                                             ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_30                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_31|                                                                                             ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_31                                                                                                                                                                                                                                                                                                         ; comparator                                          ; work         ;
;             |comparator:comparator_inst_3|                                                                                              ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_3                                                                                                                                                                                                                                                                                                          ; comparator                                          ; work         ;
;             |comparator:comparator_inst_4|                                                                                              ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_4                                                                                                                                                                                                                                                                                                          ; comparator                                          ; work         ;
;             |comparator:comparator_inst_5|                                                                                              ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_5                                                                                                                                                                                                                                                                                                          ; comparator                                          ; work         ;
;             |comparator:comparator_inst_6|                                                                                              ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_6                                                                                                                                                                                                                                                                                                          ; comparator                                          ; work         ;
;             |comparator:comparator_inst_7|                                                                                              ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_7                                                                                                                                                                                                                                                                                                          ; comparator                                          ; work         ;
;             |comparator:comparator_inst_8|                                                                                              ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_8                                                                                                                                                                                                                                                                                                          ; comparator                                          ; work         ;
;             |comparator:comparator_inst_9|                                                                                              ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_9                                                                                                                                                                                                                                                                                                          ; comparator                                          ; work         ;
;          |registerFile:registerFile_inst|                                                                                               ; 41 (41)             ; 1023 (1023)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|registerFile:registerFile_inst                                                                                                                                                                                                                                                                                                                                           ; registerFile                                        ; work         ;
;       |multiplexador:multiplexador_inst_color|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|multiplexador:multiplexador_inst_color                                                                                                                                                                                                                                                                                                                                                                              ; multiplexador                                       ; work         ;
;       |multiplexador:multiplexador_inst|                                                                                                ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|multiplexador:multiplexador_inst                                                                                                                                                                                                                                                                                                                                                                                    ; multiplexador                                       ; work         ;
;       |sprite_memory:sprite_memory_inst|                                                                                                ; 11 (0)              ; 12 (10)                   ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|sprite_memory:sprite_memory_inst                                                                                                                                                                                                                                                                                                                                                                                    ; sprite_memory                                       ; work         ;
;          |memory:memory_inst|                                                                                                           ; 11 (0)              ; 2 (0)                     ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst                                                                                                                                                                                                                                                                                                                                                                 ; memory                                              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 11 (0)              ; 2 (0)                     ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                          ; work         ;
;                |altsyncram_kjl1:auto_generated|                                                                                         ; 11 (0)              ; 2 (2)                     ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated                                                                                                                                                                                                                                                                                                  ; altsyncram_kjl1                                     ; work         ;
;                   |decode_jsa:decode3|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|decode_jsa:decode3                                                                                                                                                                                                                                                                               ; decode_jsa                                          ; work         ;
;                   |mux_4nb:mux2|                                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArquiteturaCollenda|video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                     ; mux_4nb                                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                       ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                       ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                       ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                       ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                       ;
; Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ajh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Single Port      ; 7500         ; 32           ; --           ; --           ; 240000 ; Arquitetura_onchip_memory2_0.hex           ;
; video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                 ; M9K  ; Single Port      ; 16384        ; 9            ; --           ; --           ; 147456 ; ./modulos/sprite_memory/sprite_bit_rom.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                          ; IP Include File     ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ArquiteturaCollenda|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ArquiteturaCollenda|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ArquiteturaCollenda|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ArquiteturaCollenda|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ArquiteturaCollenda|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; Altera ; FIFO                            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|FIFO:dataA                                                                                                                                                                                                                                                          ; modulos/FIFO/FIFO.v ;
; Altera ; FIFO                            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|FIFO:dataB                                                                                                                                                                                                                                                          ; modulos/FIFO/FIFO.v ;
; N/A    ; Qsys                            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9                                                                                                                                                                                                                                                   ; Arquitetura.qsys    ;
; Altera ; altera_avalon_pio               ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_data_A:data_a                                                                                                                                                                                                                         ; Arquitetura.qsys    ;
; Altera ; altera_avalon_pio               ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_data_A:data_b                                                                                                                                                                                                                         ; Arquitetura.qsys    ;
; Altera ; altera_irq_mapper               ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_irq_mapper:irq_mapper                                                                                                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_avalon_jtag_uart         ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_mm_interconnect          ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                   ; Arquitetura.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                 ; Arquitetura.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; Arquitetura.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; Arquitetura.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; Arquitetura.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; Arquitetura.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; Arquitetura.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; Arquitetura.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; Arquitetura.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; Arquitetura.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; Arquitetura.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                     ; Arquitetura.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent                                                                                                                                                         ; Arquitetura.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo                                                                                                                                                    ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent                                                                                                                                                         ; Arquitetura.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo                                                                                                                                                    ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                     ; Arquitetura.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                           ; Arquitetura.qsys    ;
; Altera ; altera_merlin_master_agent      ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                         ; Arquitetura.qsys    ;
; Altera ; altera_merlin_master_translator ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                      ; Arquitetura.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                            ; Arquitetura.qsys    ;
; Altera ; altera_merlin_master_agent      ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                  ; Arquitetura.qsys    ;
; Altera ; altera_merlin_master_translator ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                        ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                          ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                     ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent                                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo                                                                                                                                        ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator                                                                                                                                   ; Arquitetura.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router:router                                                                                                                                                       ; Arquitetura.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router:router_001                                                                                                                                                   ; Arquitetura.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_002                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_003                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_004                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_005                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_006                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_007                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_008                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_009                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_010                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_011                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                     ; Arquitetura.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent                                                                                                                                                         ; Arquitetura.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo                                                                                                                                                    ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                        ; Arquitetura.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                   ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                              ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent                                                                                                                                                         ; Arquitetura.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo                                                                                                                                                    ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator                                                                                                                                               ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent                                                                                                                                                          ; Arquitetura.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo                                                                                                                                                     ; Arquitetura.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator                                                                                                                                                ; Arquitetura.qsys    ;
; Altera ; altera_nios2_gen2               ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; altera_nios2_gen2_unit          ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu                                                                                                                                                                            ; Arquitetura.qsys    ;
; Altera ; altera_avalon_onchip_memory2    ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                     ; Arquitetura.qsys    ;
; Altera ; altera_avalon_pio               ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_reset_pulseCounter:reset_pulsecounter                                                                                                                                                                                                 ; Arquitetura.qsys    ;
; Altera ; altera_reset_controller         ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|altera_reset_controller:rst_controller                                                                                                                                                                                                            ; Arquitetura.qsys    ;
; Altera ; altera_avalon_pio               ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_screen:screen                                                                                                                                                                                                                         ; Arquitetura.qsys    ;
; Altera ; altera_avalon_sysid_qsys        ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                             ; Arquitetura.qsys    ;
; Altera ; altera_avalon_pio               ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_screen:wrfull                                                                                                                                                                                                                         ; Arquitetura.qsys    ;
; Altera ; altera_avalon_pio               ; 20.1    ; N/A          ; N/A          ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_reset_pulseCounter:wrreg                                                                                                                                                                                                              ; Arquitetura.qsys    ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|printModule:printModule_inst|state ;
+-----------------+---------------+--------------+----------------+--------------+-------------------------------------------------------+
; Name            ; state.AGUARDO ; state.SPRITE ; state.PROCESSA ; state.RECEBE ; state.AGUARDO_2                                       ;
+-----------------+---------------+--------------+----------------+--------------+-------------------------------------------------------+
; state.RECEBE    ; 0             ; 0            ; 0              ; 0            ; 0                                                     ;
; state.PROCESSA  ; 0             ; 0            ; 1              ; 1            ; 0                                                     ;
; state.SPRITE    ; 0             ; 1            ; 0              ; 1            ; 0                                                     ;
; state.AGUARDO   ; 1             ; 0            ; 0              ; 1            ; 0                                                     ;
; state.AGUARDO_2 ; 0             ; 0            ; 0              ; 1            ; 1                                                     ;
+-----------------+---------------+--------------+----------------+--------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state                            ;
+-----------------------+--------------------+----------------------+-----------------------+-------------------+---------------------+------------------+--------------------+---------------+----------------+
; Name                  ; state.REFRESH_FLAG ; state.BEFORE_REFRESH ; state.CHECK_COLLISION ; state.SECOND_READ ; state.BEFORE_SECOND ; state.FIRST_READ ; state.BEFORE_FIRST ; state.WAITING ; state.FINISHED ;
+-----------------------+--------------------+----------------------+-----------------------+-------------------+---------------------+------------------+--------------------+---------------+----------------+
; state.WAITING         ; 0                  ; 0                    ; 0                     ; 0                 ; 0                   ; 0                ; 0                  ; 0             ; 0              ;
; state.BEFORE_FIRST    ; 0                  ; 0                    ; 0                     ; 0                 ; 0                   ; 0                ; 1                  ; 1             ; 0              ;
; state.FIRST_READ      ; 0                  ; 0                    ; 0                     ; 0                 ; 0                   ; 1                ; 0                  ; 1             ; 0              ;
; state.BEFORE_SECOND   ; 0                  ; 0                    ; 0                     ; 0                 ; 1                   ; 0                ; 0                  ; 1             ; 0              ;
; state.SECOND_READ     ; 0                  ; 0                    ; 0                     ; 1                 ; 0                   ; 0                ; 0                  ; 1             ; 0              ;
; state.CHECK_COLLISION ; 0                  ; 0                    ; 1                     ; 0                 ; 0                   ; 0                ; 0                  ; 1             ; 0              ;
; state.BEFORE_REFRESH  ; 0                  ; 1                    ; 0                     ; 0                 ; 0                   ; 0                ; 0                  ; 1             ; 0              ;
; state.REFRESH_FLAG    ; 1                  ; 0                    ; 0                     ; 0                 ; 0                   ; 0                ; 0                  ; 1             ; 0              ;
; state.FINISHED        ; 0                  ; 0                    ; 0                     ; 0                 ; 0                   ; 0                ; 0                  ; 1             ; 1              ;
+-----------------------+--------------------+----------------------+-----------------------+-------------------+---------------------+------------------+--------------------+---------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ArquiteturaCollenda|video_processor:inst5|controlUnit:controlUnit_inst|state                                                                   ;
+---------------------------+--------------------------+---------------------------+-------------------------+------------+------------------------+--------------+
; Name                      ; state.ESCRITA_NA_MEMORIA ; state.HABILITAR_IMPRESSAO ; state.ESCREVER_NO_BANCO ; state.WAIT ; state.READ_INSTRUCTION ; state.PRONTO ;
+---------------------------+--------------------------+---------------------------+-------------------------+------------+------------------------+--------------+
; state.PRONTO              ; 0                        ; 0                         ; 0                       ; 0          ; 0                      ; 0            ;
; state.READ_INSTRUCTION    ; 0                        ; 0                         ; 0                       ; 0          ; 1                      ; 1            ;
; state.WAIT                ; 0                        ; 0                         ; 0                       ; 1          ; 0                      ; 1            ;
; state.ESCREVER_NO_BANCO   ; 0                        ; 0                         ; 1                       ; 0          ; 0                      ; 1            ;
; state.HABILITAR_IMPRESSAO ; 0                        ; 1                         ; 0                       ; 0          ; 0                      ; 1            ;
; state.ESCRITA_NA_MEMORIA  ; 1                        ; 0                         ; 0                       ; 0          ; 0                      ; 1            ;
+---------------------------+--------------------------+---------------------------+-------------------------+------------+------------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                            ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                            ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                            ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                            ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                            ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe11a[2]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe11a[3]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe11a[0]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe11a[1]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe11a[2]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe11a[3]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe11a[0]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe11a[1]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe14a[2]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe14a[3]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe14a[0]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe14a[1]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe14a[2]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe14a[3]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe14a[0]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe14a[1]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe10a[2]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe10a[3]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe10a[0]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe10a[1]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe10a[2]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe10a[3]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe10a[0]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9|dffe10a[1]                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe13a[2]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe13a[3]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe13a[0]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe13a[1]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe13a[2]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe13a[3]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe13a[0]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12|dffe13a[1]                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 76                                                                                                                                                                                                                                                                                                                                                                                                         ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,1,4..6,8..11,14,16..21,24..28,31]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[1..31]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[1..31]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_im:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_im:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                 ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                 ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                 ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                 ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                 ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                 ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                 ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                 ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                 ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                 ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ;
; video_processor:inst5|controlUnit:controlUnit_inst|selectorDemuxRegister                                                                                                                                                                                                                                                                                                                  ; Merged with video_processor:inst5|controlUnit:controlUnit_inst|memory_wr                                                                                                                                                                                                                                                                                                                              ;
; video_processor:inst5|controlUnit:controlUnit_inst|selectorDemuxData                                                                                                                                                                                                                                                                                                                      ; Merged with video_processor:inst5|controlUnit:controlUnit_inst|memory_wr                                                                                                                                                                                                                                                                                                                              ;
; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                                                                                                                                                                                                                                                                        ; Merged with video_processor:inst5|controlUnit:controlUnit_inst|memory_wr                                                                                                                                                                                                                                                                                                                              ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                   ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                   ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                   ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                   ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                   ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                   ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                   ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                   ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                   ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                   ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                     ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                     ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                     ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                     ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                     ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                     ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                     ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                     ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                            ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                            ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                              ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                              ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                              ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                              ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                              ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                              ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                              ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                           ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                           ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                           ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                           ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2,3,7,12,13,15,22,23,29]                                                                                                                                                                                                           ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                     ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                     ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                              ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                              ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                           ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ; Merged with Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ; Merged with Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                          ; Merged with Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                          ; Merged with Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                      ; Merged with Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                              ; Merged with Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                          ; Merged with Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                          ; Merged with Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                           ; Merged with Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                           ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                           ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                           ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                           ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                           ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                              ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                              ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                              ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                              ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                              ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                            ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                            ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                            ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                     ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                     ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                     ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                     ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                     ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                     ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                     ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                     ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                     ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                     ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                   ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                   ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                   ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                   ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                   ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                   ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                   ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                   ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                   ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                   ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                               ; Merged with Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ;
; video_processor:inst5|full_print_module:full_print_module_inst|printModule:printModule_inst|out_memory_address[1..13]                                                                                                                                                                                                                                                                     ; Merged with video_processor:inst5|full_print_module:full_print_module_inst|printModule:printModule_inst|out_memory_address[0]                                                                                                                                                                                                                                                                         ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_break:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; video_processor:inst5|full_print_module:full_print_module_inst|printModule:printModule_inst|out_memory_address[0]                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_break:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; video_processor:inst5|full_register_file:full_register_file_inst|registerFile:registerFile_inst|reg24[30,31]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; video_processor:inst5|full_print_module:full_print_module_inst|printModule:printModule_inst|state~4                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_print_module:full_print_module_inst|printModule:printModule_inst|state~5                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state~4                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state~5                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state~6                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|controlUnit:controlUnit_inst|state~4                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|controlUnit:controlUnit_inst|state~5                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|controlUnit:controlUnit_inst|state~6                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|mobile_sprite_number[0..4]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|number_of_sprite[0..4]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|first_reading[29]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|mobile[0..4]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|comparison[0..4]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|sprite_selector[0..4]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|aux_selector                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.FINISHED                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.WAITING                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.BEFORE_FIRST                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.FIRST_READ                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.BEFORE_SECOND                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.SECOND_READ                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.CHECK_COLLISION                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.BEFORE_REFRESH                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.REFRESH_FLAG                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 732                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state~4                                                                                                                                                                                                                                          ; Lost Fanouts              ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|number_of_sprite[4],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|number_of_sprite[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|comparison[4],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|comparison[3],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.SECOND_READ,                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.BEFORE_REFRESH,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.REFRESH_FLAG                                                                                                                                                                                                                                 ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                 ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                    ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                             ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                             ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                   ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                          ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                             ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                         ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                             ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state~5                                                                                                                                                                                                                                          ; Lost Fanouts              ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|first_reading[29],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|aux_selector,                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.BEFORE_FIRST,                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.CHECK_COLLISION                                                                                                                                                                                                                              ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state~6                                                                                                                                                                                                                                          ; Lost Fanouts              ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.FIRST_READ,                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.BEFORE_SECOND                                                                                                                                                                                                                                ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|mobile_sprite_number[4]                                                                                                                                                                                                                          ; Lost Fanouts              ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|mobile[4],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                         ;                           ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|state.WAITING                                                                                                                                                                                                                                      ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_break:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                      ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_break:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|number_of_sprite[0]                                                                                                                                                                                                                              ; Lost Fanouts              ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|comparison[0]                                                                                                                                                                                                                                      ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|number_of_sprite[1]                                                                                                                                                                                                                              ; Lost Fanouts              ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|comparison[1]                                                                                                                                                                                                                                      ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|number_of_sprite[2]                                                                                                                                                                                                                              ; Lost Fanouts              ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|comparison[2]                                                                                                                                                                                                                                      ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|mobile_sprite_number[0]                                                                                                                                                                                                                          ; Lost Fanouts              ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|mobile[0]                                                                                                                                                                                                                                          ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|mobile_sprite_number[1]                                                                                                                                                                                                                          ; Lost Fanouts              ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|mobile[1]                                                                                                                                                                                                                                          ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|mobile_sprite_number[2]                                                                                                                                                                                                                          ; Lost Fanouts              ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|mobile[2]                                                                                                                                                                                                                                          ;
; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|mobile_sprite_number[3]                                                                                                                                                                                                                          ; Lost Fanouts              ; video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|mobile[3]                                                                                                                                                                                                                                          ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                         ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                   ; Stuck at VCC              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                             ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                             ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                             ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                             ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                   ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                          ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                            ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[5]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[13]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[12]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[11]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[10]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[9]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[8]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[7]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[6]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[14]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[4]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[3]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[2]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[1]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[31]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[30]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[29]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[28]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[22]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[30]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[29]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[28]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[27]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[26]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[25]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[24]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[23]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[27]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[21]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[20]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[19]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[18]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[17]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[16]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[15]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[1]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[9]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[8]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[7]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[6]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[5]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[4]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[3]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[2]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[10]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                    ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[18]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[26]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[25]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[24]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[23]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[22]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[21]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[20]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[19]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:wrfull|readdata[31]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[17]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[16]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[15]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[14]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[13]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[12]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
; Arquitetura:inst9|Arquitetura_screen:screen|readdata[11]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2985  ;
; Number of registers using Synchronous Clear  ; 100   ;
; Number of registers using Synchronous Load   ; 171   ;
; Number of registers using Asynchronous Clear ; 1839  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2053  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                                                                                                                                                                                                                            ; 7       ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                                                                                                                                                                                                                            ; 7       ;
; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_i5c:wrptr_g1p|counter7a0                                                                                                                                                                                                                            ; 6       ;
; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_i5c:wrptr_g1p|counter7a0                                                                                                                                                                                                                            ; 6       ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                          ; 33      ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                 ; 13      ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                               ; 2       ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                      ; 11      ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                            ; 3       ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                    ; 1       ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                     ; 3       ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                         ; 9       ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ; 2       ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                 ; 1       ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                 ; 4       ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                    ; 2       ;
; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                          ; 3       ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; 1       ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                    ; 1       ;
; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                       ; 2       ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; 1       ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 1       ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 35                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ArquiteturaCollenda|video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ArquiteturaCollenda|video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_register[5]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ArquiteturaCollenda|video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_opcode[1]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ArquiteturaCollenda|video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_register[2]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|counter[0]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_break:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ArquiteturaCollenda|video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|out_memory_address[10]                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|sprite_selector[4]                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                         ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|aux_number_of_sprite                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_logic_result[9]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst|Selector13                                                                                                                                                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |ArquiteturaCollenda|Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router:router_001|src_channel[2]                                                                                                                                                                                                                                                      ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; No         ; |ArquiteturaCollenda|video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|register_read[16]                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for FIFO:dataA|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------+
; Assignment                      ; Value ; From ; To       ;
+---------------------------------+-------+------+----------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -        ;
+---------------------------------+-------+------+----------+


+--------------------------------------------------------------------------------------+
; Source assignments for FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------+
; Assignment                            ; Value ; From ; To                            ;
+---------------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                       ;
+---------------------------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_mn6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_i5c:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ajh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------------+
; Assignment        ; Value ; From ; To                                           ;
+-------------------+-------+------+----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]       ;
+-------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for FIFO:dataB|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------+
; Assignment                      ; Value ; From ; To       ;
+---------------------------------+-------+------+----------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -        ;
+---------------------------------+-------+------+----------+


+--------------------------------------------------------------------------------------+
; Source assignments for FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------+
; Assignment                            ; Value ; From ; To                            ;
+---------------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                       ;
+---------------------------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_mn6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_i5c:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:dataB|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:dataA|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------+
; Parameter Name          ; Value        ; Type                                   ;
+-------------------------+--------------+----------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTH               ; 32           ; Signed Integer                         ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                         ;
; LPM_WIDTHU              ; 3            ; Signed Integer                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                ;
; USE_EAB                 ; OFF          ; Untyped                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                ;
; CBXI_PARAMETER          ; dcfifo_smi1  ; Untyped                                ;
+-------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                         ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                         ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                         ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------------+----------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                     ;
+----------------+----------------------------------+----------------------------------------------------------+
; INIT_FILE      ; Arquitetura_onchip_memory2_0.hex ; String                                                   ;
+----------------+----------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                           ;
+------------------------------------+----------------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped                                                        ;
; WIDTH_A                            ; 32                               ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 13                               ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 7500                             ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                        ;
; WIDTH_B                            ; 1                                ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 4                                ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                                ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                        ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                        ;
; INIT_FILE                          ; Arquitetura_onchip_memory2_0.hex ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 7500                             ; Signed Integer                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ajh1                  ; Untyped                                                        ;
+------------------------------------+----------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                              ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                              ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                                              ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                                              ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                                              ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                                              ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router:router|Arquitetura_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router:router_001|Arquitetura_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_002|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_003|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_004|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_005|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_006|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_007|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_008|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_009|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_010|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_011|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 10     ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 10     ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseCounter:inst4 ;
+----------------+--------+---------------------------------------+
; Parameter Name ; Value  ; Type                                  ;
+----------------+--------+---------------------------------------+
; MAX_VALUE      ; 419200 ; Signed Integer                        ;
; n_bits         ; 19     ; Signed Integer                        ;
+----------------+--------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|clock_pll:clock_pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------------+-------------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                                  ;
+-------------------------------+-----------------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                               ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_pll ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                               ;
; LOCK_HIGH                     ; 1                           ; Untyped                                               ;
; LOCK_LOW                      ; 1                           ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                               ;
; SKIP_VCO                      ; OFF                         ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                               ;
; BANDWIDTH                     ; 0                           ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer                                        ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 2                           ; Signed Integer                                        ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                        ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                               ;
; VCO_MIN                       ; 0                           ; Untyped                                               ;
; VCO_MAX                       ; 0                           ; Untyped                                               ;
; VCO_CENTER                    ; 0                           ; Untyped                                               ;
; PFD_MIN                       ; 0                           ; Untyped                                               ;
; PFD_MAX                       ; 0                           ; Untyped                                               ;
; M_INITIAL                     ; 0                           ; Untyped                                               ;
; M                             ; 0                           ; Untyped                                               ;
; N                             ; 1                           ; Untyped                                               ;
; M2                            ; 1                           ; Untyped                                               ;
; N2                            ; 1                           ; Untyped                                               ;
; SS                            ; 1                           ; Untyped                                               ;
; C0_HIGH                       ; 0                           ; Untyped                                               ;
; C1_HIGH                       ; 0                           ; Untyped                                               ;
; C2_HIGH                       ; 0                           ; Untyped                                               ;
; C3_HIGH                       ; 0                           ; Untyped                                               ;
; C4_HIGH                       ; 0                           ; Untyped                                               ;
; C5_HIGH                       ; 0                           ; Untyped                                               ;
; C6_HIGH                       ; 0                           ; Untyped                                               ;
; C7_HIGH                       ; 0                           ; Untyped                                               ;
; C8_HIGH                       ; 0                           ; Untyped                                               ;
; C9_HIGH                       ; 0                           ; Untyped                                               ;
; C0_LOW                        ; 0                           ; Untyped                                               ;
; C1_LOW                        ; 0                           ; Untyped                                               ;
; C2_LOW                        ; 0                           ; Untyped                                               ;
; C3_LOW                        ; 0                           ; Untyped                                               ;
; C4_LOW                        ; 0                           ; Untyped                                               ;
; C5_LOW                        ; 0                           ; Untyped                                               ;
; C6_LOW                        ; 0                           ; Untyped                                               ;
; C7_LOW                        ; 0                           ; Untyped                                               ;
; C8_LOW                        ; 0                           ; Untyped                                               ;
; C9_LOW                        ; 0                           ; Untyped                                               ;
; C0_INITIAL                    ; 0                           ; Untyped                                               ;
; C1_INITIAL                    ; 0                           ; Untyped                                               ;
; C2_INITIAL                    ; 0                           ; Untyped                                               ;
; C3_INITIAL                    ; 0                           ; Untyped                                               ;
; C4_INITIAL                    ; 0                           ; Untyped                                               ;
; C5_INITIAL                    ; 0                           ; Untyped                                               ;
; C6_INITIAL                    ; 0                           ; Untyped                                               ;
; C7_INITIAL                    ; 0                           ; Untyped                                               ;
; C8_INITIAL                    ; 0                           ; Untyped                                               ;
; C9_INITIAL                    ; 0                           ; Untyped                                               ;
; C0_MODE                       ; BYPASS                      ; Untyped                                               ;
; C1_MODE                       ; BYPASS                      ; Untyped                                               ;
; C2_MODE                       ; BYPASS                      ; Untyped                                               ;
; C3_MODE                       ; BYPASS                      ; Untyped                                               ;
; C4_MODE                       ; BYPASS                      ; Untyped                                               ;
; C5_MODE                       ; BYPASS                      ; Untyped                                               ;
; C6_MODE                       ; BYPASS                      ; Untyped                                               ;
; C7_MODE                       ; BYPASS                      ; Untyped                                               ;
; C8_MODE                       ; BYPASS                      ; Untyped                                               ;
; C9_MODE                       ; BYPASS                      ; Untyped                                               ;
; C0_PH                         ; 0                           ; Untyped                                               ;
; C1_PH                         ; 0                           ; Untyped                                               ;
; C2_PH                         ; 0                           ; Untyped                                               ;
; C3_PH                         ; 0                           ; Untyped                                               ;
; C4_PH                         ; 0                           ; Untyped                                               ;
; C5_PH                         ; 0                           ; Untyped                                               ;
; C6_PH                         ; 0                           ; Untyped                                               ;
; C7_PH                         ; 0                           ; Untyped                                               ;
; C8_PH                         ; 0                           ; Untyped                                               ;
; C9_PH                         ; 0                           ; Untyped                                               ;
; L0_HIGH                       ; 1                           ; Untyped                                               ;
; L1_HIGH                       ; 1                           ; Untyped                                               ;
; G0_HIGH                       ; 1                           ; Untyped                                               ;
; G1_HIGH                       ; 1                           ; Untyped                                               ;
; G2_HIGH                       ; 1                           ; Untyped                                               ;
; G3_HIGH                       ; 1                           ; Untyped                                               ;
; E0_HIGH                       ; 1                           ; Untyped                                               ;
; E1_HIGH                       ; 1                           ; Untyped                                               ;
; E2_HIGH                       ; 1                           ; Untyped                                               ;
; E3_HIGH                       ; 1                           ; Untyped                                               ;
; L0_LOW                        ; 1                           ; Untyped                                               ;
; L1_LOW                        ; 1                           ; Untyped                                               ;
; G0_LOW                        ; 1                           ; Untyped                                               ;
; G1_LOW                        ; 1                           ; Untyped                                               ;
; G2_LOW                        ; 1                           ; Untyped                                               ;
; G3_LOW                        ; 1                           ; Untyped                                               ;
; E0_LOW                        ; 1                           ; Untyped                                               ;
; E1_LOW                        ; 1                           ; Untyped                                               ;
; E2_LOW                        ; 1                           ; Untyped                                               ;
; E3_LOW                        ; 1                           ; Untyped                                               ;
; L0_INITIAL                    ; 1                           ; Untyped                                               ;
; L1_INITIAL                    ; 1                           ; Untyped                                               ;
; G0_INITIAL                    ; 1                           ; Untyped                                               ;
; G1_INITIAL                    ; 1                           ; Untyped                                               ;
; G2_INITIAL                    ; 1                           ; Untyped                                               ;
; G3_INITIAL                    ; 1                           ; Untyped                                               ;
; E0_INITIAL                    ; 1                           ; Untyped                                               ;
; E1_INITIAL                    ; 1                           ; Untyped                                               ;
; E2_INITIAL                    ; 1                           ; Untyped                                               ;
; E3_INITIAL                    ; 1                           ; Untyped                                               ;
; L0_MODE                       ; BYPASS                      ; Untyped                                               ;
; L1_MODE                       ; BYPASS                      ; Untyped                                               ;
; G0_MODE                       ; BYPASS                      ; Untyped                                               ;
; G1_MODE                       ; BYPASS                      ; Untyped                                               ;
; G2_MODE                       ; BYPASS                      ; Untyped                                               ;
; G3_MODE                       ; BYPASS                      ; Untyped                                               ;
; E0_MODE                       ; BYPASS                      ; Untyped                                               ;
; E1_MODE                       ; BYPASS                      ; Untyped                                               ;
; E2_MODE                       ; BYPASS                      ; Untyped                                               ;
; E3_MODE                       ; BYPASS                      ; Untyped                                               ;
; L0_PH                         ; 0                           ; Untyped                                               ;
; L1_PH                         ; 0                           ; Untyped                                               ;
; G0_PH                         ; 0                           ; Untyped                                               ;
; G1_PH                         ; 0                           ; Untyped                                               ;
; G2_PH                         ; 0                           ; Untyped                                               ;
; G3_PH                         ; 0                           ; Untyped                                               ;
; E0_PH                         ; 0                           ; Untyped                                               ;
; E1_PH                         ; 0                           ; Untyped                                               ;
; E2_PH                         ; 0                           ; Untyped                                               ;
; E3_PH                         ; 0                           ; Untyped                                               ;
; M_PH                          ; 0                           ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                               ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                               ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                               ;
; CBXI_PARAMETER                ; clock_pll_altpll            ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                               ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                        ;
+-------------------------------+-----------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|controlUnit:controlUnit_inst ;
+---------------------+-------+-------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                              ;
+---------------------+-------+-------------------------------------------------------------------+
; WAIT                ; 000   ; Unsigned Binary                                                   ;
; READ_INSTRUCTION    ; 001   ; Unsigned Binary                                                   ;
; PRONTO              ; 010   ; Unsigned Binary                                                   ;
; ESCREVER_NO_BANCO   ; 011   ; Unsigned Binary                                                   ;
; HABILITAR_IMPRESSAO ; 100   ; Unsigned Binary                                                   ;
; ESCRITA_NA_MEMORIA  ; 101   ; Unsigned Binary                                                   ;
+---------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|demultiplexador:demultiplexador_inst_address ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; data_bits      ; 14    ; Signed Integer                                                                         ;
; out1_bits_size ; 14    ; Signed Integer                                                                         ;
; out2_bits_size ; 5     ; Signed Integer                                                                         ;
; bits_to_out1   ; 14    ; Signed Integer                                                                         ;
; bits_to_out2   ; 5     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|demultiplexador:demultiplexador_inst_data ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; data_bits      ; 32    ; Signed Integer                                                                      ;
; out1_bits_size ; 9     ; Signed Integer                                                                      ;
; out2_bits_size ; 32    ; Signed Integer                                                                      ;
; bits_to_out1   ; 9     ; Signed Integer                                                                      ;
; bits_to_out2   ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                          ;
; size_check     ; 20    ; Signed Integer                                                                                                          ;
; x_init         ; 19    ; Signed Integer                                                                                                          ;
; x_fim          ; 28    ; Signed Integer                                                                                                          ;
; y_init         ; 9     ; Signed Integer                                                                                                          ;
; y_fim          ; 18    ; Signed Integer                                                                                                          ;
; sprLine        ; 20    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                       ;
; size_check     ; 20    ; Signed Integer                                                                                                                                       ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                       ;
; x_final        ; 28    ; Signed Integer                                                                                                                                       ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                       ;
; y_final        ; 18    ; Signed Integer                                                                                                                                       ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                       ;
; size_check     ; 20    ; Signed Integer                                                                                                                                       ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                       ;
; x_final        ; 28    ; Signed Integer                                                                                                                                       ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                       ;
; y_final        ; 18    ; Signed Integer                                                                                                                                       ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                       ;
; size_check     ; 20    ; Signed Integer                                                                                                                                       ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                       ;
; x_final        ; 28    ; Signed Integer                                                                                                                                       ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                       ;
; y_final        ; 18    ; Signed Integer                                                                                                                                       ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                       ;
; size_check     ; 20    ; Signed Integer                                                                                                                                       ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                       ;
; x_final        ; 28    ; Signed Integer                                                                                                                                       ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                       ;
; y_final        ; 18    ; Signed Integer                                                                                                                                       ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                       ;
; size_check     ; 20    ; Signed Integer                                                                                                                                       ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                       ;
; x_final        ; 28    ; Signed Integer                                                                                                                                       ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                       ;
; y_final        ; 18    ; Signed Integer                                                                                                                                       ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                       ;
; size_check     ; 20    ; Signed Integer                                                                                                                                       ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                       ;
; x_final        ; 28    ; Signed Integer                                                                                                                                       ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                       ;
; y_final        ; 18    ; Signed Integer                                                                                                                                       ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_6 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                       ;
; size_check     ; 20    ; Signed Integer                                                                                                                                       ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                       ;
; x_final        ; 28    ; Signed Integer                                                                                                                                       ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                       ;
; y_final        ; 18    ; Signed Integer                                                                                                                                       ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_7 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                       ;
; size_check     ; 20    ; Signed Integer                                                                                                                                       ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                       ;
; x_final        ; 28    ; Signed Integer                                                                                                                                       ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                       ;
; y_final        ; 18    ; Signed Integer                                                                                                                                       ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_8 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                       ;
; size_check     ; 20    ; Signed Integer                                                                                                                                       ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                       ;
; x_final        ; 28    ; Signed Integer                                                                                                                                       ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                       ;
; y_final        ; 18    ; Signed Integer                                                                                                                                       ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_9 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                       ;
; size_check     ; 20    ; Signed Integer                                                                                                                                       ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                       ;
; x_final        ; 28    ; Signed Integer                                                                                                                                       ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                       ;
; y_final        ; 18    ; Signed Integer                                                                                                                                       ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_10 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_11 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_12 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_14 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_15 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_16 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_17 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_18 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_19 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_20 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_21 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_22 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_23 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_24 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_25 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_26 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_27 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_28 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_29 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_30 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_31 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; size_reg       ; 32    ; Signed Integer                                                                                                                                        ;
; size_check     ; 20    ; Signed Integer                                                                                                                                        ;
; x_inicio       ; 19    ; Signed Integer                                                                                                                                        ;
; x_final        ; 28    ; Signed Integer                                                                                                                                        ;
; y_inicio       ; 9     ; Signed Integer                                                                                                                                        ;
; y_final        ; 18    ; Signed Integer                                                                                                                                        ;
; spriteLine     ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                   ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------+
; bits_to_select_sprite ; 5     ; Signed Integer                                                                                         ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|mux_32x1:mux_32x1_inst ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; bus_data         ; 32    ; Signed Integer                                                                                                                     ;
; bits_to_selector ; 5     ; Signed Integer                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; bits_to_select_sprite ; 5     ; Signed Integer                                                                                                                                      ;
; bits_to_sprite_data   ; 32    ; Signed Integer                                                                                                                                      ;
; n_m_sprite            ; 15    ; Signed Integer                                                                                                                                      ;
; n_sprite              ; 32    ; Signed Integer                                                                                                                                      ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|refresh_flags:refresh_flags_inst ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; bits_to_sprite      ; 5     ; Signed Integer                                                                                                                            ;
; bits_to_flags       ; 30    ; Signed Integer                                                                                                                            ;
; begin_mobile_sprite ; 0     ; Signed Integer                                                                                                                            ;
; end_mobile_sprite   ; 14    ; Signed Integer                                                                                                                            ;
; begin_fixed_sprite  ; 15    ; Signed Integer                                                                                                                            ;
; end_fixed_sprite    ; 31    ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_print_module:full_print_module_inst ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; size_x1        ; 10    ; Signed Integer                                                                     ;
; size_y1        ; 10    ; Signed Integer                                                                     ;
; size_address1  ; 14    ; Signed Integer                                                                     ;
; bits_x_y_1     ; 20    ; Signed Integer                                                                     ;
; size_line1     ; 20    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_print_module:full_print_module_inst|printModule:printModule_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; size_x         ; 10    ; Signed Integer                                                                                                  ;
; size_y         ; 10    ; Signed Integer                                                                                                  ;
; size_address   ; 14    ; Signed Integer                                                                                                  ;
; bits_x_y       ; 20    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; size_x         ; 10    ; Signed Integer                                                                                                        ;
; size_y         ; 10    ; Signed Integer                                                                                                        ;
; size_address   ; 14    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|full_print_module:full_print_module_inst|multiplexador:multiplexador_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; data_bits1     ; 14    ; Signed Integer                                                                                                      ;
; data_bits2     ; 14    ; Signed Integer                                                                                                      ;
; out_bits_size  ; 14    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|multiplexador:multiplexador_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; data_bits1     ; 14    ; Signed Integer                                                             ;
; data_bits2     ; 14    ; Signed Integer                                                             ;
; out_bits_size  ; 14    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                                                 ;
+------------------------------------+--------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped                                                              ;
; WIDTH_A                            ; 9                                          ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 14                                         ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 16384                                      ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; CLOCK0                                     ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                                              ;
; WIDTH_B                            ; 1                                          ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; M9K                                        ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                  ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                                              ;
; INIT_FILE                          ; ./modulos/sprite_memory/sprite_bit_rom.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                     ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                     ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_kjl1                            ; Untyped                                                              ;
+------------------------------------+--------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|VGA_sync:VGA_sync_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; HD             ; 640   ; Signed Integer                                                   ;
; HF             ; 16    ; Signed Integer                                                   ;
; HB             ; 48    ; Signed Integer                                                   ;
; HR             ; 96    ; Signed Integer                                                   ;
; HT             ; 800   ; Signed Integer                                                   ;
; VD             ; 480   ; Signed Integer                                                   ;
; VF             ; 11    ; Signed Integer                                                   ;
; VB             ; 31    ; Signed Integer                                                   ;
; VR             ; 2     ; Signed Integer                                                   ;
; VT             ; 524   ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_processor:inst5|multiplexador:multiplexador_inst_color ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; data_bits1     ; 9     ; Signed Integer                                                                   ;
; data_bits2     ; 9     ; Signed Integer                                                                   ;
; out_bits_size  ; 9     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:dataB|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------+
; Parameter Name          ; Value        ; Type                                   ;
+-------------------------+--------------+----------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTH               ; 32           ; Signed Integer                         ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                         ;
; LPM_WIDTHU              ; 3            ; Signed Integer                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                ;
; USE_EAB                 ; OFF          ; Untyped                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                ;
; CBXI_PARAMETER          ; dcfifo_smi1  ; Untyped                                ;
+-------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frequency_divisor:inst2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                              ;
; N              ; 2     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                              ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                    ;
; LPM_WIDTHA                                     ; 9            ; Untyped                                                                                           ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                                                                           ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                                                                           ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                                                                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                           ;
; LATENCY                                        ; 0            ; Untyped                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                           ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                           ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                    ;
+----------------------------+------------------------------------+
; Name                       ; Value                              ;
+----------------------------+------------------------------------+
; Number of entity instances ; 2                                  ;
; Entity Instance            ; FIFO:dataA|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                         ;
;     -- LPM_WIDTH           ; 32                                 ;
;     -- LPM_NUMWORDS        ; 8                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                ;
;     -- USE_EAB             ; OFF                                ;
; Entity Instance            ; FIFO:dataB|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                         ;
;     -- LPM_WIDTH           ; 32                                 ;
;     -- LPM_NUMWORDS        ; 8                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                ;
;     -- USE_EAB             ; OFF                                ;
+----------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                        ;
; Entity Instance            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 8                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 8                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 7500                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                           ;
+-------------------------------+------------------------------------------------------------------------+
; Name                          ; Value                                                                  ;
+-------------------------------+------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                      ;
; Entity Instance               ; video_processor:inst5|clock_pll:clock_pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                      ;
+-------------------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                           ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                            ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                ;
; Entity Instance                       ; video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                                                                ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                ;
;     -- LPM_WIDTHP                     ; 18                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_processor:inst5|multiplexador:multiplexador_inst_color" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[19..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_002|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router:router|Arquitetura_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:screen_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrfull_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wrreg_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_pulsecounter_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_b_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_a_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                            ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrfull_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+-----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                         ;
+--------+-------+----------+-----------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                    ;
+--------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace|Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode:Arquitetura_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                       ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_test_bench:the_Arquitetura_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                            ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                         ;
+---------------+--------+----------+-------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                          ;
+---------------+--------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic"                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0"                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 56                          ;
; cycloneiii_ff         ; 2902                        ;
;     CLR               ; 383                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 75                          ;
;     ENA               ; 689                         ;
;     ENA CLR           ; 1292                        ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 37                          ;
;     SLD               ; 22                          ;
;     plain             ; 337                         ;
; cycloneiii_lcell_comb ; 5080                        ;
;     arith             ; 1821                        ;
;         2 data inputs ; 488                         ;
;         3 data inputs ; 1333                        ;
;     normal            ; 3259                        ;
;         0 data inputs ; 69                          ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 523                         ;
;         3 data inputs ; 575                         ;
;         4 data inputs ; 2036                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 162                         ;
;                       ;                             ;
; Max LUT depth         ; 18.60                       ;
; Average LUT depth     ; 8.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:37     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Jun  9 12:07:21 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modulos/pulseCounter/pulseCounter.v
    Info (12023): Found entity 1: pulseCounter File: /home/gabriel/Documents/ConsoleFPGA/modulos/pulseCounter/pulseCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/frequency_divisor/frequency_divisor.v
    Info (12023): Found entity 1: frequency_divisor File: /home/gabriel/Documents/ConsoleFPGA/modulos/frequency_divisor/frequency_divisor.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file modulos/collision/refresh_flags.v
    Info (12023): Found entity 1: refresh_flags File: /home/gabriel/Documents/ConsoleFPGA/modulos/collision/refresh_flags.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file modulos/collision/mux_32x1.v
    Info (12023): Found entity 1: mux_32x1 File: /home/gabriel/Documents/ConsoleFPGA/modulos/collision/mux_32x1.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file modulos/collision/collision_controller.v
    Info (12023): Found entity 1: collision_controler File: /home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision_controller.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file modulos/collision/collision.v
    Info (12023): Found entity 1: collision File: /home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file modulos/collision/check_collision.v
    Info (12023): Found entity 1: check_collision File: /home/gabriel/Documents/ConsoleFPGA/modulos/collision/check_collision.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file modulos/registerFile/full_register_file.v
    Info (12023): Found entity 1: full_register_file File: /home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/full_register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/Top_level/video_processor.v
    Info (12023): Found entity 1: video_processor File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/sprite_memory/sprite_memory.v
    Info (12023): Found entity 1: sprite_memory File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file modulos/sprite_memory/memory.v
    Info (12023): Found entity 1: memory File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file modulos/sprite_line_counter/calculoAddress.v
    Info (12023): Found entity 1: calculoAddress File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/registerFile/registerFile.v
    Info (12023): Found entity 1: registerFile File: /home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/registerFile.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file modulos/printModule/printModule.v
    Info (12023): Found entity 1: printModule File: /home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file modulos/PLL/clock_pll.v
    Info (12023): Found entity 1: clock_pll File: /home/gabriel/Documents/ConsoleFPGA/modulos/PLL/clock_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file modulos/multiplexador/multiplexador.v
    Info (12023): Found entity 1: multiplexador File: /home/gabriel/Documents/ConsoleFPGA/modulos/multiplexador/multiplexador.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file modulos/mod_comparator/mod_comparator.v
    Info (12023): Found entity 1: mod_comparator File: /home/gabriel/Documents/ConsoleFPGA/modulos/mod_comparator/mod_comparator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/mod_comparator/comparator.v
    Info (12023): Found entity 1: comparator File: /home/gabriel/Documents/ConsoleFPGA/modulos/mod_comparator/comparator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/interfaceVGA/VGA_sync.v
    Info (12023): Found entity 1: VGA_sync File: /home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file modulos/full_print_module/full_print_module.v
    Info (12023): Found entity 1: full_print_module File: /home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/demultiplexador/demultiplexador.v
    Info (12023): Found entity 1: demultiplexador File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file modulos/decoderInstruction/decoderInstruction.v
    Info (12023): Found entity 1: decorderInstruction File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file modulos/ControlUnit/controlUnit.v
    Info (12023): Found entity 1: controlUnit File: /home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file modulos/geradordData/geradorData.v
    Info (12023): Found entity 1: geradorData File: /home/gabriel/Documents/ConsoleFPGA/modulos/geradordData/geradorData.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/Arquitetura.v
    Info (12023): Found entity 1: Arquitetura File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv
    Info (12023): Found entity 1: Arquitetura_irq_mapper File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v
    Info (12023): Found entity 1: Arquitetura_mm_interconnect_0 File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Arquitetura_mm_interconnect_0_avalon_st_adapter File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Arquitetura_mm_interconnect_0_rsp_mux File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Arquitetura_mm_interconnect_0_rsp_demux File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Arquitetura_mm_interconnect_0_cmd_mux File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Arquitetura_mm_interconnect_0_cmd_demux File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Arquitetura_mm_interconnect_0_router_002_default_decode File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Arquitetura_mm_interconnect_0_router_002 File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Arquitetura_mm_interconnect_0_router_default_decode File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Arquitetura_mm_interconnect_0_router File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v
    Info (12023): Found entity 1: Arquitetura_sysid_qsys_0 File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_screen.v
    Info (12023): Found entity 1: Arquitetura_screen File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_screen.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v
    Info (12023): Found entity 1: Arquitetura_reset_pulseCounter File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v
    Info (12023): Found entity 1: Arquitetura_onchip_memory2_0 File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v
    Info (12023): Found entity 1: Arquitetura_nios2_gen2_0 File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_tck File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: Arquitetura_nios2_gen2_0_cpu_test_bench File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: Arquitetura_nios2_gen2_0_cpu_register_bank_a_module File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: Arquitetura_nios2_gen2_0_cpu_register_bank_b_module File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: Arquitetura_nios2_gen2_0_cpu_nios2_oci_break File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: Arquitetura_nios2_gen2_0_cpu_nios2_oci_im File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: Arquitetura_nios2_gen2_0_cpu_nios2_performance_monitors File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: Arquitetura_nios2_gen2_0_cpu_nios2_ocimem File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: Arquitetura_nios2_gen2_0_cpu_nios2_oci File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: Arquitetura_nios2_gen2_0_cpu File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v
    Info (12023): Found entity 1: Arquitetura_jtag_uart_0_sim_scfifo_w File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: Arquitetura_jtag_uart_0_scfifo_w File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: Arquitetura_jtag_uart_0_sim_scfifo_r File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: Arquitetura_jtag_uart_0_scfifo_r File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: Arquitetura_jtag_uart_0 File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/synthesis/submodules/Arquitetura_data_A.v
    Info (12023): Found entity 1: Arquitetura_data_A File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_data_A.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Arquitetura/ArquiteturaCollenda.bdf
    Info (12023): Found entity 1: ArquiteturaCollenda
Info (12021): Found 1 design units, including 1 entities, in source file modulos/FIFO/FIFO.v
    Info (12023): Found entity 1: FIFO File: /home/gabriel/Documents/ConsoleFPGA/modulos/FIFO/FIFO.v Line: 40
Info (12127): Elaborating entity "ArquiteturaCollenda" for the top level hierarchy
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:dataA"
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO:dataA|dcfifo:dcfifo_component" File: /home/gabriel/Documents/ConsoleFPGA/modulos/FIFO/FIFO.v Line: 80
Info (12130): Elaborated megafunction instantiation "FIFO:dataA|dcfifo:dcfifo_component" File: /home/gabriel/Documents/ConsoleFPGA/modulos/FIFO/FIFO.v Line: 80
Info (12133): Instantiated megafunction "FIFO:dataA|dcfifo:dcfifo_component" with the following parameter: File: /home/gabriel/Documents/ConsoleFPGA/modulos/FIFO/FIFO.v Line: 80
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_smi1.tdf
    Info (12023): Found entity 1: dcfifo_smi1 File: /home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_smi1" for hierarchy "FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mn6.tdf
    Info (12023): Found entity 1: a_graycounter_mn6 File: /home/gabriel/Documents/ConsoleFPGA/db/a_graycounter_mn6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_mn6" for hierarchy "FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_mn6:rdptr_g1p" File: /home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_i5c.tdf
    Info (12023): Found entity 1: a_graycounter_i5c File: /home/gabriel/Documents/ConsoleFPGA/db/a_graycounter_i5c.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_i5c" for hierarchy "FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|a_graycounter_i5c:wrptr_g1p" File: /home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4qb1.tdf
    Info (12023): Found entity 1: altsyncram_4qb1 File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_4qb1.tdf Line: 29
Info (12128): Elaborating entity "altsyncram_4qb1" for hierarchy "FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|altsyncram_4qb1:fifo_ram" File: /home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_i87.tdf
    Info (12023): Found entity 1: decode_i87 File: /home/gabriel/Documents/ConsoleFPGA/db/decode_i87.tdf Line: 23
Info (12128): Elaborating entity "decode_i87" for hierarchy "FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|altsyncram_4qb1:fifo_ram|decode_i87:address_decoder" File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_4qb1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_f48.tdf
    Info (12023): Found entity 1: mux_f48 File: /home/gabriel/Documents/ConsoleFPGA/db/mux_f48.tdf Line: 23
Info (12128): Elaborating entity "mux_f48" for hierarchy "FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|altsyncram_4qb1:fifo_ram|mux_f48:output_mux" File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_4qb1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_c9l File: /home/gabriel/Documents/ConsoleFPGA/db/alt_synch_pipe_c9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_c9l" for hierarchy "FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp" File: /home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf
    Info (12023): Found entity 1: dffpipe_tu8 File: /home/gabriel/Documents/ConsoleFPGA/db/dffpipe_tu8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_tu8" for hierarchy "FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe9" File: /home/gabriel/Documents/ConsoleFPGA/db/alt_synch_pipe_c9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d9l File: /home/gabriel/Documents/ConsoleFPGA/db/alt_synch_pipe_d9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_d9l" for hierarchy "FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp" File: /home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info (12023): Found entity 1: dffpipe_uu8 File: /home/gabriel/Documents/ConsoleFPGA/db/dffpipe_uu8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_uu8" for hierarchy "FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe12" File: /home/gabriel/Documents/ConsoleFPGA/db/alt_synch_pipe_d9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66 File: /home/gabriel/Documents/ConsoleFPGA/db/cmpr_a66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "FIFO:dataA|dcfifo:dcfifo_component|dcfifo_smi1:auto_generated|cmpr_a66:rdempty_eq_comp" File: /home/gabriel/Documents/ConsoleFPGA/db/dcfifo_smi1.tdf Line: 60
Info (12128): Elaborating entity "Arquitetura" for hierarchy "Arquitetura:inst9"
Info (12128): Elaborating entity "Arquitetura_data_A" for hierarchy "Arquitetura:inst9|Arquitetura_data_A:data_a" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v Line: 92
Info (12128): Elaborating entity "Arquitetura_jtag_uart_0" for hierarchy "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v Line: 116
Info (12128): Elaborating entity "Arquitetura_jtag_uart_0_scfifo_w" for hierarchy "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /home/gabriel/Documents/ConsoleFPGA/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /home/gabriel/Documents/ConsoleFPGA/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/gabriel/Documents/ConsoleFPGA/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: /home/gabriel/Documents/ConsoleFPGA/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: /home/gabriel/Documents/ConsoleFPGA/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /home/gabriel/Documents/ConsoleFPGA/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "Arquitetura_jtag_uart_0_scfifo_r" for hierarchy "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v Line: 145
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_test_bench" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_test_bench:the_Arquitetura_nios2_gen2_0_cpu_test_bench" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_oci" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_break:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace|Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode:Arquitetura_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo|Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_im:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_im" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Arquitetura_onchip_memory2_0" for hierarchy "Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v Line: 159
Info (12128): Elaborating entity "altsyncram" for hierarchy "Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Arquitetura_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "7500"
    Info (12134): Parameter "numwords_a" = "7500"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ajh1.tdf
    Info (12023): Found entity 1: altsyncram_ajh1 File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ajh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ajh1" for hierarchy "Arquitetura:inst9|Arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ajh1:auto_generated" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Arquitetura_reset_pulseCounter" for hierarchy "Arquitetura:inst9|Arquitetura_reset_pulseCounter:reset_pulsecounter" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v Line: 170
Info (12128): Elaborating entity "Arquitetura_screen" for hierarchy "Arquitetura:inst9|Arquitetura_screen:screen" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v Line: 178
Info (12128): Elaborating entity "Arquitetura_sysid_qsys_0" for hierarchy "Arquitetura:inst9|Arquitetura_sysid_qsys_0:sysid_qsys_0" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v Line: 185
Info (12128): Elaborating entity "Arquitetura_mm_interconnect_0" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v Line: 269
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 879
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 939
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 1003
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 1067
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 1131
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 1195
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 1259
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 1660
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 1741
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 1825
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 1866
Info (12128): Elaborating entity "Arquitetura_mm_interconnect_0_router" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router:router" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 3007
Info (12128): Elaborating entity "Arquitetura_mm_interconnect_0_router_default_decode" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router:router|Arquitetura_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv Line: 193
Info (12128): Elaborating entity "Arquitetura_mm_interconnect_0_router_002" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_002" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 3039
Info (12128): Elaborating entity "Arquitetura_mm_interconnect_0_router_002_default_decode" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_router_002:router_002|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "Arquitetura_mm_interconnect_0_cmd_demux" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 3254
Info (12128): Elaborating entity "Arquitetura_mm_interconnect_0_cmd_mux" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 3348
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Arquitetura_mm_interconnect_0_rsp_demux" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 3578
Info (12128): Elaborating entity "Arquitetura_mm_interconnect_0_rsp_mux" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 3856
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv Line: 438
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Arquitetura_mm_interconnect_0_avalon_st_adapter" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v Line: 3956
Info (12128): Elaborating entity "Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Arquitetura_irq_mapper" for hierarchy "Arquitetura:inst9|Arquitetura_irq_mapper:irq_mapper" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v Line: 276
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Arquitetura:inst9|altera_reset_controller:rst_controller" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/Arquitetura.v Line: 339
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Arquitetura:inst9|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "pulseCounter" for hierarchy "pulseCounter:inst4"
Info (12128): Elaborating entity "video_processor" for hierarchy "video_processor:inst5"
Info (12128): Elaborating entity "clock_pll" for hierarchy "video_processor:inst5|clock_pll:clock_pll_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 70
Info (12128): Elaborating entity "altpll" for hierarchy "video_processor:inst5|clock_pll:clock_pll_inst|altpll:altpll_component" File: /home/gabriel/Documents/ConsoleFPGA/modulos/PLL/clock_pll.v Line: 94
Info (12130): Elaborated megafunction instantiation "video_processor:inst5|clock_pll:clock_pll_inst|altpll:altpll_component" File: /home/gabriel/Documents/ConsoleFPGA/modulos/PLL/clock_pll.v Line: 94
Info (12133): Instantiated megafunction "video_processor:inst5|clock_pll:clock_pll_inst|altpll:altpll_component" with the following parameter: File: /home/gabriel/Documents/ConsoleFPGA/modulos/PLL/clock_pll.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_pll_altpll.v
    Info (12023): Found entity 1: clock_pll_altpll File: /home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v Line: 30
Info (12128): Elaborating entity "clock_pll_altpll" for hierarchy "video_processor:inst5|clock_pll:clock_pll_inst|altpll:altpll_component|clock_pll_altpll:auto_generated" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "decorderInstruction" for hierarchy "video_processor:inst5|decorderInstruction:decorderInstruction_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 91
Info (12128): Elaborating entity "controlUnit" for hierarchy "video_processor:inst5|controlUnit:controlUnit_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 110
Info (12128): Elaborating entity "demultiplexador" for hierarchy "video_processor:inst5|demultiplexador:demultiplexador_inst_address" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 121
Info (12128): Elaborating entity "demultiplexador" for hierarchy "video_processor:inst5|demultiplexador:demultiplexador_inst_data" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 132
Info (12128): Elaborating entity "full_register_file" for hierarchy "video_processor:inst5|full_register_file:full_register_file_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 147
Info (12128): Elaborating entity "registerFile" for hierarchy "video_processor:inst5|full_register_file:full_register_file_inst|registerFile:registerFile_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/full_register_file.v Line: 92
Info (12128): Elaborating entity "mod_comparator" for hierarchy "video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/full_register_file.v Line: 137
Info (12128): Elaborating entity "comparator" for hierarchy "video_processor:inst5|full_register_file:full_register_file_inst|mod_comparator:mod_comparator_inst|comparator:comparator_inst_0" File: /home/gabriel/Documents/ConsoleFPGA/modulos/mod_comparator/mod_comparator.v Line: 50
Info (12128): Elaborating entity "collision" for hierarchy "video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/full_register_file.v Line: 181
Info (12128): Elaborating entity "mux_32x1" for hierarchy "video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|mux_32x1:mux_32x1_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision.v Line: 113
Info (12128): Elaborating entity "collision_controler" for hierarchy "video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|collision_controler:collision_controler_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision.v Line: 130
Info (12128): Elaborating entity "check_collision" for hierarchy "video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|check_collision:check_collision_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision.v Line: 136
Info (12128): Elaborating entity "refresh_flags" for hierarchy "video_processor:inst5|full_register_file:full_register_file_inst|collision:collision_inst|refresh_flags:refresh_flags_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/collision/collision.v Line: 148
Info (12128): Elaborating entity "full_print_module" for hierarchy "video_processor:inst5|full_print_module:full_print_module_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 164
Info (12128): Elaborating entity "printModule" for hierarchy "video_processor:inst5|full_print_module:full_print_module_inst|printModule:printModule_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v Line: 41
Info (10264): Verilog HDL Case Statement information at printModule.v(125): all case item expressions in this case statement are onehot File: /home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v Line: 125
Info (12128): Elaborating entity "calculoAddress" for hierarchy "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v Line: 53
Info (12128): Elaborating entity "multiplexador" for hierarchy "video_processor:inst5|full_print_module:full_print_module_inst|multiplexador:multiplexador_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v Line: 64
Info (12128): Elaborating entity "sprite_memory" for hierarchy "video_processor:inst5|sprite_memory:sprite_memory_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 185
Info (12128): Elaborating entity "memory" for hierarchy "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v Line: 45
Info (12128): Elaborating entity "altsyncram" for hierarchy "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component" File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component" File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v Line: 85
Info (12133): Instantiated megafunction "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./modulos/sprite_memory/sprite_bit_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kjl1.tdf
    Info (12023): Found entity 1: altsyncram_kjl1 File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_kjl1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_kjl1" for hierarchy "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /home/gabriel/Documents/ConsoleFPGA/db/decode_jsa.tdf Line: 23
Info (12128): Elaborating entity "decode_jsa" for hierarchy "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|decode_jsa:decode3" File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_kjl1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: /home/gabriel/Documents/ConsoleFPGA/db/decode_c8a.tdf Line: 23
Info (12128): Elaborating entity "decode_c8a" for hierarchy "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|decode_c8a:rden_decode" File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_kjl1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf
    Info (12023): Found entity 1: mux_4nb File: /home/gabriel/Documents/ConsoleFPGA/db/mux_4nb.tdf Line: 23
Info (12128): Elaborating entity "mux_4nb" for hierarchy "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|mux_4nb:mux2" File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_kjl1.tdf Line: 47
Info (12128): Elaborating entity "VGA_sync" for hierarchy "video_processor:inst5|VGA_sync:VGA_sync_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 198
Info (12128): Elaborating entity "multiplexador" for hierarchy "video_processor:inst5|multiplexador:multiplexador_inst_color" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 215
Info (12128): Elaborating entity "frequency_divisor" for hierarchy "frequency_divisor:inst2"
Warning (10230): Verilog HDL assignment warning at frequency_divisor.v(31): truncated value with size 32 to match size of target (2) File: /home/gabriel/Documents/ConsoleFPGA/modulos/frequency_divisor/frequency_divisor.v Line: 31
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.06.09.12:08:25 Progress: Loading slda7bfb580/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|Mult0" File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v Line: 61
Info (12130): Elaborated megafunction instantiation "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0" File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v Line: 61
Info (12133): Instantiated megafunction "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0" with the following parameter: File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/calculoAddress.v Line: 61
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: /home/gabriel/Documents/ConsoleFPGA/db/add_sub_mgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh File: /home/gabriel/Documents/ConsoleFPGA/db/add_sub_qgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "video_processor:inst5|full_print_module:full_print_module_inst|calculoAddress:calculoAddress_inst|lpm_mult:Mult0" File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 210
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 61 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7377 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 7192 logic cells
    Info (21064): Implemented 162 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 572 megabytes
    Info: Processing ended: Wed Jun  9 12:09:36 2021
    Info: Elapsed time: 00:02:15
    Info: Total CPU time (on all processors): 00:03:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg.


