{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425161940080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425161940083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 28 16:18:59 2015 " "Processing started: Sat Feb 28 16:18:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425161940083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425161940083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab6 -c ECE385Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab6 -c ECE385Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425161940083 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1425161940315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_k.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_k.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_K " "Found entity 1: ALU_K" {  } { { "ALU_K.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ALU_K.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext11.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT11 " "Found entity 1: SEXT11" {  } { { "SEXT11.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SEXT11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext9.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT9 " "Found entity 1: SEXT9" {  } { { "SEXT9.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SEXT9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext6.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT6 " "Found entity 1: SEXT6" {  } { { "SEXT6.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SEXT6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext5.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT5 " "Found entity 1: SEXT5" {  } { { "SEXT5.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SEXT5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_3 " "Found entity 1: reg_3" {  } { { "reg_3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_1 " "Found entity 1: reg_1" {  } { { "reg_1.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file nzp_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nzp_logic " "Found entity 1: nzp_logic" {  } { { "nzp_logic.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/nzp_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_buffer_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file tri_buffer_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tri_buffer_16 " "Found entity 1: tri_buffer_16" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948911 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 SLC3.sv(3) " "Verilog HDL Declaration information at SLC3.sv(3): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425161948913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 SLC3.sv(4) " "Verilog HDL Declaration information at SLC3.sv(4): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425161948914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 SLC3.sv(5) " "Verilog HDL Declaration information at SLC3.sv(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425161948914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 SLC3.sv(6) " "Verilog HDL Declaration information at SLC3.sv(6): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425161948914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLC3 " "Found entity 1: SLC3" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/mux_4x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/mux_2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948919 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(71) " "Verilog HDL information at ISDU.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1425161948920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948921 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(26) " "Verilog HDL warning at HexDriver.sv(26): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/HexDriver.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425161948921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/HexDriver.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_16 " "Found entity 1: carry_select_adder_16" {  } { { "carry_select_adder_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/carry_select_adder_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425161948923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425161948923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SLC3 " "Elaborating entity \"SLC3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425161948947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:CPU " "Elaborating entity \"processor\" for hierarchy \"processor:CPU\"" {  } { { "SLC3.sv" "CPU" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161948957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU processor:CPU\|ISDU:control " "Elaborating entity \"ISDU\" for hierarchy \"processor:CPU\|ISDU:control\"" {  } { { "processor.sv" "control" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161948995 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(73) " "Verilog HDL Case Statement information at ISDU.sv(73): all case item expressions in this case statement are onehot" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1425161948998 "|SLC3|processor:CPU|ISDU:control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(169) " "Verilog HDL Case Statement information at ISDU.sv(169): all case item expressions in this case statement are onehot" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 169 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1425161948999 "|SLC3|processor:CPU|ISDU:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 processor:CPU\|reg_16:IR " "Elaborating entity \"reg_16\" for hierarchy \"processor:CPU\|reg_16:IR\"" {  } { { "processor.sv" "IR" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 processor:CPU\|mux_4x1:PC_mux " "Elaborating entity \"mux_4x1\" for hierarchy \"processor:CPU\|mux_4x1:PC_mux\"" {  } { { "processor.sv" "PC_mux" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_buffer_16 processor:CPU\|tri_buffer_16:pc_gate " "Elaborating entity \"tri_buffer_16\" for hierarchy \"processor:CPU\|tri_buffer_16:pc_gate\"" {  } { { "processor.sv" "pc_gate" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_16 processor:CPU\|carry_select_adder_16:PC_adder " "Elaborating entity \"carry_select_adder_16\" for hierarchy \"processor:CPU\|carry_select_adder_16:PC_adder\"" {  } { { "processor.sv" "PC_adder" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 processor:CPU\|mux_2x1:MARMUX_mux " "Elaborating entity \"mux_2x1\" for hierarchy \"processor:CPU\|mux_2x1:MARMUX_mux\"" {  } { { "processor.sv" "MARMUX_mux" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nzp_logic processor:CPU\|nzp_logic:NZP_logic " "Elaborating entity \"nzp_logic\" for hierarchy \"processor:CPU\|nzp_logic:NZP_logic\"" {  } { { "processor.sv" "NZP_logic" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_3 processor:CPU\|reg_3:NZP_reg " "Elaborating entity \"reg_3\" for hierarchy \"processor:CPU\|reg_3:NZP_reg\"" {  } { { "processor.sv" "NZP_reg" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 processor:CPU\|reg_1:BEN_reg " "Elaborating entity \"reg_1\" for hierarchy \"processor:CPU\|reg_1:BEN_reg\"" {  } { { "processor.sv" "BEN_reg" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:CPU\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"processor:CPU\|regfile:REGFILE\"" {  } { { "processor.sv" "REGFILE" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_K processor:CPU\|ALU_K:ALU " "Elaborating entity \"ALU_K\" for hierarchy \"processor:CPU\|ALU_K:ALU\"" {  } { { "processor.sv" "ALU" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT11 processor:CPU\|SEXT11:sext_11 " "Elaborating entity \"SEXT11\" for hierarchy \"processor:CPU\|SEXT11:sext_11\"" {  } { { "processor.sv" "sext_11" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT9 processor:CPU\|SEXT9:sext_9 " "Elaborating entity \"SEXT9\" for hierarchy \"processor:CPU\|SEXT9:sext_9\"" {  } { { "processor.sv" "sext_9" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT6 processor:CPU\|SEXT6:sext_6 " "Elaborating entity \"SEXT6\" for hierarchy \"processor:CPU\|SEXT6:sext_6\"" {  } { { "processor.sv" "sext_6" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT5 processor:CPU\|SEXT5:sext_5 " "Elaborating entity \"SEXT5\" for hierarchy \"processor:CPU\|SEXT5:sext_5\"" {  } { { "processor.sv" "sext_5" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO Mem2IO:MEMIO " "Elaborating entity \"Mem2IO\" for hierarchy \"Mem2IO:MEMIO\"" {  } { { "SLC3.sv" "MEMIO" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:MEMTEST " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:MEMTEST\"" {  } { { "SLC3.sv" "MEMTEST" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:out0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:out0\"" {  } { { "SLC3.sv" "out0" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161949040 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1425161950208 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[0\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[0\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[1\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[1\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[2\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[2\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[3\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[3\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[4\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[4\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[5\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[5\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[6\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[6\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[7\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[7\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[8\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[8\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[9\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[9\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[10\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[10\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[11\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[11\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[12\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[12\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[13\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[13\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[14\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[14\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Mem2IO:MEMIO\|Data_Mem\[15\] Mem2IO:MEMIO\|Data_CPU_signal " "Removed fan-out from the always-disabled I/O buffer \"Mem2IO:MEMIO\|Data_Mem\[15\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\"" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425161950230 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1425161950230 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[0\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[0\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[1\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[1\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[2\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[2\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[3\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[3\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[4\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[4\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[5\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[5\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[6\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[6\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[7\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[7\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[8\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[8\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[9\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[9\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[10\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[10\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[11\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[11\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[12\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[12\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[13\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[13\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[14\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[14\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "test_memory:MEMTEST\|I_O_wire\[15\] Mem2IO:MEMIO\|Data_CPU_signal " "Converted the fan-out from the tri-state buffer \"test_memory:MEMTEST\|I_O_wire\[15\]\" to the node \"Mem2IO:MEMIO\|Data_CPU_signal\" into an OR gate" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 42 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425161950232 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1425161950232 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[16\] GND " "Pin \"A\[16\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[17\] GND " "Pin \"A\[17\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[18\] GND " "Pin \"A\[18\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[19\] GND " "Pin \"A\[19\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|A[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE_out VCC " "Pin \"WE_out\" is stuck at VCC" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|WE_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE_out GND " "Pin \"CE_out\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|CE_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB_out GND " "Pin \"UB_out\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|UB_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_out GND " "Pin \"LB_out\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425161950406 "|SLC3|LB_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1425161950406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1425161950505 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1425161951286 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/output_files/ECE385Lab6.map.smsg " "Generated suppressed messages file C:/Users/Sunny/Documents/GitHub/ECE385Lab6/output_files/ECE385Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1425161951343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425161951461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425161951461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "723 " "Implemented 723 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425161951575 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425161951575 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1425161951575 ""} { "Info" "ICUT_CUT_TM_LCELLS" "622 " "Implemented 622 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425161951575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425161951575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425161951614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 28 16:19:11 2015 " "Processing ended: Sat Feb 28 16:19:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425161951614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425161951614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425161951614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425161951614 ""}
