
tp_sunthese_audio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a160  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  0800a2f0  0800a2f0  0000b2f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4a0  0800a4a0  0000c06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a4a0  0800a4a0  0000b4a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a4a8  0800a4a8  0000c06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4a8  0800a4a8  0000b4a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a4ac  0800a4ac  0000b4ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800a4b0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014bc  2000006c  0800a51c  0000c06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001528  0800a51c  0000c528  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021ef8  00000000  00000000  0000c09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004dd1  00000000  00000000  0002df94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ce0  00000000  00000000  00032d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000166c  00000000  00000000  00034a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c3d2  00000000  00000000  000360b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024cfd  00000000  00000000  00062486  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001053cc  00000000  00000000  00087183  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018c54f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f6c  00000000  00000000  0018c594  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  00194500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a2d8 	.word	0x0800a2d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800a2d8 	.word	0x0800a2d8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <sgtl5000_i2c_write_register>:




/*  function to write to an SGTL5000 register */
HAL_StatusTypeDef sgtl5000_i2c_write_register(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t value) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b086      	sub	sp, #24
 80005a0:	af02      	add	r7, sp, #8
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	807b      	strh	r3, [r7, #2]
 80005a8:	4613      	mov	r3, r2
 80005aa:	803b      	strh	r3, [r7, #0]
	uint8_t data[4];
	data[0] = (reg >> 8) & 0xFF; // High byte of the register
 80005ac:	887b      	ldrh	r3, [r7, #2]
 80005ae:	0a1b      	lsrs	r3, r3, #8
 80005b0:	b29b      	uxth	r3, r3
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	733b      	strb	r3, [r7, #12]
	data[1] = reg & 0xFF;        // Low byte of the register
 80005b6:	887b      	ldrh	r3, [r7, #2]
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	737b      	strb	r3, [r7, #13]
	data[2] = (value >> 8) & 0xFF; // High byte of the value
 80005bc:	883b      	ldrh	r3, [r7, #0]
 80005be:	0a1b      	lsrs	r3, r3, #8
 80005c0:	b29b      	uxth	r3, r3
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	73bb      	strb	r3, [r7, #14]
	data[3] = value & 0xFF;        // Low byte of the value
 80005c6:	883b      	ldrh	r3, [r7, #0]
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	73fb      	strb	r3, [r7, #15]

	return HAL_I2C_Master_Transmit(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, data, 4, HAL_MAX_DELAY);
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	6818      	ldr	r0, [r3, #0]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	8899      	ldrh	r1, [r3, #4]
 80005d4:	f107 020c 	add.w	r2, r7, #12
 80005d8:	f04f 33ff 	mov.w	r3, #4294967295
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	2304      	movs	r3, #4
 80005e0:	f001 fe3c 	bl	800225c <HAL_I2C_Master_Transmit>
 80005e4:	4603      	mov	r3, r0
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	3710      	adds	r7, #16
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}

080005ee <sgtl5000_i2c_set_bit>:

/*  function to set specific bits in an SGTL5000 register */
HAL_StatusTypeDef sgtl5000_i2c_set_bit(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t mask) {
 80005ee:	b580      	push	{r7, lr}
 80005f0:	b084      	sub	sp, #16
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	6078      	str	r0, [r7, #4]
 80005f6:	460b      	mov	r3, r1
 80005f8:	807b      	strh	r3, [r7, #2]
 80005fa:	4613      	mov	r3, r2
 80005fc:	803b      	strh	r3, [r7, #0]
	uint16_t current_value;
	HAL_StatusTypeDef ret = sgtl5000_i2c_read_register(h_sgtl5000, reg, &current_value);
 80005fe:	f107 020c 	add.w	r2, r7, #12
 8000602:	887b      	ldrh	r3, [r7, #2]
 8000604:	4619      	mov	r1, r3
 8000606:	6878      	ldr	r0, [r7, #4]
 8000608:	f000 f815 	bl	8000636 <sgtl5000_i2c_read_register>
 800060c:	4603      	mov	r3, r0
 800060e:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) return ret;
 8000610:	7bfb      	ldrb	r3, [r7, #15]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <sgtl5000_i2c_set_bit+0x2c>
 8000616:	7bfb      	ldrb	r3, [r7, #15]
 8000618:	e009      	b.n	800062e <sgtl5000_i2c_set_bit+0x40>

	return sgtl5000_i2c_write_register(h_sgtl5000, reg, current_value | mask);
 800061a:	89ba      	ldrh	r2, [r7, #12]
 800061c:	883b      	ldrh	r3, [r7, #0]
 800061e:	4313      	orrs	r3, r2
 8000620:	b29a      	uxth	r2, r3
 8000622:	887b      	ldrh	r3, [r7, #2]
 8000624:	4619      	mov	r1, r3
 8000626:	6878      	ldr	r0, [r7, #4]
 8000628:	f7ff ffb8 	bl	800059c <sgtl5000_i2c_write_register>
 800062c:	4603      	mov	r3, r0
}
 800062e:	4618      	mov	r0, r3
 8000630:	3710      	adds	r7, #16
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}

08000636 <sgtl5000_i2c_read_register>:

	return sgtl5000_i2c_write_register(h_sgtl5000, reg, current_value & ~mask);
}

/*  function to read an SGTL5000 register */
HAL_StatusTypeDef sgtl5000_i2c_read_register(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t *value) {
 8000636:	b580      	push	{r7, lr}
 8000638:	b088      	sub	sp, #32
 800063a:	af02      	add	r7, sp, #8
 800063c:	60f8      	str	r0, [r7, #12]
 800063e:	460b      	mov	r3, r1
 8000640:	607a      	str	r2, [r7, #4]
 8000642:	817b      	strh	r3, [r7, #10]
	uint8_t reg_addr[2];
	uint8_t data[2];

	reg_addr[0] = (reg >> 8) & 0xFF; // High byte of the register
 8000644:	897b      	ldrh	r3, [r7, #10]
 8000646:	0a1b      	lsrs	r3, r3, #8
 8000648:	b29b      	uxth	r3, r3
 800064a:	b2db      	uxtb	r3, r3
 800064c:	753b      	strb	r3, [r7, #20]
	reg_addr[1] = reg & 0xFF;        // Low byte of the register
 800064e:	897b      	ldrh	r3, [r7, #10]
 8000650:	b2db      	uxtb	r3, r3
 8000652:	757b      	strb	r3, [r7, #21]

	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, reg_addr, 2, HAL_MAX_DELAY);
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	6818      	ldr	r0, [r3, #0]
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	8899      	ldrh	r1, [r3, #4]
 800065c:	f107 0214 	add.w	r2, r7, #20
 8000660:	f04f 33ff 	mov.w	r3, #4294967295
 8000664:	9300      	str	r3, [sp, #0]
 8000666:	2302      	movs	r3, #2
 8000668:	f001 fdf8 	bl	800225c <HAL_I2C_Master_Transmit>
 800066c:	4603      	mov	r3, r0
 800066e:	75fb      	strb	r3, [r7, #23]
	if (ret != HAL_OK) return ret;
 8000670:	7dfb      	ldrb	r3, [r7, #23]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <sgtl5000_i2c_read_register+0x44>
 8000676:	7dfb      	ldrb	r3, [r7, #23]
 8000678:	e01e      	b.n	80006b8 <sgtl5000_i2c_read_register+0x82>

	ret = HAL_I2C_Master_Receive(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, data, 2, HAL_MAX_DELAY);
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	6818      	ldr	r0, [r3, #0]
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	8899      	ldrh	r1, [r3, #4]
 8000682:	f107 0210 	add.w	r2, r7, #16
 8000686:	f04f 33ff 	mov.w	r3, #4294967295
 800068a:	9300      	str	r3, [sp, #0]
 800068c:	2302      	movs	r3, #2
 800068e:	f001 fefd 	bl	800248c <HAL_I2C_Master_Receive>
 8000692:	4603      	mov	r3, r0
 8000694:	75fb      	strb	r3, [r7, #23]
	if (ret != HAL_OK) return ret;
 8000696:	7dfb      	ldrb	r3, [r7, #23]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <sgtl5000_i2c_read_register+0x6a>
 800069c:	7dfb      	ldrb	r3, [r7, #23]
 800069e:	e00b      	b.n	80006b8 <sgtl5000_i2c_read_register+0x82>

	*value = (data[0] << 8) | data[1];
 80006a0:	7c3b      	ldrb	r3, [r7, #16]
 80006a2:	b21b      	sxth	r3, r3
 80006a4:	021b      	lsls	r3, r3, #8
 80006a6:	b21a      	sxth	r2, r3
 80006a8:	7c7b      	ldrb	r3, [r7, #17]
 80006aa:	b21b      	sxth	r3, r3
 80006ac:	4313      	orrs	r3, r2
 80006ae:	b21b      	sxth	r3, r3
 80006b0:	b29a      	uxth	r2, r3
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	801a      	strh	r2, [r3, #0]
	return HAL_OK;
 80006b6:	2300      	movs	r3, #0
}
 80006b8:	4618      	mov	r0, r3
 80006ba:	3718      	adds	r7, #24
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}

080006c0 <sgtl5000_init>:

HAL_StatusTypeDef sgtl5000_init(h_sgtl5000_t * h_sgtl5000)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = HAL_OK;
 80006c8:	2300      	movs	r3, #0
 80006ca:	73fb      	strb	r3, [r7, #15]
	uint16_t mask;


	mask = 0x6AFF;
 80006cc:	f646 23ff 	movw	r3, #27391	@ 0x6aff
 80006d0:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 80006d2:	89bb      	ldrh	r3, [r7, #12]
 80006d4:	461a      	mov	r2, r3
 80006d6:	2130      	movs	r1, #48	@ 0x30
 80006d8:	6878      	ldr	r0, [r7, #4]
 80006da:	f7ff ff5f 	bl	800059c <sgtl5000_i2c_write_register>


	mask = (1 << 5) | (1 << 6);
 80006de:	2360      	movs	r3, #96	@ 0x60
 80006e0:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_set_bit(h_sgtl5000, SGTL5000_CHIP_LINREG_CTRL, mask);
 80006e2:	89bb      	ldrh	r3, [r7, #12]
 80006e4:	461a      	mov	r2, r3
 80006e6:	2126      	movs	r1, #38	@ 0x26
 80006e8:	6878      	ldr	r0, [r7, #4]
 80006ea:	f7ff ff80 	bl	80005ee <sgtl5000_i2c_set_bit>


	mask = 0x01FF;
 80006ee:	f240 13ff 	movw	r3, #511	@ 0x1ff
 80006f2:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_REF_CTRL, mask);
 80006f4:	89bb      	ldrh	r3, [r7, #12]
 80006f6:	461a      	mov	r2, r3
 80006f8:	2128      	movs	r1, #40	@ 0x28
 80006fa:	6878      	ldr	r0, [r7, #4]
 80006fc:	f7ff ff4e 	bl	800059c <sgtl5000_i2c_write_register>


	mask = 0x031E;
 8000700:	f240 331e 	movw	r3, #798	@ 0x31e
 8000704:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_CTRL, mask);
 8000706:	89bb      	ldrh	r3, [r7, #12]
 8000708:	461a      	mov	r2, r3
 800070a:	212c      	movs	r1, #44	@ 0x2c
 800070c:	6878      	ldr	r0, [r7, #4]
 800070e:	f7ff ff45 	bl	800059c <sgtl5000_i2c_write_register>


	mask = 0x1106;
 8000712:	f241 1306 	movw	r3, #4358	@ 0x1106
 8000716:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SHORT_CTRL, mask);
 8000718:	89bb      	ldrh	r3, [r7, #12]
 800071a:	461a      	mov	r2, r3
 800071c:	213c      	movs	r1, #60	@ 0x3c
 800071e:	6878      	ldr	r0, [r7, #4]
 8000720:	f7ff ff3c 	bl	800059c <sgtl5000_i2c_write_register>


	mask = 0x0004;
 8000724:	2304      	movs	r3, #4
 8000726:	81bb      	strh	r3, [r7, #12]
	//	mask = 0x0000;
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_CTRL, mask);
 8000728:	89bb      	ldrh	r3, [r7, #12]
 800072a:	461a      	mov	r2, r3
 800072c:	2124      	movs	r1, #36	@ 0x24
 800072e:	6878      	ldr	r0, [r7, #4]
 8000730:	f7ff ff34 	bl	800059c <sgtl5000_i2c_write_register>


	mask = 0x6AFF;
 8000734:	f646 23ff 	movw	r3, #27391	@ 0x6aff
 8000738:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 800073a:	89bb      	ldrh	r3, [r7, #12]
 800073c:	461a      	mov	r2, r3
 800073e:	2130      	movs	r1, #48	@ 0x30
 8000740:	6878      	ldr	r0, [r7, #4]
 8000742:	f7ff ff2b 	bl	800059c <sgtl5000_i2c_write_register>

	mask = 0x0073;
 8000746:	2373      	movs	r3, #115	@ 0x73
 8000748:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DIG_POWER, mask);
 800074a:	89bb      	ldrh	r3, [r7, #12]
 800074c:	461a      	mov	r2, r3
 800074e:	2102      	movs	r1, #2
 8000750:	6878      	ldr	r0, [r7, #4]
 8000752:	f7ff ff23 	bl	800059c <sgtl5000_i2c_write_register>


	mask =  0x0505;
 8000756:	f240 5305 	movw	r3, #1285	@ 0x505
 800075a:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_VOL, mask);
 800075c:	89bb      	ldrh	r3, [r7, #12]
 800075e:	461a      	mov	r2, r3
 8000760:	212e      	movs	r1, #46	@ 0x2e
 8000762:	6878      	ldr	r0, [r7, #4]
 8000764:	f7ff ff1a 	bl	800059c <sgtl5000_i2c_write_register>


	mask = 0x0004;
 8000768:	2304      	movs	r3, #4
 800076a:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_CLK_CTRL, mask);
 800076c:	89bb      	ldrh	r3, [r7, #12]
 800076e:	461a      	mov	r2, r3
 8000770:	2104      	movs	r1, #4
 8000772:	6878      	ldr	r0, [r7, #4]
 8000774:	f7ff ff12 	bl	800059c <sgtl5000_i2c_write_register>

	mask = 0x0130;
 8000778:	f44f 7398 	mov.w	r3, #304	@ 0x130
 800077c:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_I2S_CTRL, mask);
 800077e:	89bb      	ldrh	r3, [r7, #12]
 8000780:	461a      	mov	r2, r3
 8000782:	2106      	movs	r1, #6
 8000784:	6878      	ldr	r0, [r7, #4]
 8000786:	f7ff ff09 	bl	800059c <sgtl5000_i2c_write_register>

/*	mask = 0x1;
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SSS_CTRL, mask);*/


	mask = 0x0000;
 800078a:	2300      	movs	r3, #0
 800078c:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ADCDAC_CTRL, mask);
 800078e:	89bb      	ldrh	r3, [r7, #12]
 8000790:	461a      	mov	r2, r3
 8000792:	210e      	movs	r1, #14
 8000794:	6878      	ldr	r0, [r7, #4]
 8000796:	f7ff ff01 	bl	800059c <sgtl5000_i2c_write_register>

	mask = 0x3C3C;
 800079a:	f643 433c 	movw	r3, #15420	@ 0x3c3c
 800079e:	81bb      	strh	r3, [r7, #12]

	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DAC_VOL, mask);
 80007a0:	89bb      	ldrh	r3, [r7, #12]
 80007a2:	461a      	mov	r2, r3
 80007a4:	2110      	movs	r1, #16
 80007a6:	6878      	ldr	r0, [r7, #4]
 80007a8:	f7ff fef8 	bl	800059c <sgtl5000_i2c_write_register>
	/*mask = 0x0251;
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_MIC_CTRL, mask);*/



	return ret;
 80007ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	3710      	adds	r7, #16
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
	...

080007b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007be:	4b10      	ldr	r3, [pc, #64]	@ (8000800 <MX_DMA_Init+0x48>)
 80007c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007c2:	4a0f      	ldr	r2, [pc, #60]	@ (8000800 <MX_DMA_Init+0x48>)
 80007c4:	f043 0301 	orr.w	r3, r3, #1
 80007c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80007ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000800 <MX_DMA_Init+0x48>)
 80007cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2105      	movs	r1, #5
 80007da:	2010      	movs	r0, #16
 80007dc:	f001 f8d0 	bl	8001980 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80007e0:	2010      	movs	r0, #16
 80007e2:	f001 f8e9 	bl	80019b8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2105      	movs	r1, #5
 80007ea:	2011      	movs	r0, #17
 80007ec:	f001 f8c8 	bl	8001980 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80007f0:	2011      	movs	r0, #17
 80007f2:	f001 f8e1 	bl	80019b8 <HAL_NVIC_EnableIRQ>

}
 80007f6:	bf00      	nop
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	40021000 	.word	0x40021000

08000804 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000804:	b480      	push	{r7}
 8000806:	b085      	sub	sp, #20
 8000808:	af00      	add	r7, sp, #0
 800080a:	60f8      	str	r0, [r7, #12]
 800080c:	60b9      	str	r1, [r7, #8]
 800080e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	4a07      	ldr	r2, [pc, #28]	@ (8000830 <vApplicationGetIdleTaskMemory+0x2c>)
 8000814:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000816:	68bb      	ldr	r3, [r7, #8]
 8000818:	4a06      	ldr	r2, [pc, #24]	@ (8000834 <vApplicationGetIdleTaskMemory+0x30>)
 800081a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2280      	movs	r2, #128	@ 0x80
 8000820:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000822:	bf00      	nop
 8000824:	3714      	adds	r7, #20
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	2000008c 	.word	0x2000008c
 8000834:	2000012c 	.word	0x2000012c

08000838 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000838:	b5b0      	push	{r4, r5, r7, lr}
 800083a:	b088      	sub	sp, #32
 800083c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800083e:	4b0a      	ldr	r3, [pc, #40]	@ (8000868 <MX_FREERTOS_Init+0x30>)
 8000840:	1d3c      	adds	r4, r7, #4
 8000842:	461d      	mov	r5, r3
 8000844:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000846:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000848:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800084c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	2100      	movs	r1, #0
 8000854:	4618      	mov	r0, r3
 8000856:	f007 fae9 	bl	8007e2c <osThreadCreate>
 800085a:	4603      	mov	r3, r0
 800085c:	4a03      	ldr	r2, [pc, #12]	@ (800086c <MX_FREERTOS_Init+0x34>)
 800085e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000860:	bf00      	nop
 8000862:	3720      	adds	r7, #32
 8000864:	46bd      	mov	sp, r7
 8000866:	bdb0      	pop	{r4, r5, r7, pc}
 8000868:	0800a2fc 	.word	0x0800a2fc
 800086c:	20000088 	.word	0x20000088

08000870 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000878:	2001      	movs	r0, #1
 800087a:	f007 fb23 	bl	8007ec4 <osDelay>
 800087e:	e7fb      	b.n	8000878 <StartDefaultTask+0x8>

08000880 <MX_GPIO_Init>:
        * EXTI
     PA9   ------> USART1_TX
     PA10   ------> USART1_RX
*/
void MX_GPIO_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b08a      	sub	sp, #40	@ 0x28
 8000884:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000886:	f107 0314 	add.w	r3, r7, #20
 800088a:	2200      	movs	r2, #0
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	605a      	str	r2, [r3, #4]
 8000890:	609a      	str	r2, [r3, #8]
 8000892:	60da      	str	r2, [r3, #12]
 8000894:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000896:	4b41      	ldr	r3, [pc, #260]	@ (800099c <MX_GPIO_Init+0x11c>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089a:	4a40      	ldr	r2, [pc, #256]	@ (800099c <MX_GPIO_Init+0x11c>)
 800089c:	f043 0304 	orr.w	r3, r3, #4
 80008a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008a2:	4b3e      	ldr	r3, [pc, #248]	@ (800099c <MX_GPIO_Init+0x11c>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a6:	f003 0304 	and.w	r3, r3, #4
 80008aa:	613b      	str	r3, [r7, #16]
 80008ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ae:	4b3b      	ldr	r3, [pc, #236]	@ (800099c <MX_GPIO_Init+0x11c>)
 80008b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b2:	4a3a      	ldr	r2, [pc, #232]	@ (800099c <MX_GPIO_Init+0x11c>)
 80008b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008ba:	4b38      	ldr	r3, [pc, #224]	@ (800099c <MX_GPIO_Init+0x11c>)
 80008bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008c2:	60fb      	str	r3, [r7, #12]
 80008c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c6:	4b35      	ldr	r3, [pc, #212]	@ (800099c <MX_GPIO_Init+0x11c>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ca:	4a34      	ldr	r2, [pc, #208]	@ (800099c <MX_GPIO_Init+0x11c>)
 80008cc:	f043 0301 	orr.w	r3, r3, #1
 80008d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008d2:	4b32      	ldr	r3, [pc, #200]	@ (800099c <MX_GPIO_Init+0x11c>)
 80008d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d6:	f003 0301 	and.w	r3, r3, #1
 80008da:	60bb      	str	r3, [r7, #8]
 80008dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008de:	4b2f      	ldr	r3, [pc, #188]	@ (800099c <MX_GPIO_Init+0x11c>)
 80008e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008e2:	4a2e      	ldr	r2, [pc, #184]	@ (800099c <MX_GPIO_Init+0x11c>)
 80008e4:	f043 0302 	orr.w	r3, r3, #2
 80008e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008ea:	4b2c      	ldr	r3, [pc, #176]	@ (800099c <MX_GPIO_Init+0x11c>)
 80008ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ee:	f003 0302 	and.w	r3, r3, #2
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 80008f6:	2201      	movs	r2, #1
 80008f8:	2101      	movs	r1, #1
 80008fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008fe:	f001 fbf9 	bl	80020f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000902:	2200      	movs	r2, #0
 8000904:	2120      	movs	r1, #32
 8000906:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800090a:	f001 fbf3 	bl	80020f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 800090e:	2201      	movs	r2, #1
 8000910:	2180      	movs	r1, #128	@ 0x80
 8000912:	4823      	ldr	r0, [pc, #140]	@ (80009a0 <MX_GPIO_Init+0x120>)
 8000914:	f001 fbee 	bl	80020f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000918:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800091c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800091e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000922:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	2300      	movs	r3, #0
 8000926:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	4619      	mov	r1, r3
 800092e:	481d      	ldr	r0, [pc, #116]	@ (80009a4 <MX_GPIO_Init+0x124>)
 8000930:	f001 fa36 	bl	8001da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = VU_nRESET_Pin|LD2_Pin;
 8000934:	2321      	movs	r3, #33	@ 0x21
 8000936:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000938:	2301      	movs	r3, #1
 800093a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000940:	2300      	movs	r3, #0
 8000942:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000944:	f107 0314 	add.w	r3, r7, #20
 8000948:	4619      	mov	r1, r3
 800094a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800094e:	f001 fa27 	bl	8001da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000952:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000956:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000958:	2302      	movs	r3, #2
 800095a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000960:	2303      	movs	r3, #3
 8000962:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000964:	2307      	movs	r3, #7
 8000966:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000968:	f107 0314 	add.w	r3, r7, #20
 800096c:	4619      	mov	r1, r3
 800096e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000972:	f001 fa15 	bl	8001da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 8000976:	2380      	movs	r3, #128	@ 0x80
 8000978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097a:	2301      	movs	r3, #1
 800097c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000982:	2300      	movs	r3, #0
 8000984:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 8000986:	f107 0314 	add.w	r3, r7, #20
 800098a:	4619      	mov	r1, r3
 800098c:	4804      	ldr	r0, [pc, #16]	@ (80009a0 <MX_GPIO_Init+0x120>)
 800098e:	f001 fa07 	bl	8001da0 <HAL_GPIO_Init>

}
 8000992:	bf00      	nop
 8000994:	3728      	adds	r7, #40	@ 0x28
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40021000 	.word	0x40021000
 80009a0:	48000400 	.word	0x48000400
 80009a4:	48000800 	.word	0x48000800

080009a8 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80009ac:	4b1b      	ldr	r3, [pc, #108]	@ (8000a1c <MX_I2C2_Init+0x74>)
 80009ae:	4a1c      	ldr	r2, [pc, #112]	@ (8000a20 <MX_I2C2_Init+0x78>)
 80009b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 80009b2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a1c <MX_I2C2_Init+0x74>)
 80009b4:	4a1b      	ldr	r2, [pc, #108]	@ (8000a24 <MX_I2C2_Init+0x7c>)
 80009b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80009b8:	4b18      	ldr	r3, [pc, #96]	@ (8000a1c <MX_I2C2_Init+0x74>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009be:	4b17      	ldr	r3, [pc, #92]	@ (8000a1c <MX_I2C2_Init+0x74>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009c4:	4b15      	ldr	r3, [pc, #84]	@ (8000a1c <MX_I2C2_Init+0x74>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80009ca:	4b14      	ldr	r3, [pc, #80]	@ (8000a1c <MX_I2C2_Init+0x74>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009d0:	4b12      	ldr	r3, [pc, #72]	@ (8000a1c <MX_I2C2_Init+0x74>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009d6:	4b11      	ldr	r3, [pc, #68]	@ (8000a1c <MX_I2C2_Init+0x74>)
 80009d8:	2200      	movs	r2, #0
 80009da:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009dc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a1c <MX_I2C2_Init+0x74>)
 80009de:	2200      	movs	r2, #0
 80009e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80009e2:	480e      	ldr	r0, [pc, #56]	@ (8000a1c <MX_I2C2_Init+0x74>)
 80009e4:	f001 fb9e 	bl	8002124 <HAL_I2C_Init>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80009ee:	f000 fa59 	bl	8000ea4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009f2:	2100      	movs	r1, #0
 80009f4:	4809      	ldr	r0, [pc, #36]	@ (8000a1c <MX_I2C2_Init+0x74>)
 80009f6:	f002 f8e5 	bl	8002bc4 <HAL_I2CEx_ConfigAnalogFilter>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000a00:	f000 fa50 	bl	8000ea4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000a04:	2100      	movs	r1, #0
 8000a06:	4805      	ldr	r0, [pc, #20]	@ (8000a1c <MX_I2C2_Init+0x74>)
 8000a08:	f002 f927 	bl	8002c5a <HAL_I2CEx_ConfigDigitalFilter>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000a12:	f000 fa47 	bl	8000ea4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000a16:	bf00      	nop
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	2000032c 	.word	0x2000032c
 8000a20:	40005800 	.word	0x40005800
 8000a24:	10d19ce4 	.word	0x10d19ce4

08000a28 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b0ac      	sub	sp, #176	@ 0xb0
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a30:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a40:	f107 0314 	add.w	r3, r7, #20
 8000a44:	2288      	movs	r2, #136	@ 0x88
 8000a46:	2100      	movs	r1, #0
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f008 fe65 	bl	8009718 <memset>
  if(i2cHandle->Instance==I2C2)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	4a21      	ldr	r2, [pc, #132]	@ (8000ad8 <HAL_I2C_MspInit+0xb0>)
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d13b      	bne.n	8000ad0 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000a58:	2380      	movs	r3, #128	@ 0x80
 8000a5a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a60:	f107 0314 	add.w	r3, r7, #20
 8000a64:	4618      	mov	r0, r3
 8000a66:	f002 ffdb 	bl	8003a20 <HAL_RCCEx_PeriphCLKConfig>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000a70:	f000 fa18 	bl	8000ea4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a74:	4b19      	ldr	r3, [pc, #100]	@ (8000adc <HAL_I2C_MspInit+0xb4>)
 8000a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a78:	4a18      	ldr	r2, [pc, #96]	@ (8000adc <HAL_I2C_MspInit+0xb4>)
 8000a7a:	f043 0302 	orr.w	r3, r3, #2
 8000a7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a80:	4b16      	ldr	r3, [pc, #88]	@ (8000adc <HAL_I2C_MspInit+0xb4>)
 8000a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a84:	f003 0302 	and.w	r3, r3, #2
 8000a88:	613b      	str	r3, [r7, #16]
 8000a8a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000a8c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000a90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a94:	2312      	movs	r3, #18
 8000a96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000aa6:	2304      	movs	r3, #4
 8000aa8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	480b      	ldr	r0, [pc, #44]	@ (8000ae0 <HAL_I2C_MspInit+0xb8>)
 8000ab4:	f001 f974 	bl	8001da0 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000ab8:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <HAL_I2C_MspInit+0xb4>)
 8000aba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000abc:	4a07      	ldr	r2, [pc, #28]	@ (8000adc <HAL_I2C_MspInit+0xb4>)
 8000abe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ac2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ac4:	4b05      	ldr	r3, [pc, #20]	@ (8000adc <HAL_I2C_MspInit+0xb4>)
 8000ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ac8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000acc:	60fb      	str	r3, [r7, #12]
 8000ace:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000ad0:	bf00      	nop
 8000ad2:	37b0      	adds	r7, #176	@ 0xb0
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	40005800 	.word	0x40005800
 8000adc:	40021000 	.word	0x40021000
 8000ae0:	48000400 	.word	0x48000400

08000ae4 <write_MCP23017>:
#include <stdlib.h>
extern SPI_HandleTypeDef hspi3;
extern LED_Driver_t led_driver;

void write_MCP23017(uint8_t registre, uint8_t value)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	460a      	mov	r2, r1
 8000aee:	71fb      	strb	r3, [r7, #7]
 8000af0:	4613      	mov	r3, r2
 8000af2:	71bb      	strb	r3, [r7, #6]
	uint8_t commande[3];
	commande[0]=0x40; //
 8000af4:	2340      	movs	r3, #64	@ 0x40
 8000af6:	733b      	strb	r3, [r7, #12]
	commande[1]=registre;
 8000af8:	79fb      	ldrb	r3, [r7, #7]
 8000afa:	737b      	strb	r3, [r7, #13]
	commande[2]=value;
 8000afc:	79bb      	ldrb	r3, [r7, #6]
 8000afe:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(GPIOA, VU_nRESET_Pin, GPIO_PIN_SET);
 8000b00:	2201      	movs	r2, #1
 8000b02:	2101      	movs	r1, #1
 8000b04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b08:	f001 faf4 	bl	80020f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_RESET); //SC=0 pour l'envoie
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2180      	movs	r1, #128	@ 0x80
 8000b10:	480b      	ldr	r0, [pc, #44]	@ (8000b40 <write_MCP23017+0x5c>)
 8000b12:	f001 faef 	bl	80020f4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, commande, 3, HAL_MAX_DELAY);
 8000b16:	f107 010c 	add.w	r1, r7, #12
 8000b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b1e:	2203      	movs	r2, #3
 8000b20:	4808      	ldr	r0, [pc, #32]	@ (8000b44 <write_MCP23017+0x60>)
 8000b22:	f005 f88d 	bl	8005c40 <HAL_SPI_Transmit>
	HAL_Delay(10);
 8000b26:	200a      	movs	r0, #10
 8000b28:	f000 fe4e 	bl	80017c8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB,VU_nCS_Pin, GPIO_PIN_SET);
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	2180      	movs	r1, #128	@ 0x80
 8000b30:	4803      	ldr	r0, [pc, #12]	@ (8000b40 <write_MCP23017+0x5c>)
 8000b32:	f001 fadf 	bl	80020f4 <HAL_GPIO_WritePin>



}
 8000b36:	bf00      	nop
 8000b38:	3710      	adds	r7, #16
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	48000400 	.word	0x48000400
 8000b44:	20000590 	.word	0x20000590

08000b48 <read_MCP23S17>:

uint8_t read_MCP23S17(uint8_t reg) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af02      	add	r7, sp, #8
 8000b4e:	4603      	mov	r3, r0
 8000b50:	71fb      	strb	r3, [r7, #7]
	uint8_t data[3];
	uint8_t rxData[1];

	data[0] = 0x41;
 8000b52:	2341      	movs	r3, #65	@ 0x41
 8000b54:	733b      	strb	r3, [r7, #12]
	data[1] = reg;
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	737b      	strb	r3, [r7, #13]
	data[2] = 0x00;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_RESET);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	2180      	movs	r1, #128	@ 0x80
 8000b62:	480c      	ldr	r0, [pc, #48]	@ (8000b94 <read_MCP23S17+0x4c>)
 8000b64:	f001 fac6 	bl	80020f4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi3, data, data, 3, HAL_MAX_DELAY);
 8000b68:	f107 020c 	add.w	r2, r7, #12
 8000b6c:	f107 010c 	add.w	r1, r7, #12
 8000b70:	f04f 33ff 	mov.w	r3, #4294967295
 8000b74:	9300      	str	r3, [sp, #0]
 8000b76:	2303      	movs	r3, #3
 8000b78:	4807      	ldr	r0, [pc, #28]	@ (8000b98 <read_MCP23S17+0x50>)
 8000b7a:	f005 f9d7 	bl	8005f2c <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_SET);
 8000b7e:	2201      	movs	r2, #1
 8000b80:	2180      	movs	r1, #128	@ 0x80
 8000b82:	4804      	ldr	r0, [pc, #16]	@ (8000b94 <read_MCP23S17+0x4c>)
 8000b84:	f001 fab6 	bl	80020f4 <HAL_GPIO_WritePin>

	return data[2];
 8000b88:	7bbb      	ldrb	r3, [r7, #14]
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3710      	adds	r7, #16
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	48000400 	.word	0x48000400
 8000b98:	20000590 	.word	0x20000590

08000b9c <init_MCP23017>:

void init_MCP23017(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
	write_MCP23017(0x00,0x00); // les oins A en sortie
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f7ff ff9e 	bl	8000ae4 <write_MCP23017>
	write_MCP23017(0x01,0x00); // les pins B en sortie
 8000ba8:	2100      	movs	r1, #0
 8000baa:	2001      	movs	r0, #1
 8000bac:	f7ff ff9a 	bl	8000ae4 <write_MCP23017>
	write_MCP23017(0x12,0xFF);
 8000bb0:	21ff      	movs	r1, #255	@ 0xff
 8000bb2:	2012      	movs	r0, #18
 8000bb4:	f7ff ff96 	bl	8000ae4 <write_MCP23017>
	write_MCP23017(0x13,0x0FF);
 8000bb8:	21ff      	movs	r1, #255	@ 0xff
 8000bba:	2013      	movs	r0, #19
 8000bbc:	f7ff ff92 	bl	8000ae4 <write_MCP23017>


}
 8000bc0:	bf00      	nop
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <Test_First_LED>:
void Test_First_LED(void) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
	write_MCP23017(0x13, 0xFE);
 8000bc8:	21fe      	movs	r1, #254	@ 0xfe
 8000bca:	2013      	movs	r0, #19
 8000bcc:	f7ff ff8a 	bl	8000ae4 <write_MCP23017>
	write_MCP23017(0x12, 0xFE);
 8000bd0:	21fe      	movs	r1, #254	@ 0xfe
 8000bd2:	2012      	movs	r0, #18
 8000bd4:	f7ff ff86 	bl	8000ae4 <write_MCP23017>
}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <Blink_All_LEDs>:
void Blink_All_LEDs(void) {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
	while (1) {
		write_MCP23017(0x13, 0xFF);
 8000be0:	21ff      	movs	r1, #255	@ 0xff
 8000be2:	2013      	movs	r0, #19
 8000be4:	f7ff ff7e 	bl	8000ae4 <write_MCP23017>
		HAL_Delay(500);
 8000be8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000bec:	f000 fdec 	bl	80017c8 <HAL_Delay>
		write_MCP23017(0x13, 0x00);
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	2013      	movs	r0, #19
 8000bf4:	f7ff ff76 	bl	8000ae4 <write_MCP23017>
		HAL_Delay(500);
 8000bf8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000bfc:	f000 fde4 	bl	80017c8 <HAL_Delay>
		write_MCP23017(0x13, 0xFF);
 8000c00:	bf00      	nop
 8000c02:	e7ed      	b.n	8000be0 <Blink_All_LEDs+0x4>

08000c04 <LED_Chenillard>:
	}
}


void LED_Chenillard(void) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 8; i++) {
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	71fb      	strb	r3, [r7, #7]
 8000c0e:	e01b      	b.n	8000c48 <LED_Chenillard+0x44>
		write_MCP23017(0x13, ~(1 << i));
 8000c10:	79fb      	ldrb	r3, [r7, #7]
 8000c12:	2201      	movs	r2, #1
 8000c14:	fa02 f303 	lsl.w	r3, r2, r3
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	43db      	mvns	r3, r3
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	4619      	mov	r1, r3
 8000c20:	2013      	movs	r0, #19
 8000c22:	f7ff ff5f 	bl	8000ae4 <write_MCP23017>
		write_MCP23017(0x12, ~(1 << i));
 8000c26:	79fb      	ldrb	r3, [r7, #7]
 8000c28:	2201      	movs	r2, #1
 8000c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	43db      	mvns	r3, r3
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	4619      	mov	r1, r3
 8000c36:	2012      	movs	r0, #18
 8000c38:	f7ff ff54 	bl	8000ae4 <write_MCP23017>
		HAL_Delay(200);
 8000c3c:	20c8      	movs	r0, #200	@ 0xc8
 8000c3e:	f000 fdc3 	bl	80017c8 <HAL_Delay>
	for (uint8_t i = 0; i < 8; i++) {
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	3301      	adds	r3, #1
 8000c46:	71fb      	strb	r3, [r7, #7]
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	2b07      	cmp	r3, #7
 8000c4c:	d9e0      	bls.n	8000c10 <LED_Chenillard+0xc>
	}

}
 8000c4e:	bf00      	nop
 8000c50:	bf00      	nop
 8000c52:	3708      	adds	r7, #8
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <LED_Driver_Init>:
void LED_Driver_Init(LED_Driver_t *driver) {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]

	driver->init = init_MCP23017;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4a0c      	ldr	r2, [pc, #48]	@ (8000c94 <LED_Driver_Init+0x3c>)
 8000c64:	601a      	str	r2, [r3, #0]
	driver->write = write_MCP23017;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4a0b      	ldr	r2, [pc, #44]	@ (8000c98 <LED_Driver_Init+0x40>)
 8000c6a:	605a      	str	r2, [r3, #4]
	driver->read = read_MCP23S17;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	4a0b      	ldr	r2, [pc, #44]	@ (8000c9c <LED_Driver_Init+0x44>)
 8000c70:	615a      	str	r2, [r3, #20]
	driver->test_first_led = Test_First_LED;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca0 <LED_Driver_Init+0x48>)
 8000c76:	609a      	str	r2, [r3, #8]
	driver->chenillard = LED_Chenillard;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca4 <LED_Driver_Init+0x4c>)
 8000c7c:	60da      	str	r2, [r3, #12]
	driver->blink_all = Blink_All_LEDs;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4a09      	ldr	r2, [pc, #36]	@ (8000ca8 <LED_Driver_Init+0x50>)
 8000c82:	611a      	str	r2, [r3, #16]


	driver->init();
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4798      	blx	r3
}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	08000b9d 	.word	0x08000b9d
 8000c98:	08000ae5 	.word	0x08000ae5
 8000c9c:	08000b49 	.word	0x08000b49
 8000ca0:	08000bc5 	.word	0x08000bc5
 8000ca4:	08000c05 	.word	0x08000c05
 8000ca8:	08000bdd 	.word	0x08000bdd

08000cac <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) &chr, 1, HAL_MAX_DELAY);
 8000cb4:	1d39      	adds	r1, r7, #4
 8000cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cba:	2201      	movs	r2, #1
 8000cbc:	4803      	ldr	r0, [pc, #12]	@ (8000ccc <__io_putchar+0x20>)
 8000cbe:	f005 ffcd 	bl	8006c5c <HAL_UART_Transmit>
	return chr;
 8000cc2:	687b      	ldr	r3, [r7, #4]
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3708      	adds	r7, #8
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	20000644 	.word	0x20000644

08000cd0 <sgtl5000Init>:
			printf("Erreur de lecture CHIP_ID : %d\n", status);
		}
		 HAL_Delay(500);
	}
}
void sgtl5000Init(void){
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
	// Initialize SGTL5000
	HAL_StatusTypeDef ret = sgtl5000_init(&sgtl5000_handle);
 8000cd6:	480c      	ldr	r0, [pc, #48]	@ (8000d08 <sgtl5000Init+0x38>)
 8000cd8:	f7ff fcf2 	bl	80006c0 <sgtl5000_init>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	71fb      	strb	r3, [r7, #7]

	if (ret == HAL_OK) {
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d106      	bne.n	8000cf4 <sgtl5000Init+0x24>
		// Initialization successful
		printf("SGTL5000 initialized successfully!\n");
 8000ce6:	4809      	ldr	r0, [pc, #36]	@ (8000d0c <sgtl5000Init+0x3c>)
 8000ce8:	f008 fc36 	bl	8009558 <puts>
		HAL_Delay(100);
 8000cec:	2064      	movs	r0, #100	@ 0x64
 8000cee:	f000 fd6b 	bl	80017c8 <HAL_Delay>
	} else {
		// Initialization failed
		printf("SGTL5000 initialization failed. Error: %d\n", ret);
	}
}
 8000cf2:	e004      	b.n	8000cfe <sgtl5000Init+0x2e>
		printf("SGTL5000 initialization failed. Error: %d\n", ret);
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4805      	ldr	r0, [pc, #20]	@ (8000d10 <sgtl5000Init+0x40>)
 8000cfa:	f008 fbc5 	bl	8009488 <iprintf>
}
 8000cfe:	bf00      	nop
 8000d00:	3708      	adds	r7, #8
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	200003d4 	.word	0x200003d4
 8000d0c:	0800a3cc 	.word	0x0800a3cc
 8000d10:	0800a3f0 	.word	0x0800a3f0

08000d14 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000d18:	f000 fd16 	bl	8001748 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000d1c:	f000 f834 	bl	8000d88 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8000d20:	f000 f883 	bl	8000e2a <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000d24:	f7ff fdac 	bl	8000880 <MX_GPIO_Init>
	MX_DMA_Init();
 8000d28:	f7ff fd46 	bl	80007b8 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000d2c:	f000 fc4e 	bl	80015cc <MX_USART2_UART_Init>
	MX_SPI3_Init();
 8000d30:	f000 fa02 	bl	8001138 <MX_SPI3_Init>
	MX_I2C2_Init();
 8000d34:	f7ff fe38 	bl	80009a8 <MX_I2C2_Init>
	MX_SAI2_Init();
 8000d38:	f000 f8ba 	bl	8000eb0 <MX_SAI2_Init>
	/* USER CODE BEGIN 2 */
	__HAL_SAI_ENABLE(&hsai_BlockA2);
 8000d3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d78 <main+0x64>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	4b0d      	ldr	r3, [pc, #52]	@ (8000d78 <main+0x64>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000d4a:	601a      	str	r2, [r3, #0]
	LED_Driver_Init(&led_driver);
 8000d4c:	480b      	ldr	r0, [pc, #44]	@ (8000d7c <main+0x68>)
 8000d4e:	f7ff ff83 	bl	8000c58 <LED_Driver_Init>

	sgtl5000_handle.hi2c=&h_i2c2;
 8000d52:	4b0b      	ldr	r3, [pc, #44]	@ (8000d80 <main+0x6c>)
 8000d54:	4a0b      	ldr	r2, [pc, #44]	@ (8000d84 <main+0x70>)
 8000d56:	601a      	str	r2, [r3, #0]
	sgtl5000_handle.i2c_address= 0x14;
 8000d58:	4b09      	ldr	r3, [pc, #36]	@ (8000d80 <main+0x6c>)
 8000d5a:	2214      	movs	r2, #20
 8000d5c:	809a      	strh	r2, [r3, #4]
	sgtl5000Init();
 8000d5e:	f7ff ffb7 	bl	8000cd0 <sgtl5000Init>
	h_shell.drv.transmit = drv_uart2_transmit;

	shell_init(&h_shell);
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
	shell_run(&h_shell);*/
	init_MCP23017();
 8000d62:	f7ff ff1b 	bl	8000b9c <init_MCP23017>

	LED_Driver_Init(&led_driver);
 8000d66:	4805      	ldr	r0, [pc, #20]	@ (8000d7c <main+0x68>)
 8000d68:	f7ff ff76 	bl	8000c58 <LED_Driver_Init>
	//xTaskCreate(task_read_CHIP_ID, "Read_CHIP_ID", 256, NULL, 3, NULL);

	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000d6c:	f7ff fd64 	bl	8000838 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000d70:	f007 f855 	bl	8007e1e <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <main+0x60>
 8000d78:	200003f4 	.word	0x200003f4
 8000d7c:	200003dc 	.word	0x200003dc
 8000d80:	200003d4 	.word	0x200003d4
 8000d84:	20000380 	.word	0x20000380

08000d88 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b096      	sub	sp, #88	@ 0x58
 8000d8c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	2244      	movs	r2, #68	@ 0x44
 8000d94:	2100      	movs	r1, #0
 8000d96:	4618      	mov	r0, r3
 8000d98:	f008 fcbe 	bl	8009718 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d9c:	463b      	mov	r3, r7
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]
 8000da4:	609a      	str	r2, [r3, #8]
 8000da6:	60da      	str	r2, [r3, #12]
 8000da8:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000daa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000dae:	f001 ffaf 	bl	8002d10 <HAL_PWREx_ControlVoltageScaling>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000db8:	f000 f874 	bl	8000ea4 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dc4:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dc6:	2310      	movs	r3, #16
 8000dc8:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 8000dd6:	230a      	movs	r3, #10
 8000dd8:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000dda:	2307      	movs	r3, #7
 8000ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000dde:	2302      	movs	r3, #2
 8000de0:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000de2:	2302      	movs	r3, #2
 8000de4:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000de6:	f107 0314 	add.w	r3, r7, #20
 8000dea:	4618      	mov	r0, r3
 8000dec:	f001 ffe6 	bl	8002dbc <HAL_RCC_OscConfig>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <SystemClock_Config+0x72>
	{
		Error_Handler();
 8000df6:	f000 f855 	bl	8000ea4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dfa:	230f      	movs	r3, #15
 8000dfc:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e02:	2300      	movs	r3, #0
 8000e04:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e06:	2300      	movs	r3, #0
 8000e08:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e0e:	463b      	mov	r3, r7
 8000e10:	2104      	movs	r1, #4
 8000e12:	4618      	mov	r0, r3
 8000e14:	f002 fbae 	bl	8003574 <HAL_RCC_ClockConfig>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8000e1e:	f000 f841 	bl	8000ea4 <Error_Handler>
	}
}
 8000e22:	bf00      	nop
 8000e24:	3758      	adds	r7, #88	@ 0x58
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b0a2      	sub	sp, #136	@ 0x88
 8000e2e:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e30:	463b      	mov	r3, r7
 8000e32:	2288      	movs	r2, #136	@ 0x88
 8000e34:	2100      	movs	r1, #0
 8000e36:	4618      	mov	r0, r3
 8000e38:	f008 fc6e 	bl	8009718 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000e3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e40:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000e42:	2300      	movs	r3, #0
 8000e44:	66bb      	str	r3, [r7, #104]	@ 0x68
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000e46:	2302      	movs	r3, #2
 8000e48:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 8000e4e:	230d      	movs	r3, #13
 8000e50:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8000e52:	2311      	movs	r3, #17
 8000e54:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000e56:	2302      	movs	r3, #2
 8000e58:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000e5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e62:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e64:	463b      	mov	r3, r7
 8000e66:	4618      	mov	r0, r3
 8000e68:	f002 fdda 	bl	8003a20 <HAL_RCCEx_PeriphCLKConfig>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <PeriphCommonClock_Config+0x4c>
	{
		Error_Handler();
 8000e72:	f000 f817 	bl	8000ea4 <Error_Handler>
	}
}
 8000e76:	bf00      	nop
 8000e78:	3788      	adds	r7, #136	@ 0x88
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
	...

08000e80 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM7) {
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a04      	ldr	r2, [pc, #16]	@ (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d101      	bne.n	8000e96 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000e92:	f000 fc79 	bl	8001788 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40001400 	.word	0x40001400

08000ea4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea8:	b672      	cpsid	i
}
 8000eaa:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <Error_Handler+0x8>

08000eb0 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000eb4:	4b29      	ldr	r3, [pc, #164]	@ (8000f5c <MX_SAI2_Init+0xac>)
 8000eb6:	4a2a      	ldr	r2, [pc, #168]	@ (8000f60 <MX_SAI2_Init+0xb0>)
 8000eb8:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000eba:	4b28      	ldr	r3, [pc, #160]	@ (8000f5c <MX_SAI2_Init+0xac>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000ec0:	4b26      	ldr	r3, [pc, #152]	@ (8000f5c <MX_SAI2_Init+0xac>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000ec6:	4b25      	ldr	r3, [pc, #148]	@ (8000f5c <MX_SAI2_Init+0xac>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000ecc:	4b23      	ldr	r3, [pc, #140]	@ (8000f5c <MX_SAI2_Init+0xac>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000ed2:	4b22      	ldr	r3, [pc, #136]	@ (8000f5c <MX_SAI2_Init+0xac>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000ed8:	4b20      	ldr	r3, [pc, #128]	@ (8000f5c <MX_SAI2_Init+0xac>)
 8000eda:	4a22      	ldr	r2, [pc, #136]	@ (8000f64 <MX_SAI2_Init+0xb4>)
 8000edc:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000ede:	4b1f      	ldr	r3, [pc, #124]	@ (8000f5c <MX_SAI2_Init+0xac>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000ee4:	4b1d      	ldr	r3, [pc, #116]	@ (8000f5c <MX_SAI2_Init+0xac>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000eea:	4b1c      	ldr	r3, [pc, #112]	@ (8000f5c <MX_SAI2_Init+0xac>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000ef0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f5c <MX_SAI2_Init+0xac>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2100      	movs	r1, #0
 8000efc:	4817      	ldr	r0, [pc, #92]	@ (8000f5c <MX_SAI2_Init+0xac>)
 8000efe:	f004 f89f 	bl	8005040 <HAL_SAI_InitProtocol>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_SAI2_Init+0x5c>
  {
    Error_Handler();
 8000f08:	f7ff ffcc 	bl	8000ea4 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000f0c:	4b16      	ldr	r3, [pc, #88]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f0e:	4a17      	ldr	r2, [pc, #92]	@ (8000f6c <MX_SAI2_Init+0xbc>)
 8000f10:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000f12:	4b15      	ldr	r3, [pc, #84]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f14:	2203      	movs	r2, #3
 8000f16:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000f18:	4b13      	ldr	r3, [pc, #76]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000f1e:	4b12      	ldr	r3, [pc, #72]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000f24:	4b10      	ldr	r3, [pc, #64]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000f2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000f30:	4b0d      	ldr	r3, [pc, #52]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000f36:	4b0c      	ldr	r3, [pc, #48]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000f42:	2302      	movs	r3, #2
 8000f44:	2200      	movs	r2, #0
 8000f46:	2100      	movs	r1, #0
 8000f48:	4807      	ldr	r0, [pc, #28]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f4a:	f004 f879 	bl	8005040 <HAL_SAI_InitProtocol>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <MX_SAI2_Init+0xa8>
  {
    Error_Handler();
 8000f54:	f7ff ffa6 	bl	8000ea4 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000f58:	bf00      	nop
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	200003f4 	.word	0x200003f4
 8000f60:	40015804 	.word	0x40015804
 8000f64:	0002ee00 	.word	0x0002ee00
 8000f68:	20000478 	.word	0x20000478
 8000f6c:	40015824 	.word	0x40015824

08000f70 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b08a      	sub	sp, #40	@ 0x28
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a64      	ldr	r2, [pc, #400]	@ (8001110 <HAL_SAI_MspInit+0x1a0>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d15e      	bne.n	8001040 <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8000f82:	4b64      	ldr	r3, [pc, #400]	@ (8001114 <HAL_SAI_MspInit+0x1a4>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d113      	bne.n	8000fb2 <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000f8a:	4b63      	ldr	r3, [pc, #396]	@ (8001118 <HAL_SAI_MspInit+0x1a8>)
 8000f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f8e:	4a62      	ldr	r2, [pc, #392]	@ (8001118 <HAL_SAI_MspInit+0x1a8>)
 8000f90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f94:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f96:	4b60      	ldr	r3, [pc, #384]	@ (8001118 <HAL_SAI_MspInit+0x1a8>)
 8000f98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f9e:	613b      	str	r3, [r7, #16]
 8000fa0:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	2105      	movs	r1, #5
 8000fa6:	204b      	movs	r0, #75	@ 0x4b
 8000fa8:	f000 fcea 	bl	8001980 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8000fac:	204b      	movs	r0, #75	@ 0x4b
 8000fae:	f000 fd03 	bl	80019b8 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 8000fb2:	4b58      	ldr	r3, [pc, #352]	@ (8001114 <HAL_SAI_MspInit+0x1a4>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	4a56      	ldr	r2, [pc, #344]	@ (8001114 <HAL_SAI_MspInit+0x1a4>)
 8000fba:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000fbc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000fc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000fce:	230d      	movs	r3, #13
 8000fd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd2:	f107 0314 	add.w	r3, r7, #20
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4850      	ldr	r0, [pc, #320]	@ (800111c <HAL_SAI_MspInit+0x1ac>)
 8000fda:	f000 fee1 	bl	8001da0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8000fde:	4b50      	ldr	r3, [pc, #320]	@ (8001120 <HAL_SAI_MspInit+0x1b0>)
 8000fe0:	4a50      	ldr	r2, [pc, #320]	@ (8001124 <HAL_SAI_MspInit+0x1b4>)
 8000fe2:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8000fe4:	4b4e      	ldr	r3, [pc, #312]	@ (8001120 <HAL_SAI_MspInit+0x1b0>)
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fea:	4b4d      	ldr	r3, [pc, #308]	@ (8001120 <HAL_SAI_MspInit+0x1b0>)
 8000fec:	2210      	movs	r2, #16
 8000fee:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ff0:	4b4b      	ldr	r3, [pc, #300]	@ (8001120 <HAL_SAI_MspInit+0x1b0>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8000ff6:	4b4a      	ldr	r3, [pc, #296]	@ (8001120 <HAL_SAI_MspInit+0x1b0>)
 8000ff8:	2280      	movs	r2, #128	@ 0x80
 8000ffa:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000ffc:	4b48      	ldr	r3, [pc, #288]	@ (8001120 <HAL_SAI_MspInit+0x1b0>)
 8000ffe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001002:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001004:	4b46      	ldr	r3, [pc, #280]	@ (8001120 <HAL_SAI_MspInit+0x1b0>)
 8001006:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800100a:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 800100c:	4b44      	ldr	r3, [pc, #272]	@ (8001120 <HAL_SAI_MspInit+0x1b0>)
 800100e:	2220      	movs	r2, #32
 8001010:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8001012:	4b43      	ldr	r3, [pc, #268]	@ (8001120 <HAL_SAI_MspInit+0x1b0>)
 8001014:	2200      	movs	r2, #0
 8001016:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8001018:	4841      	ldr	r0, [pc, #260]	@ (8001120 <HAL_SAI_MspInit+0x1b0>)
 800101a:	f000 fcdb 	bl	80019d4 <HAL_DMA_Init>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8001024:	f7ff ff3e 	bl	8000ea4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	4a3d      	ldr	r2, [pc, #244]	@ (8001120 <HAL_SAI_MspInit+0x1b0>)
 800102c:	671a      	str	r2, [r3, #112]	@ 0x70
 800102e:	4a3c      	ldr	r2, [pc, #240]	@ (8001120 <HAL_SAI_MspInit+0x1b0>)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4a3a      	ldr	r2, [pc, #232]	@ (8001120 <HAL_SAI_MspInit+0x1b0>)
 8001038:	66da      	str	r2, [r3, #108]	@ 0x6c
 800103a:	4a39      	ldr	r2, [pc, #228]	@ (8001120 <HAL_SAI_MspInit+0x1b0>)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a38      	ldr	r2, [pc, #224]	@ (8001128 <HAL_SAI_MspInit+0x1b8>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d15e      	bne.n	8001108 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 800104a:	4b32      	ldr	r3, [pc, #200]	@ (8001114 <HAL_SAI_MspInit+0x1a4>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d113      	bne.n	800107a <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001052:	4b31      	ldr	r3, [pc, #196]	@ (8001118 <HAL_SAI_MspInit+0x1a8>)
 8001054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001056:	4a30      	ldr	r2, [pc, #192]	@ (8001118 <HAL_SAI_MspInit+0x1a8>)
 8001058:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800105c:	6613      	str	r3, [r2, #96]	@ 0x60
 800105e:	4b2e      	ldr	r3, [pc, #184]	@ (8001118 <HAL_SAI_MspInit+0x1a8>)
 8001060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 800106a:	2200      	movs	r2, #0
 800106c:	2105      	movs	r1, #5
 800106e:	204b      	movs	r0, #75	@ 0x4b
 8001070:	f000 fc86 	bl	8001980 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8001074:	204b      	movs	r0, #75	@ 0x4b
 8001076:	f000 fc9f 	bl	80019b8 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 800107a:	4b26      	ldr	r3, [pc, #152]	@ (8001114 <HAL_SAI_MspInit+0x1a4>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	3301      	adds	r3, #1
 8001080:	4a24      	ldr	r2, [pc, #144]	@ (8001114 <HAL_SAI_MspInit+0x1a4>)
 8001082:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001084:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001088:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108a:	2302      	movs	r3, #2
 800108c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001092:	2300      	movs	r3, #0
 8001094:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001096:	230d      	movs	r3, #13
 8001098:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800109a:	f107 0314 	add.w	r3, r7, #20
 800109e:	4619      	mov	r1, r3
 80010a0:	4822      	ldr	r0, [pc, #136]	@ (800112c <HAL_SAI_MspInit+0x1bc>)
 80010a2:	f000 fe7d 	bl	8001da0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 80010a6:	4b22      	ldr	r3, [pc, #136]	@ (8001130 <HAL_SAI_MspInit+0x1c0>)
 80010a8:	4a22      	ldr	r2, [pc, #136]	@ (8001134 <HAL_SAI_MspInit+0x1c4>)
 80010aa:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 80010ac:	4b20      	ldr	r3, [pc, #128]	@ (8001130 <HAL_SAI_MspInit+0x1c0>)
 80010ae:	2201      	movs	r2, #1
 80010b0:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001130 <HAL_SAI_MspInit+0x1c0>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 80010b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001130 <HAL_SAI_MspInit+0x1c0>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 80010be:	4b1c      	ldr	r3, [pc, #112]	@ (8001130 <HAL_SAI_MspInit+0x1c0>)
 80010c0:	2280      	movs	r2, #128	@ 0x80
 80010c2:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80010c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001130 <HAL_SAI_MspInit+0x1c0>)
 80010c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010ca:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010cc:	4b18      	ldr	r3, [pc, #96]	@ (8001130 <HAL_SAI_MspInit+0x1c0>)
 80010ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010d2:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 80010d4:	4b16      	ldr	r3, [pc, #88]	@ (8001130 <HAL_SAI_MspInit+0x1c0>)
 80010d6:	2220      	movs	r2, #32
 80010d8:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 80010da:	4b15      	ldr	r3, [pc, #84]	@ (8001130 <HAL_SAI_MspInit+0x1c0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 80010e0:	4813      	ldr	r0, [pc, #76]	@ (8001130 <HAL_SAI_MspInit+0x1c0>)
 80010e2:	f000 fc77 	bl	80019d4 <HAL_DMA_Init>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 80010ec:	f7ff feda 	bl	8000ea4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	4a0f      	ldr	r2, [pc, #60]	@ (8001130 <HAL_SAI_MspInit+0x1c0>)
 80010f4:	671a      	str	r2, [r3, #112]	@ 0x70
 80010f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001130 <HAL_SAI_MspInit+0x1c0>)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	4a0c      	ldr	r2, [pc, #48]	@ (8001130 <HAL_SAI_MspInit+0x1c0>)
 8001100:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001102:	4a0b      	ldr	r2, [pc, #44]	@ (8001130 <HAL_SAI_MspInit+0x1c0>)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8001108:	bf00      	nop
 800110a:	3728      	adds	r7, #40	@ 0x28
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40015804 	.word	0x40015804
 8001114:	2000058c 	.word	0x2000058c
 8001118:	40021000 	.word	0x40021000
 800111c:	48000400 	.word	0x48000400
 8001120:	200004fc 	.word	0x200004fc
 8001124:	4002006c 	.word	0x4002006c
 8001128:	40015824 	.word	0x40015824
 800112c:	48000800 	.word	0x48000800
 8001130:	20000544 	.word	0x20000544
 8001134:	40020080 	.word	0x40020080

08001138 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800113c:	4b1b      	ldr	r3, [pc, #108]	@ (80011ac <MX_SPI3_Init+0x74>)
 800113e:	4a1c      	ldr	r2, [pc, #112]	@ (80011b0 <MX_SPI3_Init+0x78>)
 8001140:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001142:	4b1a      	ldr	r3, [pc, #104]	@ (80011ac <MX_SPI3_Init+0x74>)
 8001144:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001148:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800114a:	4b18      	ldr	r3, [pc, #96]	@ (80011ac <MX_SPI3_Init+0x74>)
 800114c:	2200      	movs	r2, #0
 800114e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001150:	4b16      	ldr	r3, [pc, #88]	@ (80011ac <MX_SPI3_Init+0x74>)
 8001152:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001156:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001158:	4b14      	ldr	r3, [pc, #80]	@ (80011ac <MX_SPI3_Init+0x74>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800115e:	4b13      	ldr	r3, [pc, #76]	@ (80011ac <MX_SPI3_Init+0x74>)
 8001160:	2200      	movs	r2, #0
 8001162:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001164:	4b11      	ldr	r3, [pc, #68]	@ (80011ac <MX_SPI3_Init+0x74>)
 8001166:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800116a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800116c:	4b0f      	ldr	r3, [pc, #60]	@ (80011ac <MX_SPI3_Init+0x74>)
 800116e:	2210      	movs	r2, #16
 8001170:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001172:	4b0e      	ldr	r3, [pc, #56]	@ (80011ac <MX_SPI3_Init+0x74>)
 8001174:	2200      	movs	r2, #0
 8001176:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001178:	4b0c      	ldr	r3, [pc, #48]	@ (80011ac <MX_SPI3_Init+0x74>)
 800117a:	2200      	movs	r2, #0
 800117c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800117e:	4b0b      	ldr	r3, [pc, #44]	@ (80011ac <MX_SPI3_Init+0x74>)
 8001180:	2200      	movs	r2, #0
 8001182:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001184:	4b09      	ldr	r3, [pc, #36]	@ (80011ac <MX_SPI3_Init+0x74>)
 8001186:	2207      	movs	r2, #7
 8001188:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800118a:	4b08      	ldr	r3, [pc, #32]	@ (80011ac <MX_SPI3_Init+0x74>)
 800118c:	2200      	movs	r2, #0
 800118e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001190:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <MX_SPI3_Init+0x74>)
 8001192:	2208      	movs	r2, #8
 8001194:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001196:	4805      	ldr	r0, [pc, #20]	@ (80011ac <MX_SPI3_Init+0x74>)
 8001198:	f004 fcaf 	bl	8005afa <HAL_SPI_Init>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80011a2:	f7ff fe7f 	bl	8000ea4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000590 	.word	0x20000590
 80011b0:	40003c00 	.word	0x40003c00

080011b4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08a      	sub	sp, #40	@ 0x28
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011bc:	f107 0314 	add.w	r3, r7, #20
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a25      	ldr	r2, [pc, #148]	@ (8001268 <HAL_SPI_MspInit+0xb4>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d144      	bne.n	8001260 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80011d6:	4b25      	ldr	r3, [pc, #148]	@ (800126c <HAL_SPI_MspInit+0xb8>)
 80011d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011da:	4a24      	ldr	r2, [pc, #144]	@ (800126c <HAL_SPI_MspInit+0xb8>)
 80011dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80011e2:	4b22      	ldr	r3, [pc, #136]	@ (800126c <HAL_SPI_MspInit+0xb8>)
 80011e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80011ea:	613b      	str	r3, [r7, #16]
 80011ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ee:	4b1f      	ldr	r3, [pc, #124]	@ (800126c <HAL_SPI_MspInit+0xb8>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f2:	4a1e      	ldr	r2, [pc, #120]	@ (800126c <HAL_SPI_MspInit+0xb8>)
 80011f4:	f043 0304 	orr.w	r3, r3, #4
 80011f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011fa:	4b1c      	ldr	r3, [pc, #112]	@ (800126c <HAL_SPI_MspInit+0xb8>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fe:	f003 0304 	and.w	r3, r3, #4
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001206:	4b19      	ldr	r3, [pc, #100]	@ (800126c <HAL_SPI_MspInit+0xb8>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120a:	4a18      	ldr	r2, [pc, #96]	@ (800126c <HAL_SPI_MspInit+0xb8>)
 800120c:	f043 0302 	orr.w	r3, r3, #2
 8001210:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001212:	4b16      	ldr	r3, [pc, #88]	@ (800126c <HAL_SPI_MspInit+0xb8>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001216:	f003 0302 	and.w	r3, r3, #2
 800121a:	60bb      	str	r3, [r7, #8]
 800121c:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800121e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001222:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001224:	2302      	movs	r3, #2
 8001226:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122c:	2303      	movs	r3, #3
 800122e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001230:	2306      	movs	r3, #6
 8001232:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001234:	f107 0314 	add.w	r3, r7, #20
 8001238:	4619      	mov	r1, r3
 800123a:	480d      	ldr	r0, [pc, #52]	@ (8001270 <HAL_SPI_MspInit+0xbc>)
 800123c:	f000 fdb0 	bl	8001da0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001240:	2320      	movs	r3, #32
 8001242:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001244:	2302      	movs	r3, #2
 8001246:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800124c:	2303      	movs	r3, #3
 800124e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001250:	2306      	movs	r3, #6
 8001252:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	4619      	mov	r1, r3
 800125a:	4806      	ldr	r0, [pc, #24]	@ (8001274 <HAL_SPI_MspInit+0xc0>)
 800125c:	f000 fda0 	bl	8001da0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001260:	bf00      	nop
 8001262:	3728      	adds	r7, #40	@ 0x28
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40003c00 	.word	0x40003c00
 800126c:	40021000 	.word	0x40021000
 8001270:	48000800 	.word	0x48000800
 8001274:	48000400 	.word	0x48000400

08001278 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800127e:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <HAL_MspInit+0x4c>)
 8001280:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001282:	4a10      	ldr	r2, [pc, #64]	@ (80012c4 <HAL_MspInit+0x4c>)
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	6613      	str	r3, [r2, #96]	@ 0x60
 800128a:	4b0e      	ldr	r3, [pc, #56]	@ (80012c4 <HAL_MspInit+0x4c>)
 800128c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800128e:	f003 0301 	and.w	r3, r3, #1
 8001292:	607b      	str	r3, [r7, #4]
 8001294:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001296:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <HAL_MspInit+0x4c>)
 8001298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800129a:	4a0a      	ldr	r2, [pc, #40]	@ (80012c4 <HAL_MspInit+0x4c>)
 800129c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80012a2:	4b08      	ldr	r3, [pc, #32]	@ (80012c4 <HAL_MspInit+0x4c>)
 80012a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012aa:	603b      	str	r3, [r7, #0]
 80012ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	210f      	movs	r1, #15
 80012b2:	f06f 0001 	mvn.w	r0, #1
 80012b6:	f000 fb63 	bl	8001980 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ba:	bf00      	nop
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40021000 	.word	0x40021000

080012c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08e      	sub	sp, #56	@ 0x38
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80012d0:	2300      	movs	r3, #0
 80012d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80012d6:	4b34      	ldr	r3, [pc, #208]	@ (80013a8 <HAL_InitTick+0xe0>)
 80012d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012da:	4a33      	ldr	r2, [pc, #204]	@ (80013a8 <HAL_InitTick+0xe0>)
 80012dc:	f043 0320 	orr.w	r3, r3, #32
 80012e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80012e2:	4b31      	ldr	r3, [pc, #196]	@ (80013a8 <HAL_InitTick+0xe0>)
 80012e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012e6:	f003 0320 	and.w	r3, r3, #32
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012ee:	f107 0210 	add.w	r2, r7, #16
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4611      	mov	r1, r2
 80012f8:	4618      	mov	r0, r3
 80012fa:	f002 faff 	bl	80038fc <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80012fe:	6a3b      	ldr	r3, [r7, #32]
 8001300:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001304:	2b00      	cmp	r3, #0
 8001306:	d103      	bne.n	8001310 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001308:	f002 facc 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 800130c:	6378      	str	r0, [r7, #52]	@ 0x34
 800130e:	e004      	b.n	800131a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001310:	f002 fac8 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 8001314:	4603      	mov	r3, r0
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800131a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800131c:	4a23      	ldr	r2, [pc, #140]	@ (80013ac <HAL_InitTick+0xe4>)
 800131e:	fba2 2303 	umull	r2, r3, r2, r3
 8001322:	0c9b      	lsrs	r3, r3, #18
 8001324:	3b01      	subs	r3, #1
 8001326:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001328:	4b21      	ldr	r3, [pc, #132]	@ (80013b0 <HAL_InitTick+0xe8>)
 800132a:	4a22      	ldr	r2, [pc, #136]	@ (80013b4 <HAL_InitTick+0xec>)
 800132c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 800132e:	4b20      	ldr	r3, [pc, #128]	@ (80013b0 <HAL_InitTick+0xe8>)
 8001330:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001334:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001336:	4a1e      	ldr	r2, [pc, #120]	@ (80013b0 <HAL_InitTick+0xe8>)
 8001338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800133a:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 800133c:	4b1c      	ldr	r3, [pc, #112]	@ (80013b0 <HAL_InitTick+0xe8>)
 800133e:	2200      	movs	r2, #0
 8001340:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001342:	4b1b      	ldr	r3, [pc, #108]	@ (80013b0 <HAL_InitTick+0xe8>)
 8001344:	2200      	movs	r2, #0
 8001346:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001348:	4b19      	ldr	r3, [pc, #100]	@ (80013b0 <HAL_InitTick+0xe8>)
 800134a:	2200      	movs	r2, #0
 800134c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 800134e:	4818      	ldr	r0, [pc, #96]	@ (80013b0 <HAL_InitTick+0xe8>)
 8001350:	f005 f970 	bl	8006634 <HAL_TIM_Base_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800135a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800135e:	2b00      	cmp	r3, #0
 8001360:	d11b      	bne.n	800139a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001362:	4813      	ldr	r0, [pc, #76]	@ (80013b0 <HAL_InitTick+0xe8>)
 8001364:	f005 f9c8 	bl	80066f8 <HAL_TIM_Base_Start_IT>
 8001368:	4603      	mov	r3, r0
 800136a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800136e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001372:	2b00      	cmp	r3, #0
 8001374:	d111      	bne.n	800139a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001376:	2037      	movs	r0, #55	@ 0x37
 8001378:	f000 fb1e 	bl	80019b8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2b0f      	cmp	r3, #15
 8001380:	d808      	bhi.n	8001394 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001382:	2200      	movs	r2, #0
 8001384:	6879      	ldr	r1, [r7, #4]
 8001386:	2037      	movs	r0, #55	@ 0x37
 8001388:	f000 fafa 	bl	8001980 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800138c:	4a0a      	ldr	r2, [pc, #40]	@ (80013b8 <HAL_InitTick+0xf0>)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6013      	str	r3, [r2, #0]
 8001392:	e002      	b.n	800139a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800139a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3738      	adds	r7, #56	@ 0x38
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40021000 	.word	0x40021000
 80013ac:	431bde83 	.word	0x431bde83
 80013b0:	200005f4 	.word	0x200005f4
 80013b4:	40001400 	.word	0x40001400
 80013b8:	20000004 	.word	0x20000004

080013bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013c0:	bf00      	nop
 80013c2:	e7fd      	b.n	80013c0 <NMI_Handler+0x4>

080013c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013c8:	bf00      	nop
 80013ca:	e7fd      	b.n	80013c8 <HardFault_Handler+0x4>

080013cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013d0:	bf00      	nop
 80013d2:	e7fd      	b.n	80013d0 <MemManage_Handler+0x4>

080013d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013d8:	bf00      	nop
 80013da:	e7fd      	b.n	80013d8 <BusFault_Handler+0x4>

080013dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013e0:	bf00      	nop
 80013e2:	e7fd      	b.n	80013e0 <UsageFault_Handler+0x4>

080013e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
	...

080013f4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 80013f8:	4802      	ldr	r0, [pc, #8]	@ (8001404 <DMA1_Channel6_IRQHandler+0x10>)
 80013fa:	f000 fc22 	bl	8001c42 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	200004fc 	.word	0x200004fc

08001408 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 800140c:	4802      	ldr	r0, [pc, #8]	@ (8001418 <DMA1_Channel7_IRQHandler+0x10>)
 800140e:	f000 fc18 	bl	8001c42 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000544 	.word	0x20000544

0800141c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001420:	4802      	ldr	r0, [pc, #8]	@ (800142c <USART2_IRQHandler+0x10>)
 8001422:	f005 fca5 	bl	8006d70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	20000644 	.word	0x20000644

08001430 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001434:	4802      	ldr	r0, [pc, #8]	@ (8001440 <TIM7_IRQHandler+0x10>)
 8001436:	f005 f9cf 	bl	80067d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	200005f4 	.word	0x200005f4

08001444 <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 8001448:	4803      	ldr	r0, [pc, #12]	@ (8001458 <SAI2_IRQHandler+0x14>)
 800144a:	f004 f803 	bl	8005454 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 800144e:	4803      	ldr	r0, [pc, #12]	@ (800145c <SAI2_IRQHandler+0x18>)
 8001450:	f004 f800 	bl	8005454 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	200003f4 	.word	0x200003f4
 800145c:	20000478 	.word	0x20000478

08001460 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800146c:	2300      	movs	r3, #0
 800146e:	617b      	str	r3, [r7, #20]
 8001470:	e00a      	b.n	8001488 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001472:	f3af 8000 	nop.w
 8001476:	4601      	mov	r1, r0
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	1c5a      	adds	r2, r3, #1
 800147c:	60ba      	str	r2, [r7, #8]
 800147e:	b2ca      	uxtb	r2, r1
 8001480:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	3301      	adds	r3, #1
 8001486:	617b      	str	r3, [r7, #20]
 8001488:	697a      	ldr	r2, [r7, #20]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	429a      	cmp	r2, r3
 800148e:	dbf0      	blt.n	8001472 <_read+0x12>
  }

  return len;
 8001490:	687b      	ldr	r3, [r7, #4]
}
 8001492:	4618      	mov	r0, r3
 8001494:	3718      	adds	r7, #24
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}

0800149a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800149a:	b580      	push	{r7, lr}
 800149c:	b086      	sub	sp, #24
 800149e:	af00      	add	r7, sp, #0
 80014a0:	60f8      	str	r0, [r7, #12]
 80014a2:	60b9      	str	r1, [r7, #8]
 80014a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a6:	2300      	movs	r3, #0
 80014a8:	617b      	str	r3, [r7, #20]
 80014aa:	e009      	b.n	80014c0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	1c5a      	adds	r2, r3, #1
 80014b0:	60ba      	str	r2, [r7, #8]
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff fbf9 	bl	8000cac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	3301      	adds	r3, #1
 80014be:	617b      	str	r3, [r7, #20]
 80014c0:	697a      	ldr	r2, [r7, #20]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	dbf1      	blt.n	80014ac <_write+0x12>
  }
  return len;
 80014c8:	687b      	ldr	r3, [r7, #4]
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3718      	adds	r7, #24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <_close>:

int _close(int file)
{
 80014d2:	b480      	push	{r7}
 80014d4:	b083      	sub	sp, #12
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014de:	4618      	mov	r0, r3
 80014e0:	370c      	adds	r7, #12
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr

080014ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014ea:	b480      	push	{r7}
 80014ec:	b083      	sub	sp, #12
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
 80014f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014fa:	605a      	str	r2, [r3, #4]
  return 0;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr

0800150a <_isatty>:

int _isatty(int file)
{
 800150a:	b480      	push	{r7}
 800150c:	b083      	sub	sp, #12
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001512:	2301      	movs	r3, #1
}
 8001514:	4618      	mov	r0, r3
 8001516:	370c      	adds	r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr

08001520 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	60b9      	str	r1, [r7, #8]
 800152a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800152c:	2300      	movs	r3, #0
}
 800152e:	4618      	mov	r0, r3
 8001530:	3714      	adds	r7, #20
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
	...

0800153c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001544:	4a14      	ldr	r2, [pc, #80]	@ (8001598 <_sbrk+0x5c>)
 8001546:	4b15      	ldr	r3, [pc, #84]	@ (800159c <_sbrk+0x60>)
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001550:	4b13      	ldr	r3, [pc, #76]	@ (80015a0 <_sbrk+0x64>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d102      	bne.n	800155e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001558:	4b11      	ldr	r3, [pc, #68]	@ (80015a0 <_sbrk+0x64>)
 800155a:	4a12      	ldr	r2, [pc, #72]	@ (80015a4 <_sbrk+0x68>)
 800155c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800155e:	4b10      	ldr	r3, [pc, #64]	@ (80015a0 <_sbrk+0x64>)
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4413      	add	r3, r2
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	429a      	cmp	r2, r3
 800156a:	d207      	bcs.n	800157c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800156c:	f008 f980 	bl	8009870 <__errno>
 8001570:	4603      	mov	r3, r0
 8001572:	220c      	movs	r2, #12
 8001574:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001576:	f04f 33ff 	mov.w	r3, #4294967295
 800157a:	e009      	b.n	8001590 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800157c:	4b08      	ldr	r3, [pc, #32]	@ (80015a0 <_sbrk+0x64>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001582:	4b07      	ldr	r3, [pc, #28]	@ (80015a0 <_sbrk+0x64>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4413      	add	r3, r2
 800158a:	4a05      	ldr	r2, [pc, #20]	@ (80015a0 <_sbrk+0x64>)
 800158c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800158e:	68fb      	ldr	r3, [r7, #12]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3718      	adds	r7, #24
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20018000 	.word	0x20018000
 800159c:	00000400 	.word	0x00000400
 80015a0:	20000640 	.word	0x20000640
 80015a4:	20001528 	.word	0x20001528

080015a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80015ac:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <SystemInit+0x20>)
 80015ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015b2:	4a05      	ldr	r2, [pc, #20]	@ (80015c8 <SystemInit+0x20>)
 80015b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015d0:	4b14      	ldr	r3, [pc, #80]	@ (8001624 <MX_USART2_UART_Init+0x58>)
 80015d2:	4a15      	ldr	r2, [pc, #84]	@ (8001628 <MX_USART2_UART_Init+0x5c>)
 80015d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015d6:	4b13      	ldr	r3, [pc, #76]	@ (8001624 <MX_USART2_UART_Init+0x58>)
 80015d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015de:	4b11      	ldr	r3, [pc, #68]	@ (8001624 <MX_USART2_UART_Init+0x58>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001624 <MX_USART2_UART_Init+0x58>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001624 <MX_USART2_UART_Init+0x58>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001624 <MX_USART2_UART_Init+0x58>)
 80015f2:	220c      	movs	r2, #12
 80015f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001624 <MX_USART2_UART_Init+0x58>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015fc:	4b09      	ldr	r3, [pc, #36]	@ (8001624 <MX_USART2_UART_Init+0x58>)
 80015fe:	2200      	movs	r2, #0
 8001600:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001602:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <MX_USART2_UART_Init+0x58>)
 8001604:	2200      	movs	r2, #0
 8001606:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001608:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <MX_USART2_UART_Init+0x58>)
 800160a:	2200      	movs	r2, #0
 800160c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800160e:	4805      	ldr	r0, [pc, #20]	@ (8001624 <MX_USART2_UART_Init+0x58>)
 8001610:	f005 fad6 	bl	8006bc0 <HAL_UART_Init>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800161a:	f7ff fc43 	bl	8000ea4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	20000644 	.word	0x20000644
 8001628:	40004400 	.word	0x40004400

0800162c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b0ac      	sub	sp, #176	@ 0xb0
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001634:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]
 8001640:	60da      	str	r2, [r3, #12]
 8001642:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001644:	f107 0314 	add.w	r3, r7, #20
 8001648:	2288      	movs	r2, #136	@ 0x88
 800164a:	2100      	movs	r1, #0
 800164c:	4618      	mov	r0, r3
 800164e:	f008 f863 	bl	8009718 <memset>
  if(uartHandle->Instance==USART2)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a25      	ldr	r2, [pc, #148]	@ (80016ec <HAL_UART_MspInit+0xc0>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d143      	bne.n	80016e4 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800165c:	2302      	movs	r3, #2
 800165e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001660:	2300      	movs	r3, #0
 8001662:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	4618      	mov	r0, r3
 800166a:	f002 f9d9 	bl	8003a20 <HAL_RCCEx_PeriphCLKConfig>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001674:	f7ff fc16 	bl	8000ea4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001678:	4b1d      	ldr	r3, [pc, #116]	@ (80016f0 <HAL_UART_MspInit+0xc4>)
 800167a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800167c:	4a1c      	ldr	r2, [pc, #112]	@ (80016f0 <HAL_UART_MspInit+0xc4>)
 800167e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001682:	6593      	str	r3, [r2, #88]	@ 0x58
 8001684:	4b1a      	ldr	r3, [pc, #104]	@ (80016f0 <HAL_UART_MspInit+0xc4>)
 8001686:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800168c:	613b      	str	r3, [r7, #16]
 800168e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001690:	4b17      	ldr	r3, [pc, #92]	@ (80016f0 <HAL_UART_MspInit+0xc4>)
 8001692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001694:	4a16      	ldr	r2, [pc, #88]	@ (80016f0 <HAL_UART_MspInit+0xc4>)
 8001696:	f043 0301 	orr.w	r3, r3, #1
 800169a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800169c:	4b14      	ldr	r3, [pc, #80]	@ (80016f0 <HAL_UART_MspInit+0xc4>)
 800169e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a0:	f003 0301 	and.w	r3, r3, #1
 80016a4:	60fb      	str	r3, [r7, #12]
 80016a6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016a8:	230c      	movs	r3, #12
 80016aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ae:	2302      	movs	r3, #2
 80016b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ba:	2303      	movs	r3, #3
 80016bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016c0:	2307      	movs	r3, #7
 80016c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016ca:	4619      	mov	r1, r3
 80016cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016d0:	f000 fb66 	bl	8001da0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80016d4:	2200      	movs	r2, #0
 80016d6:	2105      	movs	r1, #5
 80016d8:	2026      	movs	r0, #38	@ 0x26
 80016da:	f000 f951 	bl	8001980 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80016de:	2026      	movs	r0, #38	@ 0x26
 80016e0:	f000 f96a 	bl	80019b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80016e4:	bf00      	nop
 80016e6:	37b0      	adds	r7, #176	@ 0xb0
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40004400 	.word	0x40004400
 80016f0:	40021000 	.word	0x40021000

080016f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80016f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800172c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016f8:	f7ff ff56 	bl	80015a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016fc:	480c      	ldr	r0, [pc, #48]	@ (8001730 <LoopForever+0x6>)
  ldr r1, =_edata
 80016fe:	490d      	ldr	r1, [pc, #52]	@ (8001734 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001700:	4a0d      	ldr	r2, [pc, #52]	@ (8001738 <LoopForever+0xe>)
  movs r3, #0
 8001702:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001704:	e002      	b.n	800170c <LoopCopyDataInit>

08001706 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001706:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001708:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800170a:	3304      	adds	r3, #4

0800170c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800170c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800170e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001710:	d3f9      	bcc.n	8001706 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001712:	4a0a      	ldr	r2, [pc, #40]	@ (800173c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001714:	4c0a      	ldr	r4, [pc, #40]	@ (8001740 <LoopForever+0x16>)
  movs r3, #0
 8001716:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001718:	e001      	b.n	800171e <LoopFillZerobss>

0800171a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800171a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800171c:	3204      	adds	r2, #4

0800171e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800171e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001720:	d3fb      	bcc.n	800171a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001722:	f008 f8ab 	bl	800987c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001726:	f7ff faf5 	bl	8000d14 <main>

0800172a <LoopForever>:

LoopForever:
    b LoopForever
 800172a:	e7fe      	b.n	800172a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800172c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001730:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001734:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001738:	0800a4b0 	.word	0x0800a4b0
  ldr r2, =_sbss
 800173c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001740:	20001528 	.word	0x20001528

08001744 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001744:	e7fe      	b.n	8001744 <ADC1_2_IRQHandler>
	...

08001748 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800174e:	2300      	movs	r3, #0
 8001750:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001752:	4b0c      	ldr	r3, [pc, #48]	@ (8001784 <HAL_Init+0x3c>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a0b      	ldr	r2, [pc, #44]	@ (8001784 <HAL_Init+0x3c>)
 8001758:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800175c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800175e:	2003      	movs	r0, #3
 8001760:	f000 f903 	bl	800196a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001764:	200f      	movs	r0, #15
 8001766:	f7ff fdaf 	bl	80012c8 <HAL_InitTick>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d002      	beq.n	8001776 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	71fb      	strb	r3, [r7, #7]
 8001774:	e001      	b.n	800177a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001776:	f7ff fd7f 	bl	8001278 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800177a:	79fb      	ldrb	r3, [r7, #7]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3708      	adds	r7, #8
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	40022000 	.word	0x40022000

08001788 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800178c:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <HAL_IncTick+0x20>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	461a      	mov	r2, r3
 8001792:	4b06      	ldr	r3, [pc, #24]	@ (80017ac <HAL_IncTick+0x24>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4413      	add	r3, r2
 8001798:	4a04      	ldr	r2, [pc, #16]	@ (80017ac <HAL_IncTick+0x24>)
 800179a:	6013      	str	r3, [r2, #0]
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	20000008 	.word	0x20000008
 80017ac:	200006cc 	.word	0x200006cc

080017b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  return uwTick;
 80017b4:	4b03      	ldr	r3, [pc, #12]	@ (80017c4 <HAL_GetTick+0x14>)
 80017b6:	681b      	ldr	r3, [r3, #0]
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	200006cc 	.word	0x200006cc

080017c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017d0:	f7ff ffee 	bl	80017b0 <HAL_GetTick>
 80017d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017e0:	d005      	beq.n	80017ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80017e2:	4b0a      	ldr	r3, [pc, #40]	@ (800180c <HAL_Delay+0x44>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	461a      	mov	r2, r3
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	4413      	add	r3, r2
 80017ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017ee:	bf00      	nop
 80017f0:	f7ff ffde 	bl	80017b0 <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	68fa      	ldr	r2, [r7, #12]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d8f7      	bhi.n	80017f0 <HAL_Delay+0x28>
  {
  }
}
 8001800:	bf00      	nop
 8001802:	bf00      	nop
 8001804:	3710      	adds	r7, #16
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	20000008 	.word	0x20000008

08001810 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001810:	b480      	push	{r7}
 8001812:	b085      	sub	sp, #20
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f003 0307 	and.w	r3, r3, #7
 800181e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001820:	4b0c      	ldr	r3, [pc, #48]	@ (8001854 <__NVIC_SetPriorityGrouping+0x44>)
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001826:	68ba      	ldr	r2, [r7, #8]
 8001828:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800182c:	4013      	ands	r3, r2
 800182e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001838:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800183c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001840:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001842:	4a04      	ldr	r2, [pc, #16]	@ (8001854 <__NVIC_SetPriorityGrouping+0x44>)
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	60d3      	str	r3, [r2, #12]
}
 8001848:	bf00      	nop
 800184a:	3714      	adds	r7, #20
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr
 8001854:	e000ed00 	.word	0xe000ed00

08001858 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800185c:	4b04      	ldr	r3, [pc, #16]	@ (8001870 <__NVIC_GetPriorityGrouping+0x18>)
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	0a1b      	lsrs	r3, r3, #8
 8001862:	f003 0307 	and.w	r3, r3, #7
}
 8001866:	4618      	mov	r0, r3
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr
 8001870:	e000ed00 	.word	0xe000ed00

08001874 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800187e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001882:	2b00      	cmp	r3, #0
 8001884:	db0b      	blt.n	800189e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	f003 021f 	and.w	r2, r3, #31
 800188c:	4907      	ldr	r1, [pc, #28]	@ (80018ac <__NVIC_EnableIRQ+0x38>)
 800188e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001892:	095b      	lsrs	r3, r3, #5
 8001894:	2001      	movs	r0, #1
 8001896:	fa00 f202 	lsl.w	r2, r0, r2
 800189a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800189e:	bf00      	nop
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	e000e100 	.word	0xe000e100

080018b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	6039      	str	r1, [r7, #0]
 80018ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	db0a      	blt.n	80018da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	490c      	ldr	r1, [pc, #48]	@ (80018fc <__NVIC_SetPriority+0x4c>)
 80018ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ce:	0112      	lsls	r2, r2, #4
 80018d0:	b2d2      	uxtb	r2, r2
 80018d2:	440b      	add	r3, r1
 80018d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018d8:	e00a      	b.n	80018f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	b2da      	uxtb	r2, r3
 80018de:	4908      	ldr	r1, [pc, #32]	@ (8001900 <__NVIC_SetPriority+0x50>)
 80018e0:	79fb      	ldrb	r3, [r7, #7]
 80018e2:	f003 030f 	and.w	r3, r3, #15
 80018e6:	3b04      	subs	r3, #4
 80018e8:	0112      	lsls	r2, r2, #4
 80018ea:	b2d2      	uxtb	r2, r2
 80018ec:	440b      	add	r3, r1
 80018ee:	761a      	strb	r2, [r3, #24]
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	e000e100 	.word	0xe000e100
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001904:	b480      	push	{r7}
 8001906:	b089      	sub	sp, #36	@ 0x24
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	f1c3 0307 	rsb	r3, r3, #7
 800191e:	2b04      	cmp	r3, #4
 8001920:	bf28      	it	cs
 8001922:	2304      	movcs	r3, #4
 8001924:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	3304      	adds	r3, #4
 800192a:	2b06      	cmp	r3, #6
 800192c:	d902      	bls.n	8001934 <NVIC_EncodePriority+0x30>
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	3b03      	subs	r3, #3
 8001932:	e000      	b.n	8001936 <NVIC_EncodePriority+0x32>
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001938:	f04f 32ff 	mov.w	r2, #4294967295
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	fa02 f303 	lsl.w	r3, r2, r3
 8001942:	43da      	mvns	r2, r3
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	401a      	ands	r2, r3
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800194c:	f04f 31ff 	mov.w	r1, #4294967295
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	fa01 f303 	lsl.w	r3, r1, r3
 8001956:	43d9      	mvns	r1, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800195c:	4313      	orrs	r3, r2
         );
}
 800195e:	4618      	mov	r0, r3
 8001960:	3724      	adds	r7, #36	@ 0x24
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr

0800196a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b082      	sub	sp, #8
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7ff ff4c 	bl	8001810 <__NVIC_SetPriorityGrouping>
}
 8001978:	bf00      	nop
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
 800198c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800198e:	2300      	movs	r3, #0
 8001990:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001992:	f7ff ff61 	bl	8001858 <__NVIC_GetPriorityGrouping>
 8001996:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	68b9      	ldr	r1, [r7, #8]
 800199c:	6978      	ldr	r0, [r7, #20]
 800199e:	f7ff ffb1 	bl	8001904 <NVIC_EncodePriority>
 80019a2:	4602      	mov	r2, r0
 80019a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019a8:	4611      	mov	r1, r2
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff ff80 	bl	80018b0 <__NVIC_SetPriority>
}
 80019b0:	bf00      	nop
 80019b2:	3718      	adds	r7, #24
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff ff54 	bl	8001874 <__NVIC_EnableIRQ>
}
 80019cc:	bf00      	nop
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d101      	bne.n	80019e6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e098      	b.n	8001b18 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	461a      	mov	r2, r3
 80019ec:	4b4d      	ldr	r3, [pc, #308]	@ (8001b24 <HAL_DMA_Init+0x150>)
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d80f      	bhi.n	8001a12 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	461a      	mov	r2, r3
 80019f8:	4b4b      	ldr	r3, [pc, #300]	@ (8001b28 <HAL_DMA_Init+0x154>)
 80019fa:	4413      	add	r3, r2
 80019fc:	4a4b      	ldr	r2, [pc, #300]	@ (8001b2c <HAL_DMA_Init+0x158>)
 80019fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001a02:	091b      	lsrs	r3, r3, #4
 8001a04:	009a      	lsls	r2, r3, #2
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a48      	ldr	r2, [pc, #288]	@ (8001b30 <HAL_DMA_Init+0x15c>)
 8001a0e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a10:	e00e      	b.n	8001a30 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	461a      	mov	r2, r3
 8001a18:	4b46      	ldr	r3, [pc, #280]	@ (8001b34 <HAL_DMA_Init+0x160>)
 8001a1a:	4413      	add	r3, r2
 8001a1c:	4a43      	ldr	r2, [pc, #268]	@ (8001b2c <HAL_DMA_Init+0x158>)
 8001a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a22:	091b      	lsrs	r3, r3, #4
 8001a24:	009a      	lsls	r2, r3, #2
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a42      	ldr	r2, [pc, #264]	@ (8001b38 <HAL_DMA_Init+0x164>)
 8001a2e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2202      	movs	r2, #2
 8001a34:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001a46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a4a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001a54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	691b      	ldr	r3, [r3, #16]
 8001a5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	699b      	ldr	r3, [r3, #24]
 8001a66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6a1b      	ldr	r3, [r3, #32]
 8001a72:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001a74:	68fa      	ldr	r2, [r7, #12]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001a8a:	d039      	beq.n	8001b00 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a90:	4a27      	ldr	r2, [pc, #156]	@ (8001b30 <HAL_DMA_Init+0x15c>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d11a      	bne.n	8001acc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001a96:	4b29      	ldr	r3, [pc, #164]	@ (8001b3c <HAL_DMA_Init+0x168>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a9e:	f003 031c 	and.w	r3, r3, #28
 8001aa2:	210f      	movs	r1, #15
 8001aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa8:	43db      	mvns	r3, r3
 8001aaa:	4924      	ldr	r1, [pc, #144]	@ (8001b3c <HAL_DMA_Init+0x168>)
 8001aac:	4013      	ands	r3, r2
 8001aae:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001ab0:	4b22      	ldr	r3, [pc, #136]	@ (8001b3c <HAL_DMA_Init+0x168>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6859      	ldr	r1, [r3, #4]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001abc:	f003 031c 	and.w	r3, r3, #28
 8001ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac4:	491d      	ldr	r1, [pc, #116]	@ (8001b3c <HAL_DMA_Init+0x168>)
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	600b      	str	r3, [r1, #0]
 8001aca:	e019      	b.n	8001b00 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001acc:	4b1c      	ldr	r3, [pc, #112]	@ (8001b40 <HAL_DMA_Init+0x16c>)
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ad4:	f003 031c 	and.w	r3, r3, #28
 8001ad8:	210f      	movs	r1, #15
 8001ada:	fa01 f303 	lsl.w	r3, r1, r3
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	4917      	ldr	r1, [pc, #92]	@ (8001b40 <HAL_DMA_Init+0x16c>)
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001ae6:	4b16      	ldr	r3, [pc, #88]	@ (8001b40 <HAL_DMA_Init+0x16c>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6859      	ldr	r1, [r3, #4]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001af2:	f003 031c 	and.w	r3, r3, #28
 8001af6:	fa01 f303 	lsl.w	r3, r1, r3
 8001afa:	4911      	ldr	r1, [pc, #68]	@ (8001b40 <HAL_DMA_Init+0x16c>)
 8001afc:	4313      	orrs	r3, r2
 8001afe:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2200      	movs	r2, #0
 8001b04:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2201      	movs	r2, #1
 8001b0a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2200      	movs	r2, #0
 8001b12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001b16:	2300      	movs	r3, #0
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3714      	adds	r7, #20
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	40020407 	.word	0x40020407
 8001b28:	bffdfff8 	.word	0xbffdfff8
 8001b2c:	cccccccd 	.word	0xcccccccd
 8001b30:	40020000 	.word	0x40020000
 8001b34:	bffdfbf8 	.word	0xbffdfbf8
 8001b38:	40020400 	.word	0x40020400
 8001b3c:	400200a8 	.word	0x400200a8
 8001b40:	400204a8 	.word	0x400204a8

08001b44 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b085      	sub	sp, #20
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d008      	beq.n	8001b6e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2204      	movs	r2, #4
 8001b60:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2200      	movs	r2, #0
 8001b66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e022      	b.n	8001bb4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f022 020e 	bic.w	r2, r2, #14
 8001b7c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f022 0201 	bic.w	r2, r2, #1
 8001b8c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b92:	f003 021c 	and.w	r2, r3, #28
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9a:	2101      	movs	r1, #1
 8001b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8001ba0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001bb2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3714      	adds	r7, #20
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d005      	beq.n	8001be4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2204      	movs	r2, #4
 8001bdc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	73fb      	strb	r3, [r7, #15]
 8001be2:	e029      	b.n	8001c38 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f022 020e 	bic.w	r2, r2, #14
 8001bf2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f022 0201 	bic.w	r2, r2, #1
 8001c02:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c08:	f003 021c 	and.w	r2, r3, #28
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c10:	2101      	movs	r1, #1
 8001c12:	fa01 f202 	lsl.w	r2, r1, r2
 8001c16:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d003      	beq.n	8001c38 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	4798      	blx	r3
    }
  }
  return status;
 8001c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c42:	b580      	push	{r7, lr}
 8001c44:	b084      	sub	sp, #16
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c5e:	f003 031c 	and.w	r3, r3, #28
 8001c62:	2204      	movs	r2, #4
 8001c64:	409a      	lsls	r2, r3
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d026      	beq.n	8001cbc <HAL_DMA_IRQHandler+0x7a>
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	f003 0304 	and.w	r3, r3, #4
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d021      	beq.n	8001cbc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0320 	and.w	r3, r3, #32
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d107      	bne.n	8001c96 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f022 0204 	bic.w	r2, r2, #4
 8001c94:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c9a:	f003 021c 	and.w	r2, r3, #28
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca2:	2104      	movs	r1, #4
 8001ca4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ca8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d071      	beq.n	8001d96 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001cba:	e06c      	b.n	8001d96 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc0:	f003 031c 	and.w	r3, r3, #28
 8001cc4:	2202      	movs	r2, #2
 8001cc6:	409a      	lsls	r2, r3
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d02e      	beq.n	8001d2e <HAL_DMA_IRQHandler+0xec>
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d029      	beq.n	8001d2e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f003 0320 	and.w	r3, r3, #32
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d10b      	bne.n	8001d00 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f022 020a 	bic.w	r2, r2, #10
 8001cf6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d04:	f003 021c 	and.w	r2, r3, #28
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0c:	2102      	movs	r1, #2
 8001d0e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d12:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d038      	beq.n	8001d96 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001d2c:	e033      	b.n	8001d96 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d32:	f003 031c 	and.w	r3, r3, #28
 8001d36:	2208      	movs	r2, #8
 8001d38:	409a      	lsls	r2, r3
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d02a      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x156>
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	f003 0308 	and.w	r3, r3, #8
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d025      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f022 020e 	bic.w	r2, r2, #14
 8001d5a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d60:	f003 021c 	and.w	r2, r3, #28
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d68:	2101      	movs	r1, #1
 8001d6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d6e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2201      	movs	r2, #1
 8001d7a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d004      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001d96:	bf00      	nop
 8001d98:	bf00      	nop
}
 8001d9a:	3710      	adds	r7, #16
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b087      	sub	sp, #28
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001daa:	2300      	movs	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dae:	e17f      	b.n	80020b0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	2101      	movs	r1, #1
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	fa01 f303 	lsl.w	r3, r1, r3
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	f000 8171 	beq.w	80020aa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f003 0303 	and.w	r3, r3, #3
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d005      	beq.n	8001de0 <HAL_GPIO_Init+0x40>
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f003 0303 	and.w	r3, r3, #3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d130      	bne.n	8001e42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	2203      	movs	r2, #3
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	43db      	mvns	r3, r3
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	4013      	ands	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	68da      	ldr	r2, [r3, #12]
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e16:	2201      	movs	r2, #1
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	4013      	ands	r3, r2
 8001e24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	091b      	lsrs	r3, r3, #4
 8001e2c:	f003 0201 	and.w	r2, r3, #1
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	693a      	ldr	r2, [r7, #16]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f003 0303 	and.w	r3, r3, #3
 8001e4a:	2b03      	cmp	r3, #3
 8001e4c:	d118      	bne.n	8001e80 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001e54:	2201      	movs	r2, #1
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	4013      	ands	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	08db      	lsrs	r3, r3, #3
 8001e6a:	f003 0201 	and.w	r2, r3, #1
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	693a      	ldr	r2, [r7, #16]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f003 0303 	and.w	r3, r3, #3
 8001e88:	2b03      	cmp	r3, #3
 8001e8a:	d017      	beq.n	8001ebc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	2203      	movs	r2, #3
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	43db      	mvns	r3, r3
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	689a      	ldr	r2, [r3, #8]
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	693a      	ldr	r2, [r7, #16]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f003 0303 	and.w	r3, r3, #3
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d123      	bne.n	8001f10 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	08da      	lsrs	r2, r3, #3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	3208      	adds	r2, #8
 8001ed0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	f003 0307 	and.w	r3, r3, #7
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	220f      	movs	r2, #15
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	4013      	ands	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	691a      	ldr	r2, [r3, #16]
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	f003 0307 	and.w	r3, r3, #7
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8001efc:	693a      	ldr	r2, [r7, #16]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	08da      	lsrs	r2, r3, #3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	3208      	adds	r2, #8
 8001f0a:	6939      	ldr	r1, [r7, #16]
 8001f0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	2203      	movs	r2, #3
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	43db      	mvns	r3, r3
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	4013      	ands	r3, r2
 8001f26:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f003 0203 	and.w	r2, r3, #3
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	fa02 f303 	lsl.w	r3, r2, r3
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	693a      	ldr	r2, [r7, #16]
 8001f42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	f000 80ac 	beq.w	80020aa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f52:	4b5f      	ldr	r3, [pc, #380]	@ (80020d0 <HAL_GPIO_Init+0x330>)
 8001f54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f56:	4a5e      	ldr	r2, [pc, #376]	@ (80020d0 <HAL_GPIO_Init+0x330>)
 8001f58:	f043 0301 	orr.w	r3, r3, #1
 8001f5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f5e:	4b5c      	ldr	r3, [pc, #368]	@ (80020d0 <HAL_GPIO_Init+0x330>)
 8001f60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	60bb      	str	r3, [r7, #8]
 8001f68:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f6a:	4a5a      	ldr	r2, [pc, #360]	@ (80020d4 <HAL_GPIO_Init+0x334>)
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	089b      	lsrs	r3, r3, #2
 8001f70:	3302      	adds	r3, #2
 8001f72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f76:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	f003 0303 	and.w	r3, r3, #3
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	220f      	movs	r2, #15
 8001f82:	fa02 f303 	lsl.w	r3, r2, r3
 8001f86:	43db      	mvns	r3, r3
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001f94:	d025      	beq.n	8001fe2 <HAL_GPIO_Init+0x242>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a4f      	ldr	r2, [pc, #316]	@ (80020d8 <HAL_GPIO_Init+0x338>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d01f      	beq.n	8001fde <HAL_GPIO_Init+0x23e>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a4e      	ldr	r2, [pc, #312]	@ (80020dc <HAL_GPIO_Init+0x33c>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d019      	beq.n	8001fda <HAL_GPIO_Init+0x23a>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a4d      	ldr	r2, [pc, #308]	@ (80020e0 <HAL_GPIO_Init+0x340>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d013      	beq.n	8001fd6 <HAL_GPIO_Init+0x236>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a4c      	ldr	r2, [pc, #304]	@ (80020e4 <HAL_GPIO_Init+0x344>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d00d      	beq.n	8001fd2 <HAL_GPIO_Init+0x232>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a4b      	ldr	r2, [pc, #300]	@ (80020e8 <HAL_GPIO_Init+0x348>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d007      	beq.n	8001fce <HAL_GPIO_Init+0x22e>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a4a      	ldr	r2, [pc, #296]	@ (80020ec <HAL_GPIO_Init+0x34c>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d101      	bne.n	8001fca <HAL_GPIO_Init+0x22a>
 8001fc6:	2306      	movs	r3, #6
 8001fc8:	e00c      	b.n	8001fe4 <HAL_GPIO_Init+0x244>
 8001fca:	2307      	movs	r3, #7
 8001fcc:	e00a      	b.n	8001fe4 <HAL_GPIO_Init+0x244>
 8001fce:	2305      	movs	r3, #5
 8001fd0:	e008      	b.n	8001fe4 <HAL_GPIO_Init+0x244>
 8001fd2:	2304      	movs	r3, #4
 8001fd4:	e006      	b.n	8001fe4 <HAL_GPIO_Init+0x244>
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e004      	b.n	8001fe4 <HAL_GPIO_Init+0x244>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	e002      	b.n	8001fe4 <HAL_GPIO_Init+0x244>
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e000      	b.n	8001fe4 <HAL_GPIO_Init+0x244>
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	697a      	ldr	r2, [r7, #20]
 8001fe6:	f002 0203 	and.w	r2, r2, #3
 8001fea:	0092      	lsls	r2, r2, #2
 8001fec:	4093      	lsls	r3, r2
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ff4:	4937      	ldr	r1, [pc, #220]	@ (80020d4 <HAL_GPIO_Init+0x334>)
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	089b      	lsrs	r3, r3, #2
 8001ffa:	3302      	adds	r3, #2
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002002:	4b3b      	ldr	r3, [pc, #236]	@ (80020f0 <HAL_GPIO_Init+0x350>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	43db      	mvns	r3, r3
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	4013      	ands	r3, r2
 8002010:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	4313      	orrs	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002026:	4a32      	ldr	r2, [pc, #200]	@ (80020f0 <HAL_GPIO_Init+0x350>)
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800202c:	4b30      	ldr	r3, [pc, #192]	@ (80020f0 <HAL_GPIO_Init+0x350>)
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	43db      	mvns	r3, r3
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	4013      	ands	r3, r2
 800203a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d003      	beq.n	8002050 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	4313      	orrs	r3, r2
 800204e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002050:	4a27      	ldr	r2, [pc, #156]	@ (80020f0 <HAL_GPIO_Init+0x350>)
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002056:	4b26      	ldr	r3, [pc, #152]	@ (80020f0 <HAL_GPIO_Init+0x350>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	43db      	mvns	r3, r3
 8002060:	693a      	ldr	r2, [r7, #16]
 8002062:	4013      	ands	r3, r2
 8002064:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	4313      	orrs	r3, r2
 8002078:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800207a:	4a1d      	ldr	r2, [pc, #116]	@ (80020f0 <HAL_GPIO_Init+0x350>)
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002080:	4b1b      	ldr	r3, [pc, #108]	@ (80020f0 <HAL_GPIO_Init+0x350>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	43db      	mvns	r3, r3
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	4013      	ands	r3, r2
 800208e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d003      	beq.n	80020a4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80020a4:	4a12      	ldr	r2, [pc, #72]	@ (80020f0 <HAL_GPIO_Init+0x350>)
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	3301      	adds	r3, #1
 80020ae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	fa22 f303 	lsr.w	r3, r2, r3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	f47f ae78 	bne.w	8001db0 <HAL_GPIO_Init+0x10>
  }
}
 80020c0:	bf00      	nop
 80020c2:	bf00      	nop
 80020c4:	371c      	adds	r7, #28
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	40021000 	.word	0x40021000
 80020d4:	40010000 	.word	0x40010000
 80020d8:	48000400 	.word	0x48000400
 80020dc:	48000800 	.word	0x48000800
 80020e0:	48000c00 	.word	0x48000c00
 80020e4:	48001000 	.word	0x48001000
 80020e8:	48001400 	.word	0x48001400
 80020ec:	48001800 	.word	0x48001800
 80020f0:	40010400 	.word	0x40010400

080020f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	460b      	mov	r3, r1
 80020fe:	807b      	strh	r3, [r7, #2]
 8002100:	4613      	mov	r3, r2
 8002102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002104:	787b      	ldrb	r3, [r7, #1]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800210a:	887a      	ldrh	r2, [r7, #2]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002110:	e002      	b.n	8002118 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002112:	887a      	ldrh	r2, [r7, #2]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d101      	bne.n	8002136 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e08d      	b.n	8002252 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800213c:	b2db      	uxtb	r3, r3
 800213e:	2b00      	cmp	r3, #0
 8002140:	d106      	bne.n	8002150 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f7fe fc6c 	bl	8000a28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2224      	movs	r2, #36	@ 0x24
 8002154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f022 0201 	bic.w	r2, r2, #1
 8002166:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002174:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	689a      	ldr	r2, [r3, #8]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002184:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d107      	bne.n	800219e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	689a      	ldr	r2, [r3, #8]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800219a:	609a      	str	r2, [r3, #8]
 800219c:	e006      	b.n	80021ac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	689a      	ldr	r2, [r3, #8]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80021aa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d108      	bne.n	80021c6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	685a      	ldr	r2, [r3, #4]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021c2:	605a      	str	r2, [r3, #4]
 80021c4:	e007      	b.n	80021d6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	685a      	ldr	r2, [r3, #4]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021d4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	6812      	ldr	r2, [r2, #0]
 80021e0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80021e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021e8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	68da      	ldr	r2, [r3, #12]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	691a      	ldr	r2, [r3, #16]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	695b      	ldr	r3, [r3, #20]
 8002202:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	699b      	ldr	r3, [r3, #24]
 800220a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	69d9      	ldr	r1, [r3, #28]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a1a      	ldr	r2, [r3, #32]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	430a      	orrs	r2, r1
 8002222:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f042 0201 	orr.w	r2, r2, #1
 8002232:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2220      	movs	r2, #32
 800223e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2200      	movs	r2, #0
 8002246:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002250:	2300      	movs	r3, #0
}
 8002252:	4618      	mov	r0, r3
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
	...

0800225c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b088      	sub	sp, #32
 8002260:	af02      	add	r7, sp, #8
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	607a      	str	r2, [r7, #4]
 8002266:	461a      	mov	r2, r3
 8002268:	460b      	mov	r3, r1
 800226a:	817b      	strh	r3, [r7, #10]
 800226c:	4613      	mov	r3, r2
 800226e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b20      	cmp	r3, #32
 800227a:	f040 80fd 	bne.w	8002478 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002284:	2b01      	cmp	r3, #1
 8002286:	d101      	bne.n	800228c <HAL_I2C_Master_Transmit+0x30>
 8002288:	2302      	movs	r3, #2
 800228a:	e0f6      	b.n	800247a <HAL_I2C_Master_Transmit+0x21e>
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002294:	f7ff fa8c 	bl	80017b0 <HAL_GetTick>
 8002298:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	9300      	str	r3, [sp, #0]
 800229e:	2319      	movs	r3, #25
 80022a0:	2201      	movs	r2, #1
 80022a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022a6:	68f8      	ldr	r0, [r7, #12]
 80022a8:	f000 fa0a 	bl	80026c0 <I2C_WaitOnFlagUntilTimeout>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e0e1      	b.n	800247a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2221      	movs	r2, #33	@ 0x21
 80022ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2210      	movs	r2, #16
 80022c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	893a      	ldrh	r2, [r7, #8]
 80022d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2200      	movs	r2, #0
 80022dc:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	2bff      	cmp	r3, #255	@ 0xff
 80022e6:	d906      	bls.n	80022f6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	22ff      	movs	r2, #255	@ 0xff
 80022ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80022ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022f2:	617b      	str	r3, [r7, #20]
 80022f4:	e007      	b.n	8002306 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002300:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002304:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800230a:	2b00      	cmp	r3, #0
 800230c:	d024      	beq.n	8002358 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002312:	781a      	ldrb	r2, [r3, #0]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800231e:	1c5a      	adds	r2, r3, #1
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002328:	b29b      	uxth	r3, r3
 800232a:	3b01      	subs	r3, #1
 800232c:	b29a      	uxth	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002336:	3b01      	subs	r3, #1
 8002338:	b29a      	uxth	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002342:	b2db      	uxtb	r3, r3
 8002344:	3301      	adds	r3, #1
 8002346:	b2da      	uxtb	r2, r3
 8002348:	8979      	ldrh	r1, [r7, #10]
 800234a:	4b4e      	ldr	r3, [pc, #312]	@ (8002484 <HAL_I2C_Master_Transmit+0x228>)
 800234c:	9300      	str	r3, [sp, #0]
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	68f8      	ldr	r0, [r7, #12]
 8002352:	f000 fc05 	bl	8002b60 <I2C_TransferConfig>
 8002356:	e066      	b.n	8002426 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800235c:	b2da      	uxtb	r2, r3
 800235e:	8979      	ldrh	r1, [r7, #10]
 8002360:	4b48      	ldr	r3, [pc, #288]	@ (8002484 <HAL_I2C_Master_Transmit+0x228>)
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 fbfa 	bl	8002b60 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800236c:	e05b      	b.n	8002426 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	6a39      	ldr	r1, [r7, #32]
 8002372:	68f8      	ldr	r0, [r7, #12]
 8002374:	f000 f9fd 	bl	8002772 <I2C_WaitOnTXISFlagUntilTimeout>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e07b      	b.n	800247a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002386:	781a      	ldrb	r2, [r3, #0]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002392:	1c5a      	adds	r2, r3, #1
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800239c:	b29b      	uxth	r3, r3
 800239e:	3b01      	subs	r3, #1
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023aa:	3b01      	subs	r3, #1
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d034      	beq.n	8002426 <HAL_I2C_Master_Transmit+0x1ca>
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d130      	bne.n	8002426 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	9300      	str	r3, [sp, #0]
 80023c8:	6a3b      	ldr	r3, [r7, #32]
 80023ca:	2200      	movs	r2, #0
 80023cc:	2180      	movs	r1, #128	@ 0x80
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	f000 f976 	bl	80026c0 <I2C_WaitOnFlagUntilTimeout>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d001      	beq.n	80023de <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e04d      	b.n	800247a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023e2:	b29b      	uxth	r3, r3
 80023e4:	2bff      	cmp	r3, #255	@ 0xff
 80023e6:	d90e      	bls.n	8002406 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	22ff      	movs	r2, #255	@ 0xff
 80023ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023f2:	b2da      	uxtb	r2, r3
 80023f4:	8979      	ldrh	r1, [r7, #10]
 80023f6:	2300      	movs	r3, #0
 80023f8:	9300      	str	r3, [sp, #0]
 80023fa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023fe:	68f8      	ldr	r0, [r7, #12]
 8002400:	f000 fbae 	bl	8002b60 <I2C_TransferConfig>
 8002404:	e00f      	b.n	8002426 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800240a:	b29a      	uxth	r2, r3
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002414:	b2da      	uxtb	r2, r3
 8002416:	8979      	ldrh	r1, [r7, #10]
 8002418:	2300      	movs	r3, #0
 800241a:	9300      	str	r3, [sp, #0]
 800241c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002420:	68f8      	ldr	r0, [r7, #12]
 8002422:	f000 fb9d 	bl	8002b60 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800242a:	b29b      	uxth	r3, r3
 800242c:	2b00      	cmp	r3, #0
 800242e:	d19e      	bne.n	800236e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	6a39      	ldr	r1, [r7, #32]
 8002434:	68f8      	ldr	r0, [r7, #12]
 8002436:	f000 f9e3 	bl	8002800 <I2C_WaitOnSTOPFlagUntilTimeout>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e01a      	b.n	800247a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	2220      	movs	r2, #32
 800244a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6859      	ldr	r1, [r3, #4]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	4b0c      	ldr	r3, [pc, #48]	@ (8002488 <HAL_I2C_Master_Transmit+0x22c>)
 8002458:	400b      	ands	r3, r1
 800245a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2220      	movs	r2, #32
 8002460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002474:	2300      	movs	r3, #0
 8002476:	e000      	b.n	800247a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002478:	2302      	movs	r3, #2
  }
}
 800247a:	4618      	mov	r0, r3
 800247c:	3718      	adds	r7, #24
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	80002000 	.word	0x80002000
 8002488:	fe00e800 	.word	0xfe00e800

0800248c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b088      	sub	sp, #32
 8002490:	af02      	add	r7, sp, #8
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	607a      	str	r2, [r7, #4]
 8002496:	461a      	mov	r2, r3
 8002498:	460b      	mov	r3, r1
 800249a:	817b      	strh	r3, [r7, #10]
 800249c:	4613      	mov	r3, r2
 800249e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	2b20      	cmp	r3, #32
 80024aa:	f040 80db 	bne.w	8002664 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d101      	bne.n	80024bc <HAL_I2C_Master_Receive+0x30>
 80024b8:	2302      	movs	r3, #2
 80024ba:	e0d4      	b.n	8002666 <HAL_I2C_Master_Receive+0x1da>
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80024c4:	f7ff f974 	bl	80017b0 <HAL_GetTick>
 80024c8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	2319      	movs	r3, #25
 80024d0:	2201      	movs	r2, #1
 80024d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80024d6:	68f8      	ldr	r0, [r7, #12]
 80024d8:	f000 f8f2 	bl	80026c0 <I2C_WaitOnFlagUntilTimeout>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e0bf      	b.n	8002666 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2222      	movs	r2, #34	@ 0x22
 80024ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2210      	movs	r2, #16
 80024f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2200      	movs	r2, #0
 80024fa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	893a      	ldrh	r2, [r7, #8]
 8002506:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2200      	movs	r2, #0
 800250c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002512:	b29b      	uxth	r3, r3
 8002514:	2bff      	cmp	r3, #255	@ 0xff
 8002516:	d90e      	bls.n	8002536 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2201      	movs	r2, #1
 800251c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002522:	b2da      	uxtb	r2, r3
 8002524:	8979      	ldrh	r1, [r7, #10]
 8002526:	4b52      	ldr	r3, [pc, #328]	@ (8002670 <HAL_I2C_Master_Receive+0x1e4>)
 8002528:	9300      	str	r3, [sp, #0]
 800252a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800252e:	68f8      	ldr	r0, [r7, #12]
 8002530:	f000 fb16 	bl	8002b60 <I2C_TransferConfig>
 8002534:	e06d      	b.n	8002612 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800253a:	b29a      	uxth	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002544:	b2da      	uxtb	r2, r3
 8002546:	8979      	ldrh	r1, [r7, #10]
 8002548:	4b49      	ldr	r3, [pc, #292]	@ (8002670 <HAL_I2C_Master_Receive+0x1e4>)
 800254a:	9300      	str	r3, [sp, #0]
 800254c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002550:	68f8      	ldr	r0, [r7, #12]
 8002552:	f000 fb05 	bl	8002b60 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002556:	e05c      	b.n	8002612 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002558:	697a      	ldr	r2, [r7, #20]
 800255a:	6a39      	ldr	r1, [r7, #32]
 800255c:	68f8      	ldr	r0, [r7, #12]
 800255e:	f000 f993 	bl	8002888 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e07c      	b.n	8002666 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002576:	b2d2      	uxtb	r2, r2
 8002578:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257e:	1c5a      	adds	r2, r3, #1
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002588:	3b01      	subs	r3, #1
 800258a:	b29a      	uxth	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002594:	b29b      	uxth	r3, r3
 8002596:	3b01      	subs	r3, #1
 8002598:	b29a      	uxth	r2, r3
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d034      	beq.n	8002612 <HAL_I2C_Master_Receive+0x186>
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d130      	bne.n	8002612 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	9300      	str	r3, [sp, #0]
 80025b4:	6a3b      	ldr	r3, [r7, #32]
 80025b6:	2200      	movs	r2, #0
 80025b8:	2180      	movs	r1, #128	@ 0x80
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	f000 f880 	bl	80026c0 <I2C_WaitOnFlagUntilTimeout>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e04d      	b.n	8002666 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	2bff      	cmp	r3, #255	@ 0xff
 80025d2:	d90e      	bls.n	80025f2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	22ff      	movs	r2, #255	@ 0xff
 80025d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025de:	b2da      	uxtb	r2, r3
 80025e0:	8979      	ldrh	r1, [r7, #10]
 80025e2:	2300      	movs	r3, #0
 80025e4:	9300      	str	r3, [sp, #0]
 80025e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025ea:	68f8      	ldr	r0, [r7, #12]
 80025ec:	f000 fab8 	bl	8002b60 <I2C_TransferConfig>
 80025f0:	e00f      	b.n	8002612 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025f6:	b29a      	uxth	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002600:	b2da      	uxtb	r2, r3
 8002602:	8979      	ldrh	r1, [r7, #10]
 8002604:	2300      	movs	r3, #0
 8002606:	9300      	str	r3, [sp, #0]
 8002608:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800260c:	68f8      	ldr	r0, [r7, #12]
 800260e:	f000 faa7 	bl	8002b60 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002616:	b29b      	uxth	r3, r3
 8002618:	2b00      	cmp	r3, #0
 800261a:	d19d      	bne.n	8002558 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800261c:	697a      	ldr	r2, [r7, #20]
 800261e:	6a39      	ldr	r1, [r7, #32]
 8002620:	68f8      	ldr	r0, [r7, #12]
 8002622:	f000 f8ed 	bl	8002800 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d001      	beq.n	8002630 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e01a      	b.n	8002666 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2220      	movs	r2, #32
 8002636:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	6859      	ldr	r1, [r3, #4]
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	4b0c      	ldr	r3, [pc, #48]	@ (8002674 <HAL_I2C_Master_Receive+0x1e8>)
 8002644:	400b      	ands	r3, r1
 8002646:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2220      	movs	r2, #32
 800264c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2200      	movs	r2, #0
 800265c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002660:	2300      	movs	r3, #0
 8002662:	e000      	b.n	8002666 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002664:	2302      	movs	r3, #2
  }
}
 8002666:	4618      	mov	r0, r3
 8002668:	3718      	adds	r7, #24
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	80002400 	.word	0x80002400
 8002674:	fe00e800 	.word	0xfe00e800

08002678 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	699b      	ldr	r3, [r3, #24]
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b02      	cmp	r3, #2
 800268c:	d103      	bne.n	8002696 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2200      	movs	r2, #0
 8002694:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	f003 0301 	and.w	r3, r3, #1
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d007      	beq.n	80026b4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	699a      	ldr	r2, [r3, #24]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f042 0201 	orr.w	r2, r2, #1
 80026b2:	619a      	str	r2, [r3, #24]
  }
}
 80026b4:	bf00      	nop
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	603b      	str	r3, [r7, #0]
 80026cc:	4613      	mov	r3, r2
 80026ce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026d0:	e03b      	b.n	800274a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	6839      	ldr	r1, [r7, #0]
 80026d6:	68f8      	ldr	r0, [r7, #12]
 80026d8:	f000 f962 	bl	80029a0 <I2C_IsErrorOccurred>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e041      	b.n	800276a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ec:	d02d      	beq.n	800274a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026ee:	f7ff f85f 	bl	80017b0 <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	683a      	ldr	r2, [r7, #0]
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d302      	bcc.n	8002704 <I2C_WaitOnFlagUntilTimeout+0x44>
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d122      	bne.n	800274a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	699a      	ldr	r2, [r3, #24]
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	4013      	ands	r3, r2
 800270e:	68ba      	ldr	r2, [r7, #8]
 8002710:	429a      	cmp	r2, r3
 8002712:	bf0c      	ite	eq
 8002714:	2301      	moveq	r3, #1
 8002716:	2300      	movne	r3, #0
 8002718:	b2db      	uxtb	r3, r3
 800271a:	461a      	mov	r2, r3
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	429a      	cmp	r2, r3
 8002720:	d113      	bne.n	800274a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002726:	f043 0220 	orr.w	r2, r3, #32
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2220      	movs	r2, #32
 8002732:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e00f      	b.n	800276a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	699a      	ldr	r2, [r3, #24]
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	4013      	ands	r3, r2
 8002754:	68ba      	ldr	r2, [r7, #8]
 8002756:	429a      	cmp	r2, r3
 8002758:	bf0c      	ite	eq
 800275a:	2301      	moveq	r3, #1
 800275c:	2300      	movne	r3, #0
 800275e:	b2db      	uxtb	r3, r3
 8002760:	461a      	mov	r2, r3
 8002762:	79fb      	ldrb	r3, [r7, #7]
 8002764:	429a      	cmp	r2, r3
 8002766:	d0b4      	beq.n	80026d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b084      	sub	sp, #16
 8002776:	af00      	add	r7, sp, #0
 8002778:	60f8      	str	r0, [r7, #12]
 800277a:	60b9      	str	r1, [r7, #8]
 800277c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800277e:	e033      	b.n	80027e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	68b9      	ldr	r1, [r7, #8]
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f000 f90b 	bl	80029a0 <I2C_IsErrorOccurred>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e031      	b.n	80027f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800279a:	d025      	beq.n	80027e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800279c:	f7ff f808 	bl	80017b0 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	68ba      	ldr	r2, [r7, #8]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d302      	bcc.n	80027b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d11a      	bne.n	80027e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	f003 0302 	and.w	r3, r3, #2
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d013      	beq.n	80027e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c4:	f043 0220 	orr.w	r2, r3, #32
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2220      	movs	r2, #32
 80027d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e007      	b.n	80027f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d1c4      	bne.n	8002780 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3710      	adds	r7, #16
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800280c:	e02f      	b.n	800286e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	68b9      	ldr	r1, [r7, #8]
 8002812:	68f8      	ldr	r0, [r7, #12]
 8002814:	f000 f8c4 	bl	80029a0 <I2C_IsErrorOccurred>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e02d      	b.n	800287e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002822:	f7fe ffc5 	bl	80017b0 <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	68ba      	ldr	r2, [r7, #8]
 800282e:	429a      	cmp	r2, r3
 8002830:	d302      	bcc.n	8002838 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d11a      	bne.n	800286e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	699b      	ldr	r3, [r3, #24]
 800283e:	f003 0320 	and.w	r3, r3, #32
 8002842:	2b20      	cmp	r3, #32
 8002844:	d013      	beq.n	800286e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284a:	f043 0220 	orr.w	r2, r3, #32
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2220      	movs	r2, #32
 8002856:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2200      	movs	r2, #0
 800285e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e007      	b.n	800287e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	f003 0320 	and.w	r3, r3, #32
 8002878:	2b20      	cmp	r3, #32
 800287a:	d1c8      	bne.n	800280e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3710      	adds	r7, #16
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
	...

08002888 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002894:	2300      	movs	r3, #0
 8002896:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002898:	e071      	b.n	800297e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	68b9      	ldr	r1, [r7, #8]
 800289e:	68f8      	ldr	r0, [r7, #12]
 80028a0:	f000 f87e 	bl	80029a0 <I2C_IsErrorOccurred>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	699b      	ldr	r3, [r3, #24]
 80028b4:	f003 0320 	and.w	r3, r3, #32
 80028b8:	2b20      	cmp	r3, #32
 80028ba:	d13b      	bne.n	8002934 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80028bc:	7dfb      	ldrb	r3, [r7, #23]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d138      	bne.n	8002934 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	699b      	ldr	r3, [r3, #24]
 80028c8:	f003 0304 	and.w	r3, r3, #4
 80028cc:	2b04      	cmp	r3, #4
 80028ce:	d105      	bne.n	80028dc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80028d8:	2300      	movs	r3, #0
 80028da:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	699b      	ldr	r3, [r3, #24]
 80028e2:	f003 0310 	and.w	r3, r3, #16
 80028e6:	2b10      	cmp	r3, #16
 80028e8:	d121      	bne.n	800292e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2210      	movs	r2, #16
 80028f0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2204      	movs	r2, #4
 80028f6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2220      	movs	r2, #32
 80028fe:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	6859      	ldr	r1, [r3, #4]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	4b24      	ldr	r3, [pc, #144]	@ (800299c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800290c:	400b      	ands	r3, r1
 800290e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2220      	movs	r2, #32
 8002914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	75fb      	strb	r3, [r7, #23]
 800292c:	e002      	b.n	8002934 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002934:	f7fe ff3c 	bl	80017b0 <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	68ba      	ldr	r2, [r7, #8]
 8002940:	429a      	cmp	r2, r3
 8002942:	d302      	bcc.n	800294a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d119      	bne.n	800297e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800294a:	7dfb      	ldrb	r3, [r7, #23]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d116      	bne.n	800297e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	699b      	ldr	r3, [r3, #24]
 8002956:	f003 0304 	and.w	r3, r3, #4
 800295a:	2b04      	cmp	r3, #4
 800295c:	d00f      	beq.n	800297e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002962:	f043 0220 	orr.w	r2, r3, #32
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2220      	movs	r2, #32
 800296e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	699b      	ldr	r3, [r3, #24]
 8002984:	f003 0304 	and.w	r3, r3, #4
 8002988:	2b04      	cmp	r3, #4
 800298a:	d002      	beq.n	8002992 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800298c:	7dfb      	ldrb	r3, [r7, #23]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d083      	beq.n	800289a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002992:	7dfb      	ldrb	r3, [r7, #23]
}
 8002994:	4618      	mov	r0, r3
 8002996:	3718      	adds	r7, #24
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	fe00e800 	.word	0xfe00e800

080029a0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b08a      	sub	sp, #40	@ 0x28
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029ac:	2300      	movs	r3, #0
 80029ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80029ba:	2300      	movs	r3, #0
 80029bc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	f003 0310 	and.w	r3, r3, #16
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d068      	beq.n	8002a9e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2210      	movs	r2, #16
 80029d2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80029d4:	e049      	b.n	8002a6a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029dc:	d045      	beq.n	8002a6a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80029de:	f7fe fee7 	bl	80017b0 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	68ba      	ldr	r2, [r7, #8]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d302      	bcc.n	80029f4 <I2C_IsErrorOccurred+0x54>
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d13a      	bne.n	8002a6a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029fe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002a06:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a16:	d121      	bne.n	8002a5c <I2C_IsErrorOccurred+0xbc>
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a1e:	d01d      	beq.n	8002a5c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002a20:	7cfb      	ldrb	r3, [r7, #19]
 8002a22:	2b20      	cmp	r3, #32
 8002a24:	d01a      	beq.n	8002a5c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	685a      	ldr	r2, [r3, #4]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a34:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002a36:	f7fe febb 	bl	80017b0 <HAL_GetTick>
 8002a3a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a3c:	e00e      	b.n	8002a5c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002a3e:	f7fe feb7 	bl	80017b0 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	2b19      	cmp	r3, #25
 8002a4a:	d907      	bls.n	8002a5c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002a4c:	6a3b      	ldr	r3, [r7, #32]
 8002a4e:	f043 0320 	orr.w	r3, r3, #32
 8002a52:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002a5a:	e006      	b.n	8002a6a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	f003 0320 	and.w	r3, r3, #32
 8002a66:	2b20      	cmp	r3, #32
 8002a68:	d1e9      	bne.n	8002a3e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	699b      	ldr	r3, [r3, #24]
 8002a70:	f003 0320 	and.w	r3, r3, #32
 8002a74:	2b20      	cmp	r3, #32
 8002a76:	d003      	beq.n	8002a80 <I2C_IsErrorOccurred+0xe0>
 8002a78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d0aa      	beq.n	80029d6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002a80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d103      	bne.n	8002a90 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002a90:	6a3b      	ldr	r3, [r7, #32]
 8002a92:	f043 0304 	orr.w	r3, r3, #4
 8002a96:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00b      	beq.n	8002ac8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002ab0:	6a3b      	ldr	r3, [r7, #32]
 8002ab2:	f043 0301 	orr.w	r3, r3, #1
 8002ab6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ac0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d00b      	beq.n	8002aea <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002ad2:	6a3b      	ldr	r3, [r7, #32]
 8002ad4:	f043 0308 	orr.w	r3, r3, #8
 8002ad8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ae2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d00b      	beq.n	8002b0c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002af4:	6a3b      	ldr	r3, [r7, #32]
 8002af6:	f043 0302 	orr.w	r3, r3, #2
 8002afa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002b0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d01c      	beq.n	8002b4e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b14:	68f8      	ldr	r0, [r7, #12]
 8002b16:	f7ff fdaf 	bl	8002678 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	6859      	ldr	r1, [r3, #4]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	4b0d      	ldr	r3, [pc, #52]	@ (8002b5c <I2C_IsErrorOccurred+0x1bc>)
 8002b26:	400b      	ands	r3, r1
 8002b28:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b2e:	6a3b      	ldr	r3, [r7, #32]
 8002b30:	431a      	orrs	r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2220      	movs	r2, #32
 8002b3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002b4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3728      	adds	r7, #40	@ 0x28
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	fe00e800 	.word	0xfe00e800

08002b60 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b087      	sub	sp, #28
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	607b      	str	r3, [r7, #4]
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	817b      	strh	r3, [r7, #10]
 8002b6e:	4613      	mov	r3, r2
 8002b70:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b72:	897b      	ldrh	r3, [r7, #10]
 8002b74:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b78:	7a7b      	ldrb	r3, [r7, #9]
 8002b7a:	041b      	lsls	r3, r3, #16
 8002b7c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b80:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b86:	6a3b      	ldr	r3, [r7, #32]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b8e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	685a      	ldr	r2, [r3, #4]
 8002b96:	6a3b      	ldr	r3, [r7, #32]
 8002b98:	0d5b      	lsrs	r3, r3, #21
 8002b9a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002b9e:	4b08      	ldr	r3, [pc, #32]	@ (8002bc0 <I2C_TransferConfig+0x60>)
 8002ba0:	430b      	orrs	r3, r1
 8002ba2:	43db      	mvns	r3, r3
 8002ba4:	ea02 0103 	and.w	r1, r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002bb2:	bf00      	nop
 8002bb4:	371c      	adds	r7, #28
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	03ff63ff 	.word	0x03ff63ff

08002bc4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b20      	cmp	r3, #32
 8002bd8:	d138      	bne.n	8002c4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d101      	bne.n	8002be8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002be4:	2302      	movs	r3, #2
 8002be6:	e032      	b.n	8002c4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2224      	movs	r2, #36	@ 0x24
 8002bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0201 	bic.w	r2, r2, #1
 8002c06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002c16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	6819      	ldr	r1, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	683a      	ldr	r2, [r7, #0]
 8002c24:	430a      	orrs	r2, r1
 8002c26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f042 0201 	orr.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2220      	movs	r2, #32
 8002c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	e000      	b.n	8002c4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c4c:	2302      	movs	r3, #2
  }
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr

08002c5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b085      	sub	sp, #20
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
 8002c62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	2b20      	cmp	r3, #32
 8002c6e:	d139      	bne.n	8002ce4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d101      	bne.n	8002c7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	e033      	b.n	8002ce6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2201      	movs	r2, #1
 8002c82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2224      	movs	r2, #36	@ 0x24
 8002c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f022 0201 	bic.w	r2, r2, #1
 8002c9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002cac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	021b      	lsls	r3, r3, #8
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68fa      	ldr	r2, [r7, #12]
 8002cbe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f042 0201 	orr.w	r2, r2, #1
 8002cce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2220      	movs	r2, #32
 8002cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	e000      	b.n	8002ce6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ce4:	2302      	movs	r3, #2
  }
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
	...

08002cf4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002cf8:	4b04      	ldr	r3, [pc, #16]	@ (8002d0c <HAL_PWREx_GetVoltageRange+0x18>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	40007000 	.word	0x40007000

08002d10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d1e:	d130      	bne.n	8002d82 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d20:	4b23      	ldr	r3, [pc, #140]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d2c:	d038      	beq.n	8002da0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d2e:	4b20      	ldr	r3, [pc, #128]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002d36:	4a1e      	ldr	r2, [pc, #120]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d38:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d3c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8002db4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2232      	movs	r2, #50	@ 0x32
 8002d44:	fb02 f303 	mul.w	r3, r2, r3
 8002d48:	4a1b      	ldr	r2, [pc, #108]	@ (8002db8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d4e:	0c9b      	lsrs	r3, r3, #18
 8002d50:	3301      	adds	r3, #1
 8002d52:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d54:	e002      	b.n	8002d5c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	3b01      	subs	r3, #1
 8002d5a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d5c:	4b14      	ldr	r3, [pc, #80]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d5e:	695b      	ldr	r3, [r3, #20]
 8002d60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d68:	d102      	bne.n	8002d70 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1f2      	bne.n	8002d56 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d70:	4b0f      	ldr	r3, [pc, #60]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d72:	695b      	ldr	r3, [r3, #20]
 8002d74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d7c:	d110      	bne.n	8002da0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e00f      	b.n	8002da2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d82:	4b0b      	ldr	r3, [pc, #44]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002d8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d8e:	d007      	beq.n	8002da0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002d90:	4b07      	ldr	r3, [pc, #28]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002d98:	4a05      	ldr	r2, [pc, #20]	@ (8002db0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d9e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3714      	adds	r7, #20
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	40007000 	.word	0x40007000
 8002db4:	20000000 	.word	0x20000000
 8002db8:	431bde83 	.word	0x431bde83

08002dbc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b088      	sub	sp, #32
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e3ca      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dce:	4b97      	ldr	r3, [pc, #604]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f003 030c 	and.w	r3, r3, #12
 8002dd6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002dd8:	4b94      	ldr	r3, [pc, #592]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	f003 0303 	and.w	r3, r3, #3
 8002de0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0310 	and.w	r3, r3, #16
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 80e4 	beq.w	8002fb8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d007      	beq.n	8002e06 <HAL_RCC_OscConfig+0x4a>
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	2b0c      	cmp	r3, #12
 8002dfa:	f040 808b 	bne.w	8002f14 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	f040 8087 	bne.w	8002f14 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e06:	4b89      	ldr	r3, [pc, #548]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d005      	beq.n	8002e1e <HAL_RCC_OscConfig+0x62>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	699b      	ldr	r3, [r3, #24]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d101      	bne.n	8002e1e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e3a2      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a1a      	ldr	r2, [r3, #32]
 8002e22:	4b82      	ldr	r3, [pc, #520]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0308 	and.w	r3, r3, #8
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d004      	beq.n	8002e38 <HAL_RCC_OscConfig+0x7c>
 8002e2e:	4b7f      	ldr	r3, [pc, #508]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e36:	e005      	b.n	8002e44 <HAL_RCC_OscConfig+0x88>
 8002e38:	4b7c      	ldr	r3, [pc, #496]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e3e:	091b      	lsrs	r3, r3, #4
 8002e40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d223      	bcs.n	8002e90 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6a1b      	ldr	r3, [r3, #32]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 fd87 	bl	8003960 <RCC_SetFlashLatencyFromMSIRange>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e383      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e5c:	4b73      	ldr	r3, [pc, #460]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a72      	ldr	r2, [pc, #456]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e62:	f043 0308 	orr.w	r3, r3, #8
 8002e66:	6013      	str	r3, [r2, #0]
 8002e68:	4b70      	ldr	r3, [pc, #448]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a1b      	ldr	r3, [r3, #32]
 8002e74:	496d      	ldr	r1, [pc, #436]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e76:	4313      	orrs	r3, r2
 8002e78:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e7a:	4b6c      	ldr	r3, [pc, #432]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	69db      	ldr	r3, [r3, #28]
 8002e86:	021b      	lsls	r3, r3, #8
 8002e88:	4968      	ldr	r1, [pc, #416]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	604b      	str	r3, [r1, #4]
 8002e8e:	e025      	b.n	8002edc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e90:	4b66      	ldr	r3, [pc, #408]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a65      	ldr	r2, [pc, #404]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e96:	f043 0308 	orr.w	r3, r3, #8
 8002e9a:	6013      	str	r3, [r2, #0]
 8002e9c:	4b63      	ldr	r3, [pc, #396]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a1b      	ldr	r3, [r3, #32]
 8002ea8:	4960      	ldr	r1, [pc, #384]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002eae:	4b5f      	ldr	r3, [pc, #380]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	021b      	lsls	r3, r3, #8
 8002ebc:	495b      	ldr	r1, [pc, #364]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d109      	bne.n	8002edc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f000 fd47 	bl	8003960 <RCC_SetFlashLatencyFromMSIRange>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e343      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002edc:	f000 fc4a 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	4b52      	ldr	r3, [pc, #328]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	091b      	lsrs	r3, r3, #4
 8002ee8:	f003 030f 	and.w	r3, r3, #15
 8002eec:	4950      	ldr	r1, [pc, #320]	@ (8003030 <HAL_RCC_OscConfig+0x274>)
 8002eee:	5ccb      	ldrb	r3, [r1, r3]
 8002ef0:	f003 031f 	and.w	r3, r3, #31
 8002ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ef8:	4a4e      	ldr	r2, [pc, #312]	@ (8003034 <HAL_RCC_OscConfig+0x278>)
 8002efa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002efc:	4b4e      	ldr	r3, [pc, #312]	@ (8003038 <HAL_RCC_OscConfig+0x27c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7fe f9e1 	bl	80012c8 <HAL_InitTick>
 8002f06:	4603      	mov	r3, r0
 8002f08:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002f0a:	7bfb      	ldrb	r3, [r7, #15]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d052      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002f10:	7bfb      	ldrb	r3, [r7, #15]
 8002f12:	e327      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d032      	beq.n	8002f82 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002f1c:	4b43      	ldr	r3, [pc, #268]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a42      	ldr	r2, [pc, #264]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f22:	f043 0301 	orr.w	r3, r3, #1
 8002f26:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f28:	f7fe fc42 	bl	80017b0 <HAL_GetTick>
 8002f2c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f2e:	e008      	b.n	8002f42 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f30:	f7fe fc3e 	bl	80017b0 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e310      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f42:	4b3a      	ldr	r3, [pc, #232]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0302 	and.w	r3, r3, #2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d0f0      	beq.n	8002f30 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f4e:	4b37      	ldr	r3, [pc, #220]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a36      	ldr	r2, [pc, #216]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f54:	f043 0308 	orr.w	r3, r3, #8
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	4b34      	ldr	r3, [pc, #208]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	4931      	ldr	r1, [pc, #196]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f6c:	4b2f      	ldr	r3, [pc, #188]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	69db      	ldr	r3, [r3, #28]
 8002f78:	021b      	lsls	r3, r3, #8
 8002f7a:	492c      	ldr	r1, [pc, #176]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	604b      	str	r3, [r1, #4]
 8002f80:	e01a      	b.n	8002fb8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002f82:	4b2a      	ldr	r3, [pc, #168]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a29      	ldr	r2, [pc, #164]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002f88:	f023 0301 	bic.w	r3, r3, #1
 8002f8c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f8e:	f7fe fc0f 	bl	80017b0 <HAL_GetTick>
 8002f92:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002f94:	e008      	b.n	8002fa8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f96:	f7fe fc0b 	bl	80017b0 <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d901      	bls.n	8002fa8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e2dd      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002fa8:	4b20      	ldr	r3, [pc, #128]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0302 	and.w	r3, r3, #2
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1f0      	bne.n	8002f96 <HAL_RCC_OscConfig+0x1da>
 8002fb4:	e000      	b.n	8002fb8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002fb6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d074      	beq.n	80030ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	2b08      	cmp	r3, #8
 8002fc8:	d005      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x21a>
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	2b0c      	cmp	r3, #12
 8002fce:	d10e      	bne.n	8002fee <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	2b03      	cmp	r3, #3
 8002fd4:	d10b      	bne.n	8002fee <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fd6:	4b15      	ldr	r3, [pc, #84]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d064      	beq.n	80030ac <HAL_RCC_OscConfig+0x2f0>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d160      	bne.n	80030ac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e2ba      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ff6:	d106      	bne.n	8003006 <HAL_RCC_OscConfig+0x24a>
 8002ff8:	4b0c      	ldr	r3, [pc, #48]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a0b      	ldr	r2, [pc, #44]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8002ffe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003002:	6013      	str	r3, [r2, #0]
 8003004:	e026      	b.n	8003054 <HAL_RCC_OscConfig+0x298>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800300e:	d115      	bne.n	800303c <HAL_RCC_OscConfig+0x280>
 8003010:	4b06      	ldr	r3, [pc, #24]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a05      	ldr	r2, [pc, #20]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8003016:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800301a:	6013      	str	r3, [r2, #0]
 800301c:	4b03      	ldr	r3, [pc, #12]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a02      	ldr	r2, [pc, #8]	@ (800302c <HAL_RCC_OscConfig+0x270>)
 8003022:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003026:	6013      	str	r3, [r2, #0]
 8003028:	e014      	b.n	8003054 <HAL_RCC_OscConfig+0x298>
 800302a:	bf00      	nop
 800302c:	40021000 	.word	0x40021000
 8003030:	0800a424 	.word	0x0800a424
 8003034:	20000000 	.word	0x20000000
 8003038:	20000004 	.word	0x20000004
 800303c:	4ba0      	ldr	r3, [pc, #640]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a9f      	ldr	r2, [pc, #636]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003042:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003046:	6013      	str	r3, [r2, #0]
 8003048:	4b9d      	ldr	r3, [pc, #628]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a9c      	ldr	r2, [pc, #624]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800304e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003052:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d013      	beq.n	8003084 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800305c:	f7fe fba8 	bl	80017b0 <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003064:	f7fe fba4 	bl	80017b0 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b64      	cmp	r3, #100	@ 0x64
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e276      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003076:	4b92      	ldr	r3, [pc, #584]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0f0      	beq.n	8003064 <HAL_RCC_OscConfig+0x2a8>
 8003082:	e014      	b.n	80030ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003084:	f7fe fb94 	bl	80017b0 <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800308c:	f7fe fb90 	bl	80017b0 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b64      	cmp	r3, #100	@ 0x64
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e262      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800309e:	4b88      	ldr	r3, [pc, #544]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d1f0      	bne.n	800308c <HAL_RCC_OscConfig+0x2d0>
 80030aa:	e000      	b.n	80030ae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d060      	beq.n	800317c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	2b04      	cmp	r3, #4
 80030be:	d005      	beq.n	80030cc <HAL_RCC_OscConfig+0x310>
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	2b0c      	cmp	r3, #12
 80030c4:	d119      	bne.n	80030fa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d116      	bne.n	80030fa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030cc:	4b7c      	ldr	r3, [pc, #496]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d005      	beq.n	80030e4 <HAL_RCC_OscConfig+0x328>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d101      	bne.n	80030e4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e23f      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030e4:	4b76      	ldr	r3, [pc, #472]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	061b      	lsls	r3, r3, #24
 80030f2:	4973      	ldr	r1, [pc, #460]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030f8:	e040      	b.n	800317c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d023      	beq.n	800314a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003102:	4b6f      	ldr	r3, [pc, #444]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a6e      	ldr	r2, [pc, #440]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003108:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800310c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800310e:	f7fe fb4f 	bl	80017b0 <HAL_GetTick>
 8003112:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003114:	e008      	b.n	8003128 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003116:	f7fe fb4b 	bl	80017b0 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b02      	cmp	r3, #2
 8003122:	d901      	bls.n	8003128 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e21d      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003128:	4b65      	ldr	r3, [pc, #404]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003130:	2b00      	cmp	r3, #0
 8003132:	d0f0      	beq.n	8003116 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003134:	4b62      	ldr	r3, [pc, #392]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	061b      	lsls	r3, r3, #24
 8003142:	495f      	ldr	r1, [pc, #380]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003144:	4313      	orrs	r3, r2
 8003146:	604b      	str	r3, [r1, #4]
 8003148:	e018      	b.n	800317c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800314a:	4b5d      	ldr	r3, [pc, #372]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a5c      	ldr	r2, [pc, #368]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003150:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003154:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003156:	f7fe fb2b 	bl	80017b0 <HAL_GetTick>
 800315a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800315c:	e008      	b.n	8003170 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800315e:	f7fe fb27 	bl	80017b0 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e1f9      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003170:	4b53      	ldr	r3, [pc, #332]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1f0      	bne.n	800315e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0308 	and.w	r3, r3, #8
 8003184:	2b00      	cmp	r3, #0
 8003186:	d03c      	beq.n	8003202 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	695b      	ldr	r3, [r3, #20]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d01c      	beq.n	80031ca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003190:	4b4b      	ldr	r3, [pc, #300]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003192:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003196:	4a4a      	ldr	r2, [pc, #296]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003198:	f043 0301 	orr.w	r3, r3, #1
 800319c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a0:	f7fe fb06 	bl	80017b0 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031a8:	f7fe fb02 	bl	80017b0 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e1d4      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031ba:	4b41      	ldr	r3, [pc, #260]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80031bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031c0:	f003 0302 	and.w	r3, r3, #2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d0ef      	beq.n	80031a8 <HAL_RCC_OscConfig+0x3ec>
 80031c8:	e01b      	b.n	8003202 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031ca:	4b3d      	ldr	r3, [pc, #244]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80031cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031d0:	4a3b      	ldr	r2, [pc, #236]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80031d2:	f023 0301 	bic.w	r3, r3, #1
 80031d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031da:	f7fe fae9 	bl	80017b0 <HAL_GetTick>
 80031de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031e0:	e008      	b.n	80031f4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031e2:	f7fe fae5 	bl	80017b0 <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d901      	bls.n	80031f4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e1b7      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031f4:	4b32      	ldr	r3, [pc, #200]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80031f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1ef      	bne.n	80031e2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0304 	and.w	r3, r3, #4
 800320a:	2b00      	cmp	r3, #0
 800320c:	f000 80a6 	beq.w	800335c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003210:	2300      	movs	r3, #0
 8003212:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003214:	4b2a      	ldr	r3, [pc, #168]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003218:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d10d      	bne.n	800323c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003220:	4b27      	ldr	r3, [pc, #156]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003222:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003224:	4a26      	ldr	r2, [pc, #152]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003226:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800322a:	6593      	str	r3, [r2, #88]	@ 0x58
 800322c:	4b24      	ldr	r3, [pc, #144]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800322e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003234:	60bb      	str	r3, [r7, #8]
 8003236:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003238:	2301      	movs	r3, #1
 800323a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800323c:	4b21      	ldr	r3, [pc, #132]	@ (80032c4 <HAL_RCC_OscConfig+0x508>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003244:	2b00      	cmp	r3, #0
 8003246:	d118      	bne.n	800327a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003248:	4b1e      	ldr	r3, [pc, #120]	@ (80032c4 <HAL_RCC_OscConfig+0x508>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a1d      	ldr	r2, [pc, #116]	@ (80032c4 <HAL_RCC_OscConfig+0x508>)
 800324e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003252:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003254:	f7fe faac 	bl	80017b0 <HAL_GetTick>
 8003258:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800325a:	e008      	b.n	800326e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800325c:	f7fe faa8 	bl	80017b0 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b02      	cmp	r3, #2
 8003268:	d901      	bls.n	800326e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e17a      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800326e:	4b15      	ldr	r3, [pc, #84]	@ (80032c4 <HAL_RCC_OscConfig+0x508>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003276:	2b00      	cmp	r3, #0
 8003278:	d0f0      	beq.n	800325c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	2b01      	cmp	r3, #1
 8003280:	d108      	bne.n	8003294 <HAL_RCC_OscConfig+0x4d8>
 8003282:	4b0f      	ldr	r3, [pc, #60]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 8003284:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003288:	4a0d      	ldr	r2, [pc, #52]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800328a:	f043 0301 	orr.w	r3, r3, #1
 800328e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003292:	e029      	b.n	80032e8 <HAL_RCC_OscConfig+0x52c>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	2b05      	cmp	r3, #5
 800329a:	d115      	bne.n	80032c8 <HAL_RCC_OscConfig+0x50c>
 800329c:	4b08      	ldr	r3, [pc, #32]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 800329e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032a2:	4a07      	ldr	r2, [pc, #28]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80032a4:	f043 0304 	orr.w	r3, r3, #4
 80032a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032ac:	4b04      	ldr	r3, [pc, #16]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80032ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032b2:	4a03      	ldr	r2, [pc, #12]	@ (80032c0 <HAL_RCC_OscConfig+0x504>)
 80032b4:	f043 0301 	orr.w	r3, r3, #1
 80032b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032bc:	e014      	b.n	80032e8 <HAL_RCC_OscConfig+0x52c>
 80032be:	bf00      	nop
 80032c0:	40021000 	.word	0x40021000
 80032c4:	40007000 	.word	0x40007000
 80032c8:	4b9c      	ldr	r3, [pc, #624]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80032ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032ce:	4a9b      	ldr	r2, [pc, #620]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80032d0:	f023 0301 	bic.w	r3, r3, #1
 80032d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032d8:	4b98      	ldr	r3, [pc, #608]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80032da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032de:	4a97      	ldr	r2, [pc, #604]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80032e0:	f023 0304 	bic.w	r3, r3, #4
 80032e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d016      	beq.n	800331e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032f0:	f7fe fa5e 	bl	80017b0 <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032f6:	e00a      	b.n	800330e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032f8:	f7fe fa5a 	bl	80017b0 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003306:	4293      	cmp	r3, r2
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e12a      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800330e:	4b8b      	ldr	r3, [pc, #556]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003310:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d0ed      	beq.n	80032f8 <HAL_RCC_OscConfig+0x53c>
 800331c:	e015      	b.n	800334a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800331e:	f7fe fa47 	bl	80017b0 <HAL_GetTick>
 8003322:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003324:	e00a      	b.n	800333c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003326:	f7fe fa43 	bl	80017b0 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003334:	4293      	cmp	r3, r2
 8003336:	d901      	bls.n	800333c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e113      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800333c:	4b7f      	ldr	r3, [pc, #508]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 800333e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1ed      	bne.n	8003326 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800334a:	7ffb      	ldrb	r3, [r7, #31]
 800334c:	2b01      	cmp	r3, #1
 800334e:	d105      	bne.n	800335c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003350:	4b7a      	ldr	r3, [pc, #488]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003354:	4a79      	ldr	r2, [pc, #484]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003356:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800335a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003360:	2b00      	cmp	r3, #0
 8003362:	f000 80fe 	beq.w	8003562 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800336a:	2b02      	cmp	r3, #2
 800336c:	f040 80d0 	bne.w	8003510 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003370:	4b72      	ldr	r3, [pc, #456]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	f003 0203 	and.w	r2, r3, #3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003380:	429a      	cmp	r2, r3
 8003382:	d130      	bne.n	80033e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338e:	3b01      	subs	r3, #1
 8003390:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003392:	429a      	cmp	r2, r3
 8003394:	d127      	bne.n	80033e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033a0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d11f      	bne.n	80033e6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80033b0:	2a07      	cmp	r2, #7
 80033b2:	bf14      	ite	ne
 80033b4:	2201      	movne	r2, #1
 80033b6:	2200      	moveq	r2, #0
 80033b8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d113      	bne.n	80033e6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033c8:	085b      	lsrs	r3, r3, #1
 80033ca:	3b01      	subs	r3, #1
 80033cc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d109      	bne.n	80033e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033dc:	085b      	lsrs	r3, r3, #1
 80033de:	3b01      	subs	r3, #1
 80033e0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d06e      	beq.n	80034c4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	2b0c      	cmp	r3, #12
 80033ea:	d069      	beq.n	80034c0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80033ec:	4b53      	ldr	r3, [pc, #332]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d105      	bne.n	8003404 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80033f8:	4b50      	ldr	r3, [pc, #320]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e0ad      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003408:	4b4c      	ldr	r3, [pc, #304]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a4b      	ldr	r2, [pc, #300]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 800340e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003412:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003414:	f7fe f9cc 	bl	80017b0 <HAL_GetTick>
 8003418:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800341a:	e008      	b.n	800342e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800341c:	f7fe f9c8 	bl	80017b0 <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	2b02      	cmp	r3, #2
 8003428:	d901      	bls.n	800342e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e09a      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800342e:	4b43      	ldr	r3, [pc, #268]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1f0      	bne.n	800341c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800343a:	4b40      	ldr	r3, [pc, #256]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 800343c:	68da      	ldr	r2, [r3, #12]
 800343e:	4b40      	ldr	r3, [pc, #256]	@ (8003540 <HAL_RCC_OscConfig+0x784>)
 8003440:	4013      	ands	r3, r2
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800344a:	3a01      	subs	r2, #1
 800344c:	0112      	lsls	r2, r2, #4
 800344e:	4311      	orrs	r1, r2
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003454:	0212      	lsls	r2, r2, #8
 8003456:	4311      	orrs	r1, r2
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800345c:	0852      	lsrs	r2, r2, #1
 800345e:	3a01      	subs	r2, #1
 8003460:	0552      	lsls	r2, r2, #21
 8003462:	4311      	orrs	r1, r2
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003468:	0852      	lsrs	r2, r2, #1
 800346a:	3a01      	subs	r2, #1
 800346c:	0652      	lsls	r2, r2, #25
 800346e:	4311      	orrs	r1, r2
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003474:	0912      	lsrs	r2, r2, #4
 8003476:	0452      	lsls	r2, r2, #17
 8003478:	430a      	orrs	r2, r1
 800347a:	4930      	ldr	r1, [pc, #192]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 800347c:	4313      	orrs	r3, r2
 800347e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003480:	4b2e      	ldr	r3, [pc, #184]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a2d      	ldr	r2, [pc, #180]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003486:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800348a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800348c:	4b2b      	ldr	r3, [pc, #172]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	4a2a      	ldr	r2, [pc, #168]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003492:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003496:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003498:	f7fe f98a 	bl	80017b0 <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800349e:	e008      	b.n	80034b2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034a0:	f7fe f986 	bl	80017b0 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e058      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034b2:	4b22      	ldr	r3, [pc, #136]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d0f0      	beq.n	80034a0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80034be:	e050      	b.n	8003562 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e04f      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034c4:	4b1d      	ldr	r3, [pc, #116]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d148      	bne.n	8003562 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80034d0:	4b1a      	ldr	r3, [pc, #104]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a19      	ldr	r2, [pc, #100]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80034d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034da:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034dc:	4b17      	ldr	r3, [pc, #92]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	4a16      	ldr	r2, [pc, #88]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 80034e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034e6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80034e8:	f7fe f962 	bl	80017b0 <HAL_GetTick>
 80034ec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034ee:	e008      	b.n	8003502 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034f0:	f7fe f95e 	bl	80017b0 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d901      	bls.n	8003502 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e030      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003502:	4b0e      	ldr	r3, [pc, #56]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d0f0      	beq.n	80034f0 <HAL_RCC_OscConfig+0x734>
 800350e:	e028      	b.n	8003562 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	2b0c      	cmp	r3, #12
 8003514:	d023      	beq.n	800355e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003516:	4b09      	ldr	r3, [pc, #36]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a08      	ldr	r2, [pc, #32]	@ (800353c <HAL_RCC_OscConfig+0x780>)
 800351c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003520:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003522:	f7fe f945 	bl	80017b0 <HAL_GetTick>
 8003526:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003528:	e00c      	b.n	8003544 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800352a:	f7fe f941 	bl	80017b0 <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d905      	bls.n	8003544 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e013      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
 800353c:	40021000 	.word	0x40021000
 8003540:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003544:	4b09      	ldr	r3, [pc, #36]	@ (800356c <HAL_RCC_OscConfig+0x7b0>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1ec      	bne.n	800352a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003550:	4b06      	ldr	r3, [pc, #24]	@ (800356c <HAL_RCC_OscConfig+0x7b0>)
 8003552:	68da      	ldr	r2, [r3, #12]
 8003554:	4905      	ldr	r1, [pc, #20]	@ (800356c <HAL_RCC_OscConfig+0x7b0>)
 8003556:	4b06      	ldr	r3, [pc, #24]	@ (8003570 <HAL_RCC_OscConfig+0x7b4>)
 8003558:	4013      	ands	r3, r2
 800355a:	60cb      	str	r3, [r1, #12]
 800355c:	e001      	b.n	8003562 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e000      	b.n	8003564 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003562:	2300      	movs	r3, #0
}
 8003564:	4618      	mov	r0, r3
 8003566:	3720      	adds	r7, #32
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40021000 	.word	0x40021000
 8003570:	feeefffc 	.word	0xfeeefffc

08003574 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d101      	bne.n	8003588 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e0e7      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003588:	4b75      	ldr	r3, [pc, #468]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0307 	and.w	r3, r3, #7
 8003590:	683a      	ldr	r2, [r7, #0]
 8003592:	429a      	cmp	r2, r3
 8003594:	d910      	bls.n	80035b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003596:	4b72      	ldr	r3, [pc, #456]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f023 0207 	bic.w	r2, r3, #7
 800359e:	4970      	ldr	r1, [pc, #448]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035a6:	4b6e      	ldr	r3, [pc, #440]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0307 	and.w	r3, r3, #7
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d001      	beq.n	80035b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e0cf      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0302 	and.w	r3, r3, #2
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d010      	beq.n	80035e6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	689a      	ldr	r2, [r3, #8]
 80035c8:	4b66      	ldr	r3, [pc, #408]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d908      	bls.n	80035e6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035d4:	4b63      	ldr	r3, [pc, #396]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	4960      	ldr	r1, [pc, #384]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d04c      	beq.n	800368c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	2b03      	cmp	r3, #3
 80035f8:	d107      	bne.n	800360a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035fa:	4b5a      	ldr	r3, [pc, #360]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d121      	bne.n	800364a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e0a6      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	2b02      	cmp	r3, #2
 8003610:	d107      	bne.n	8003622 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003612:	4b54      	ldr	r3, [pc, #336]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d115      	bne.n	800364a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e09a      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d107      	bne.n	800363a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800362a:	4b4e      	ldr	r3, [pc, #312]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0302 	and.w	r3, r3, #2
 8003632:	2b00      	cmp	r3, #0
 8003634:	d109      	bne.n	800364a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e08e      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800363a:	4b4a      	ldr	r3, [pc, #296]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003642:	2b00      	cmp	r3, #0
 8003644:	d101      	bne.n	800364a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e086      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800364a:	4b46      	ldr	r3, [pc, #280]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	f023 0203 	bic.w	r2, r3, #3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	4943      	ldr	r1, [pc, #268]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 8003658:	4313      	orrs	r3, r2
 800365a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800365c:	f7fe f8a8 	bl	80017b0 <HAL_GetTick>
 8003660:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003662:	e00a      	b.n	800367a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003664:	f7fe f8a4 	bl	80017b0 <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003672:	4293      	cmp	r3, r2
 8003674:	d901      	bls.n	800367a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e06e      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800367a:	4b3a      	ldr	r3, [pc, #232]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f003 020c 	and.w	r2, r3, #12
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	429a      	cmp	r2, r3
 800368a:	d1eb      	bne.n	8003664 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0302 	and.w	r3, r3, #2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d010      	beq.n	80036ba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	689a      	ldr	r2, [r3, #8]
 800369c:	4b31      	ldr	r3, [pc, #196]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d208      	bcs.n	80036ba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036a8:	4b2e      	ldr	r3, [pc, #184]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	492b      	ldr	r1, [pc, #172]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036ba:	4b29      	ldr	r3, [pc, #164]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0307 	and.w	r3, r3, #7
 80036c2:	683a      	ldr	r2, [r7, #0]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d210      	bcs.n	80036ea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036c8:	4b25      	ldr	r3, [pc, #148]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f023 0207 	bic.w	r2, r3, #7
 80036d0:	4923      	ldr	r1, [pc, #140]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036d8:	4b21      	ldr	r3, [pc, #132]	@ (8003760 <HAL_RCC_ClockConfig+0x1ec>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 0307 	and.w	r3, r3, #7
 80036e0:	683a      	ldr	r2, [r7, #0]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d001      	beq.n	80036ea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e036      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0304 	and.w	r3, r3, #4
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d008      	beq.n	8003708 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	4918      	ldr	r1, [pc, #96]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 8003704:	4313      	orrs	r3, r2
 8003706:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0308 	and.w	r3, r3, #8
 8003710:	2b00      	cmp	r3, #0
 8003712:	d009      	beq.n	8003728 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003714:	4b13      	ldr	r3, [pc, #76]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	691b      	ldr	r3, [r3, #16]
 8003720:	00db      	lsls	r3, r3, #3
 8003722:	4910      	ldr	r1, [pc, #64]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 8003724:	4313      	orrs	r3, r2
 8003726:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003728:	f000 f824 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 800372c:	4602      	mov	r2, r0
 800372e:	4b0d      	ldr	r3, [pc, #52]	@ (8003764 <HAL_RCC_ClockConfig+0x1f0>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	091b      	lsrs	r3, r3, #4
 8003734:	f003 030f 	and.w	r3, r3, #15
 8003738:	490b      	ldr	r1, [pc, #44]	@ (8003768 <HAL_RCC_ClockConfig+0x1f4>)
 800373a:	5ccb      	ldrb	r3, [r1, r3]
 800373c:	f003 031f 	and.w	r3, r3, #31
 8003740:	fa22 f303 	lsr.w	r3, r2, r3
 8003744:	4a09      	ldr	r2, [pc, #36]	@ (800376c <HAL_RCC_ClockConfig+0x1f8>)
 8003746:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003748:	4b09      	ldr	r3, [pc, #36]	@ (8003770 <HAL_RCC_ClockConfig+0x1fc>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4618      	mov	r0, r3
 800374e:	f7fd fdbb 	bl	80012c8 <HAL_InitTick>
 8003752:	4603      	mov	r3, r0
 8003754:	72fb      	strb	r3, [r7, #11]

  return status;
 8003756:	7afb      	ldrb	r3, [r7, #11]
}
 8003758:	4618      	mov	r0, r3
 800375a:	3710      	adds	r7, #16
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	40022000 	.word	0x40022000
 8003764:	40021000 	.word	0x40021000
 8003768:	0800a424 	.word	0x0800a424
 800376c:	20000000 	.word	0x20000000
 8003770:	20000004 	.word	0x20000004

08003774 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003774:	b480      	push	{r7}
 8003776:	b089      	sub	sp, #36	@ 0x24
 8003778:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800377a:	2300      	movs	r3, #0
 800377c:	61fb      	str	r3, [r7, #28]
 800377e:	2300      	movs	r3, #0
 8003780:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003782:	4b3e      	ldr	r3, [pc, #248]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f003 030c 	and.w	r3, r3, #12
 800378a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800378c:	4b3b      	ldr	r3, [pc, #236]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	f003 0303 	and.w	r3, r3, #3
 8003794:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d005      	beq.n	80037a8 <HAL_RCC_GetSysClockFreq+0x34>
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	2b0c      	cmp	r3, #12
 80037a0:	d121      	bne.n	80037e6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d11e      	bne.n	80037e6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80037a8:	4b34      	ldr	r3, [pc, #208]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0308 	and.w	r3, r3, #8
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d107      	bne.n	80037c4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80037b4:	4b31      	ldr	r3, [pc, #196]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 80037b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037ba:	0a1b      	lsrs	r3, r3, #8
 80037bc:	f003 030f 	and.w	r3, r3, #15
 80037c0:	61fb      	str	r3, [r7, #28]
 80037c2:	e005      	b.n	80037d0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80037c4:	4b2d      	ldr	r3, [pc, #180]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	091b      	lsrs	r3, r3, #4
 80037ca:	f003 030f 	and.w	r3, r3, #15
 80037ce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80037d0:	4a2b      	ldr	r2, [pc, #172]	@ (8003880 <HAL_RCC_GetSysClockFreq+0x10c>)
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037d8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d10d      	bne.n	80037fc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037e4:	e00a      	b.n	80037fc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	2b04      	cmp	r3, #4
 80037ea:	d102      	bne.n	80037f2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80037ec:	4b25      	ldr	r3, [pc, #148]	@ (8003884 <HAL_RCC_GetSysClockFreq+0x110>)
 80037ee:	61bb      	str	r3, [r7, #24]
 80037f0:	e004      	b.n	80037fc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	2b08      	cmp	r3, #8
 80037f6:	d101      	bne.n	80037fc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037f8:	4b23      	ldr	r3, [pc, #140]	@ (8003888 <HAL_RCC_GetSysClockFreq+0x114>)
 80037fa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	2b0c      	cmp	r3, #12
 8003800:	d134      	bne.n	800386c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003802:	4b1e      	ldr	r3, [pc, #120]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	f003 0303 	and.w	r3, r3, #3
 800380a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	2b02      	cmp	r3, #2
 8003810:	d003      	beq.n	800381a <HAL_RCC_GetSysClockFreq+0xa6>
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	2b03      	cmp	r3, #3
 8003816:	d003      	beq.n	8003820 <HAL_RCC_GetSysClockFreq+0xac>
 8003818:	e005      	b.n	8003826 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800381a:	4b1a      	ldr	r3, [pc, #104]	@ (8003884 <HAL_RCC_GetSysClockFreq+0x110>)
 800381c:	617b      	str	r3, [r7, #20]
      break;
 800381e:	e005      	b.n	800382c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003820:	4b19      	ldr	r3, [pc, #100]	@ (8003888 <HAL_RCC_GetSysClockFreq+0x114>)
 8003822:	617b      	str	r3, [r7, #20]
      break;
 8003824:	e002      	b.n	800382c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	617b      	str	r3, [r7, #20]
      break;
 800382a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800382c:	4b13      	ldr	r3, [pc, #76]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	091b      	lsrs	r3, r3, #4
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	3301      	adds	r3, #1
 8003838:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800383a:	4b10      	ldr	r3, [pc, #64]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	0a1b      	lsrs	r3, r3, #8
 8003840:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003844:	697a      	ldr	r2, [r7, #20]
 8003846:	fb03 f202 	mul.w	r2, r3, r2
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003850:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003852:	4b0a      	ldr	r3, [pc, #40]	@ (800387c <HAL_RCC_GetSysClockFreq+0x108>)
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	0e5b      	lsrs	r3, r3, #25
 8003858:	f003 0303 	and.w	r3, r3, #3
 800385c:	3301      	adds	r3, #1
 800385e:	005b      	lsls	r3, r3, #1
 8003860:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003862:	697a      	ldr	r2, [r7, #20]
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	fbb2 f3f3 	udiv	r3, r2, r3
 800386a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800386c:	69bb      	ldr	r3, [r7, #24]
}
 800386e:	4618      	mov	r0, r3
 8003870:	3724      	adds	r7, #36	@ 0x24
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	40021000 	.word	0x40021000
 8003880:	0800a43c 	.word	0x0800a43c
 8003884:	00f42400 	.word	0x00f42400
 8003888:	007a1200 	.word	0x007a1200

0800388c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003890:	4b03      	ldr	r3, [pc, #12]	@ (80038a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003892:	681b      	ldr	r3, [r3, #0]
}
 8003894:	4618      	mov	r0, r3
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	20000000 	.word	0x20000000

080038a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80038a8:	f7ff fff0 	bl	800388c <HAL_RCC_GetHCLKFreq>
 80038ac:	4602      	mov	r2, r0
 80038ae:	4b06      	ldr	r3, [pc, #24]	@ (80038c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	0a1b      	lsrs	r3, r3, #8
 80038b4:	f003 0307 	and.w	r3, r3, #7
 80038b8:	4904      	ldr	r1, [pc, #16]	@ (80038cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80038ba:	5ccb      	ldrb	r3, [r1, r3]
 80038bc:	f003 031f 	and.w	r3, r3, #31
 80038c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	40021000 	.word	0x40021000
 80038cc:	0800a434 	.word	0x0800a434

080038d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80038d4:	f7ff ffda 	bl	800388c <HAL_RCC_GetHCLKFreq>
 80038d8:	4602      	mov	r2, r0
 80038da:	4b06      	ldr	r3, [pc, #24]	@ (80038f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	0adb      	lsrs	r3, r3, #11
 80038e0:	f003 0307 	and.w	r3, r3, #7
 80038e4:	4904      	ldr	r1, [pc, #16]	@ (80038f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80038e6:	5ccb      	ldrb	r3, [r1, r3]
 80038e8:	f003 031f 	and.w	r3, r3, #31
 80038ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	40021000 	.word	0x40021000
 80038f8:	0800a434 	.word	0x0800a434

080038fc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	220f      	movs	r2, #15
 800390a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800390c:	4b12      	ldr	r3, [pc, #72]	@ (8003958 <HAL_RCC_GetClockConfig+0x5c>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f003 0203 	and.w	r2, r3, #3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003918:	4b0f      	ldr	r3, [pc, #60]	@ (8003958 <HAL_RCC_GetClockConfig+0x5c>)
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003924:	4b0c      	ldr	r3, [pc, #48]	@ (8003958 <HAL_RCC_GetClockConfig+0x5c>)
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003930:	4b09      	ldr	r3, [pc, #36]	@ (8003958 <HAL_RCC_GetClockConfig+0x5c>)
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	08db      	lsrs	r3, r3, #3
 8003936:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800393e:	4b07      	ldr	r3, [pc, #28]	@ (800395c <HAL_RCC_GetClockConfig+0x60>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0207 	and.w	r2, r3, #7
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	601a      	str	r2, [r3, #0]
}
 800394a:	bf00      	nop
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	40021000 	.word	0x40021000
 800395c:	40022000 	.word	0x40022000

08003960 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003968:	2300      	movs	r3, #0
 800396a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800396c:	4b2a      	ldr	r3, [pc, #168]	@ (8003a18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800396e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003970:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d003      	beq.n	8003980 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003978:	f7ff f9bc 	bl	8002cf4 <HAL_PWREx_GetVoltageRange>
 800397c:	6178      	str	r0, [r7, #20]
 800397e:	e014      	b.n	80039aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003980:	4b25      	ldr	r3, [pc, #148]	@ (8003a18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003984:	4a24      	ldr	r2, [pc, #144]	@ (8003a18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003986:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800398a:	6593      	str	r3, [r2, #88]	@ 0x58
 800398c:	4b22      	ldr	r3, [pc, #136]	@ (8003a18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800398e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003990:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003994:	60fb      	str	r3, [r7, #12]
 8003996:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003998:	f7ff f9ac 	bl	8002cf4 <HAL_PWREx_GetVoltageRange>
 800399c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800399e:	4b1e      	ldr	r3, [pc, #120]	@ (8003a18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a2:	4a1d      	ldr	r2, [pc, #116]	@ (8003a18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039b0:	d10b      	bne.n	80039ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2b80      	cmp	r3, #128	@ 0x80
 80039b6:	d919      	bls.n	80039ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2ba0      	cmp	r3, #160	@ 0xa0
 80039bc:	d902      	bls.n	80039c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80039be:	2302      	movs	r3, #2
 80039c0:	613b      	str	r3, [r7, #16]
 80039c2:	e013      	b.n	80039ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80039c4:	2301      	movs	r3, #1
 80039c6:	613b      	str	r3, [r7, #16]
 80039c8:	e010      	b.n	80039ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2b80      	cmp	r3, #128	@ 0x80
 80039ce:	d902      	bls.n	80039d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80039d0:	2303      	movs	r3, #3
 80039d2:	613b      	str	r3, [r7, #16]
 80039d4:	e00a      	b.n	80039ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2b80      	cmp	r3, #128	@ 0x80
 80039da:	d102      	bne.n	80039e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80039dc:	2302      	movs	r3, #2
 80039de:	613b      	str	r3, [r7, #16]
 80039e0:	e004      	b.n	80039ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2b70      	cmp	r3, #112	@ 0x70
 80039e6:	d101      	bne.n	80039ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80039e8:	2301      	movs	r3, #1
 80039ea:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80039ec:	4b0b      	ldr	r3, [pc, #44]	@ (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f023 0207 	bic.w	r2, r3, #7
 80039f4:	4909      	ldr	r1, [pc, #36]	@ (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80039fc:	4b07      	ldr	r3, [pc, #28]	@ (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0307 	and.w	r3, r3, #7
 8003a04:	693a      	ldr	r2, [r7, #16]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d001      	beq.n	8003a0e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e000      	b.n	8003a10 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3718      	adds	r7, #24
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	40022000 	.word	0x40022000

08003a20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a28:	2300      	movs	r3, #0
 8003a2a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d041      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a40:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003a44:	d02a      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003a46:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003a4a:	d824      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003a4c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a50:	d008      	beq.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003a52:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a56:	d81e      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00a      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003a5c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a60:	d010      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003a62:	e018      	b.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a64:	4b86      	ldr	r3, [pc, #536]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	4a85      	ldr	r2, [pc, #532]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a6e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a70:	e015      	b.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	3304      	adds	r3, #4
 8003a76:	2100      	movs	r1, #0
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f001 f81f 	bl	8004abc <RCCEx_PLLSAI1_Config>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a82:	e00c      	b.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	3320      	adds	r3, #32
 8003a88:	2100      	movs	r1, #0
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f001 f90a 	bl	8004ca4 <RCCEx_PLLSAI2_Config>
 8003a90:	4603      	mov	r3, r0
 8003a92:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a94:	e003      	b.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	74fb      	strb	r3, [r7, #19]
      break;
 8003a9a:	e000      	b.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003a9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a9e:	7cfb      	ldrb	r3, [r7, #19]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d10b      	bne.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003aa4:	4b76      	ldr	r3, [pc, #472]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aaa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ab2:	4973      	ldr	r1, [pc, #460]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003aba:	e001      	b.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003abc:	7cfb      	ldrb	r3, [r7, #19]
 8003abe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d041      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ad0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003ad4:	d02a      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003ad6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003ada:	d824      	bhi.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003adc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ae0:	d008      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003ae2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ae6:	d81e      	bhi.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d00a      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003aec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003af0:	d010      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003af2:	e018      	b.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003af4:	4b62      	ldr	r3, [pc, #392]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	4a61      	ldr	r2, [pc, #388]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003afa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003afe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b00:	e015      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	3304      	adds	r3, #4
 8003b06:	2100      	movs	r1, #0
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f000 ffd7 	bl	8004abc <RCCEx_PLLSAI1_Config>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b12:	e00c      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	3320      	adds	r3, #32
 8003b18:	2100      	movs	r1, #0
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f001 f8c2 	bl	8004ca4 <RCCEx_PLLSAI2_Config>
 8003b20:	4603      	mov	r3, r0
 8003b22:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b24:	e003      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	74fb      	strb	r3, [r7, #19]
      break;
 8003b2a:	e000      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003b2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b2e:	7cfb      	ldrb	r3, [r7, #19]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d10b      	bne.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003b34:	4b52      	ldr	r3, [pc, #328]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b3a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b42:	494f      	ldr	r1, [pc, #316]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003b4a:	e001      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b4c:	7cfb      	ldrb	r3, [r7, #19]
 8003b4e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	f000 80a0 	beq.w	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b62:	4b47      	ldr	r3, [pc, #284]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d101      	bne.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e000      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003b72:	2300      	movs	r3, #0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d00d      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b78:	4b41      	ldr	r3, [pc, #260]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b7c:	4a40      	ldr	r2, [pc, #256]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b82:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b84:	4b3e      	ldr	r3, [pc, #248]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b8c:	60bb      	str	r3, [r7, #8]
 8003b8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b90:	2301      	movs	r3, #1
 8003b92:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b94:	4b3b      	ldr	r3, [pc, #236]	@ (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a3a      	ldr	r2, [pc, #232]	@ (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ba0:	f7fd fe06 	bl	80017b0 <HAL_GetTick>
 8003ba4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ba6:	e009      	b.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ba8:	f7fd fe02 	bl	80017b0 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d902      	bls.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	74fb      	strb	r3, [r7, #19]
        break;
 8003bba:	e005      	b.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003bbc:	4b31      	ldr	r3, [pc, #196]	@ (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d0ef      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003bc8:	7cfb      	ldrb	r3, [r7, #19]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d15c      	bne.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003bce:	4b2c      	ldr	r3, [pc, #176]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bd8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d01f      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003be6:	697a      	ldr	r2, [r7, #20]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d019      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003bec:	4b24      	ldr	r3, [pc, #144]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bf6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003bf8:	4b21      	ldr	r3, [pc, #132]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bfe:	4a20      	ldr	r2, [pc, #128]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c08:	4b1d      	ldr	r3, [pc, #116]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c0e:	4a1c      	ldr	r2, [pc, #112]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c18:	4a19      	ldr	r2, [pc, #100]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d016      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c2a:	f7fd fdc1 	bl	80017b0 <HAL_GetTick>
 8003c2e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c30:	e00b      	b.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c32:	f7fd fdbd 	bl	80017b0 <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d902      	bls.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	74fb      	strb	r3, [r7, #19]
            break;
 8003c48:	e006      	b.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c50:	f003 0302 	and.w	r3, r3, #2
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d0ec      	beq.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003c58:	7cfb      	ldrb	r3, [r7, #19]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d10c      	bne.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c5e:	4b08      	ldr	r3, [pc, #32]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c6e:	4904      	ldr	r1, [pc, #16]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003c76:	e009      	b.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c78:	7cfb      	ldrb	r3, [r7, #19]
 8003c7a:	74bb      	strb	r3, [r7, #18]
 8003c7c:	e006      	b.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003c7e:	bf00      	nop
 8003c80:	40021000 	.word	0x40021000
 8003c84:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c88:	7cfb      	ldrb	r3, [r7, #19]
 8003c8a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c8c:	7c7b      	ldrb	r3, [r7, #17]
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d105      	bne.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c92:	4b9e      	ldr	r3, [pc, #632]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c96:	4a9d      	ldr	r2, [pc, #628]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c9c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00a      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003caa:	4b98      	ldr	r3, [pc, #608]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cb0:	f023 0203 	bic.w	r2, r3, #3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cb8:	4994      	ldr	r1, [pc, #592]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0302 	and.w	r3, r3, #2
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00a      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ccc:	4b8f      	ldr	r3, [pc, #572]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cd2:	f023 020c 	bic.w	r2, r3, #12
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cda:	498c      	ldr	r1, [pc, #560]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0304 	and.w	r3, r3, #4
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00a      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003cee:	4b87      	ldr	r3, [pc, #540]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cf4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfc:	4983      	ldr	r1, [pc, #524]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0308 	and.w	r3, r3, #8
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d00a      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d10:	4b7e      	ldr	r3, [pc, #504]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d16:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d1e:	497b      	ldr	r1, [pc, #492]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0310 	and.w	r3, r3, #16
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00a      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d32:	4b76      	ldr	r3, [pc, #472]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d38:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d40:	4972      	ldr	r1, [pc, #456]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0320 	and.w	r3, r3, #32
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00a      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d54:	4b6d      	ldr	r3, [pc, #436]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d5a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d62:	496a      	ldr	r1, [pc, #424]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d64:	4313      	orrs	r3, r2
 8003d66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00a      	beq.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d76:	4b65      	ldr	r3, [pc, #404]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d7c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d84:	4961      	ldr	r1, [pc, #388]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d00a      	beq.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d98:	4b5c      	ldr	r3, [pc, #368]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003da6:	4959      	ldr	r1, [pc, #356]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00a      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003dba:	4b54      	ldr	r3, [pc, #336]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dc0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dc8:	4950      	ldr	r1, [pc, #320]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00a      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ddc:	4b4b      	ldr	r3, [pc, #300]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dea:	4948      	ldr	r1, [pc, #288]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00a      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003dfe:	4b43      	ldr	r3, [pc, #268]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e04:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e0c:	493f      	ldr	r1, [pc, #252]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d028      	beq.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e20:	4b3a      	ldr	r3, [pc, #232]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e26:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e2e:	4937      	ldr	r1, [pc, #220]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e3e:	d106      	bne.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e40:	4b32      	ldr	r3, [pc, #200]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	4a31      	ldr	r2, [pc, #196]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e4a:	60d3      	str	r3, [r2, #12]
 8003e4c:	e011      	b.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e52:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e56:	d10c      	bne.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	3304      	adds	r3, #4
 8003e5c:	2101      	movs	r1, #1
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f000 fe2c 	bl	8004abc <RCCEx_PLLSAI1_Config>
 8003e64:	4603      	mov	r3, r0
 8003e66:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003e68:	7cfb      	ldrb	r3, [r7, #19]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d001      	beq.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003e6e:	7cfb      	ldrb	r3, [r7, #19]
 8003e70:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d028      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e7e:	4b23      	ldr	r3, [pc, #140]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e84:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e8c:	491f      	ldr	r1, [pc, #124]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e9c:	d106      	bne.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e9e:	4b1b      	ldr	r3, [pc, #108]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	4a1a      	ldr	r2, [pc, #104]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ea8:	60d3      	str	r3, [r2, #12]
 8003eaa:	e011      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eb0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003eb4:	d10c      	bne.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	3304      	adds	r3, #4
 8003eba:	2101      	movs	r1, #1
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f000 fdfd 	bl	8004abc <RCCEx_PLLSAI1_Config>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ec6:	7cfb      	ldrb	r3, [r7, #19]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003ecc:	7cfb      	ldrb	r3, [r7, #19]
 8003ece:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d02b      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003edc:	4b0b      	ldr	r3, [pc, #44]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eea:	4908      	ldr	r1, [pc, #32]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eec:	4313      	orrs	r3, r2
 8003eee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ef6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003efa:	d109      	bne.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003efc:	4b03      	ldr	r3, [pc, #12]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	4a02      	ldr	r2, [pc, #8]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f06:	60d3      	str	r3, [r2, #12]
 8003f08:	e014      	b.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003f0a:	bf00      	nop
 8003f0c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f14:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f18:	d10c      	bne.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	3304      	adds	r3, #4
 8003f1e:	2101      	movs	r1, #1
 8003f20:	4618      	mov	r0, r3
 8003f22:	f000 fdcb 	bl	8004abc <RCCEx_PLLSAI1_Config>
 8003f26:	4603      	mov	r3, r0
 8003f28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f2a:	7cfb      	ldrb	r3, [r7, #19]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d001      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003f30:	7cfb      	ldrb	r3, [r7, #19]
 8003f32:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d02f      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f40:	4b2b      	ldr	r3, [pc, #172]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f46:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f4e:	4928      	ldr	r1, [pc, #160]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f5e:	d10d      	bne.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	3304      	adds	r3, #4
 8003f64:	2102      	movs	r1, #2
 8003f66:	4618      	mov	r0, r3
 8003f68:	f000 fda8 	bl	8004abc <RCCEx_PLLSAI1_Config>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f70:	7cfb      	ldrb	r3, [r7, #19]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d014      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003f76:	7cfb      	ldrb	r3, [r7, #19]
 8003f78:	74bb      	strb	r3, [r7, #18]
 8003f7a:	e011      	b.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f84:	d10c      	bne.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	3320      	adds	r3, #32
 8003f8a:	2102      	movs	r1, #2
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f000 fe89 	bl	8004ca4 <RCCEx_PLLSAI2_Config>
 8003f92:	4603      	mov	r3, r0
 8003f94:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f96:	7cfb      	ldrb	r3, [r7, #19]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d001      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003f9c:	7cfb      	ldrb	r3, [r7, #19]
 8003f9e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d00a      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003fac:	4b10      	ldr	r3, [pc, #64]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fb2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fba:	490d      	ldr	r1, [pc, #52]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d00b      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003fce:	4b08      	ldr	r3, [pc, #32]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fde:	4904      	ldr	r1, [pc, #16]	@ (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003fe6:	7cbb      	ldrb	r3, [r7, #18]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3718      	adds	r7, #24
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	40021000 	.word	0x40021000

08003ff4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b088      	sub	sp, #32
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004006:	d13d      	bne.n	8004084 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004008:	4bb2      	ldr	r3, [pc, #712]	@ (80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800400a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800400e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004012:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800401a:	d027      	beq.n	800406c <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004022:	f200 8538 	bhi.w	8004a96 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800402c:	d005      	beq.n	800403a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004034:	d00d      	beq.n	8004052 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8004036:	f000 bd2e 	b.w	8004a96 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800403a:	4ba6      	ldr	r3, [pc, #664]	@ (80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800403c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004040:	f003 0302 	and.w	r3, r3, #2
 8004044:	2b02      	cmp	r3, #2
 8004046:	f040 8528 	bne.w	8004a9a <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
        frequency = LSE_VALUE;
 800404a:	2320      	movs	r3, #32
 800404c:	61fb      	str	r3, [r7, #28]
      break;
 800404e:	f000 bd24 	b.w	8004a9a <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004052:	4ba0      	ldr	r3, [pc, #640]	@ (80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004054:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004058:	f003 0302 	and.w	r3, r3, #2
 800405c:	2b02      	cmp	r3, #2
 800405e:	f040 851e 	bne.w	8004a9e <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          frequency = LSI_VALUE;
 8004062:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004066:	61fb      	str	r3, [r7, #28]
      break;
 8004068:	f000 bd19 	b.w	8004a9e <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800406c:	4b99      	ldr	r3, [pc, #612]	@ (80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004074:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004078:	f040 8513 	bne.w	8004aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
        frequency = HSE_VALUE / 32U;
 800407c:	4b96      	ldr	r3, [pc, #600]	@ (80042d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800407e:	61fb      	str	r3, [r7, #28]
      break;
 8004080:	f000 bd0f 	b.w	8004aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004084:	4b93      	ldr	r3, [pc, #588]	@ (80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	f003 0303 	and.w	r3, r3, #3
 800408c:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	2b03      	cmp	r3, #3
 8004092:	d036      	beq.n	8004102 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	2b03      	cmp	r3, #3
 8004098:	d840      	bhi.n	800411c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d003      	beq.n	80040a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d020      	beq.n	80040e8 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80040a6:	e039      	b.n	800411c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80040a8:	4b8a      	ldr	r3, [pc, #552]	@ (80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0302 	and.w	r3, r3, #2
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d116      	bne.n	80040e2 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80040b4:	4b87      	ldr	r3, [pc, #540]	@ (80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0308 	and.w	r3, r3, #8
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d005      	beq.n	80040cc <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 80040c0:	4b84      	ldr	r3, [pc, #528]	@ (80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	091b      	lsrs	r3, r3, #4
 80040c6:	f003 030f 	and.w	r3, r3, #15
 80040ca:	e005      	b.n	80040d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 80040cc:	4b81      	ldr	r3, [pc, #516]	@ (80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80040ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040d2:	0a1b      	lsrs	r3, r3, #8
 80040d4:	f003 030f 	and.w	r3, r3, #15
 80040d8:	4a80      	ldr	r2, [pc, #512]	@ (80042dc <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80040da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040de:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80040e0:	e01f      	b.n	8004122 <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
        pllvco = 0U;
 80040e2:	2300      	movs	r3, #0
 80040e4:	61bb      	str	r3, [r7, #24]
      break;
 80040e6:	e01c      	b.n	8004122 <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80040e8:	4b7a      	ldr	r3, [pc, #488]	@ (80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040f4:	d102      	bne.n	80040fc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
      {
        pllvco = HSI_VALUE;
 80040f6:	4b7a      	ldr	r3, [pc, #488]	@ (80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80040f8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80040fa:	e012      	b.n	8004122 <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
        pllvco = 0U;
 80040fc:	2300      	movs	r3, #0
 80040fe:	61bb      	str	r3, [r7, #24]
      break;
 8004100:	e00f      	b.n	8004122 <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004102:	4b74      	ldr	r3, [pc, #464]	@ (80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800410a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800410e:	d102      	bne.n	8004116 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      {
        pllvco = HSE_VALUE;
 8004110:	4b74      	ldr	r3, [pc, #464]	@ (80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004112:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004114:	e005      	b.n	8004122 <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
        pllvco = 0U;
 8004116:	2300      	movs	r3, #0
 8004118:	61bb      	str	r3, [r7, #24]
      break;
 800411a:	e002      	b.n	8004122 <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    default:
      /* No source */
      pllvco = 0U;
 800411c:	2300      	movs	r3, #0
 800411e:	61bb      	str	r3, [r7, #24]
      break;
 8004120:	bf00      	nop
    }

    switch(PeriphClk)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004128:	f000 80de 	beq.w	80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004132:	f200 84b8 	bhi.w	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800413c:	f000 80d4 	beq.w	80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004146:	f200 84ae 	bhi.w	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004150:	f000 8358 	beq.w	8004804 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800415a:	f200 84a4 	bhi.w	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004164:	f000 8475 	beq.w	8004a52 <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800416e:	f200 849a 	bhi.w	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004178:	f000 82c7 	beq.w	800470a <HAL_RCCEx_GetPeriphCLKFreq+0x716>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004182:	f200 8490 	bhi.w	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800418c:	f000 80ac 	beq.w	80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004196:	f200 8486 	bhi.w	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041a0:	f000 8090 	beq.w	80042c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041aa:	f200 847c 	bhi.w	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041b4:	d07f      	beq.n	80042b6 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041bc:	f200 8473 	bhi.w	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041c6:	f000 83fb 	beq.w	80049c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041d0:	f200 8469 	bhi.w	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041da:	f000 83a8 	beq.w	800492e <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041e4:	f200 845f 	bhi.w	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041ee:	f000 8372 	beq.w	80048d6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041f8:	f200 8455 	bhi.w	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2b80      	cmp	r3, #128	@ 0x80
 8004200:	f000 833d 	beq.w	800487e <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b80      	cmp	r3, #128	@ 0x80
 8004208:	f200 844d 	bhi.w	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b20      	cmp	r3, #32
 8004210:	d84c      	bhi.n	80042ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2b00      	cmp	r3, #0
 8004216:	f000 8446 	beq.w	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	3b01      	subs	r3, #1
 800421e:	2b1f      	cmp	r3, #31
 8004220:	f200 8441 	bhi.w	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8004224:	a201      	add	r2, pc, #4	@ (adr r2, 800422c <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800422a:	bf00      	nop
 800422c:	08004415 	.word	0x08004415
 8004230:	08004481 	.word	0x08004481
 8004234:	08004aa7 	.word	0x08004aa7
 8004238:	08004511 	.word	0x08004511
 800423c:	08004aa7 	.word	0x08004aa7
 8004240:	08004aa7 	.word	0x08004aa7
 8004244:	08004aa7 	.word	0x08004aa7
 8004248:	08004595 	.word	0x08004595
 800424c:	08004aa7 	.word	0x08004aa7
 8004250:	08004aa7 	.word	0x08004aa7
 8004254:	08004aa7 	.word	0x08004aa7
 8004258:	08004aa7 	.word	0x08004aa7
 800425c:	08004aa7 	.word	0x08004aa7
 8004260:	08004aa7 	.word	0x08004aa7
 8004264:	08004aa7 	.word	0x08004aa7
 8004268:	0800460b 	.word	0x0800460b
 800426c:	08004aa7 	.word	0x08004aa7
 8004270:	08004aa7 	.word	0x08004aa7
 8004274:	08004aa7 	.word	0x08004aa7
 8004278:	08004aa7 	.word	0x08004aa7
 800427c:	08004aa7 	.word	0x08004aa7
 8004280:	08004aa7 	.word	0x08004aa7
 8004284:	08004aa7 	.word	0x08004aa7
 8004288:	08004aa7 	.word	0x08004aa7
 800428c:	08004aa7 	.word	0x08004aa7
 8004290:	08004aa7 	.word	0x08004aa7
 8004294:	08004aa7 	.word	0x08004aa7
 8004298:	08004aa7 	.word	0x08004aa7
 800429c:	08004aa7 	.word	0x08004aa7
 80042a0:	08004aa7 	.word	0x08004aa7
 80042a4:	08004aa7 	.word	0x08004aa7
 80042a8:	0800468b 	.word	0x0800468b
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2b40      	cmp	r3, #64	@ 0x40
 80042b0:	f000 82b9 	beq.w	8004826 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80042b4:	e3f7      	b.n	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80042b6:	69b9      	ldr	r1, [r7, #24]
 80042b8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80042bc:	f000 fdd0 	bl	8004e60 <RCCEx_GetSAIxPeriphCLKFreq>
 80042c0:	61f8      	str	r0, [r7, #28]
      break;
 80042c2:	e3f1      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80042c4:	69b9      	ldr	r1, [r7, #24]
 80042c6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80042ca:	f000 fdc9 	bl	8004e60 <RCCEx_GetSAIxPeriphCLKFreq>
 80042ce:	61f8      	str	r0, [r7, #28]
      break;
 80042d0:	e3ea      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 80042d2:	bf00      	nop
 80042d4:	40021000 	.word	0x40021000
 80042d8:	0003d090 	.word	0x0003d090
 80042dc:	0800a43c 	.word	0x0800a43c
 80042e0:	00f42400 	.word	0x00f42400
 80042e4:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80042e8:	4ba7      	ldr	r3, [pc, #668]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80042ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ee:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80042f2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80042fa:	d00c      	beq.n	8004316 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004302:	d87f      	bhi.n	8004404 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800430a:	d04e      	beq.n	80043aa <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004312:	d01d      	beq.n	8004350 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8004314:	e076      	b.n	8004404 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004316:	4b9c      	ldr	r3, [pc, #624]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0302 	and.w	r3, r3, #2
 800431e:	2b02      	cmp	r3, #2
 8004320:	d172      	bne.n	8004408 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004322:	4b99      	ldr	r3, [pc, #612]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0308 	and.w	r3, r3, #8
 800432a:	2b00      	cmp	r3, #0
 800432c:	d005      	beq.n	800433a <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 800432e:	4b96      	ldr	r3, [pc, #600]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	091b      	lsrs	r3, r3, #4
 8004334:	f003 030f 	and.w	r3, r3, #15
 8004338:	e005      	b.n	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 800433a:	4b93      	ldr	r3, [pc, #588]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800433c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004340:	0a1b      	lsrs	r3, r3, #8
 8004342:	f003 030f 	and.w	r3, r3, #15
 8004346:	4a91      	ldr	r2, [pc, #580]	@ (800458c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8004348:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800434c:	61fb      	str	r3, [r7, #28]
          break;
 800434e:	e05b      	b.n	8004408 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004350:	4b8d      	ldr	r3, [pc, #564]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004358:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800435c:	d156      	bne.n	800440c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800435e:	4b8a      	ldr	r3, [pc, #552]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004366:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800436a:	d14f      	bne.n	800440c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800436c:	4b86      	ldr	r3, [pc, #536]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	0a1b      	lsrs	r3, r3, #8
 8004372:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004376:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	68fa      	ldr	r2, [r7, #12]
 800437c:	fb03 f202 	mul.w	r2, r3, r2
 8004380:	4b81      	ldr	r3, [pc, #516]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	091b      	lsrs	r3, r3, #4
 8004386:	f003 0307 	and.w	r3, r3, #7
 800438a:	3301      	adds	r3, #1
 800438c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004390:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004392:	4b7d      	ldr	r3, [pc, #500]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	0d5b      	lsrs	r3, r3, #21
 8004398:	f003 0303 	and.w	r3, r3, #3
 800439c:	3301      	adds	r3, #1
 800439e:	005b      	lsls	r3, r3, #1
 80043a0:	69ba      	ldr	r2, [r7, #24]
 80043a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a6:	61fb      	str	r3, [r7, #28]
          break;
 80043a8:	e030      	b.n	800440c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80043aa:	4b77      	ldr	r3, [pc, #476]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043b6:	d12b      	bne.n	8004410 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80043b8:	4b73      	ldr	r3, [pc, #460]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80043ba:	691b      	ldr	r3, [r3, #16]
 80043bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043c4:	d124      	bne.n	8004410 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80043c6:	4b70      	ldr	r3, [pc, #448]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	0a1b      	lsrs	r3, r3, #8
 80043cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043d0:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	68fa      	ldr	r2, [r7, #12]
 80043d6:	fb03 f202 	mul.w	r2, r3, r2
 80043da:	4b6b      	ldr	r3, [pc, #428]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	091b      	lsrs	r3, r3, #4
 80043e0:	f003 0307 	and.w	r3, r3, #7
 80043e4:	3301      	adds	r3, #1
 80043e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ea:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80043ec:	4b66      	ldr	r3, [pc, #408]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80043ee:	691b      	ldr	r3, [r3, #16]
 80043f0:	0d5b      	lsrs	r3, r3, #21
 80043f2:	f003 0303 	and.w	r3, r3, #3
 80043f6:	3301      	adds	r3, #1
 80043f8:	005b      	lsls	r3, r3, #1
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004400:	61fb      	str	r3, [r7, #28]
          break;
 8004402:	e005      	b.n	8004410 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8004404:	bf00      	nop
 8004406:	e34f      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004408:	bf00      	nop
 800440a:	e34d      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 800440c:	bf00      	nop
 800440e:	e34b      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004410:	bf00      	nop
        break;
 8004412:	e349      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004414:	4b5c      	ldr	r3, [pc, #368]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800441a:	f003 0303 	and.w	r3, r3, #3
 800441e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	2b03      	cmp	r3, #3
 8004424:	d826      	bhi.n	8004474 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
 8004426:	a201      	add	r2, pc, #4	@ (adr r2, 800442c <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8004428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800442c:	0800443d 	.word	0x0800443d
 8004430:	08004445 	.word	0x08004445
 8004434:	0800444d 	.word	0x0800444d
 8004438:	08004461 	.word	0x08004461
          frequency = HAL_RCC_GetPCLK2Freq();
 800443c:	f7ff fa48 	bl	80038d0 <HAL_RCC_GetPCLK2Freq>
 8004440:	61f8      	str	r0, [r7, #28]
          break;
 8004442:	e01c      	b.n	800447e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004444:	f7ff f996 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 8004448:	61f8      	str	r0, [r7, #28]
          break;
 800444a:	e018      	b.n	800447e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800444c:	4b4e      	ldr	r3, [pc, #312]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004454:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004458:	d10e      	bne.n	8004478 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
            frequency = HSI_VALUE;
 800445a:	4b4d      	ldr	r3, [pc, #308]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800445c:	61fb      	str	r3, [r7, #28]
          break;
 800445e:	e00b      	b.n	8004478 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004460:	4b49      	ldr	r3, [pc, #292]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004466:	f003 0302 	and.w	r3, r3, #2
 800446a:	2b02      	cmp	r3, #2
 800446c:	d106      	bne.n	800447c <HAL_RCCEx_GetPeriphCLKFreq+0x488>
            frequency = LSE_VALUE;
 800446e:	2320      	movs	r3, #32
 8004470:	61fb      	str	r3, [r7, #28]
          break;
 8004472:	e003      	b.n	800447c <HAL_RCCEx_GetPeriphCLKFreq+0x488>
          break;
 8004474:	bf00      	nop
 8004476:	e317      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004478:	bf00      	nop
 800447a:	e315      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 800447c:	bf00      	nop
        break;
 800447e:	e313      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004480:	4b41      	ldr	r3, [pc, #260]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004486:	f003 030c 	and.w	r3, r3, #12
 800448a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	2b0c      	cmp	r3, #12
 8004490:	d838      	bhi.n	8004504 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 8004492:	a201      	add	r2, pc, #4	@ (adr r2, 8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>)
 8004494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004498:	080044cd 	.word	0x080044cd
 800449c:	08004505 	.word	0x08004505
 80044a0:	08004505 	.word	0x08004505
 80044a4:	08004505 	.word	0x08004505
 80044a8:	080044d5 	.word	0x080044d5
 80044ac:	08004505 	.word	0x08004505
 80044b0:	08004505 	.word	0x08004505
 80044b4:	08004505 	.word	0x08004505
 80044b8:	080044dd 	.word	0x080044dd
 80044bc:	08004505 	.word	0x08004505
 80044c0:	08004505 	.word	0x08004505
 80044c4:	08004505 	.word	0x08004505
 80044c8:	080044f1 	.word	0x080044f1
          frequency = HAL_RCC_GetPCLK1Freq();
 80044cc:	f7ff f9ea 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 80044d0:	61f8      	str	r0, [r7, #28]
          break;
 80044d2:	e01c      	b.n	800450e <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          frequency = HAL_RCC_GetSysClockFreq();
 80044d4:	f7ff f94e 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 80044d8:	61f8      	str	r0, [r7, #28]
          break;
 80044da:	e018      	b.n	800450e <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80044dc:	4b2a      	ldr	r3, [pc, #168]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044e8:	d10e      	bne.n	8004508 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
            frequency = HSI_VALUE;
 80044ea:	4b29      	ldr	r3, [pc, #164]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80044ec:	61fb      	str	r3, [r7, #28]
          break;
 80044ee:	e00b      	b.n	8004508 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80044f0:	4b25      	ldr	r3, [pc, #148]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80044f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d106      	bne.n	800450c <HAL_RCCEx_GetPeriphCLKFreq+0x518>
            frequency = LSE_VALUE;
 80044fe:	2320      	movs	r3, #32
 8004500:	61fb      	str	r3, [r7, #28]
          break;
 8004502:	e003      	b.n	800450c <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 8004504:	bf00      	nop
 8004506:	e2cf      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004508:	bf00      	nop
 800450a:	e2cd      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 800450c:	bf00      	nop
        break;
 800450e:	e2cb      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004510:	4b1d      	ldr	r3, [pc, #116]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004516:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800451a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	2b30      	cmp	r3, #48	@ 0x30
 8004520:	d021      	beq.n	8004566 <HAL_RCCEx_GetPeriphCLKFreq+0x572>
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	2b30      	cmp	r3, #48	@ 0x30
 8004526:	d828      	bhi.n	800457a <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	2b20      	cmp	r3, #32
 800452c:	d011      	beq.n	8004552 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	2b20      	cmp	r3, #32
 8004532:	d822      	bhi.n	800457a <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	2b10      	cmp	r3, #16
 800453e:	d004      	beq.n	800454a <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 8004540:	e01b      	b.n	800457a <HAL_RCCEx_GetPeriphCLKFreq+0x586>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004542:	f7ff f9af 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 8004546:	61f8      	str	r0, [r7, #28]
          break;
 8004548:	e01c      	b.n	8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
          frequency = HAL_RCC_GetSysClockFreq();
 800454a:	f7ff f913 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 800454e:	61f8      	str	r0, [r7, #28]
          break;
 8004550:	e018      	b.n	8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004552:	4b0d      	ldr	r3, [pc, #52]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800455a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800455e:	d10e      	bne.n	800457e <HAL_RCCEx_GetPeriphCLKFreq+0x58a>
            frequency = HSI_VALUE;
 8004560:	4b0b      	ldr	r3, [pc, #44]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004562:	61fb      	str	r3, [r7, #28]
          break;
 8004564:	e00b      	b.n	800457e <HAL_RCCEx_GetPeriphCLKFreq+0x58a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004566:	4b08      	ldr	r3, [pc, #32]	@ (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004568:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800456c:	f003 0302 	and.w	r3, r3, #2
 8004570:	2b02      	cmp	r3, #2
 8004572:	d106      	bne.n	8004582 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
            frequency = LSE_VALUE;
 8004574:	2320      	movs	r3, #32
 8004576:	61fb      	str	r3, [r7, #28]
          break;
 8004578:	e003      	b.n	8004582 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          break;
 800457a:	bf00      	nop
 800457c:	e294      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 800457e:	bf00      	nop
 8004580:	e292      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004582:	bf00      	nop
        break;
 8004584:	e290      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8004586:	bf00      	nop
 8004588:	40021000 	.word	0x40021000
 800458c:	0800a43c 	.word	0x0800a43c
 8004590:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004594:	4b99      	ldr	r3, [pc, #612]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800459a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800459e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80045a4:	d021      	beq.n	80045ea <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	2bc0      	cmp	r3, #192	@ 0xc0
 80045aa:	d828      	bhi.n	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	2b80      	cmp	r3, #128	@ 0x80
 80045b0:	d011      	beq.n	80045d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	2b80      	cmp	r3, #128	@ 0x80
 80045b6:	d822      	bhi.n	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	2b40      	cmp	r3, #64	@ 0x40
 80045c2:	d004      	beq.n	80045ce <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
          break;
 80045c4:	e01b      	b.n	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80045c6:	f7ff f96d 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 80045ca:	61f8      	str	r0, [r7, #28]
          break;
 80045cc:	e01c      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetSysClockFreq();
 80045ce:	f7ff f8d1 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 80045d2:	61f8      	str	r0, [r7, #28]
          break;
 80045d4:	e018      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80045d6:	4b89      	ldr	r3, [pc, #548]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045e2:	d10e      	bne.n	8004602 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
            frequency = HSI_VALUE;
 80045e4:	4b86      	ldr	r3, [pc, #536]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80045e6:	61fb      	str	r3, [r7, #28]
          break;
 80045e8:	e00b      	b.n	8004602 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80045ea:	4b84      	ldr	r3, [pc, #528]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80045ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045f0:	f003 0302 	and.w	r3, r3, #2
 80045f4:	2b02      	cmp	r3, #2
 80045f6:	d106      	bne.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
            frequency = LSE_VALUE;
 80045f8:	2320      	movs	r3, #32
 80045fa:	61fb      	str	r3, [r7, #28]
          break;
 80045fc:	e003      	b.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
          break;
 80045fe:	bf00      	nop
 8004600:	e252      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004602:	bf00      	nop
 8004604:	e250      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004606:	bf00      	nop
        break;
 8004608:	e24e      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800460a:	4b7c      	ldr	r3, [pc, #496]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800460c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004610:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004614:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800461c:	d025      	beq.n	800466a <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004624:	d82b      	bhi.n	800467e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800462c:	d013      	beq.n	8004656 <HAL_RCCEx_GetPeriphCLKFreq+0x662>
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004634:	d823      	bhi.n	800467e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d004      	beq.n	8004646 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004642:	d004      	beq.n	800464e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
          break;
 8004644:	e01b      	b.n	800467e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004646:	f7ff f92d 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 800464a:	61f8      	str	r0, [r7, #28]
          break;
 800464c:	e01c      	b.n	8004688 <HAL_RCCEx_GetPeriphCLKFreq+0x694>
          frequency = HAL_RCC_GetSysClockFreq();
 800464e:	f7ff f891 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 8004652:	61f8      	str	r0, [r7, #28]
          break;
 8004654:	e018      	b.n	8004688 <HAL_RCCEx_GetPeriphCLKFreq+0x694>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004656:	4b69      	ldr	r3, [pc, #420]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800465e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004662:	d10e      	bne.n	8004682 <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
            frequency = HSI_VALUE;
 8004664:	4b66      	ldr	r3, [pc, #408]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004666:	61fb      	str	r3, [r7, #28]
          break;
 8004668:	e00b      	b.n	8004682 <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800466a:	4b64      	ldr	r3, [pc, #400]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800466c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004670:	f003 0302 	and.w	r3, r3, #2
 8004674:	2b02      	cmp	r3, #2
 8004676:	d106      	bne.n	8004686 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            frequency = LSE_VALUE;
 8004678:	2320      	movs	r3, #32
 800467a:	61fb      	str	r3, [r7, #28]
          break;
 800467c:	e003      	b.n	8004686 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          break;
 800467e:	bf00      	nop
 8004680:	e212      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004682:	bf00      	nop
 8004684:	e210      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004686:	bf00      	nop
        break;
 8004688:	e20e      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800468a:	4b5c      	ldr	r3, [pc, #368]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800468c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004690:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004694:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800469c:	d025      	beq.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80046a4:	d82b      	bhi.n	80046fe <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046ac:	d013      	beq.n	80046d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046b4:	d823      	bhi.n	80046fe <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d004      	beq.n	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046c2:	d004      	beq.n	80046ce <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
          break;
 80046c4:	e01b      	b.n	80046fe <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80046c6:	f7ff f8ed 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 80046ca:	61f8      	str	r0, [r7, #28]
          break;
 80046cc:	e01c      	b.n	8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
          frequency = HAL_RCC_GetSysClockFreq();
 80046ce:	f7ff f851 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 80046d2:	61f8      	str	r0, [r7, #28]
          break;
 80046d4:	e018      	b.n	8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80046d6:	4b49      	ldr	r3, [pc, #292]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046e2:	d10e      	bne.n	8004702 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
            frequency = HSI_VALUE;
 80046e4:	4b46      	ldr	r3, [pc, #280]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80046e6:	61fb      	str	r3, [r7, #28]
          break;
 80046e8:	e00b      	b.n	8004702 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80046ea:	4b44      	ldr	r3, [pc, #272]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80046ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d106      	bne.n	8004706 <HAL_RCCEx_GetPeriphCLKFreq+0x712>
            frequency = LSE_VALUE;
 80046f8:	2320      	movs	r3, #32
 80046fa:	61fb      	str	r3, [r7, #28]
          break;
 80046fc:	e003      	b.n	8004706 <HAL_RCCEx_GetPeriphCLKFreq+0x712>
          break;
 80046fe:	bf00      	nop
 8004700:	e1d2      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004702:	bf00      	nop
 8004704:	e1d0      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004706:	bf00      	nop
        break;
 8004708:	e1ce      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800470a:	4b3c      	ldr	r3, [pc, #240]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800470c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004710:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004714:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800471c:	d00c      	beq.n	8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004724:	d864      	bhi.n	80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800472c:	d008      	beq.n	8004740 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004734:	d030      	beq.n	8004798 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
          break;
 8004736:	e05b      	b.n	80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetSysClockFreq();
 8004738:	f7ff f81c 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 800473c:	61f8      	str	r0, [r7, #28]
          break;
 800473e:	e05c      	b.n	80047fa <HAL_RCCEx_GetPeriphCLKFreq+0x806>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004740:	4b2e      	ldr	r3, [pc, #184]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004748:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800474c:	d152      	bne.n	80047f4 <HAL_RCCEx_GetPeriphCLKFreq+0x800>
 800474e:	4b2b      	ldr	r3, [pc, #172]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d04c      	beq.n	80047f4 <HAL_RCCEx_GetPeriphCLKFreq+0x800>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800475a:	4b28      	ldr	r3, [pc, #160]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	0a1b      	lsrs	r3, r3, #8
 8004760:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004764:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	fb03 f202 	mul.w	r2, r3, r2
 800476e:	4b23      	ldr	r3, [pc, #140]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	091b      	lsrs	r3, r3, #4
 8004774:	f003 0307 	and.w	r3, r3, #7
 8004778:	3301      	adds	r3, #1
 800477a:	fbb2 f3f3 	udiv	r3, r2, r3
 800477e:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004780:	4b1e      	ldr	r3, [pc, #120]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004782:	691b      	ldr	r3, [r3, #16]
 8004784:	0e5b      	lsrs	r3, r3, #25
 8004786:	f003 0303 	and.w	r3, r3, #3
 800478a:	3301      	adds	r3, #1
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	69ba      	ldr	r2, [r7, #24]
 8004790:	fbb2 f3f3 	udiv	r3, r2, r3
 8004794:	61fb      	str	r3, [r7, #28]
          break;
 8004796:	e02d      	b.n	80047f4 <HAL_RCCEx_GetPeriphCLKFreq+0x800>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8004798:	4b18      	ldr	r3, [pc, #96]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047a4:	d128      	bne.n	80047f8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
 80047a6:	4b15      	ldr	r3, [pc, #84]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d022      	beq.n	80047f8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80047b2:	4b12      	ldr	r3, [pc, #72]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	0a1b      	lsrs	r3, r3, #8
 80047b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047bc:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	fb03 f202 	mul.w	r2, r3, r2
 80047c6:	4b0d      	ldr	r3, [pc, #52]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	091b      	lsrs	r3, r3, #4
 80047cc:	f003 0307 	and.w	r3, r3, #7
 80047d0:	3301      	adds	r3, #1
 80047d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d6:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 80047d8:	4b08      	ldr	r3, [pc, #32]	@ (80047fc <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	0e5b      	lsrs	r3, r3, #25
 80047de:	f003 0303 	and.w	r3, r3, #3
 80047e2:	3301      	adds	r3, #1
 80047e4:	005b      	lsls	r3, r3, #1
 80047e6:	69ba      	ldr	r2, [r7, #24]
 80047e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ec:	61fb      	str	r3, [r7, #28]
          break;
 80047ee:	e003      	b.n	80047f8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          break;
 80047f0:	bf00      	nop
 80047f2:	e159      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80047f4:	bf00      	nop
 80047f6:	e157      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80047f8:	bf00      	nop
        break;
 80047fa:	e155      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 80047fc:	40021000 	.word	0x40021000
 8004800:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8004804:	4b9c      	ldr	r3, [pc, #624]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800480a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800480e:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d103      	bne.n	800481e <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8004816:	f7ff f85b 	bl	80038d0 <HAL_RCC_GetPCLK2Freq>
 800481a:	61f8      	str	r0, [r7, #28]
        break;
 800481c:	e144      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetSysClockFreq();
 800481e:	f7fe ffa9 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 8004822:	61f8      	str	r0, [r7, #28]
        break;
 8004824:	e140      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004826:	4b94      	ldr	r3, [pc, #592]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800482c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004830:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004838:	d013      	beq.n	8004862 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004840:	d819      	bhi.n	8004876 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d004      	beq.n	8004852 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800484e:	d004      	beq.n	800485a <HAL_RCCEx_GetPeriphCLKFreq+0x866>
          break;
 8004850:	e011      	b.n	8004876 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004852:	f7ff f827 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 8004856:	61f8      	str	r0, [r7, #28]
          break;
 8004858:	e010      	b.n	800487c <HAL_RCCEx_GetPeriphCLKFreq+0x888>
          frequency = HAL_RCC_GetSysClockFreq();
 800485a:	f7fe ff8b 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 800485e:	61f8      	str	r0, [r7, #28]
          break;
 8004860:	e00c      	b.n	800487c <HAL_RCCEx_GetPeriphCLKFreq+0x888>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004862:	4b85      	ldr	r3, [pc, #532]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800486a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800486e:	d104      	bne.n	800487a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
            frequency = HSI_VALUE;
 8004870:	4b82      	ldr	r3, [pc, #520]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0xa88>)
 8004872:	61fb      	str	r3, [r7, #28]
          break;
 8004874:	e001      	b.n	800487a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          break;
 8004876:	bf00      	nop
 8004878:	e116      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 800487a:	bf00      	nop
        break;
 800487c:	e114      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800487e:	4b7e      	ldr	r3, [pc, #504]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004884:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004888:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004890:	d013      	beq.n	80048ba <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004898:	d819      	bhi.n	80048ce <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d004      	beq.n	80048aa <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048a6:	d004      	beq.n	80048b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 80048a8:	e011      	b.n	80048ce <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = HAL_RCC_GetPCLK1Freq();
 80048aa:	f7fe fffb 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 80048ae:	61f8      	str	r0, [r7, #28]
          break;
 80048b0:	e010      	b.n	80048d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
          frequency = HAL_RCC_GetSysClockFreq();
 80048b2:	f7fe ff5f 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 80048b6:	61f8      	str	r0, [r7, #28]
          break;
 80048b8:	e00c      	b.n	80048d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80048ba:	4b6f      	ldr	r3, [pc, #444]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048c6:	d104      	bne.n	80048d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
            frequency = HSI_VALUE;
 80048c8:	4b6c      	ldr	r3, [pc, #432]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0xa88>)
 80048ca:	61fb      	str	r3, [r7, #28]
          break;
 80048cc:	e001      	b.n	80048d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80048ce:	bf00      	nop
 80048d0:	e0ea      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80048d2:	bf00      	nop
        break;
 80048d4:	e0e8      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80048d6:	4b68      	ldr	r3, [pc, #416]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 80048d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048e0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048e8:	d013      	beq.n	8004912 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048f0:	d819      	bhi.n	8004926 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d004      	beq.n	8004902 <HAL_RCCEx_GetPeriphCLKFreq+0x90e>
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048fe:	d004      	beq.n	800490a <HAL_RCCEx_GetPeriphCLKFreq+0x916>
          break;
 8004900:	e011      	b.n	8004926 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004902:	f7fe ffcf 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 8004906:	61f8      	str	r0, [r7, #28]
          break;
 8004908:	e010      	b.n	800492c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
          frequency = HAL_RCC_GetSysClockFreq();
 800490a:	f7fe ff33 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 800490e:	61f8      	str	r0, [r7, #28]
          break;
 8004910:	e00c      	b.n	800492c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004912:	4b59      	ldr	r3, [pc, #356]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800491a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800491e:	d104      	bne.n	800492a <HAL_RCCEx_GetPeriphCLKFreq+0x936>
            frequency = HSI_VALUE;
 8004920:	4b56      	ldr	r3, [pc, #344]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0xa88>)
 8004922:	61fb      	str	r3, [r7, #28]
          break;
 8004924:	e001      	b.n	800492a <HAL_RCCEx_GetPeriphCLKFreq+0x936>
          break;
 8004926:	bf00      	nop
 8004928:	e0be      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 800492a:	bf00      	nop
        break;
 800492c:	e0bc      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800492e:	4b52      	ldr	r3, [pc, #328]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004934:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004938:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004940:	d02c      	beq.n	800499c <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004948:	d832      	bhi.n	80049b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004950:	d01a      	beq.n	8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004958:	d82a      	bhi.n	80049b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d004      	beq.n	800496a <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004966:	d004      	beq.n	8004972 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
          break;
 8004968:	e022      	b.n	80049b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
          frequency = HAL_RCC_GetPCLK1Freq();
 800496a:	f7fe ff9b 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 800496e:	61f8      	str	r0, [r7, #28]
          break;
 8004970:	e025      	b.n	80049be <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004972:	4b41      	ldr	r3, [pc, #260]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004974:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004978:	f003 0302 	and.w	r3, r3, #2
 800497c:	2b02      	cmp	r3, #2
 800497e:	d119      	bne.n	80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c0>
              frequency = LSI_VALUE;
 8004980:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004984:	61fb      	str	r3, [r7, #28]
          break;
 8004986:	e015      	b.n	80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004988:	4b3b      	ldr	r3, [pc, #236]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004990:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004994:	d110      	bne.n	80049b8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
            frequency = HSI_VALUE;
 8004996:	4b39      	ldr	r3, [pc, #228]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0xa88>)
 8004998:	61fb      	str	r3, [r7, #28]
          break;
 800499a:	e00d      	b.n	80049b8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800499c:	4b36      	ldr	r3, [pc, #216]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 800499e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d108      	bne.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>
            frequency = LSE_VALUE;
 80049aa:	2320      	movs	r3, #32
 80049ac:	61fb      	str	r3, [r7, #28]
          break;
 80049ae:	e005      	b.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>
          break;
 80049b0:	bf00      	nop
 80049b2:	e079      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80049b4:	bf00      	nop
 80049b6:	e077      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80049b8:	bf00      	nop
 80049ba:	e075      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80049bc:	bf00      	nop
        break;
 80049be:	e073      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80049c0:	4b2d      	ldr	r3, [pc, #180]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 80049c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80049ca:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80049d2:	d02c      	beq.n	8004a2e <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80049da:	d832      	bhi.n	8004a42 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049e2:	d01a      	beq.n	8004a1a <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049ea:	d82a      	bhi.n	8004a42 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d004      	beq.n	80049fc <HAL_RCCEx_GetPeriphCLKFreq+0xa08>
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049f8:	d004      	beq.n	8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0xa10>
          break;
 80049fa:	e022      	b.n	8004a42 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80049fc:	f7fe ff52 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 8004a00:	61f8      	str	r0, [r7, #28]
          break;
 8004a02:	e025      	b.n	8004a50 <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004a04:	4b1c      	ldr	r3, [pc, #112]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004a06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d119      	bne.n	8004a46 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
              frequency = LSI_VALUE;
 8004a12:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004a16:	61fb      	str	r3, [r7, #28]
          break;
 8004a18:	e015      	b.n	8004a46 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a1a:	4b17      	ldr	r3, [pc, #92]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a26:	d110      	bne.n	8004a4a <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
            frequency = HSI_VALUE;
 8004a28:	4b14      	ldr	r3, [pc, #80]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0xa88>)
 8004a2a:	61fb      	str	r3, [r7, #28]
          break;
 8004a2c:	e00d      	b.n	8004a4a <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004a2e:	4b12      	ldr	r3, [pc, #72]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a34:	f003 0302 	and.w	r3, r3, #2
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d108      	bne.n	8004a4e <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
            frequency = LSE_VALUE;
 8004a3c:	2320      	movs	r3, #32
 8004a3e:	61fb      	str	r3, [r7, #28]
          break;
 8004a40:	e005      	b.n	8004a4e <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
          break;
 8004a42:	bf00      	nop
 8004a44:	e030      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004a46:	bf00      	nop
 8004a48:	e02e      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004a4a:	bf00      	nop
 8004a4c:	e02c      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004a4e:	bf00      	nop
        break;
 8004a50:	e02a      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8004a52:	4b09      	ldr	r3, [pc, #36]	@ (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a58:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004a5c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d004      	beq.n	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a6a:	d009      	beq.n	8004a80 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>
          break;
 8004a6c:	e012      	b.n	8004a94 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004a6e:	f7fe ff19 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 8004a72:	61f8      	str	r0, [r7, #28]
          break;
 8004a74:	e00e      	b.n	8004a94 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
 8004a76:	bf00      	nop
 8004a78:	40021000 	.word	0x40021000
 8004a7c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a80:	4b0c      	ldr	r3, [pc, #48]	@ (8004ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a8c:	d101      	bne.n	8004a92 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
            frequency = HSI_VALUE;
 8004a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8004ab8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004a90:	61fb      	str	r3, [r7, #28]
          break;
 8004a92:	bf00      	nop
        break;
 8004a94:	e008      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
      break;
 8004a96:	bf00      	nop
 8004a98:	e006      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
      break;
 8004a9a:	bf00      	nop
 8004a9c:	e004      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
      break;
 8004a9e:	bf00      	nop
 8004aa0:	e002      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
      break;
 8004aa2:	bf00      	nop
 8004aa4:	e000      	b.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
      break;
 8004aa6:	bf00      	nop
    }
  }

  return(frequency);
 8004aa8:	69fb      	ldr	r3, [r7, #28]
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3720      	adds	r7, #32
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	40021000 	.word	0x40021000
 8004ab8:	00f42400 	.word	0x00f42400

08004abc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004aca:	4b75      	ldr	r3, [pc, #468]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	f003 0303 	and.w	r3, r3, #3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d018      	beq.n	8004b08 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004ad6:	4b72      	ldr	r3, [pc, #456]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	f003 0203 	and.w	r2, r3, #3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d10d      	bne.n	8004b02 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
       ||
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d009      	beq.n	8004b02 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004aee:	4b6c      	ldr	r3, [pc, #432]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	091b      	lsrs	r3, r3, #4
 8004af4:	f003 0307 	and.w	r3, r3, #7
 8004af8:	1c5a      	adds	r2, r3, #1
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	685b      	ldr	r3, [r3, #4]
       ||
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d047      	beq.n	8004b92 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	73fb      	strb	r3, [r7, #15]
 8004b06:	e044      	b.n	8004b92 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2b03      	cmp	r3, #3
 8004b0e:	d018      	beq.n	8004b42 <RCCEx_PLLSAI1_Config+0x86>
 8004b10:	2b03      	cmp	r3, #3
 8004b12:	d825      	bhi.n	8004b60 <RCCEx_PLLSAI1_Config+0xa4>
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d002      	beq.n	8004b1e <RCCEx_PLLSAI1_Config+0x62>
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d009      	beq.n	8004b30 <RCCEx_PLLSAI1_Config+0x74>
 8004b1c:	e020      	b.n	8004b60 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004b1e:	4b60      	ldr	r3, [pc, #384]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0302 	and.w	r3, r3, #2
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d11d      	bne.n	8004b66 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b2e:	e01a      	b.n	8004b66 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004b30:	4b5b      	ldr	r3, [pc, #364]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d116      	bne.n	8004b6a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b40:	e013      	b.n	8004b6a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004b42:	4b57      	ldr	r3, [pc, #348]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10f      	bne.n	8004b6e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004b4e:	4b54      	ldr	r3, [pc, #336]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d109      	bne.n	8004b6e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004b5e:	e006      	b.n	8004b6e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	73fb      	strb	r3, [r7, #15]
      break;
 8004b64:	e004      	b.n	8004b70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b66:	bf00      	nop
 8004b68:	e002      	b.n	8004b70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b6a:	bf00      	nop
 8004b6c:	e000      	b.n	8004b70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b70:	7bfb      	ldrb	r3, [r7, #15]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d10d      	bne.n	8004b92 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004b76:	4b4a      	ldr	r3, [pc, #296]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6819      	ldr	r1, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	3b01      	subs	r3, #1
 8004b88:	011b      	lsls	r3, r3, #4
 8004b8a:	430b      	orrs	r3, r1
 8004b8c:	4944      	ldr	r1, [pc, #272]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b92:	7bfb      	ldrb	r3, [r7, #15]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d17d      	bne.n	8004c94 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004b98:	4b41      	ldr	r3, [pc, #260]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a40      	ldr	r2, [pc, #256]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b9e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004ba2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ba4:	f7fc fe04 	bl	80017b0 <HAL_GetTick>
 8004ba8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004baa:	e009      	b.n	8004bc0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004bac:	f7fc fe00 	bl	80017b0 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d902      	bls.n	8004bc0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	73fb      	strb	r3, [r7, #15]
        break;
 8004bbe:	e005      	b.n	8004bcc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004bc0:	4b37      	ldr	r3, [pc, #220]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d1ef      	bne.n	8004bac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004bcc:	7bfb      	ldrb	r3, [r7, #15]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d160      	bne.n	8004c94 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d111      	bne.n	8004bfc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004bd8:	4b31      	ldr	r3, [pc, #196]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004be0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	6892      	ldr	r2, [r2, #8]
 8004be8:	0211      	lsls	r1, r2, #8
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	68d2      	ldr	r2, [r2, #12]
 8004bee:	0912      	lsrs	r2, r2, #4
 8004bf0:	0452      	lsls	r2, r2, #17
 8004bf2:	430a      	orrs	r2, r1
 8004bf4:	492a      	ldr	r1, [pc, #168]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	610b      	str	r3, [r1, #16]
 8004bfa:	e027      	b.n	8004c4c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d112      	bne.n	8004c28 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c02:	4b27      	ldr	r3, [pc, #156]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004c0a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	6892      	ldr	r2, [r2, #8]
 8004c12:	0211      	lsls	r1, r2, #8
 8004c14:	687a      	ldr	r2, [r7, #4]
 8004c16:	6912      	ldr	r2, [r2, #16]
 8004c18:	0852      	lsrs	r2, r2, #1
 8004c1a:	3a01      	subs	r2, #1
 8004c1c:	0552      	lsls	r2, r2, #21
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	491f      	ldr	r1, [pc, #124]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c22:	4313      	orrs	r3, r2
 8004c24:	610b      	str	r3, [r1, #16]
 8004c26:	e011      	b.n	8004c4c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c28:	4b1d      	ldr	r3, [pc, #116]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004c30:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	6892      	ldr	r2, [r2, #8]
 8004c38:	0211      	lsls	r1, r2, #8
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	6952      	ldr	r2, [r2, #20]
 8004c3e:	0852      	lsrs	r2, r2, #1
 8004c40:	3a01      	subs	r2, #1
 8004c42:	0652      	lsls	r2, r2, #25
 8004c44:	430a      	orrs	r2, r1
 8004c46:	4916      	ldr	r1, [pc, #88]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004c4c:	4b14      	ldr	r3, [pc, #80]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a13      	ldr	r2, [pc, #76]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c52:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c58:	f7fc fdaa 	bl	80017b0 <HAL_GetTick>
 8004c5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c5e:	e009      	b.n	8004c74 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c60:	f7fc fda6 	bl	80017b0 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d902      	bls.n	8004c74 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	73fb      	strb	r3, [r7, #15]
          break;
 8004c72:	e005      	b.n	8004c80 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c74:	4b0a      	ldr	r3, [pc, #40]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d0ef      	beq.n	8004c60 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004c80:	7bfb      	ldrb	r3, [r7, #15]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d106      	bne.n	8004c94 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004c86:	4b06      	ldr	r3, [pc, #24]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c88:	691a      	ldr	r2, [r3, #16]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	4904      	ldr	r1, [pc, #16]	@ (8004ca0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c90:	4313      	orrs	r3, r2
 8004c92:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3710      	adds	r7, #16
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	40021000 	.word	0x40021000

08004ca4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004cb2:	4b6a      	ldr	r3, [pc, #424]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	f003 0303 	and.w	r3, r3, #3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d018      	beq.n	8004cf0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004cbe:	4b67      	ldr	r3, [pc, #412]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	f003 0203 	and.w	r2, r3, #3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d10d      	bne.n	8004cea <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
       ||
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d009      	beq.n	8004cea <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004cd6:	4b61      	ldr	r3, [pc, #388]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	091b      	lsrs	r3, r3, #4
 8004cdc:	f003 0307 	and.w	r3, r3, #7
 8004ce0:	1c5a      	adds	r2, r3, #1
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
       ||
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d047      	beq.n	8004d7a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	73fb      	strb	r3, [r7, #15]
 8004cee:	e044      	b.n	8004d7a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2b03      	cmp	r3, #3
 8004cf6:	d018      	beq.n	8004d2a <RCCEx_PLLSAI2_Config+0x86>
 8004cf8:	2b03      	cmp	r3, #3
 8004cfa:	d825      	bhi.n	8004d48 <RCCEx_PLLSAI2_Config+0xa4>
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d002      	beq.n	8004d06 <RCCEx_PLLSAI2_Config+0x62>
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d009      	beq.n	8004d18 <RCCEx_PLLSAI2_Config+0x74>
 8004d04:	e020      	b.n	8004d48 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d06:	4b55      	ldr	r3, [pc, #340]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0302 	and.w	r3, r3, #2
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d11d      	bne.n	8004d4e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d16:	e01a      	b.n	8004d4e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d18:	4b50      	ldr	r3, [pc, #320]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d116      	bne.n	8004d52 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d28:	e013      	b.n	8004d52 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d2a:	4b4c      	ldr	r3, [pc, #304]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d10f      	bne.n	8004d56 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d36:	4b49      	ldr	r3, [pc, #292]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d109      	bne.n	8004d56 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d46:	e006      	b.n	8004d56 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	73fb      	strb	r3, [r7, #15]
      break;
 8004d4c:	e004      	b.n	8004d58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d4e:	bf00      	nop
 8004d50:	e002      	b.n	8004d58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d52:	bf00      	nop
 8004d54:	e000      	b.n	8004d58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d56:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d58:	7bfb      	ldrb	r3, [r7, #15]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d10d      	bne.n	8004d7a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d5e:	4b3f      	ldr	r3, [pc, #252]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6819      	ldr	r1, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	011b      	lsls	r3, r3, #4
 8004d72:	430b      	orrs	r3, r1
 8004d74:	4939      	ldr	r1, [pc, #228]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d7a:	7bfb      	ldrb	r3, [r7, #15]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d167      	bne.n	8004e50 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004d80:	4b36      	ldr	r3, [pc, #216]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a35      	ldr	r2, [pc, #212]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d8c:	f7fc fd10 	bl	80017b0 <HAL_GetTick>
 8004d90:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d92:	e009      	b.n	8004da8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d94:	f7fc fd0c 	bl	80017b0 <HAL_GetTick>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d902      	bls.n	8004da8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004da2:	2303      	movs	r3, #3
 8004da4:	73fb      	strb	r3, [r7, #15]
        break;
 8004da6:	e005      	b.n	8004db4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004da8:	4b2c      	ldr	r3, [pc, #176]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d1ef      	bne.n	8004d94 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004db4:	7bfb      	ldrb	r3, [r7, #15]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d14a      	bne.n	8004e50 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d111      	bne.n	8004de4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004dc0:	4b26      	ldr	r3, [pc, #152]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dc2:	695b      	ldr	r3, [r3, #20]
 8004dc4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004dc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	6892      	ldr	r2, [r2, #8]
 8004dd0:	0211      	lsls	r1, r2, #8
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	68d2      	ldr	r2, [r2, #12]
 8004dd6:	0912      	lsrs	r2, r2, #4
 8004dd8:	0452      	lsls	r2, r2, #17
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	491f      	ldr	r1, [pc, #124]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	614b      	str	r3, [r1, #20]
 8004de2:	e011      	b.n	8004e08 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004de4:	4b1d      	ldr	r3, [pc, #116]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004de6:	695b      	ldr	r3, [r3, #20]
 8004de8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004dec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6892      	ldr	r2, [r2, #8]
 8004df4:	0211      	lsls	r1, r2, #8
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	6912      	ldr	r2, [r2, #16]
 8004dfa:	0852      	lsrs	r2, r2, #1
 8004dfc:	3a01      	subs	r2, #1
 8004dfe:	0652      	lsls	r2, r2, #25
 8004e00:	430a      	orrs	r2, r1
 8004e02:	4916      	ldr	r1, [pc, #88]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004e08:	4b14      	ldr	r3, [pc, #80]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a13      	ldr	r2, [pc, #76]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e12:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e14:	f7fc fccc 	bl	80017b0 <HAL_GetTick>
 8004e18:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e1a:	e009      	b.n	8004e30 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e1c:	f7fc fcc8 	bl	80017b0 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d902      	bls.n	8004e30 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	73fb      	strb	r3, [r7, #15]
          break;
 8004e2e:	e005      	b.n	8004e3c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e30:	4b0a      	ldr	r3, [pc, #40]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d0ef      	beq.n	8004e1c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004e3c:	7bfb      	ldrb	r3, [r7, #15]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d106      	bne.n	8004e50 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004e42:	4b06      	ldr	r3, [pc, #24]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e44:	695a      	ldr	r2, [r3, #20]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	4904      	ldr	r1, [pc, #16]	@ (8004e5c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3710      	adds	r7, #16
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	40021000 	.word	0x40021000

08004e60 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b089      	sub	sp, #36	@ 0x24
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8004e72:	2300      	movs	r3, #0
 8004e74:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e7c:	d10c      	bne.n	8004e98 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004e7e:	4b6e      	ldr	r3, [pc, #440]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e84:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004e88:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004e90:	d112      	bne.n	8004eb8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004e92:	4b6a      	ldr	r3, [pc, #424]	@ (800503c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8004e94:	61fb      	str	r3, [r7, #28]
 8004e96:	e00f      	b.n	8004eb8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e9e:	d10b      	bne.n	8004eb8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004ea0:	4b65      	ldr	r3, [pc, #404]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ea6:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004eaa:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004eb2:	d101      	bne.n	8004eb8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8004eb4:	4b61      	ldr	r3, [pc, #388]	@ (800503c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8004eb6:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	f040 80b4 	bne.w	8005028 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004eca:	d003      	beq.n	8004ed4 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ed2:	d135      	bne.n	8004f40 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004ed4:	4b58      	ldr	r3, [pc, #352]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004edc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ee0:	f040 80a1 	bne.w	8005026 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8004ee4:	4b54      	ldr	r3, [pc, #336]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	f000 809a 	beq.w	8005026 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004ef2:	4b51      	ldr	r3, [pc, #324]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	091b      	lsrs	r3, r3, #4
 8004ef8:	f003 0307 	and.w	r3, r3, #7
 8004efc:	3301      	adds	r3, #1
 8004efe:	693a      	ldr	r2, [r7, #16]
 8004f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f04:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004f06:	4b4c      	ldr	r3, [pc, #304]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	0a1b      	lsrs	r3, r3, #8
 8004f0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f10:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d10a      	bne.n	8004f2e <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004f18:	4b47      	ldr	r3, [pc, #284]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d002      	beq.n	8004f2a <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8004f24:	2311      	movs	r3, #17
 8004f26:	617b      	str	r3, [r7, #20]
 8004f28:	e001      	b.n	8004f2e <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8004f2a:	2307      	movs	r3, #7
 8004f2c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	fb03 f202 	mul.w	r2, r3, r2
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f3c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004f3e:	e072      	b.n	8005026 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8004f40:	69bb      	ldr	r3, [r7, #24]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d133      	bne.n	8004fae <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8004f46:	4b3c      	ldr	r3, [pc, #240]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f4e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f52:	d169      	bne.n	8005028 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004f54:	4b38      	ldr	r3, [pc, #224]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004f56:	691b      	ldr	r3, [r3, #16]
 8004f58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d063      	beq.n	8005028 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004f60:	4b35      	ldr	r3, [pc, #212]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004f62:	68db      	ldr	r3, [r3, #12]
 8004f64:	091b      	lsrs	r3, r3, #4
 8004f66:	f003 0307 	and.w	r3, r3, #7
 8004f6a:	3301      	adds	r3, #1
 8004f6c:	693a      	ldr	r2, [r7, #16]
 8004f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f72:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004f74:	4b30      	ldr	r3, [pc, #192]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	0a1b      	lsrs	r3, r3, #8
 8004f7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f7e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d10a      	bne.n	8004f9c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8004f86:	4b2c      	ldr	r3, [pc, #176]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d002      	beq.n	8004f98 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8004f92:	2311      	movs	r3, #17
 8004f94:	617b      	str	r3, [r7, #20]
 8004f96:	e001      	b.n	8004f9c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8004f98:	2307      	movs	r3, #7
 8004f9a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	68fa      	ldr	r2, [r7, #12]
 8004fa0:	fb03 f202 	mul.w	r2, r3, r2
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004faa:	61fb      	str	r3, [r7, #28]
 8004fac:	e03c      	b.n	8005028 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fb4:	d003      	beq.n	8004fbe <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8004fb6:	69bb      	ldr	r3, [r7, #24]
 8004fb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004fbc:	d134      	bne.n	8005028 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8004fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fca:	d12d      	bne.n	8005028 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004fce:	695b      	ldr	r3, [r3, #20]
 8004fd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d027      	beq.n	8005028 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004fd8:	4b17      	ldr	r3, [pc, #92]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	091b      	lsrs	r3, r3, #4
 8004fde:	f003 0307 	and.w	r3, r3, #7
 8004fe2:	3301      	adds	r3, #1
 8004fe4:	693a      	ldr	r2, [r7, #16]
 8004fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fea:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004fec:	4b12      	ldr	r3, [pc, #72]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004fee:	695b      	ldr	r3, [r3, #20]
 8004ff0:	0a1b      	lsrs	r3, r3, #8
 8004ff2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ff6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10a      	bne.n	8005014 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8005038 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d002      	beq.n	8005010 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 800500a:	2311      	movs	r3, #17
 800500c:	617b      	str	r3, [r7, #20]
 800500e:	e001      	b.n	8005014 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8005010:	2307      	movs	r3, #7
 8005012:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	68fa      	ldr	r2, [r7, #12]
 8005018:	fb03 f202 	mul.w	r2, r3, r2
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005022:	61fb      	str	r3, [r7, #28]
 8005024:	e000      	b.n	8005028 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005026:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8005028:	69fb      	ldr	r3, [r7, #28]
}
 800502a:	4618      	mov	r0, r3
 800502c:	3724      	adds	r7, #36	@ 0x24
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr
 8005036:	bf00      	nop
 8005038:	40021000 	.word	0x40021000
 800503c:	001fff68 	.word	0x001fff68

08005040 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b086      	sub	sp, #24
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	607a      	str	r2, [r7, #4]
 800504c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	2b02      	cmp	r3, #2
 8005052:	d904      	bls.n	800505e <HAL_SAI_InitProtocol+0x1e>
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	3b03      	subs	r3, #3
 8005058:	2b01      	cmp	r3, #1
 800505a:	d812      	bhi.n	8005082 <HAL_SAI_InitProtocol+0x42>
 800505c:	e008      	b.n	8005070 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	68b9      	ldr	r1, [r7, #8]
 8005064:	68f8      	ldr	r0, [r7, #12]
 8005066:	f000 fba3 	bl	80057b0 <SAI_InitI2S>
 800506a:	4603      	mov	r3, r0
 800506c:	75fb      	strb	r3, [r7, #23]
      break;
 800506e:	e00b      	b.n	8005088 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	68b9      	ldr	r1, [r7, #8]
 8005076:	68f8      	ldr	r0, [r7, #12]
 8005078:	f000 fc4c 	bl	8005914 <SAI_InitPCM>
 800507c:	4603      	mov	r3, r0
 800507e:	75fb      	strb	r3, [r7, #23]
      break;
 8005080:	e002      	b.n	8005088 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	75fb      	strb	r3, [r7, #23]
      break;
 8005086:	bf00      	nop
  }

  if (status == HAL_OK)
 8005088:	7dfb      	ldrb	r3, [r7, #23]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d104      	bne.n	8005098 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800508e:	68f8      	ldr	r0, [r7, #12]
 8005090:	f000 f808 	bl	80050a4 <HAL_SAI_Init>
 8005094:	4603      	mov	r3, r0
 8005096:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005098:	7dfb      	ldrb	r3, [r7, #23]
}
 800509a:	4618      	mov	r0, r3
 800509c:	3718      	adds	r7, #24
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
	...

080050a4 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b088      	sub	sp, #32
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e155      	b.n	8005362 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d106      	bne.n	80050d0 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f7fb ff50 	bl	8000f70 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f000 fca1 	bl	8005a18 <SAI_Disable>
 80050d6:	4603      	mov	r3, r0
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d001      	beq.n	80050e0 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	e140      	b.n	8005362 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2202      	movs	r2, #2
 80050e4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	2b02      	cmp	r3, #2
 80050ee:	d00c      	beq.n	800510a <HAL_SAI_Init+0x66>
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d80d      	bhi.n	8005110 <HAL_SAI_Init+0x6c>
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d002      	beq.n	80050fe <HAL_SAI_Init+0x5a>
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d003      	beq.n	8005104 <HAL_SAI_Init+0x60>
 80050fc:	e008      	b.n	8005110 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80050fe:	2300      	movs	r3, #0
 8005100:	61fb      	str	r3, [r7, #28]
      break;
 8005102:	e008      	b.n	8005116 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005104:	2310      	movs	r3, #16
 8005106:	61fb      	str	r3, [r7, #28]
      break;
 8005108:	e005      	b.n	8005116 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800510a:	2320      	movs	r3, #32
 800510c:	61fb      	str	r3, [r7, #28]
      break;
 800510e:	e002      	b.n	8005116 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8005110:	2300      	movs	r3, #0
 8005112:	61fb      	str	r3, [r7, #28]
      break;
 8005114:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	2b03      	cmp	r3, #3
 800511c:	d81d      	bhi.n	800515a <HAL_SAI_Init+0xb6>
 800511e:	a201      	add	r2, pc, #4	@ (adr r2, 8005124 <HAL_SAI_Init+0x80>)
 8005120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005124:	08005135 	.word	0x08005135
 8005128:	0800513b 	.word	0x0800513b
 800512c:	08005143 	.word	0x08005143
 8005130:	0800514b 	.word	0x0800514b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005134:	2300      	movs	r3, #0
 8005136:	617b      	str	r3, [r7, #20]
      break;
 8005138:	e012      	b.n	8005160 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800513a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800513e:	617b      	str	r3, [r7, #20]
      break;
 8005140:	e00e      	b.n	8005160 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005142:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005146:	617b      	str	r3, [r7, #20]
      break;
 8005148:	e00a      	b.n	8005160 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800514a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800514e:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	f043 0301 	orr.w	r3, r3, #1
 8005156:	61fb      	str	r3, [r7, #28]
      break;
 8005158:	e002      	b.n	8005160 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800515a:	2300      	movs	r3, #0
 800515c:	617b      	str	r3, [r7, #20]
      break;
 800515e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a81      	ldr	r2, [pc, #516]	@ (800536c <HAL_SAI_Init+0x2c8>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d004      	beq.n	8005174 <HAL_SAI_Init+0xd0>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a80      	ldr	r2, [pc, #512]	@ (8005370 <HAL_SAI_Init+0x2cc>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d103      	bne.n	800517c <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005174:	4a7f      	ldr	r2, [pc, #508]	@ (8005374 <HAL_SAI_Init+0x2d0>)
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	6013      	str	r3, [r2, #0]
 800517a:	e002      	b.n	8005182 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800517c:	4a7e      	ldr	r2, [pc, #504]	@ (8005378 <HAL_SAI_Init+0x2d4>)
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	69db      	ldr	r3, [r3, #28]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d041      	beq.n	800520e <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a77      	ldr	r2, [pc, #476]	@ (800536c <HAL_SAI_Init+0x2c8>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d004      	beq.n	800519e <HAL_SAI_Init+0xfa>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a75      	ldr	r2, [pc, #468]	@ (8005370 <HAL_SAI_Init+0x2cc>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d105      	bne.n	80051aa <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800519e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80051a2:	f7fe ff27 	bl	8003ff4 <HAL_RCCEx_GetPeriphCLKFreq>
 80051a6:	6138      	str	r0, [r7, #16]
 80051a8:	e004      	b.n	80051b4 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80051aa:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80051ae:	f7fe ff21 	bl	8003ff4 <HAL_RCCEx_GetPeriphCLKFreq>
 80051b2:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80051b4:	693a      	ldr	r2, [r7, #16]
 80051b6:	4613      	mov	r3, r2
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	4413      	add	r3, r2
 80051bc:	005b      	lsls	r3, r3, #1
 80051be:	461a      	mov	r2, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	69db      	ldr	r3, [r3, #28]
 80051c4:	025b      	lsls	r3, r3, #9
 80051c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ca:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	4a6b      	ldr	r2, [pc, #428]	@ (800537c <HAL_SAI_Init+0x2d8>)
 80051d0:	fba2 2303 	umull	r2, r3, r2, r3
 80051d4:	08da      	lsrs	r2, r3, #3
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80051da:	68f9      	ldr	r1, [r7, #12]
 80051dc:	4b67      	ldr	r3, [pc, #412]	@ (800537c <HAL_SAI_Init+0x2d8>)
 80051de:	fba3 2301 	umull	r2, r3, r3, r1
 80051e2:	08da      	lsrs	r2, r3, #3
 80051e4:	4613      	mov	r3, r2
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	4413      	add	r3, r2
 80051ea:	005b      	lsls	r3, r3, #1
 80051ec:	1aca      	subs	r2, r1, r3
 80051ee:	2a08      	cmp	r2, #8
 80051f0:	d904      	bls.n	80051fc <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6a1b      	ldr	r3, [r3, #32]
 80051f6:	1c5a      	adds	r2, r3, #1
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005200:	2b04      	cmp	r3, #4
 8005202:	d104      	bne.n	800520e <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	085a      	lsrs	r2, r3, #1
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d003      	beq.n	800521e <HAL_SAI_Init+0x17a>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	2b02      	cmp	r3, #2
 800521c:	d109      	bne.n	8005232 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005222:	2b01      	cmp	r3, #1
 8005224:	d101      	bne.n	800522a <HAL_SAI_Init+0x186>
 8005226:	2300      	movs	r3, #0
 8005228:	e001      	b.n	800522e <HAL_SAI_Init+0x18a>
 800522a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800522e:	61bb      	str	r3, [r7, #24]
 8005230:	e008      	b.n	8005244 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005236:	2b01      	cmp	r3, #1
 8005238:	d102      	bne.n	8005240 <HAL_SAI_Init+0x19c>
 800523a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800523e:	e000      	b.n	8005242 <HAL_SAI_Init+0x19e>
 8005240:	2300      	movs	r3, #0
 8005242:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	6819      	ldr	r1, [r3, #0]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	4b4c      	ldr	r3, [pc, #304]	@ (8005380 <HAL_SAI_Init+0x2dc>)
 8005250:	400b      	ands	r3, r1
 8005252:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	6819      	ldr	r1, [r3, #0]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685a      	ldr	r2, [r3, #4]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005262:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005268:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800526e:	431a      	orrs	r2, r3
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 800527c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	691b      	ldr	r3, [r3, #16]
 8005282:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005288:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	051b      	lsls	r3, r3, #20
 8005290:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	430a      	orrs	r2, r1
 8005298:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	6812      	ldr	r2, [r2, #0]
 80052a4:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80052a8:	f023 030f 	bic.w	r3, r3, #15
 80052ac:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	6859      	ldr	r1, [r3, #4]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	699a      	ldr	r2, [r3, #24]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052bc:	431a      	orrs	r2, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c2:	431a      	orrs	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	430a      	orrs	r2, r1
 80052ca:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	6899      	ldr	r1, [r3, #8]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	4b2b      	ldr	r3, [pc, #172]	@ (8005384 <HAL_SAI_Init+0x2e0>)
 80052d8:	400b      	ands	r3, r1
 80052da:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	6899      	ldr	r1, [r3, #8]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e6:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80052ec:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80052f2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80052f8:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fe:	3b01      	subs	r3, #1
 8005300:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005302:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	430a      	orrs	r2, r1
 800530a:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68d9      	ldr	r1, [r3, #12]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800531a:	400b      	ands	r3, r1
 800531c:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68d9      	ldr	r1, [r3, #12]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800532c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005332:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005334:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800533a:	3b01      	subs	r3, #1
 800533c:	021b      	lsls	r3, r3, #8
 800533e:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	430a      	orrs	r2, r1
 8005346:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3720      	adds	r7, #32
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	40015404 	.word	0x40015404
 8005370:	40015424 	.word	0x40015424
 8005374:	40015400 	.word	0x40015400
 8005378:	40015800 	.word	0x40015800
 800537c:	cccccccd 	.word	0xcccccccd
 8005380:	ff05c010 	.word	0xff05c010
 8005384:	fff88000 	.word	0xfff88000

08005388 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005390:	2300      	movs	r3, #0
 8005392:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800539a:	2b01      	cmp	r3, #1
 800539c:	d101      	bne.n	80053a2 <HAL_SAI_Abort+0x1a>
 800539e:	2302      	movs	r3, #2
 80053a0:	e053      	b.n	800544a <HAL_SAI_Abort+0xc2>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2201      	movs	r2, #1
 80053a6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 fb34 	bl	8005a18 <SAI_Disable>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d001      	beq.n	80053ba <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053c8:	d125      	bne.n	8005416 <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80053d8:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	2b12      	cmp	r3, #18
 80053e4:	d108      	bne.n	80053f8 <HAL_SAI_Abort+0x70>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d004      	beq.n	80053f8 <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053f2:	4618      	mov	r0, r3
 80053f4:	f7fc fba6 	bl	8001b44 <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	2b22      	cmp	r3, #34	@ 0x22
 8005402:	d108      	bne.n	8005416 <HAL_SAI_Abort+0x8e>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005408:	2b00      	cmp	r3, #0
 800540a:	d004      	beq.n	8005416 <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005410:	4618      	mov	r0, r3
 8005412:	f7fc fb97 	bl	8001b44 <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2200      	movs	r2, #0
 800541c:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f04f 32ff 	mov.w	r2, #4294967295
 8005426:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f042 0208 	orr.w	r2, r2, #8
 8005436:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8005448:	7bfb      	ldrb	r3, [r7, #15]
}
 800544a:	4618      	mov	r0, r3
 800544c:	3710      	adds	r7, #16
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
	...

08005454 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b086      	sub	sp, #24
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005462:	b2db      	uxtb	r3, r3
 8005464:	2b00      	cmp	r3, #0
 8005466:	f000 8192 	beq.w	800578e <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	695b      	ldr	r3, [r3, #20]
 8005470:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	f003 0308 	and.w	r3, r3, #8
 8005488:	2b00      	cmp	r3, #0
 800548a:	d009      	beq.n	80054a0 <HAL_SAI_IRQHandler+0x4c>
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	f003 0308 	and.w	r3, r3, #8
 8005492:	2b00      	cmp	r3, #0
 8005494:	d004      	beq.n	80054a0 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	4798      	blx	r3
 800549e:	e176      	b.n	800578e <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	f003 0301 	and.w	r3, r3, #1
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d01e      	beq.n	80054e8 <HAL_SAI_IRQHandler+0x94>
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	f003 0301 	and.w	r3, r3, #1
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d019      	beq.n	80054e8 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2201      	movs	r2, #1
 80054ba:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	2b22      	cmp	r3, #34	@ 0x22
 80054c6:	d101      	bne.n	80054cc <HAL_SAI_IRQHandler+0x78>
 80054c8:	2301      	movs	r3, #1
 80054ca:	e000      	b.n	80054ce <HAL_SAI_IRQHandler+0x7a>
 80054cc:	2302      	movs	r3, #2
 80054ce:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	431a      	orrs	r2, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f000 f95b 	bl	800579c <HAL_SAI_ErrorCallback>
 80054e6:	e152      	b.n	800578e <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d011      	beq.n	8005516 <HAL_SAI_IRQHandler+0xc2>
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	f003 0302 	and.w	r3, r3, #2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d00c      	beq.n	8005516 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2202      	movs	r2, #2
 8005502:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005508:	2b00      	cmp	r3, #0
 800550a:	f000 8140 	beq.w	800578e <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005512:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8005514:	e13b      	b.n	800578e <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	f003 0320 	and.w	r3, r3, #32
 800551c:	2b00      	cmp	r3, #0
 800551e:	d055      	beq.n	80055cc <HAL_SAI_IRQHandler+0x178>
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	f003 0320 	and.w	r3, r3, #32
 8005526:	2b00      	cmp	r3, #0
 8005528:	d050      	beq.n	80055cc <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2220      	movs	r2, #32
 8005530:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005538:	f043 0204 	orr.w	r2, r3, #4
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005548:	2b00      	cmp	r3, #0
 800554a:	d038      	beq.n	80055be <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005550:	2b00      	cmp	r3, #0
 8005552:	d016      	beq.n	8005582 <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005558:	4a8f      	ldr	r2, [pc, #572]	@ (8005798 <HAL_SAI_IRQHandler+0x344>)
 800555a:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005560:	4618      	mov	r0, r3
 8005562:	f7fc fb2d 	bl	8001bc0 <HAL_DMA_Abort_IT>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d00a      	beq.n	8005582 <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005572:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f000 f90d 	bl	800579c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005586:	2b00      	cmp	r3, #0
 8005588:	f000 80fc 	beq.w	8005784 <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005590:	4a81      	ldr	r2, [pc, #516]	@ (8005798 <HAL_SAI_IRQHandler+0x344>)
 8005592:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005598:	4618      	mov	r0, r3
 800559a:	f7fc fb11 	bl	8001bc0 <HAL_DMA_Abort_IT>
 800559e:	4603      	mov	r3, r0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	f000 80ef 	beq.w	8005784 <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055ac:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 f8f0 	bl	800579c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80055bc:	e0e2      	b.n	8005784 <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f7ff fee2 	bl	8005388 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f000 f8e9 	bl	800579c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80055ca:	e0db      	b.n	8005784 <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d055      	beq.n	8005682 <HAL_SAI_IRQHandler+0x22e>
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d050      	beq.n	8005682 <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2240      	movs	r2, #64	@ 0x40
 80055e6:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055ee:	f043 0208 	orr.w	r2, r3, #8
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d038      	beq.n	8005674 <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005606:	2b00      	cmp	r3, #0
 8005608:	d016      	beq.n	8005638 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800560e:	4a62      	ldr	r2, [pc, #392]	@ (8005798 <HAL_SAI_IRQHandler+0x344>)
 8005610:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005616:	4618      	mov	r0, r3
 8005618:	f7fc fad2 	bl	8001bc0 <HAL_DMA_Abort_IT>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d00a      	beq.n	8005638 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005628:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 f8b2 	bl	800579c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800563c:	2b00      	cmp	r3, #0
 800563e:	f000 80a3 	beq.w	8005788 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005646:	4a54      	ldr	r2, [pc, #336]	@ (8005798 <HAL_SAI_IRQHandler+0x344>)
 8005648:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800564e:	4618      	mov	r0, r3
 8005650:	f7fc fab6 	bl	8001bc0 <HAL_DMA_Abort_IT>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	f000 8096 	beq.w	8005788 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005662:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f000 f895 	bl	800579c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005672:	e089      	b.n	8005788 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	f7ff fe87 	bl	8005388 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f000 f88e 	bl	800579c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005680:	e082      	b.n	8005788 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	f003 0304 	and.w	r3, r3, #4
 8005688:	2b00      	cmp	r3, #0
 800568a:	d061      	beq.n	8005750 <HAL_SAI_IRQHandler+0x2fc>
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	f003 0304 	and.w	r3, r3, #4
 8005692:	2b00      	cmp	r3, #0
 8005694:	d05c      	beq.n	8005750 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2204      	movs	r2, #4
 800569c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056a4:	f043 0220 	orr.w	r2, r3, #32
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d036      	beq.n	8005726 <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d016      	beq.n	80056ee <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056c4:	4a34      	ldr	r2, [pc, #208]	@ (8005798 <HAL_SAI_IRQHandler+0x344>)
 80056c6:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7fc fa77 	bl	8001bc0 <HAL_DMA_Abort_IT>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00a      	beq.n	80056ee <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056de:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 f857 	bl	800579c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d04a      	beq.n	800578c <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056fa:	4a27      	ldr	r2, [pc, #156]	@ (8005798 <HAL_SAI_IRQHandler+0x344>)
 80056fc:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005702:	4618      	mov	r0, r3
 8005704:	f7fc fa5c 	bl	8001bc0 <HAL_DMA_Abort_IT>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d03e      	beq.n	800578c <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005714:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 f83c 	bl	800579c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005724:	e032      	b.n	800578c <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	2200      	movs	r2, #0
 800572c:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f04f 32ff 	mov.w	r2, #4294967295
 8005736:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f000 f827 	bl	800579c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800574e:	e01d      	b.n	800578c <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	f003 0310 	and.w	r3, r3, #16
 8005756:	2b00      	cmp	r3, #0
 8005758:	d019      	beq.n	800578e <HAL_SAI_IRQHandler+0x33a>
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	f003 0310 	and.w	r3, r3, #16
 8005760:	2b00      	cmp	r3, #0
 8005762:	d014      	beq.n	800578e <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2210      	movs	r2, #16
 800576a:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005772:	f043 0210 	orr.w	r2, r3, #16
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f000 f80d 	bl	800579c <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8005782:	e004      	b.n	800578e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005784:	bf00      	nop
 8005786:	e002      	b.n	800578e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005788:	bf00      	nop
 800578a:	e000      	b.n	800578e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800578c:	bf00      	nop
}
 800578e:	bf00      	nop
 8005790:	3718      	adds	r7, #24
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	08005a8d 	.word	0x08005a8d

0800579c <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 80057a4:	bf00      	nop
 80057a6:	370c      	adds	r7, #12
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr

080057b0 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b087      	sub	sp, #28
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	60f8      	str	r0, [r7, #12]
 80057b8:	60b9      	str	r1, [r7, #8]
 80057ba:	607a      	str	r2, [r7, #4]
 80057bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057be:	2300      	movs	r3, #0
 80057c0:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2200      	movs	r2, #0
 80057c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d003      	beq.n	80057de <SAI_InitI2S+0x2e>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d103      	bne.n	80057e6 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2200      	movs	r2, #0
 80057e2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80057e4:	e002      	b.n	80057ec <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2201      	movs	r2, #1
 80057ea:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80057f2:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80057fa:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	683a      	ldr	r2, [r7, #0]
 8005806:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	2b00      	cmp	r3, #0
 8005810:	d001      	beq.n	8005816 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e077      	b.n	8005906 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d107      	bne.n	800582c <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005828:	651a      	str	r2, [r3, #80]	@ 0x50
 800582a:	e006      	b.n	800583a <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005832:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2200      	movs	r2, #0
 8005838:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2b03      	cmp	r3, #3
 800583e:	d84f      	bhi.n	80058e0 <SAI_InitI2S+0x130>
 8005840:	a201      	add	r2, pc, #4	@ (adr r2, 8005848 <SAI_InitI2S+0x98>)
 8005842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005846:	bf00      	nop
 8005848:	08005859 	.word	0x08005859
 800584c:	0800587b 	.word	0x0800587b
 8005850:	0800589d 	.word	0x0800589d
 8005854:	080058bf 	.word	0x080058bf
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2280      	movs	r2, #128	@ 0x80
 800585c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	085b      	lsrs	r3, r3, #1
 8005862:	015a      	lsls	r2, r3, #5
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	085b      	lsrs	r3, r3, #1
 800586c:	011a      	lsls	r2, r3, #4
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2240      	movs	r2, #64	@ 0x40
 8005876:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005878:	e035      	b.n	80058e6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2280      	movs	r2, #128	@ 0x80
 800587e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	085b      	lsrs	r3, r3, #1
 8005884:	019a      	lsls	r2, r3, #6
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	085b      	lsrs	r3, r3, #1
 800588e:	015a      	lsls	r2, r3, #5
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2280      	movs	r2, #128	@ 0x80
 8005898:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800589a:	e024      	b.n	80058e6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	22c0      	movs	r2, #192	@ 0xc0
 80058a0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	085b      	lsrs	r3, r3, #1
 80058a6:	019a      	lsls	r2, r3, #6
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	085b      	lsrs	r3, r3, #1
 80058b0:	015a      	lsls	r2, r3, #5
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2280      	movs	r2, #128	@ 0x80
 80058ba:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80058bc:	e013      	b.n	80058e6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	22e0      	movs	r2, #224	@ 0xe0
 80058c2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	085b      	lsrs	r3, r3, #1
 80058c8:	019a      	lsls	r2, r3, #6
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	085b      	lsrs	r3, r3, #1
 80058d2:	015a      	lsls	r2, r3, #5
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2280      	movs	r2, #128	@ 0x80
 80058dc:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80058de:	e002      	b.n	80058e6 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	75fb      	strb	r3, [r7, #23]
      break;
 80058e4:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	d10b      	bne.n	8005904 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d102      	bne.n	80058f8 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2210      	movs	r2, #16
 80058f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d102      	bne.n	8005904 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2208      	movs	r2, #8
 8005902:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8005904:	7dfb      	ldrb	r3, [r7, #23]
}
 8005906:	4618      	mov	r0, r3
 8005908:	371c      	adds	r7, #28
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr
 8005912:	bf00      	nop

08005914 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005914:	b480      	push	{r7}
 8005916:	b087      	sub	sp, #28
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
 8005920:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005922:	2300      	movs	r3, #0
 8005924:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2200      	movs	r2, #0
 800592a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2200      	movs	r2, #0
 8005930:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d003      	beq.n	8005942 <SAI_InitPCM+0x2e>
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	2b02      	cmp	r3, #2
 8005940:	d103      	bne.n	800594a <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2201      	movs	r2, #1
 8005946:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005948:	e002      	b.n	8005950 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2200      	movs	r2, #0
 8005954:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800595c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005964:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	683a      	ldr	r2, [r7, #0]
 8005970:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005978:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	2b04      	cmp	r3, #4
 800597e:	d103      	bne.n	8005988 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2201      	movs	r2, #1
 8005984:	645a      	str	r2, [r3, #68]	@ 0x44
 8005986:	e002      	b.n	800598e <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	220d      	movs	r2, #13
 800598c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2b03      	cmp	r3, #3
 8005992:	d837      	bhi.n	8005a04 <SAI_InitPCM+0xf0>
 8005994:	a201      	add	r2, pc, #4	@ (adr r2, 800599c <SAI_InitPCM+0x88>)
 8005996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800599a:	bf00      	nop
 800599c:	080059ad 	.word	0x080059ad
 80059a0:	080059c3 	.word	0x080059c3
 80059a4:	080059d9 	.word	0x080059d9
 80059a8:	080059ef 	.word	0x080059ef
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2280      	movs	r2, #128	@ 0x80
 80059b0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	011a      	lsls	r2, r3, #4
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2240      	movs	r2, #64	@ 0x40
 80059be:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80059c0:	e023      	b.n	8005a0a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2280      	movs	r2, #128	@ 0x80
 80059c6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	015a      	lsls	r2, r3, #5
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2280      	movs	r2, #128	@ 0x80
 80059d4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80059d6:	e018      	b.n	8005a0a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	22c0      	movs	r2, #192	@ 0xc0
 80059dc:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	015a      	lsls	r2, r3, #5
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2280      	movs	r2, #128	@ 0x80
 80059ea:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80059ec:	e00d      	b.n	8005a0a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	22e0      	movs	r2, #224	@ 0xe0
 80059f2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	015a      	lsls	r2, r3, #5
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2280      	movs	r2, #128	@ 0x80
 8005a00:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005a02:	e002      	b.n	8005a0a <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	75fb      	strb	r3, [r7, #23]
      break;
 8005a08:	bf00      	nop
  }

  return status;
 8005a0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	371c      	adds	r7, #28
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr

08005a18 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b085      	sub	sp, #20
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8005a20:	4b18      	ldr	r3, [pc, #96]	@ (8005a84 <SAI_Disable+0x6c>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a18      	ldr	r2, [pc, #96]	@ (8005a88 <SAI_Disable+0x70>)
 8005a26:	fba2 2303 	umull	r2, r3, r2, r3
 8005a2a:	0b1b      	lsrs	r3, r3, #12
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005a30:	2300      	movs	r3, #0
 8005a32:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005a42:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d10a      	bne.n	8005a60 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a50:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	72fb      	strb	r3, [r7, #11]
      break;
 8005a5e:	e009      	b.n	8005a74 <SAI_Disable+0x5c>
    }
    count--;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	3b01      	subs	r3, #1
 8005a64:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1e7      	bne.n	8005a44 <SAI_Disable+0x2c>

  return status;
 8005a74:	7afb      	ldrb	r3, [r7, #11]
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3714      	adds	r7, #20
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop
 8005a84:	20000000 	.word	0x20000000
 8005a88:	95cbec1b 	.word	0x95cbec1b

08005a8c <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a98:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005aa8:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f04f 32ff 	mov.w	r2, #4294967295
 8005aba:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ac2:	2b20      	cmp	r3, #32
 8005ac4:	d00a      	beq.n	8005adc <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f7ff ffa6 	bl	8005a18 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	685a      	ldr	r2, [r3, #4]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f042 0208 	orr.w	r2, r2, #8
 8005ada:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8005aec:	68f8      	ldr	r0, [r7, #12]
 8005aee:	f7ff fe55 	bl	800579c <HAL_SAI_ErrorCallback>
#endif
}
 8005af2:	bf00      	nop
 8005af4:	3710      	adds	r7, #16
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}

08005afa <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005afa:	b580      	push	{r7, lr}
 8005afc:	b084      	sub	sp, #16
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d101      	bne.n	8005b0c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	e095      	b.n	8005c38 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d108      	bne.n	8005b26 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b1c:	d009      	beq.n	8005b32 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	61da      	str	r2, [r3, #28]
 8005b24:	e005      	b.n	8005b32 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d106      	bne.n	8005b52 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b4c:	6878      	ldr	r0, [r7, #4]
 8005b4e:	f7fb fb31 	bl	80011b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2202      	movs	r2, #2
 8005b56:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b68:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	68db      	ldr	r3, [r3, #12]
 8005b6e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b72:	d902      	bls.n	8005b7a <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005b74:	2300      	movs	r3, #0
 8005b76:	60fb      	str	r3, [r7, #12]
 8005b78:	e002      	b.n	8005b80 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005b7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b7e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005b88:	d007      	beq.n	8005b9a <HAL_SPI_Init+0xa0>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	68db      	ldr	r3, [r3, #12]
 8005b8e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b92:	d002      	beq.n	8005b9a <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005baa:	431a      	orrs	r2, r3
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	f003 0302 	and.w	r3, r3, #2
 8005bb4:	431a      	orrs	r2, r3
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	431a      	orrs	r2, r3
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bc8:	431a      	orrs	r2, r3
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	69db      	ldr	r3, [r3, #28]
 8005bce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005bd2:	431a      	orrs	r2, r3
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6a1b      	ldr	r3, [r3, #32]
 8005bd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bdc:	ea42 0103 	orr.w	r1, r2, r3
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	430a      	orrs	r2, r1
 8005bee:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	0c1b      	lsrs	r3, r3, #16
 8005bf6:	f003 0204 	and.w	r2, r3, #4
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfe:	f003 0310 	and.w	r3, r3, #16
 8005c02:	431a      	orrs	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c08:	f003 0308 	and.w	r3, r3, #8
 8005c0c:	431a      	orrs	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005c16:	ea42 0103 	orr.w	r1, r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	430a      	orrs	r2, r1
 8005c26:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2201      	movs	r2, #1
 8005c32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3710      	adds	r7, #16
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b088      	sub	sp, #32
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	603b      	str	r3, [r7, #0]
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c50:	f7fb fdae 	bl	80017b0 <HAL_GetTick>
 8005c54:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005c56:	88fb      	ldrh	r3, [r7, #6]
 8005c58:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d001      	beq.n	8005c6a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005c66:	2302      	movs	r3, #2
 8005c68:	e15c      	b.n	8005f24 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d002      	beq.n	8005c76 <HAL_SPI_Transmit+0x36>
 8005c70:	88fb      	ldrh	r3, [r7, #6]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d101      	bne.n	8005c7a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e154      	b.n	8005f24 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d101      	bne.n	8005c88 <HAL_SPI_Transmit+0x48>
 8005c84:	2302      	movs	r3, #2
 8005c86:	e14d      	b.n	8005f24 <HAL_SPI_Transmit+0x2e4>
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2203      	movs	r2, #3
 8005c94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	68ba      	ldr	r2, [r7, #8]
 8005ca2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	88fa      	ldrh	r2, [r7, #6]
 8005ca8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	88fa      	ldrh	r2, [r7, #6]
 8005cae:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cda:	d10f      	bne.n	8005cfc <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cea:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005cfa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d06:	2b40      	cmp	r3, #64	@ 0x40
 8005d08:	d007      	beq.n	8005d1a <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d18:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d22:	d952      	bls.n	8005dca <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d002      	beq.n	8005d32 <HAL_SPI_Transmit+0xf2>
 8005d2c:	8b7b      	ldrh	r3, [r7, #26]
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	d145      	bne.n	8005dbe <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d36:	881a      	ldrh	r2, [r3, #0]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d42:	1c9a      	adds	r2, r3, #2
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	3b01      	subs	r3, #1
 8005d50:	b29a      	uxth	r2, r3
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d56:	e032      	b.n	8005dbe <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f003 0302 	and.w	r3, r3, #2
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d112      	bne.n	8005d8c <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d6a:	881a      	ldrh	r2, [r3, #0]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d76:	1c9a      	adds	r2, r3, #2
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	3b01      	subs	r3, #1
 8005d84:	b29a      	uxth	r2, r3
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d8a:	e018      	b.n	8005dbe <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d8c:	f7fb fd10 	bl	80017b0 <HAL_GetTick>
 8005d90:	4602      	mov	r2, r0
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	1ad3      	subs	r3, r2, r3
 8005d96:	683a      	ldr	r2, [r7, #0]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d803      	bhi.n	8005da4 <HAL_SPI_Transmit+0x164>
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da2:	d102      	bne.n	8005daa <HAL_SPI_Transmit+0x16a>
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d109      	bne.n	8005dbe <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2201      	movs	r2, #1
 8005dae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	e0b2      	b.n	8005f24 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d1c7      	bne.n	8005d58 <HAL_SPI_Transmit+0x118>
 8005dc8:	e083      	b.n	8005ed2 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d002      	beq.n	8005dd8 <HAL_SPI_Transmit+0x198>
 8005dd2:	8b7b      	ldrh	r3, [r7, #26]
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d177      	bne.n	8005ec8 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	d912      	bls.n	8005e08 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005de6:	881a      	ldrh	r2, [r3, #0]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005df2:	1c9a      	adds	r2, r3, #2
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	3b02      	subs	r3, #2
 8005e00:	b29a      	uxth	r2, r3
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e06:	e05f      	b.n	8005ec8 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	330c      	adds	r3, #12
 8005e12:	7812      	ldrb	r2, [r2, #0]
 8005e14:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e1a:	1c5a      	adds	r2, r3, #1
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	3b01      	subs	r3, #1
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005e2e:	e04b      	b.n	8005ec8 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	f003 0302 	and.w	r3, r3, #2
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d12b      	bne.n	8005e96 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d912      	bls.n	8005e6e <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e4c:	881a      	ldrh	r2, [r3, #0]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e58:	1c9a      	adds	r2, r3, #2
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	3b02      	subs	r3, #2
 8005e66:	b29a      	uxth	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e6c:	e02c      	b.n	8005ec8 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	330c      	adds	r3, #12
 8005e78:	7812      	ldrb	r2, [r2, #0]
 8005e7a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e80:	1c5a      	adds	r2, r3, #1
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	3b01      	subs	r3, #1
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e94:	e018      	b.n	8005ec8 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e96:	f7fb fc8b 	bl	80017b0 <HAL_GetTick>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	69fb      	ldr	r3, [r7, #28]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	683a      	ldr	r2, [r7, #0]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d803      	bhi.n	8005eae <HAL_SPI_Transmit+0x26e>
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eac:	d102      	bne.n	8005eb4 <HAL_SPI_Transmit+0x274>
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d109      	bne.n	8005ec8 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e02d      	b.n	8005f24 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1ae      	bne.n	8005e30 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ed2:	69fa      	ldr	r2, [r7, #28]
 8005ed4:	6839      	ldr	r1, [r7, #0]
 8005ed6:	68f8      	ldr	r0, [r7, #12]
 8005ed8:	f000 fb66 	bl	80065a8 <SPI_EndRxTxTransaction>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d002      	beq.n	8005ee8 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2220      	movs	r2, #32
 8005ee6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d10a      	bne.n	8005f06 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	617b      	str	r3, [r7, #20]
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	617b      	str	r3, [r7, #20]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	617b      	str	r3, [r7, #20]
 8005f04:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2200      	movs	r2, #0
 8005f12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d001      	beq.n	8005f22 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e000      	b.n	8005f24 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005f22:	2300      	movs	r3, #0
  }
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	3720      	adds	r7, #32
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b08a      	sub	sp, #40	@ 0x28
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	60b9      	str	r1, [r7, #8]
 8005f36:	607a      	str	r2, [r7, #4]
 8005f38:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f3e:	f7fb fc37 	bl	80017b0 <HAL_GetTick>
 8005f42:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005f4a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005f52:	887b      	ldrh	r3, [r7, #2]
 8005f54:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005f56:	887b      	ldrh	r3, [r7, #2]
 8005f58:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005f5a:	7ffb      	ldrb	r3, [r7, #31]
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d00c      	beq.n	8005f7a <HAL_SPI_TransmitReceive+0x4e>
 8005f60:	69bb      	ldr	r3, [r7, #24]
 8005f62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f66:	d106      	bne.n	8005f76 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d102      	bne.n	8005f76 <HAL_SPI_TransmitReceive+0x4a>
 8005f70:	7ffb      	ldrb	r3, [r7, #31]
 8005f72:	2b04      	cmp	r3, #4
 8005f74:	d001      	beq.n	8005f7a <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005f76:	2302      	movs	r3, #2
 8005f78:	e1f3      	b.n	8006362 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d005      	beq.n	8005f8c <HAL_SPI_TransmitReceive+0x60>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d002      	beq.n	8005f8c <HAL_SPI_TransmitReceive+0x60>
 8005f86:	887b      	ldrh	r3, [r7, #2]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d101      	bne.n	8005f90 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e1e8      	b.n	8006362 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d101      	bne.n	8005f9e <HAL_SPI_TransmitReceive+0x72>
 8005f9a:	2302      	movs	r3, #2
 8005f9c:	e1e1      	b.n	8006362 <HAL_SPI_TransmitReceive+0x436>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	2b04      	cmp	r3, #4
 8005fb0:	d003      	beq.n	8005fba <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2205      	movs	r2, #5
 8005fb6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	687a      	ldr	r2, [r7, #4]
 8005fc4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	887a      	ldrh	r2, [r7, #2]
 8005fca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	887a      	ldrh	r2, [r7, #2]
 8005fd2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	68ba      	ldr	r2, [r7, #8]
 8005fda:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	887a      	ldrh	r2, [r7, #2]
 8005fe0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	887a      	ldrh	r2, [r7, #2]
 8005fe6:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2200      	movs	r2, #0
 8005fec:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ffc:	d802      	bhi.n	8006004 <HAL_SPI_TransmitReceive+0xd8>
 8005ffe:	8abb      	ldrh	r3, [r7, #20]
 8006000:	2b01      	cmp	r3, #1
 8006002:	d908      	bls.n	8006016 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	685a      	ldr	r2, [r3, #4]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006012:	605a      	str	r2, [r3, #4]
 8006014:	e007      	b.n	8006026 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	685a      	ldr	r2, [r3, #4]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006024:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006030:	2b40      	cmp	r3, #64	@ 0x40
 8006032:	d007      	beq.n	8006044 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006042:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	68db      	ldr	r3, [r3, #12]
 8006048:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800604c:	f240 8083 	bls.w	8006156 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d002      	beq.n	800605e <HAL_SPI_TransmitReceive+0x132>
 8006058:	8afb      	ldrh	r3, [r7, #22]
 800605a:	2b01      	cmp	r3, #1
 800605c:	d16f      	bne.n	800613e <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006062:	881a      	ldrh	r2, [r3, #0]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800606e:	1c9a      	adds	r2, r3, #2
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006078:	b29b      	uxth	r3, r3
 800607a:	3b01      	subs	r3, #1
 800607c:	b29a      	uxth	r2, r3
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006082:	e05c      	b.n	800613e <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	f003 0302 	and.w	r3, r3, #2
 800608e:	2b02      	cmp	r3, #2
 8006090:	d11b      	bne.n	80060ca <HAL_SPI_TransmitReceive+0x19e>
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006096:	b29b      	uxth	r3, r3
 8006098:	2b00      	cmp	r3, #0
 800609a:	d016      	beq.n	80060ca <HAL_SPI_TransmitReceive+0x19e>
 800609c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d113      	bne.n	80060ca <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060a6:	881a      	ldrh	r2, [r3, #0]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060b2:	1c9a      	adds	r2, r3, #2
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060bc:	b29b      	uxth	r3, r3
 80060be:	3b01      	subs	r3, #1
 80060c0:	b29a      	uxth	r2, r3
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80060c6:	2300      	movs	r3, #0
 80060c8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	f003 0301 	and.w	r3, r3, #1
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d11c      	bne.n	8006112 <HAL_SPI_TransmitReceive+0x1e6>
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80060de:	b29b      	uxth	r3, r3
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d016      	beq.n	8006112 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	68da      	ldr	r2, [r3, #12]
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ee:	b292      	uxth	r2, r2
 80060f0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f6:	1c9a      	adds	r2, r3, #2
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006102:	b29b      	uxth	r3, r3
 8006104:	3b01      	subs	r3, #1
 8006106:	b29a      	uxth	r2, r3
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800610e:	2301      	movs	r3, #1
 8006110:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006112:	f7fb fb4d 	bl	80017b0 <HAL_GetTick>
 8006116:	4602      	mov	r2, r0
 8006118:	6a3b      	ldr	r3, [r7, #32]
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800611e:	429a      	cmp	r2, r3
 8006120:	d80d      	bhi.n	800613e <HAL_SPI_TransmitReceive+0x212>
 8006122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006128:	d009      	beq.n	800613e <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800613a:	2303      	movs	r3, #3
 800613c:	e111      	b.n	8006362 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006142:	b29b      	uxth	r3, r3
 8006144:	2b00      	cmp	r3, #0
 8006146:	d19d      	bne.n	8006084 <HAL_SPI_TransmitReceive+0x158>
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800614e:	b29b      	uxth	r3, r3
 8006150:	2b00      	cmp	r3, #0
 8006152:	d197      	bne.n	8006084 <HAL_SPI_TransmitReceive+0x158>
 8006154:	e0e5      	b.n	8006322 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d003      	beq.n	8006166 <HAL_SPI_TransmitReceive+0x23a>
 800615e:	8afb      	ldrh	r3, [r7, #22]
 8006160:	2b01      	cmp	r3, #1
 8006162:	f040 80d1 	bne.w	8006308 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800616a:	b29b      	uxth	r3, r3
 800616c:	2b01      	cmp	r3, #1
 800616e:	d912      	bls.n	8006196 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006174:	881a      	ldrh	r2, [r3, #0]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006180:	1c9a      	adds	r2, r3, #2
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800618a:	b29b      	uxth	r3, r3
 800618c:	3b02      	subs	r3, #2
 800618e:	b29a      	uxth	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006194:	e0b8      	b.n	8006308 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	330c      	adds	r3, #12
 80061a0:	7812      	ldrb	r2, [r2, #0]
 80061a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061a8:	1c5a      	adds	r2, r3, #1
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	3b01      	subs	r3, #1
 80061b6:	b29a      	uxth	r2, r3
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061bc:	e0a4      	b.n	8006308 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f003 0302 	and.w	r3, r3, #2
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	d134      	bne.n	8006236 <HAL_SPI_TransmitReceive+0x30a>
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d02f      	beq.n	8006236 <HAL_SPI_TransmitReceive+0x30a>
 80061d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d12c      	bne.n	8006236 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	d912      	bls.n	800620c <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ea:	881a      	ldrh	r2, [r3, #0]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f6:	1c9a      	adds	r2, r3, #2
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006200:	b29b      	uxth	r3, r3
 8006202:	3b02      	subs	r3, #2
 8006204:	b29a      	uxth	r2, r3
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800620a:	e012      	b.n	8006232 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	330c      	adds	r3, #12
 8006216:	7812      	ldrb	r2, [r2, #0]
 8006218:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800621e:	1c5a      	adds	r2, r3, #1
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006228:	b29b      	uxth	r3, r3
 800622a:	3b01      	subs	r3, #1
 800622c:	b29a      	uxth	r2, r3
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006232:	2300      	movs	r3, #0
 8006234:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	f003 0301 	and.w	r3, r3, #1
 8006240:	2b01      	cmp	r3, #1
 8006242:	d148      	bne.n	80062d6 <HAL_SPI_TransmitReceive+0x3aa>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800624a:	b29b      	uxth	r3, r3
 800624c:	2b00      	cmp	r3, #0
 800624e:	d042      	beq.n	80062d6 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006256:	b29b      	uxth	r3, r3
 8006258:	2b01      	cmp	r3, #1
 800625a:	d923      	bls.n	80062a4 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	68da      	ldr	r2, [r3, #12]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006266:	b292      	uxth	r2, r2
 8006268:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800626e:	1c9a      	adds	r2, r3, #2
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800627a:	b29b      	uxth	r3, r3
 800627c:	3b02      	subs	r3, #2
 800627e:	b29a      	uxth	r2, r3
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800628c:	b29b      	uxth	r3, r3
 800628e:	2b01      	cmp	r3, #1
 8006290:	d81f      	bhi.n	80062d2 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	685a      	ldr	r2, [r3, #4]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80062a0:	605a      	str	r2, [r3, #4]
 80062a2:	e016      	b.n	80062d2 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f103 020c 	add.w	r2, r3, #12
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062b0:	7812      	ldrb	r2, [r2, #0]
 80062b2:	b2d2      	uxtb	r2, r2
 80062b4:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ba:	1c5a      	adds	r2, r3, #1
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	3b01      	subs	r3, #1
 80062ca:	b29a      	uxth	r2, r3
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80062d2:	2301      	movs	r3, #1
 80062d4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80062d6:	f7fb fa6b 	bl	80017b0 <HAL_GetTick>
 80062da:	4602      	mov	r2, r0
 80062dc:	6a3b      	ldr	r3, [r7, #32]
 80062de:	1ad3      	subs	r3, r2, r3
 80062e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d803      	bhi.n	80062ee <HAL_SPI_TransmitReceive+0x3c2>
 80062e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ec:	d102      	bne.n	80062f4 <HAL_SPI_TransmitReceive+0x3c8>
 80062ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d109      	bne.n	8006308 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2200      	movs	r2, #0
 8006300:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006304:	2303      	movs	r3, #3
 8006306:	e02c      	b.n	8006362 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800630c:	b29b      	uxth	r3, r3
 800630e:	2b00      	cmp	r3, #0
 8006310:	f47f af55 	bne.w	80061be <HAL_SPI_TransmitReceive+0x292>
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800631a:	b29b      	uxth	r3, r3
 800631c:	2b00      	cmp	r3, #0
 800631e:	f47f af4e 	bne.w	80061be <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006322:	6a3a      	ldr	r2, [r7, #32]
 8006324:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006326:	68f8      	ldr	r0, [r7, #12]
 8006328:	f000 f93e 	bl	80065a8 <SPI_EndRxTxTransaction>
 800632c:	4603      	mov	r3, r0
 800632e:	2b00      	cmp	r3, #0
 8006330:	d008      	beq.n	8006344 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2220      	movs	r2, #32
 8006336:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2200      	movs	r2, #0
 800633c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	e00e      	b.n	8006362 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2201      	movs	r2, #1
 8006348:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006358:	2b00      	cmp	r3, #0
 800635a:	d001      	beq.n	8006360 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	e000      	b.n	8006362 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006360:	2300      	movs	r3, #0
  }
}
 8006362:	4618      	mov	r0, r3
 8006364:	3728      	adds	r7, #40	@ 0x28
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
	...

0800636c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b088      	sub	sp, #32
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	603b      	str	r3, [r7, #0]
 8006378:	4613      	mov	r3, r2
 800637a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800637c:	f7fb fa18 	bl	80017b0 <HAL_GetTick>
 8006380:	4602      	mov	r2, r0
 8006382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006384:	1a9b      	subs	r3, r3, r2
 8006386:	683a      	ldr	r2, [r7, #0]
 8006388:	4413      	add	r3, r2
 800638a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800638c:	f7fb fa10 	bl	80017b0 <HAL_GetTick>
 8006390:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006392:	4b39      	ldr	r3, [pc, #228]	@ (8006478 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	015b      	lsls	r3, r3, #5
 8006398:	0d1b      	lsrs	r3, r3, #20
 800639a:	69fa      	ldr	r2, [r7, #28]
 800639c:	fb02 f303 	mul.w	r3, r2, r3
 80063a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063a2:	e054      	b.n	800644e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063aa:	d050      	beq.n	800644e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80063ac:	f7fb fa00 	bl	80017b0 <HAL_GetTick>
 80063b0:	4602      	mov	r2, r0
 80063b2:	69bb      	ldr	r3, [r7, #24]
 80063b4:	1ad3      	subs	r3, r2, r3
 80063b6:	69fa      	ldr	r2, [r7, #28]
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d902      	bls.n	80063c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d13d      	bne.n	800643e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	685a      	ldr	r2, [r3, #4]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80063d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063da:	d111      	bne.n	8006400 <SPI_WaitFlagStateUntilTimeout+0x94>
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063e4:	d004      	beq.n	80063f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063ee:	d107      	bne.n	8006400 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006404:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006408:	d10f      	bne.n	800642a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006418:	601a      	str	r2, [r3, #0]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006428:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2201      	movs	r2, #1
 800642e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e017      	b.n	800646e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d101      	bne.n	8006448 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006444:	2300      	movs	r3, #0
 8006446:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006448:	697b      	ldr	r3, [r7, #20]
 800644a:	3b01      	subs	r3, #1
 800644c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	689a      	ldr	r2, [r3, #8]
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	4013      	ands	r3, r2
 8006458:	68ba      	ldr	r2, [r7, #8]
 800645a:	429a      	cmp	r2, r3
 800645c:	bf0c      	ite	eq
 800645e:	2301      	moveq	r3, #1
 8006460:	2300      	movne	r3, #0
 8006462:	b2db      	uxtb	r3, r3
 8006464:	461a      	mov	r2, r3
 8006466:	79fb      	ldrb	r3, [r7, #7]
 8006468:	429a      	cmp	r2, r3
 800646a:	d19b      	bne.n	80063a4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800646c:	2300      	movs	r3, #0
}
 800646e:	4618      	mov	r0, r3
 8006470:	3720      	adds	r7, #32
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}
 8006476:	bf00      	nop
 8006478:	20000000 	.word	0x20000000

0800647c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b08a      	sub	sp, #40	@ 0x28
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	607a      	str	r2, [r7, #4]
 8006488:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800648a:	2300      	movs	r3, #0
 800648c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800648e:	f7fb f98f 	bl	80017b0 <HAL_GetTick>
 8006492:	4602      	mov	r2, r0
 8006494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006496:	1a9b      	subs	r3, r3, r2
 8006498:	683a      	ldr	r2, [r7, #0]
 800649a:	4413      	add	r3, r2
 800649c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800649e:	f7fb f987 	bl	80017b0 <HAL_GetTick>
 80064a2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	330c      	adds	r3, #12
 80064aa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80064ac:	4b3d      	ldr	r3, [pc, #244]	@ (80065a4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80064ae:	681a      	ldr	r2, [r3, #0]
 80064b0:	4613      	mov	r3, r2
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	4413      	add	r3, r2
 80064b6:	00da      	lsls	r2, r3, #3
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	0d1b      	lsrs	r3, r3, #20
 80064bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064be:	fb02 f303 	mul.w	r3, r2, r3
 80064c2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80064c4:	e060      	b.n	8006588 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80064cc:	d107      	bne.n	80064de <SPI_WaitFifoStateUntilTimeout+0x62>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d104      	bne.n	80064de <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	781b      	ldrb	r3, [r3, #0]
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80064dc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064e4:	d050      	beq.n	8006588 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80064e6:	f7fb f963 	bl	80017b0 <HAL_GetTick>
 80064ea:	4602      	mov	r2, r0
 80064ec:	6a3b      	ldr	r3, [r7, #32]
 80064ee:	1ad3      	subs	r3, r2, r3
 80064f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d902      	bls.n	80064fc <SPI_WaitFifoStateUntilTimeout+0x80>
 80064f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d13d      	bne.n	8006578 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	685a      	ldr	r2, [r3, #4]
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800650a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006514:	d111      	bne.n	800653a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800651e:	d004      	beq.n	800652a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006528:	d107      	bne.n	800653a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681a      	ldr	r2, [r3, #0]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006538:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800653e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006542:	d10f      	bne.n	8006564 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006552:	601a      	str	r2, [r3, #0]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681a      	ldr	r2, [r3, #0]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006562:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2201      	movs	r2, #1
 8006568:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2200      	movs	r2, #0
 8006570:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e010      	b.n	800659a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006578:	69bb      	ldr	r3, [r7, #24]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d101      	bne.n	8006582 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800657e:	2300      	movs	r3, #0
 8006580:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006582:	69bb      	ldr	r3, [r7, #24]
 8006584:	3b01      	subs	r3, #1
 8006586:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	689a      	ldr	r2, [r3, #8]
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	4013      	ands	r3, r2
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	429a      	cmp	r2, r3
 8006596:	d196      	bne.n	80064c6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006598:	2300      	movs	r3, #0
}
 800659a:	4618      	mov	r0, r3
 800659c:	3728      	adds	r7, #40	@ 0x28
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	20000000 	.word	0x20000000

080065a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b086      	sub	sp, #24
 80065ac:	af02      	add	r7, sp, #8
 80065ae:	60f8      	str	r0, [r7, #12]
 80065b0:	60b9      	str	r1, [r7, #8]
 80065b2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	9300      	str	r3, [sp, #0]
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80065c0:	68f8      	ldr	r0, [r7, #12]
 80065c2:	f7ff ff5b 	bl	800647c <SPI_WaitFifoStateUntilTimeout>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d007      	beq.n	80065dc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065d0:	f043 0220 	orr.w	r2, r3, #32
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80065d8:	2303      	movs	r3, #3
 80065da:	e027      	b.n	800662c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	9300      	str	r3, [sp, #0]
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	2200      	movs	r2, #0
 80065e4:	2180      	movs	r1, #128	@ 0x80
 80065e6:	68f8      	ldr	r0, [r7, #12]
 80065e8:	f7ff fec0 	bl	800636c <SPI_WaitFlagStateUntilTimeout>
 80065ec:	4603      	mov	r3, r0
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d007      	beq.n	8006602 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065f6:	f043 0220 	orr.w	r2, r3, #32
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80065fe:	2303      	movs	r3, #3
 8006600:	e014      	b.n	800662c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	9300      	str	r3, [sp, #0]
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	2200      	movs	r2, #0
 800660a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800660e:	68f8      	ldr	r0, [r7, #12]
 8006610:	f7ff ff34 	bl	800647c <SPI_WaitFifoStateUntilTimeout>
 8006614:	4603      	mov	r3, r0
 8006616:	2b00      	cmp	r3, #0
 8006618:	d007      	beq.n	800662a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800661e:	f043 0220 	orr.w	r2, r3, #32
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e000      	b.n	800662c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800662a:	2300      	movs	r3, #0
}
 800662c:	4618      	mov	r0, r3
 800662e:	3710      	adds	r7, #16
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b082      	sub	sp, #8
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d101      	bne.n	8006646 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e049      	b.n	80066da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800664c:	b2db      	uxtb	r3, r3
 800664e:	2b00      	cmp	r3, #0
 8006650:	d106      	bne.n	8006660 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 f841 	bl	80066e2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2202      	movs	r2, #2
 8006664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	3304      	adds	r3, #4
 8006670:	4619      	mov	r1, r3
 8006672:	4610      	mov	r0, r2
 8006674:	f000 f9e0 	bl	8006a38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2201      	movs	r2, #1
 800667c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2201      	movs	r2, #1
 8006684:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80066d8:	2300      	movs	r3, #0
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3708      	adds	r7, #8
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}

080066e2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80066e2:	b480      	push	{r7}
 80066e4:	b083      	sub	sp, #12
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80066ea:	bf00      	nop
 80066ec:	370c      	adds	r7, #12
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr
	...

080066f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b085      	sub	sp, #20
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006706:	b2db      	uxtb	r3, r3
 8006708:	2b01      	cmp	r3, #1
 800670a:	d001      	beq.n	8006710 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800670c:	2301      	movs	r3, #1
 800670e:	e04f      	b.n	80067b0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2202      	movs	r2, #2
 8006714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	68da      	ldr	r2, [r3, #12]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f042 0201 	orr.w	r2, r2, #1
 8006726:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a23      	ldr	r2, [pc, #140]	@ (80067bc <HAL_TIM_Base_Start_IT+0xc4>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d01d      	beq.n	800676e <HAL_TIM_Base_Start_IT+0x76>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800673a:	d018      	beq.n	800676e <HAL_TIM_Base_Start_IT+0x76>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a1f      	ldr	r2, [pc, #124]	@ (80067c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d013      	beq.n	800676e <HAL_TIM_Base_Start_IT+0x76>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a1e      	ldr	r2, [pc, #120]	@ (80067c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d00e      	beq.n	800676e <HAL_TIM_Base_Start_IT+0x76>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a1c      	ldr	r2, [pc, #112]	@ (80067c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d009      	beq.n	800676e <HAL_TIM_Base_Start_IT+0x76>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a1b      	ldr	r2, [pc, #108]	@ (80067cc <HAL_TIM_Base_Start_IT+0xd4>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d004      	beq.n	800676e <HAL_TIM_Base_Start_IT+0x76>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a19      	ldr	r2, [pc, #100]	@ (80067d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d115      	bne.n	800679a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	689a      	ldr	r2, [r3, #8]
 8006774:	4b17      	ldr	r3, [pc, #92]	@ (80067d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006776:	4013      	ands	r3, r2
 8006778:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2b06      	cmp	r3, #6
 800677e:	d015      	beq.n	80067ac <HAL_TIM_Base_Start_IT+0xb4>
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006786:	d011      	beq.n	80067ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f042 0201 	orr.w	r2, r2, #1
 8006796:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006798:	e008      	b.n	80067ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f042 0201 	orr.w	r2, r2, #1
 80067a8:	601a      	str	r2, [r3, #0]
 80067aa:	e000      	b.n	80067ae <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3714      	adds	r7, #20
 80067b4:	46bd      	mov	sp, r7
 80067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ba:	4770      	bx	lr
 80067bc:	40012c00 	.word	0x40012c00
 80067c0:	40000400 	.word	0x40000400
 80067c4:	40000800 	.word	0x40000800
 80067c8:	40000c00 	.word	0x40000c00
 80067cc:	40013400 	.word	0x40013400
 80067d0:	40014000 	.word	0x40014000
 80067d4:	00010007 	.word	0x00010007

080067d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b084      	sub	sp, #16
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	691b      	ldr	r3, [r3, #16]
 80067ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	f003 0302 	and.w	r3, r3, #2
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d020      	beq.n	800683c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f003 0302 	and.w	r3, r3, #2
 8006800:	2b00      	cmp	r3, #0
 8006802:	d01b      	beq.n	800683c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f06f 0202 	mvn.w	r2, #2
 800680c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2201      	movs	r2, #1
 8006812:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	699b      	ldr	r3, [r3, #24]
 800681a:	f003 0303 	and.w	r3, r3, #3
 800681e:	2b00      	cmp	r3, #0
 8006820:	d003      	beq.n	800682a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 f8e9 	bl	80069fa <HAL_TIM_IC_CaptureCallback>
 8006828:	e005      	b.n	8006836 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f000 f8db 	bl	80069e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f000 f8ec 	bl	8006a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	f003 0304 	and.w	r3, r3, #4
 8006842:	2b00      	cmp	r3, #0
 8006844:	d020      	beq.n	8006888 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f003 0304 	and.w	r3, r3, #4
 800684c:	2b00      	cmp	r3, #0
 800684e:	d01b      	beq.n	8006888 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f06f 0204 	mvn.w	r2, #4
 8006858:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2202      	movs	r2, #2
 800685e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	699b      	ldr	r3, [r3, #24]
 8006866:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800686a:	2b00      	cmp	r3, #0
 800686c:	d003      	beq.n	8006876 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f000 f8c3 	bl	80069fa <HAL_TIM_IC_CaptureCallback>
 8006874:	e005      	b.n	8006882 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f000 f8b5 	bl	80069e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f000 f8c6 	bl	8006a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	f003 0308 	and.w	r3, r3, #8
 800688e:	2b00      	cmp	r3, #0
 8006890:	d020      	beq.n	80068d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	f003 0308 	and.w	r3, r3, #8
 8006898:	2b00      	cmp	r3, #0
 800689a:	d01b      	beq.n	80068d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f06f 0208 	mvn.w	r2, #8
 80068a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2204      	movs	r2, #4
 80068aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	69db      	ldr	r3, [r3, #28]
 80068b2:	f003 0303 	and.w	r3, r3, #3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d003      	beq.n	80068c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 f89d 	bl	80069fa <HAL_TIM_IC_CaptureCallback>
 80068c0:	e005      	b.n	80068ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 f88f 	bl	80069e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 f8a0 	bl	8006a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	f003 0310 	and.w	r3, r3, #16
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d020      	beq.n	8006920 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f003 0310 	and.w	r3, r3, #16
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d01b      	beq.n	8006920 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f06f 0210 	mvn.w	r2, #16
 80068f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2208      	movs	r2, #8
 80068f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	69db      	ldr	r3, [r3, #28]
 80068fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006902:	2b00      	cmp	r3, #0
 8006904:	d003      	beq.n	800690e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 f877 	bl	80069fa <HAL_TIM_IC_CaptureCallback>
 800690c:	e005      	b.n	800691a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 f869 	bl	80069e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 f87a 	bl	8006a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	f003 0301 	and.w	r3, r3, #1
 8006926:	2b00      	cmp	r3, #0
 8006928:	d00c      	beq.n	8006944 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f003 0301 	and.w	r3, r3, #1
 8006930:	2b00      	cmp	r3, #0
 8006932:	d007      	beq.n	8006944 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f06f 0201 	mvn.w	r2, #1
 800693c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f7fa fa9e 	bl	8000e80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800694a:	2b00      	cmp	r3, #0
 800694c:	d104      	bne.n	8006958 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006954:	2b00      	cmp	r3, #0
 8006956:	d00c      	beq.n	8006972 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800695e:	2b00      	cmp	r3, #0
 8006960:	d007      	beq.n	8006972 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800696a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f000 f913 	bl	8006b98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006978:	2b00      	cmp	r3, #0
 800697a:	d00c      	beq.n	8006996 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006982:	2b00      	cmp	r3, #0
 8006984:	d007      	beq.n	8006996 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800698e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 f90b 	bl	8006bac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800699c:	2b00      	cmp	r3, #0
 800699e:	d00c      	beq.n	80069ba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d007      	beq.n	80069ba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80069b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f000 f834 	bl	8006a22 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	f003 0320 	and.w	r3, r3, #32
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d00c      	beq.n	80069de <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f003 0320 	and.w	r3, r3, #32
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d007      	beq.n	80069de <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f06f 0220 	mvn.w	r2, #32
 80069d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f000 f8d3 	bl	8006b84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069de:	bf00      	nop
 80069e0:	3710      	adds	r7, #16
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069e6:	b480      	push	{r7}
 80069e8:	b083      	sub	sp, #12
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069ee:	bf00      	nop
 80069f0:	370c      	adds	r7, #12
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr

080069fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069fa:	b480      	push	{r7}
 80069fc:	b083      	sub	sp, #12
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a02:	bf00      	nop
 8006a04:	370c      	adds	r7, #12
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr

08006a0e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a0e:	b480      	push	{r7}
 8006a10:	b083      	sub	sp, #12
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a16:	bf00      	nop
 8006a18:	370c      	adds	r7, #12
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr

08006a22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a22:	b480      	push	{r7}
 8006a24:	b083      	sub	sp, #12
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a2a:	bf00      	nop
 8006a2c:	370c      	adds	r7, #12
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr
	...

08006a38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
 8006a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a46      	ldr	r2, [pc, #280]	@ (8006b64 <TIM_Base_SetConfig+0x12c>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d013      	beq.n	8006a78 <TIM_Base_SetConfig+0x40>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a56:	d00f      	beq.n	8006a78 <TIM_Base_SetConfig+0x40>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a43      	ldr	r2, [pc, #268]	@ (8006b68 <TIM_Base_SetConfig+0x130>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d00b      	beq.n	8006a78 <TIM_Base_SetConfig+0x40>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a42      	ldr	r2, [pc, #264]	@ (8006b6c <TIM_Base_SetConfig+0x134>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d007      	beq.n	8006a78 <TIM_Base_SetConfig+0x40>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a41      	ldr	r2, [pc, #260]	@ (8006b70 <TIM_Base_SetConfig+0x138>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d003      	beq.n	8006a78 <TIM_Base_SetConfig+0x40>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	4a40      	ldr	r2, [pc, #256]	@ (8006b74 <TIM_Base_SetConfig+0x13c>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d108      	bne.n	8006a8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	68fa      	ldr	r2, [r7, #12]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a35      	ldr	r2, [pc, #212]	@ (8006b64 <TIM_Base_SetConfig+0x12c>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d01f      	beq.n	8006ad2 <TIM_Base_SetConfig+0x9a>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a98:	d01b      	beq.n	8006ad2 <TIM_Base_SetConfig+0x9a>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a32      	ldr	r2, [pc, #200]	@ (8006b68 <TIM_Base_SetConfig+0x130>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d017      	beq.n	8006ad2 <TIM_Base_SetConfig+0x9a>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a31      	ldr	r2, [pc, #196]	@ (8006b6c <TIM_Base_SetConfig+0x134>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d013      	beq.n	8006ad2 <TIM_Base_SetConfig+0x9a>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a30      	ldr	r2, [pc, #192]	@ (8006b70 <TIM_Base_SetConfig+0x138>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d00f      	beq.n	8006ad2 <TIM_Base_SetConfig+0x9a>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a2f      	ldr	r2, [pc, #188]	@ (8006b74 <TIM_Base_SetConfig+0x13c>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d00b      	beq.n	8006ad2 <TIM_Base_SetConfig+0x9a>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	4a2e      	ldr	r2, [pc, #184]	@ (8006b78 <TIM_Base_SetConfig+0x140>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d007      	beq.n	8006ad2 <TIM_Base_SetConfig+0x9a>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	4a2d      	ldr	r2, [pc, #180]	@ (8006b7c <TIM_Base_SetConfig+0x144>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d003      	beq.n	8006ad2 <TIM_Base_SetConfig+0x9a>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	4a2c      	ldr	r2, [pc, #176]	@ (8006b80 <TIM_Base_SetConfig+0x148>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d108      	bne.n	8006ae4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ad8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	68fa      	ldr	r2, [r7, #12]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	695b      	ldr	r3, [r3, #20]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	689a      	ldr	r2, [r3, #8]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	4a16      	ldr	r2, [pc, #88]	@ (8006b64 <TIM_Base_SetConfig+0x12c>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d00f      	beq.n	8006b30 <TIM_Base_SetConfig+0xf8>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	4a18      	ldr	r2, [pc, #96]	@ (8006b74 <TIM_Base_SetConfig+0x13c>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d00b      	beq.n	8006b30 <TIM_Base_SetConfig+0xf8>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	4a17      	ldr	r2, [pc, #92]	@ (8006b78 <TIM_Base_SetConfig+0x140>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d007      	beq.n	8006b30 <TIM_Base_SetConfig+0xf8>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	4a16      	ldr	r2, [pc, #88]	@ (8006b7c <TIM_Base_SetConfig+0x144>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d003      	beq.n	8006b30 <TIM_Base_SetConfig+0xf8>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4a15      	ldr	r2, [pc, #84]	@ (8006b80 <TIM_Base_SetConfig+0x148>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d103      	bne.n	8006b38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	691a      	ldr	r2, [r3, #16]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	691b      	ldr	r3, [r3, #16]
 8006b42:	f003 0301 	and.w	r3, r3, #1
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d105      	bne.n	8006b56 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	691b      	ldr	r3, [r3, #16]
 8006b4e:	f023 0201 	bic.w	r2, r3, #1
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	611a      	str	r2, [r3, #16]
  }
}
 8006b56:	bf00      	nop
 8006b58:	3714      	adds	r7, #20
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop
 8006b64:	40012c00 	.word	0x40012c00
 8006b68:	40000400 	.word	0x40000400
 8006b6c:	40000800 	.word	0x40000800
 8006b70:	40000c00 	.word	0x40000c00
 8006b74:	40013400 	.word	0x40013400
 8006b78:	40014000 	.word	0x40014000
 8006b7c:	40014400 	.word	0x40014400
 8006b80:	40014800 	.word	0x40014800

08006b84 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b083      	sub	sp, #12
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b8c:	bf00      	nop
 8006b8e:	370c      	adds	r7, #12
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr

08006b98 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ba0:	bf00      	nop
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr

08006bac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b083      	sub	sp, #12
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006bb4:	bf00      	nop
 8006bb6:	370c      	adds	r7, #12
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr

08006bc0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b082      	sub	sp, #8
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d101      	bne.n	8006bd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e040      	b.n	8006c54 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d106      	bne.n	8006be8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f7fa fd22 	bl	800162c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2224      	movs	r2, #36	@ 0x24
 8006bec:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f022 0201 	bic.w	r2, r2, #1
 8006bfc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d002      	beq.n	8006c0c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 fe8c 	bl	8007924 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 fbd5 	bl	80073bc <UART_SetConfig>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d101      	bne.n	8006c1c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	e01b      	b.n	8006c54 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	685a      	ldr	r2, [r3, #4]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c2a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	689a      	ldr	r2, [r3, #8]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c3a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f042 0201 	orr.w	r2, r2, #1
 8006c4a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 ff0b 	bl	8007a68 <UART_CheckIdleState>
 8006c52:	4603      	mov	r3, r0
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3708      	adds	r7, #8
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}

08006c5c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b08a      	sub	sp, #40	@ 0x28
 8006c60:	af02      	add	r7, sp, #8
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	603b      	str	r3, [r7, #0]
 8006c68:	4613      	mov	r3, r2
 8006c6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c70:	2b20      	cmp	r3, #32
 8006c72:	d177      	bne.n	8006d64 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d002      	beq.n	8006c80 <HAL_UART_Transmit+0x24>
 8006c7a:	88fb      	ldrh	r3, [r7, #6]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d101      	bne.n	8006c84 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e070      	b.n	8006d66 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2221      	movs	r2, #33	@ 0x21
 8006c90:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c92:	f7fa fd8d 	bl	80017b0 <HAL_GetTick>
 8006c96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	88fa      	ldrh	r2, [r7, #6]
 8006c9c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	88fa      	ldrh	r2, [r7, #6]
 8006ca4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cb0:	d108      	bne.n	8006cc4 <HAL_UART_Transmit+0x68>
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d104      	bne.n	8006cc4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	61bb      	str	r3, [r7, #24]
 8006cc2:	e003      	b.n	8006ccc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006ccc:	e02f      	b.n	8006d2e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	9300      	str	r3, [sp, #0]
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	2180      	movs	r1, #128	@ 0x80
 8006cd8:	68f8      	ldr	r0, [r7, #12]
 8006cda:	f000 ff6d 	bl	8007bb8 <UART_WaitOnFlagUntilTimeout>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d004      	beq.n	8006cee <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2220      	movs	r2, #32
 8006ce8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006cea:	2303      	movs	r3, #3
 8006cec:	e03b      	b.n	8006d66 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d10b      	bne.n	8006d0c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006cf4:	69bb      	ldr	r3, [r7, #24]
 8006cf6:	881a      	ldrh	r2, [r3, #0]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d00:	b292      	uxth	r2, r2
 8006d02:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006d04:	69bb      	ldr	r3, [r7, #24]
 8006d06:	3302      	adds	r3, #2
 8006d08:	61bb      	str	r3, [r7, #24]
 8006d0a:	e007      	b.n	8006d1c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d0c:	69fb      	ldr	r3, [r7, #28]
 8006d0e:	781a      	ldrb	r2, [r3, #0]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	3301      	adds	r3, #1
 8006d1a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	3b01      	subs	r3, #1
 8006d26:	b29a      	uxth	r2, r3
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1c9      	bne.n	8006cce <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	9300      	str	r3, [sp, #0]
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	2200      	movs	r2, #0
 8006d42:	2140      	movs	r1, #64	@ 0x40
 8006d44:	68f8      	ldr	r0, [r7, #12]
 8006d46:	f000 ff37 	bl	8007bb8 <UART_WaitOnFlagUntilTimeout>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d004      	beq.n	8006d5a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2220      	movs	r2, #32
 8006d54:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006d56:	2303      	movs	r3, #3
 8006d58:	e005      	b.n	8006d66 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2220      	movs	r2, #32
 8006d5e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006d60:	2300      	movs	r3, #0
 8006d62:	e000      	b.n	8006d66 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006d64:	2302      	movs	r3, #2
  }
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3720      	adds	r7, #32
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
	...

08006d70 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b0ba      	sub	sp, #232	@ 0xe8
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	69db      	ldr	r3, [r3, #28]
 8006d7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006d96:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006d9a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006d9e:	4013      	ands	r3, r2
 8006da0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006da4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d115      	bne.n	8006dd8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006db0:	f003 0320 	and.w	r3, r3, #32
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d00f      	beq.n	8006dd8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006db8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dbc:	f003 0320 	and.w	r3, r3, #32
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d009      	beq.n	8006dd8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	f000 82ca 	beq.w	8007362 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	4798      	blx	r3
      }
      return;
 8006dd6:	e2c4      	b.n	8007362 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006dd8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	f000 8117 	beq.w	8007010 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006de2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006de6:	f003 0301 	and.w	r3, r3, #1
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d106      	bne.n	8006dfc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006dee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006df2:	4b85      	ldr	r3, [pc, #532]	@ (8007008 <HAL_UART_IRQHandler+0x298>)
 8006df4:	4013      	ands	r3, r2
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	f000 810a 	beq.w	8007010 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006dfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e00:	f003 0301 	and.w	r3, r3, #1
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d011      	beq.n	8006e2c <HAL_UART_IRQHandler+0xbc>
 8006e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d00b      	beq.n	8006e2c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	2201      	movs	r2, #1
 8006e1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e22:	f043 0201 	orr.w	r2, r3, #1
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e30:	f003 0302 	and.w	r3, r3, #2
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d011      	beq.n	8006e5c <HAL_UART_IRQHandler+0xec>
 8006e38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e3c:	f003 0301 	and.w	r3, r3, #1
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d00b      	beq.n	8006e5c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	2202      	movs	r2, #2
 8006e4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e52:	f043 0204 	orr.w	r2, r3, #4
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e60:	f003 0304 	and.w	r3, r3, #4
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d011      	beq.n	8006e8c <HAL_UART_IRQHandler+0x11c>
 8006e68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e6c:	f003 0301 	and.w	r3, r3, #1
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d00b      	beq.n	8006e8c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	2204      	movs	r2, #4
 8006e7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e82:	f043 0202 	orr.w	r2, r3, #2
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006e8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e90:	f003 0308 	and.w	r3, r3, #8
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d017      	beq.n	8006ec8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e9c:	f003 0320 	and.w	r3, r3, #32
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d105      	bne.n	8006eb0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006ea4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ea8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d00b      	beq.n	8006ec8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	2208      	movs	r2, #8
 8006eb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ebe:	f043 0208 	orr.w	r2, r3, #8
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006ec8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ecc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d012      	beq.n	8006efa <HAL_UART_IRQHandler+0x18a>
 8006ed4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ed8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d00c      	beq.n	8006efa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006ee8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ef0:	f043 0220 	orr.w	r2, r3, #32
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	f000 8230 	beq.w	8007366 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f0a:	f003 0320 	and.w	r3, r3, #32
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d00d      	beq.n	8006f2e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006f12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f16:	f003 0320 	and.w	r3, r3, #32
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d007      	beq.n	8006f2e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d003      	beq.n	8006f2e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f34:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f42:	2b40      	cmp	r3, #64	@ 0x40
 8006f44:	d005      	beq.n	8006f52 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006f46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f4a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d04f      	beq.n	8006ff2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 fe9d 	bl	8007c92 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f62:	2b40      	cmp	r3, #64	@ 0x40
 8006f64:	d141      	bne.n	8006fea <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	3308      	adds	r3, #8
 8006f6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f70:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006f74:	e853 3f00 	ldrex	r3, [r3]
 8006f78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006f7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	3308      	adds	r3, #8
 8006f8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006f92:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006f96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006f9e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006fa2:	e841 2300 	strex	r3, r2, [r1]
 8006fa6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006faa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1d9      	bne.n	8006f66 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d013      	beq.n	8006fe2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fbe:	4a13      	ldr	r2, [pc, #76]	@ (800700c <HAL_UART_IRQHandler+0x29c>)
 8006fc0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f7fa fdfa 	bl	8001bc0 <HAL_DMA_Abort_IT>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d017      	beq.n	8007002 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006fdc:	4610      	mov	r0, r2
 8006fde:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fe0:	e00f      	b.n	8007002 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f000 f9d4 	bl	8007390 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fe8:	e00b      	b.n	8007002 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 f9d0 	bl	8007390 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ff0:	e007      	b.n	8007002 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f000 f9cc 	bl	8007390 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007000:	e1b1      	b.n	8007366 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007002:	bf00      	nop
    return;
 8007004:	e1af      	b.n	8007366 <HAL_UART_IRQHandler+0x5f6>
 8007006:	bf00      	nop
 8007008:	04000120 	.word	0x04000120
 800700c:	08007d5b 	.word	0x08007d5b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007014:	2b01      	cmp	r3, #1
 8007016:	f040 816a 	bne.w	80072ee <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800701a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800701e:	f003 0310 	and.w	r3, r3, #16
 8007022:	2b00      	cmp	r3, #0
 8007024:	f000 8163 	beq.w	80072ee <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007028:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800702c:	f003 0310 	and.w	r3, r3, #16
 8007030:	2b00      	cmp	r3, #0
 8007032:	f000 815c 	beq.w	80072ee <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	2210      	movs	r2, #16
 800703c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007048:	2b40      	cmp	r3, #64	@ 0x40
 800704a:	f040 80d4 	bne.w	80071f6 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800705a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800705e:	2b00      	cmp	r3, #0
 8007060:	f000 80ad 	beq.w	80071be <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800706a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800706e:	429a      	cmp	r2, r3
 8007070:	f080 80a5 	bcs.w	80071be <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800707a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f003 0320 	and.w	r3, r3, #32
 800708a:	2b00      	cmp	r3, #0
 800708c:	f040 8086 	bne.w	800719c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007098:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800709c:	e853 3f00 	ldrex	r3, [r3]
 80070a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80070a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80070a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	461a      	mov	r2, r3
 80070b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80070ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80070be:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80070c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80070ca:	e841 2300 	strex	r3, r2, [r1]
 80070ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80070d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d1da      	bne.n	8007090 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	3308      	adds	r3, #8
 80070e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80070e4:	e853 3f00 	ldrex	r3, [r3]
 80070e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80070ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80070ec:	f023 0301 	bic.w	r3, r3, #1
 80070f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	3308      	adds	r3, #8
 80070fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80070fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007102:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007104:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007106:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800710a:	e841 2300 	strex	r3, r2, [r1]
 800710e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007110:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007112:	2b00      	cmp	r3, #0
 8007114:	d1e1      	bne.n	80070da <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	3308      	adds	r3, #8
 800711c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007120:	e853 3f00 	ldrex	r3, [r3]
 8007124:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007126:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007128:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800712c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	3308      	adds	r3, #8
 8007136:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800713a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800713c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007140:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007142:	e841 2300 	strex	r3, r2, [r1]
 8007146:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007148:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800714a:	2b00      	cmp	r3, #0
 800714c:	d1e3      	bne.n	8007116 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2220      	movs	r2, #32
 8007152:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2200      	movs	r2, #0
 800715a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007162:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007164:	e853 3f00 	ldrex	r3, [r3]
 8007168:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800716a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800716c:	f023 0310 	bic.w	r3, r3, #16
 8007170:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	461a      	mov	r2, r3
 800717a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800717e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007180:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007182:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007184:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007186:	e841 2300 	strex	r3, r2, [r1]
 800718a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800718c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800718e:	2b00      	cmp	r3, #0
 8007190:	d1e4      	bne.n	800715c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007196:	4618      	mov	r0, r3
 8007198:	f7fa fcd4 	bl	8001b44 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2202      	movs	r2, #2
 80071a0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80071ae:	b29b      	uxth	r3, r3
 80071b0:	1ad3      	subs	r3, r2, r3
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	4619      	mov	r1, r3
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f000 f8f4 	bl	80073a4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80071bc:	e0d5      	b.n	800736a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80071c4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80071c8:	429a      	cmp	r2, r3
 80071ca:	f040 80ce 	bne.w	800736a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 0320 	and.w	r3, r3, #32
 80071da:	2b20      	cmp	r3, #32
 80071dc:	f040 80c5 	bne.w	800736a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2202      	movs	r2, #2
 80071e4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80071ec:	4619      	mov	r1, r3
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 f8d8 	bl	80073a4 <HAL_UARTEx_RxEventCallback>
      return;
 80071f4:	e0b9      	b.n	800736a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007202:	b29b      	uxth	r3, r3
 8007204:	1ad3      	subs	r3, r2, r3
 8007206:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007210:	b29b      	uxth	r3, r3
 8007212:	2b00      	cmp	r3, #0
 8007214:	f000 80ab 	beq.w	800736e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007218:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800721c:	2b00      	cmp	r3, #0
 800721e:	f000 80a6 	beq.w	800736e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800722a:	e853 3f00 	ldrex	r3, [r3]
 800722e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007230:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007232:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007236:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	461a      	mov	r2, r3
 8007240:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007244:	647b      	str	r3, [r7, #68]	@ 0x44
 8007246:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007248:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800724a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800724c:	e841 2300 	strex	r3, r2, [r1]
 8007250:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007252:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1e4      	bne.n	8007222 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	3308      	adds	r3, #8
 800725e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007262:	e853 3f00 	ldrex	r3, [r3]
 8007266:	623b      	str	r3, [r7, #32]
   return(result);
 8007268:	6a3b      	ldr	r3, [r7, #32]
 800726a:	f023 0301 	bic.w	r3, r3, #1
 800726e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	3308      	adds	r3, #8
 8007278:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800727c:	633a      	str	r2, [r7, #48]	@ 0x30
 800727e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007280:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007282:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007284:	e841 2300 	strex	r3, r2, [r1]
 8007288:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800728a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800728c:	2b00      	cmp	r3, #0
 800728e:	d1e3      	bne.n	8007258 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2220      	movs	r2, #32
 8007294:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	e853 3f00 	ldrex	r3, [r3]
 80072b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f023 0310 	bic.w	r3, r3, #16
 80072b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	461a      	mov	r2, r3
 80072c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80072c6:	61fb      	str	r3, [r7, #28]
 80072c8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ca:	69b9      	ldr	r1, [r7, #24]
 80072cc:	69fa      	ldr	r2, [r7, #28]
 80072ce:	e841 2300 	strex	r3, r2, [r1]
 80072d2:	617b      	str	r3, [r7, #20]
   return(result);
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d1e4      	bne.n	80072a4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2202      	movs	r2, #2
 80072de:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80072e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80072e4:	4619      	mov	r1, r3
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 f85c 	bl	80073a4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80072ec:	e03f      	b.n	800736e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80072ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d00e      	beq.n	8007318 <HAL_UART_IRQHandler+0x5a8>
 80072fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007302:	2b00      	cmp	r3, #0
 8007304:	d008      	beq.n	8007318 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800730e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f000 fd62 	bl	8007dda <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007316:	e02d      	b.n	8007374 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007318:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800731c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00e      	beq.n	8007342 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007324:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007328:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800732c:	2b00      	cmp	r3, #0
 800732e:	d008      	beq.n	8007342 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007334:	2b00      	cmp	r3, #0
 8007336:	d01c      	beq.n	8007372 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	4798      	blx	r3
    }
    return;
 8007340:	e017      	b.n	8007372 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007346:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800734a:	2b00      	cmp	r3, #0
 800734c:	d012      	beq.n	8007374 <HAL_UART_IRQHandler+0x604>
 800734e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007356:	2b00      	cmp	r3, #0
 8007358:	d00c      	beq.n	8007374 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 fd13 	bl	8007d86 <UART_EndTransmit_IT>
    return;
 8007360:	e008      	b.n	8007374 <HAL_UART_IRQHandler+0x604>
      return;
 8007362:	bf00      	nop
 8007364:	e006      	b.n	8007374 <HAL_UART_IRQHandler+0x604>
    return;
 8007366:	bf00      	nop
 8007368:	e004      	b.n	8007374 <HAL_UART_IRQHandler+0x604>
      return;
 800736a:	bf00      	nop
 800736c:	e002      	b.n	8007374 <HAL_UART_IRQHandler+0x604>
      return;
 800736e:	bf00      	nop
 8007370:	e000      	b.n	8007374 <HAL_UART_IRQHandler+0x604>
    return;
 8007372:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007374:	37e8      	adds	r7, #232	@ 0xe8
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}
 800737a:	bf00      	nop

0800737c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800737c:	b480      	push	{r7}
 800737e:	b083      	sub	sp, #12
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007384:	bf00      	nop
 8007386:	370c      	adds	r7, #12
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr

08007390 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007398:	bf00      	nop
 800739a:	370c      	adds	r7, #12
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr

080073a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b083      	sub	sp, #12
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	460b      	mov	r3, r1
 80073ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073b0:	bf00      	nop
 80073b2:	370c      	adds	r7, #12
 80073b4:	46bd      	mov	sp, r7
 80073b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ba:	4770      	bx	lr

080073bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80073c0:	b08a      	sub	sp, #40	@ 0x28
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80073c6:	2300      	movs	r3, #0
 80073c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	689a      	ldr	r2, [r3, #8]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	691b      	ldr	r3, [r3, #16]
 80073d4:	431a      	orrs	r2, r3
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	695b      	ldr	r3, [r3, #20]
 80073da:	431a      	orrs	r2, r3
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	69db      	ldr	r3, [r3, #28]
 80073e0:	4313      	orrs	r3, r2
 80073e2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	4ba4      	ldr	r3, [pc, #656]	@ (800767c <UART_SetConfig+0x2c0>)
 80073ec:	4013      	ands	r3, r2
 80073ee:	68fa      	ldr	r2, [r7, #12]
 80073f0:	6812      	ldr	r2, [r2, #0]
 80073f2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80073f4:	430b      	orrs	r3, r1
 80073f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	68da      	ldr	r2, [r3, #12]
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	430a      	orrs	r2, r1
 800740c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	699b      	ldr	r3, [r3, #24]
 8007412:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a99      	ldr	r2, [pc, #612]	@ (8007680 <UART_SetConfig+0x2c4>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d004      	beq.n	8007428 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	6a1b      	ldr	r3, [r3, #32]
 8007422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007424:	4313      	orrs	r3, r2
 8007426:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	689b      	ldr	r3, [r3, #8]
 800742e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007438:	430a      	orrs	r2, r1
 800743a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a90      	ldr	r2, [pc, #576]	@ (8007684 <UART_SetConfig+0x2c8>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d126      	bne.n	8007494 <UART_SetConfig+0xd8>
 8007446:	4b90      	ldr	r3, [pc, #576]	@ (8007688 <UART_SetConfig+0x2cc>)
 8007448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800744c:	f003 0303 	and.w	r3, r3, #3
 8007450:	2b03      	cmp	r3, #3
 8007452:	d81b      	bhi.n	800748c <UART_SetConfig+0xd0>
 8007454:	a201      	add	r2, pc, #4	@ (adr r2, 800745c <UART_SetConfig+0xa0>)
 8007456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800745a:	bf00      	nop
 800745c:	0800746d 	.word	0x0800746d
 8007460:	0800747d 	.word	0x0800747d
 8007464:	08007475 	.word	0x08007475
 8007468:	08007485 	.word	0x08007485
 800746c:	2301      	movs	r3, #1
 800746e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007472:	e116      	b.n	80076a2 <UART_SetConfig+0x2e6>
 8007474:	2302      	movs	r3, #2
 8007476:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800747a:	e112      	b.n	80076a2 <UART_SetConfig+0x2e6>
 800747c:	2304      	movs	r3, #4
 800747e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007482:	e10e      	b.n	80076a2 <UART_SetConfig+0x2e6>
 8007484:	2308      	movs	r3, #8
 8007486:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800748a:	e10a      	b.n	80076a2 <UART_SetConfig+0x2e6>
 800748c:	2310      	movs	r3, #16
 800748e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007492:	e106      	b.n	80076a2 <UART_SetConfig+0x2e6>
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a7c      	ldr	r2, [pc, #496]	@ (800768c <UART_SetConfig+0x2d0>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d138      	bne.n	8007510 <UART_SetConfig+0x154>
 800749e:	4b7a      	ldr	r3, [pc, #488]	@ (8007688 <UART_SetConfig+0x2cc>)
 80074a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074a4:	f003 030c 	and.w	r3, r3, #12
 80074a8:	2b0c      	cmp	r3, #12
 80074aa:	d82d      	bhi.n	8007508 <UART_SetConfig+0x14c>
 80074ac:	a201      	add	r2, pc, #4	@ (adr r2, 80074b4 <UART_SetConfig+0xf8>)
 80074ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074b2:	bf00      	nop
 80074b4:	080074e9 	.word	0x080074e9
 80074b8:	08007509 	.word	0x08007509
 80074bc:	08007509 	.word	0x08007509
 80074c0:	08007509 	.word	0x08007509
 80074c4:	080074f9 	.word	0x080074f9
 80074c8:	08007509 	.word	0x08007509
 80074cc:	08007509 	.word	0x08007509
 80074d0:	08007509 	.word	0x08007509
 80074d4:	080074f1 	.word	0x080074f1
 80074d8:	08007509 	.word	0x08007509
 80074dc:	08007509 	.word	0x08007509
 80074e0:	08007509 	.word	0x08007509
 80074e4:	08007501 	.word	0x08007501
 80074e8:	2300      	movs	r3, #0
 80074ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074ee:	e0d8      	b.n	80076a2 <UART_SetConfig+0x2e6>
 80074f0:	2302      	movs	r3, #2
 80074f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074f6:	e0d4      	b.n	80076a2 <UART_SetConfig+0x2e6>
 80074f8:	2304      	movs	r3, #4
 80074fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074fe:	e0d0      	b.n	80076a2 <UART_SetConfig+0x2e6>
 8007500:	2308      	movs	r3, #8
 8007502:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007506:	e0cc      	b.n	80076a2 <UART_SetConfig+0x2e6>
 8007508:	2310      	movs	r3, #16
 800750a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800750e:	e0c8      	b.n	80076a2 <UART_SetConfig+0x2e6>
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a5e      	ldr	r2, [pc, #376]	@ (8007690 <UART_SetConfig+0x2d4>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d125      	bne.n	8007566 <UART_SetConfig+0x1aa>
 800751a:	4b5b      	ldr	r3, [pc, #364]	@ (8007688 <UART_SetConfig+0x2cc>)
 800751c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007520:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007524:	2b30      	cmp	r3, #48	@ 0x30
 8007526:	d016      	beq.n	8007556 <UART_SetConfig+0x19a>
 8007528:	2b30      	cmp	r3, #48	@ 0x30
 800752a:	d818      	bhi.n	800755e <UART_SetConfig+0x1a2>
 800752c:	2b20      	cmp	r3, #32
 800752e:	d00a      	beq.n	8007546 <UART_SetConfig+0x18a>
 8007530:	2b20      	cmp	r3, #32
 8007532:	d814      	bhi.n	800755e <UART_SetConfig+0x1a2>
 8007534:	2b00      	cmp	r3, #0
 8007536:	d002      	beq.n	800753e <UART_SetConfig+0x182>
 8007538:	2b10      	cmp	r3, #16
 800753a:	d008      	beq.n	800754e <UART_SetConfig+0x192>
 800753c:	e00f      	b.n	800755e <UART_SetConfig+0x1a2>
 800753e:	2300      	movs	r3, #0
 8007540:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007544:	e0ad      	b.n	80076a2 <UART_SetConfig+0x2e6>
 8007546:	2302      	movs	r3, #2
 8007548:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800754c:	e0a9      	b.n	80076a2 <UART_SetConfig+0x2e6>
 800754e:	2304      	movs	r3, #4
 8007550:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007554:	e0a5      	b.n	80076a2 <UART_SetConfig+0x2e6>
 8007556:	2308      	movs	r3, #8
 8007558:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800755c:	e0a1      	b.n	80076a2 <UART_SetConfig+0x2e6>
 800755e:	2310      	movs	r3, #16
 8007560:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007564:	e09d      	b.n	80076a2 <UART_SetConfig+0x2e6>
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a4a      	ldr	r2, [pc, #296]	@ (8007694 <UART_SetConfig+0x2d8>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d125      	bne.n	80075bc <UART_SetConfig+0x200>
 8007570:	4b45      	ldr	r3, [pc, #276]	@ (8007688 <UART_SetConfig+0x2cc>)
 8007572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007576:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800757a:	2bc0      	cmp	r3, #192	@ 0xc0
 800757c:	d016      	beq.n	80075ac <UART_SetConfig+0x1f0>
 800757e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007580:	d818      	bhi.n	80075b4 <UART_SetConfig+0x1f8>
 8007582:	2b80      	cmp	r3, #128	@ 0x80
 8007584:	d00a      	beq.n	800759c <UART_SetConfig+0x1e0>
 8007586:	2b80      	cmp	r3, #128	@ 0x80
 8007588:	d814      	bhi.n	80075b4 <UART_SetConfig+0x1f8>
 800758a:	2b00      	cmp	r3, #0
 800758c:	d002      	beq.n	8007594 <UART_SetConfig+0x1d8>
 800758e:	2b40      	cmp	r3, #64	@ 0x40
 8007590:	d008      	beq.n	80075a4 <UART_SetConfig+0x1e8>
 8007592:	e00f      	b.n	80075b4 <UART_SetConfig+0x1f8>
 8007594:	2300      	movs	r3, #0
 8007596:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800759a:	e082      	b.n	80076a2 <UART_SetConfig+0x2e6>
 800759c:	2302      	movs	r3, #2
 800759e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075a2:	e07e      	b.n	80076a2 <UART_SetConfig+0x2e6>
 80075a4:	2304      	movs	r3, #4
 80075a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075aa:	e07a      	b.n	80076a2 <UART_SetConfig+0x2e6>
 80075ac:	2308      	movs	r3, #8
 80075ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075b2:	e076      	b.n	80076a2 <UART_SetConfig+0x2e6>
 80075b4:	2310      	movs	r3, #16
 80075b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075ba:	e072      	b.n	80076a2 <UART_SetConfig+0x2e6>
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a35      	ldr	r2, [pc, #212]	@ (8007698 <UART_SetConfig+0x2dc>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d12a      	bne.n	800761c <UART_SetConfig+0x260>
 80075c6:	4b30      	ldr	r3, [pc, #192]	@ (8007688 <UART_SetConfig+0x2cc>)
 80075c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075d4:	d01a      	beq.n	800760c <UART_SetConfig+0x250>
 80075d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075da:	d81b      	bhi.n	8007614 <UART_SetConfig+0x258>
 80075dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075e0:	d00c      	beq.n	80075fc <UART_SetConfig+0x240>
 80075e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075e6:	d815      	bhi.n	8007614 <UART_SetConfig+0x258>
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d003      	beq.n	80075f4 <UART_SetConfig+0x238>
 80075ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075f0:	d008      	beq.n	8007604 <UART_SetConfig+0x248>
 80075f2:	e00f      	b.n	8007614 <UART_SetConfig+0x258>
 80075f4:	2300      	movs	r3, #0
 80075f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075fa:	e052      	b.n	80076a2 <UART_SetConfig+0x2e6>
 80075fc:	2302      	movs	r3, #2
 80075fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007602:	e04e      	b.n	80076a2 <UART_SetConfig+0x2e6>
 8007604:	2304      	movs	r3, #4
 8007606:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800760a:	e04a      	b.n	80076a2 <UART_SetConfig+0x2e6>
 800760c:	2308      	movs	r3, #8
 800760e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007612:	e046      	b.n	80076a2 <UART_SetConfig+0x2e6>
 8007614:	2310      	movs	r3, #16
 8007616:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800761a:	e042      	b.n	80076a2 <UART_SetConfig+0x2e6>
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a17      	ldr	r2, [pc, #92]	@ (8007680 <UART_SetConfig+0x2c4>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d13a      	bne.n	800769c <UART_SetConfig+0x2e0>
 8007626:	4b18      	ldr	r3, [pc, #96]	@ (8007688 <UART_SetConfig+0x2cc>)
 8007628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800762c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007630:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007634:	d01a      	beq.n	800766c <UART_SetConfig+0x2b0>
 8007636:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800763a:	d81b      	bhi.n	8007674 <UART_SetConfig+0x2b8>
 800763c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007640:	d00c      	beq.n	800765c <UART_SetConfig+0x2a0>
 8007642:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007646:	d815      	bhi.n	8007674 <UART_SetConfig+0x2b8>
 8007648:	2b00      	cmp	r3, #0
 800764a:	d003      	beq.n	8007654 <UART_SetConfig+0x298>
 800764c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007650:	d008      	beq.n	8007664 <UART_SetConfig+0x2a8>
 8007652:	e00f      	b.n	8007674 <UART_SetConfig+0x2b8>
 8007654:	2300      	movs	r3, #0
 8007656:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800765a:	e022      	b.n	80076a2 <UART_SetConfig+0x2e6>
 800765c:	2302      	movs	r3, #2
 800765e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007662:	e01e      	b.n	80076a2 <UART_SetConfig+0x2e6>
 8007664:	2304      	movs	r3, #4
 8007666:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800766a:	e01a      	b.n	80076a2 <UART_SetConfig+0x2e6>
 800766c:	2308      	movs	r3, #8
 800766e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007672:	e016      	b.n	80076a2 <UART_SetConfig+0x2e6>
 8007674:	2310      	movs	r3, #16
 8007676:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800767a:	e012      	b.n	80076a2 <UART_SetConfig+0x2e6>
 800767c:	efff69f3 	.word	0xefff69f3
 8007680:	40008000 	.word	0x40008000
 8007684:	40013800 	.word	0x40013800
 8007688:	40021000 	.word	0x40021000
 800768c:	40004400 	.word	0x40004400
 8007690:	40004800 	.word	0x40004800
 8007694:	40004c00 	.word	0x40004c00
 8007698:	40005000 	.word	0x40005000
 800769c:	2310      	movs	r3, #16
 800769e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a9d      	ldr	r2, [pc, #628]	@ (800791c <UART_SetConfig+0x560>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d179      	bne.n	80077a0 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80076ac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80076b0:	2b08      	cmp	r3, #8
 80076b2:	d823      	bhi.n	80076fc <UART_SetConfig+0x340>
 80076b4:	a201      	add	r2, pc, #4	@ (adr r2, 80076bc <UART_SetConfig+0x300>)
 80076b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076ba:	bf00      	nop
 80076bc:	080076e1 	.word	0x080076e1
 80076c0:	080076fd 	.word	0x080076fd
 80076c4:	080076e9 	.word	0x080076e9
 80076c8:	080076fd 	.word	0x080076fd
 80076cc:	080076ef 	.word	0x080076ef
 80076d0:	080076fd 	.word	0x080076fd
 80076d4:	080076fd 	.word	0x080076fd
 80076d8:	080076fd 	.word	0x080076fd
 80076dc:	080076f7 	.word	0x080076f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80076e0:	f7fc f8e0 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 80076e4:	61f8      	str	r0, [r7, #28]
        break;
 80076e6:	e00f      	b.n	8007708 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80076e8:	4b8d      	ldr	r3, [pc, #564]	@ (8007920 <UART_SetConfig+0x564>)
 80076ea:	61fb      	str	r3, [r7, #28]
        break;
 80076ec:	e00c      	b.n	8007708 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80076ee:	f7fc f841 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 80076f2:	61f8      	str	r0, [r7, #28]
        break;
 80076f4:	e008      	b.n	8007708 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076f6:	2320      	movs	r3, #32
 80076f8:	61fb      	str	r3, [r7, #28]
        break;
 80076fa:	e005      	b.n	8007708 <UART_SetConfig+0x34c>
      default:
        pclk = 0U;
 80076fc:	2300      	movs	r3, #0
 80076fe:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007706:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007708:	69fb      	ldr	r3, [r7, #28]
 800770a:	2b00      	cmp	r3, #0
 800770c:	f000 80f9 	beq.w	8007902 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	685a      	ldr	r2, [r3, #4]
 8007714:	4613      	mov	r3, r2
 8007716:	005b      	lsls	r3, r3, #1
 8007718:	4413      	add	r3, r2
 800771a:	69fa      	ldr	r2, [r7, #28]
 800771c:	429a      	cmp	r2, r3
 800771e:	d305      	bcc.n	800772c <UART_SetConfig+0x370>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007726:	69fa      	ldr	r2, [r7, #28]
 8007728:	429a      	cmp	r2, r3
 800772a:	d903      	bls.n	8007734 <UART_SetConfig+0x378>
      {
        ret = HAL_ERROR;
 800772c:	2301      	movs	r3, #1
 800772e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007732:	e0e6      	b.n	8007902 <UART_SetConfig+0x546>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007734:	69fb      	ldr	r3, [r7, #28]
 8007736:	2200      	movs	r2, #0
 8007738:	461c      	mov	r4, r3
 800773a:	4615      	mov	r5, r2
 800773c:	f04f 0200 	mov.w	r2, #0
 8007740:	f04f 0300 	mov.w	r3, #0
 8007744:	022b      	lsls	r3, r5, #8
 8007746:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800774a:	0222      	lsls	r2, r4, #8
 800774c:	68f9      	ldr	r1, [r7, #12]
 800774e:	6849      	ldr	r1, [r1, #4]
 8007750:	0849      	lsrs	r1, r1, #1
 8007752:	2000      	movs	r0, #0
 8007754:	4688      	mov	r8, r1
 8007756:	4681      	mov	r9, r0
 8007758:	eb12 0a08 	adds.w	sl, r2, r8
 800775c:	eb43 0b09 	adc.w	fp, r3, r9
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	603b      	str	r3, [r7, #0]
 8007768:	607a      	str	r2, [r7, #4]
 800776a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800776e:	4650      	mov	r0, sl
 8007770:	4659      	mov	r1, fp
 8007772:	f7f8 fd7d 	bl	8000270 <__aeabi_uldivmod>
 8007776:	4602      	mov	r2, r0
 8007778:	460b      	mov	r3, r1
 800777a:	4613      	mov	r3, r2
 800777c:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800777e:	69bb      	ldr	r3, [r7, #24]
 8007780:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007784:	d308      	bcc.n	8007798 <UART_SetConfig+0x3dc>
 8007786:	69bb      	ldr	r3, [r7, #24]
 8007788:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800778c:	d204      	bcs.n	8007798 <UART_SetConfig+0x3dc>
        {
          huart->Instance->BRR = usartdiv;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	69ba      	ldr	r2, [r7, #24]
 8007794:	60da      	str	r2, [r3, #12]
 8007796:	e0b4      	b.n	8007902 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8007798:	2301      	movs	r3, #1
 800779a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800779e:	e0b0      	b.n	8007902 <UART_SetConfig+0x546>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	69db      	ldr	r3, [r3, #28]
 80077a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077a8:	d15c      	bne.n	8007864 <UART_SetConfig+0x4a8>
  {
    switch (clocksource)
 80077aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80077ae:	2b08      	cmp	r3, #8
 80077b0:	d826      	bhi.n	8007800 <UART_SetConfig+0x444>
 80077b2:	a201      	add	r2, pc, #4	@ (adr r2, 80077b8 <UART_SetConfig+0x3fc>)
 80077b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b8:	080077dd 	.word	0x080077dd
 80077bc:	080077e5 	.word	0x080077e5
 80077c0:	080077ed 	.word	0x080077ed
 80077c4:	08007801 	.word	0x08007801
 80077c8:	080077f3 	.word	0x080077f3
 80077cc:	08007801 	.word	0x08007801
 80077d0:	08007801 	.word	0x08007801
 80077d4:	08007801 	.word	0x08007801
 80077d8:	080077fb 	.word	0x080077fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077dc:	f7fc f862 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 80077e0:	61f8      	str	r0, [r7, #28]
        break;
 80077e2:	e013      	b.n	800780c <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077e4:	f7fc f874 	bl	80038d0 <HAL_RCC_GetPCLK2Freq>
 80077e8:	61f8      	str	r0, [r7, #28]
        break;
 80077ea:	e00f      	b.n	800780c <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077ec:	4b4c      	ldr	r3, [pc, #304]	@ (8007920 <UART_SetConfig+0x564>)
 80077ee:	61fb      	str	r3, [r7, #28]
        break;
 80077f0:	e00c      	b.n	800780c <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077f2:	f7fb ffbf 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 80077f6:	61f8      	str	r0, [r7, #28]
        break;
 80077f8:	e008      	b.n	800780c <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077fa:	2320      	movs	r3, #32
 80077fc:	61fb      	str	r3, [r7, #28]
        break;
 80077fe:	e005      	b.n	800780c <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 8007800:	2300      	movs	r3, #0
 8007802:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800780a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d077      	beq.n	8007902 <UART_SetConfig+0x546>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007812:	69fb      	ldr	r3, [r7, #28]
 8007814:	005a      	lsls	r2, r3, #1
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	085b      	lsrs	r3, r3, #1
 800781c:	441a      	add	r2, r3
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	fbb2 f3f3 	udiv	r3, r2, r3
 8007826:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007828:	69bb      	ldr	r3, [r7, #24]
 800782a:	2b0f      	cmp	r3, #15
 800782c:	d916      	bls.n	800785c <UART_SetConfig+0x4a0>
 800782e:	69bb      	ldr	r3, [r7, #24]
 8007830:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007834:	d212      	bcs.n	800785c <UART_SetConfig+0x4a0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007836:	69bb      	ldr	r3, [r7, #24]
 8007838:	b29b      	uxth	r3, r3
 800783a:	f023 030f 	bic.w	r3, r3, #15
 800783e:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007840:	69bb      	ldr	r3, [r7, #24]
 8007842:	085b      	lsrs	r3, r3, #1
 8007844:	b29b      	uxth	r3, r3
 8007846:	f003 0307 	and.w	r3, r3, #7
 800784a:	b29a      	uxth	r2, r3
 800784c:	8afb      	ldrh	r3, [r7, #22]
 800784e:	4313      	orrs	r3, r2
 8007850:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	8afa      	ldrh	r2, [r7, #22]
 8007858:	60da      	str	r2, [r3, #12]
 800785a:	e052      	b.n	8007902 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007862:	e04e      	b.n	8007902 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007864:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007868:	2b08      	cmp	r3, #8
 800786a:	d827      	bhi.n	80078bc <UART_SetConfig+0x500>
 800786c:	a201      	add	r2, pc, #4	@ (adr r2, 8007874 <UART_SetConfig+0x4b8>)
 800786e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007872:	bf00      	nop
 8007874:	08007899 	.word	0x08007899
 8007878:	080078a1 	.word	0x080078a1
 800787c:	080078a9 	.word	0x080078a9
 8007880:	080078bd 	.word	0x080078bd
 8007884:	080078af 	.word	0x080078af
 8007888:	080078bd 	.word	0x080078bd
 800788c:	080078bd 	.word	0x080078bd
 8007890:	080078bd 	.word	0x080078bd
 8007894:	080078b7 	.word	0x080078b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007898:	f7fc f804 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 800789c:	61f8      	str	r0, [r7, #28]
        break;
 800789e:	e013      	b.n	80078c8 <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80078a0:	f7fc f816 	bl	80038d0 <HAL_RCC_GetPCLK2Freq>
 80078a4:	61f8      	str	r0, [r7, #28]
        break;
 80078a6:	e00f      	b.n	80078c8 <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078a8:	4b1d      	ldr	r3, [pc, #116]	@ (8007920 <UART_SetConfig+0x564>)
 80078aa:	61fb      	str	r3, [r7, #28]
        break;
 80078ac:	e00c      	b.n	80078c8 <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078ae:	f7fb ff61 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 80078b2:	61f8      	str	r0, [r7, #28]
        break;
 80078b4:	e008      	b.n	80078c8 <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078b6:	2320      	movs	r3, #32
 80078b8:	61fb      	str	r3, [r7, #28]
        break;
 80078ba:	e005      	b.n	80078c8 <UART_SetConfig+0x50c>
      default:
        pclk = 0U;
 80078bc:	2300      	movs	r3, #0
 80078be:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80078c6:	bf00      	nop
    }

    if (pclk != 0U)
 80078c8:	69fb      	ldr	r3, [r7, #28]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d019      	beq.n	8007902 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	085a      	lsrs	r2, r3, #1
 80078d4:	69fb      	ldr	r3, [r7, #28]
 80078d6:	441a      	add	r2, r3
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80078e0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	2b0f      	cmp	r3, #15
 80078e6:	d909      	bls.n	80078fc <UART_SetConfig+0x540>
 80078e8:	69bb      	ldr	r3, [r7, #24]
 80078ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078ee:	d205      	bcs.n	80078fc <UART_SetConfig+0x540>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	b29a      	uxth	r2, r3
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	60da      	str	r2, [r3, #12]
 80078fa:	e002      	b.n	8007902 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	2200      	movs	r2, #0
 8007906:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2200      	movs	r2, #0
 800790c:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800790e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007912:	4618      	mov	r0, r3
 8007914:	3728      	adds	r7, #40	@ 0x28
 8007916:	46bd      	mov	sp, r7
 8007918:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800791c:	40008000 	.word	0x40008000
 8007920:	00f42400 	.word	0x00f42400

08007924 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007924:	b480      	push	{r7}
 8007926:	b083      	sub	sp, #12
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007930:	f003 0308 	and.w	r3, r3, #8
 8007934:	2b00      	cmp	r3, #0
 8007936:	d00a      	beq.n	800794e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	685b      	ldr	r3, [r3, #4]
 800793e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	430a      	orrs	r2, r1
 800794c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007952:	f003 0301 	and.w	r3, r3, #1
 8007956:	2b00      	cmp	r3, #0
 8007958:	d00a      	beq.n	8007970 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	430a      	orrs	r2, r1
 800796e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007974:	f003 0302 	and.w	r3, r3, #2
 8007978:	2b00      	cmp	r3, #0
 800797a:	d00a      	beq.n	8007992 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	430a      	orrs	r2, r1
 8007990:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007996:	f003 0304 	and.w	r3, r3, #4
 800799a:	2b00      	cmp	r3, #0
 800799c:	d00a      	beq.n	80079b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	430a      	orrs	r2, r1
 80079b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079b8:	f003 0310 	and.w	r3, r3, #16
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d00a      	beq.n	80079d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	430a      	orrs	r2, r1
 80079d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079da:	f003 0320 	and.w	r3, r3, #32
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d00a      	beq.n	80079f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	430a      	orrs	r2, r1
 80079f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d01a      	beq.n	8007a3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	430a      	orrs	r2, r1
 8007a18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a22:	d10a      	bne.n	8007a3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	430a      	orrs	r2, r1
 8007a38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d00a      	beq.n	8007a5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	430a      	orrs	r2, r1
 8007a5a:	605a      	str	r2, [r3, #4]
  }
}
 8007a5c:	bf00      	nop
 8007a5e:	370c      	adds	r7, #12
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr

08007a68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b098      	sub	sp, #96	@ 0x60
 8007a6c:	af02      	add	r7, sp, #8
 8007a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a78:	f7f9 fe9a 	bl	80017b0 <HAL_GetTick>
 8007a7c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f003 0308 	and.w	r3, r3, #8
 8007a88:	2b08      	cmp	r3, #8
 8007a8a:	d12e      	bne.n	8007aea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a8c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a90:	9300      	str	r3, [sp, #0]
 8007a92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a94:	2200      	movs	r2, #0
 8007a96:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 f88c 	bl	8007bb8 <UART_WaitOnFlagUntilTimeout>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d021      	beq.n	8007aea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aae:	e853 3f00 	ldrex	r3, [r3]
 8007ab2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ab6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007aba:	653b      	str	r3, [r7, #80]	@ 0x50
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	461a      	mov	r2, r3
 8007ac2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ac4:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ac6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007aca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007acc:	e841 2300 	strex	r3, r2, [r1]
 8007ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d1e6      	bne.n	8007aa6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2220      	movs	r2, #32
 8007adc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	e062      	b.n	8007bb0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 0304 	and.w	r3, r3, #4
 8007af4:	2b04      	cmp	r3, #4
 8007af6:	d149      	bne.n	8007b8c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007af8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007afc:	9300      	str	r3, [sp, #0]
 8007afe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b00:	2200      	movs	r2, #0
 8007b02:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	f000 f856 	bl	8007bb8 <UART_WaitOnFlagUntilTimeout>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d03c      	beq.n	8007b8c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b1a:	e853 3f00 	ldrex	r3, [r3]
 8007b1e:	623b      	str	r3, [r7, #32]
   return(result);
 8007b20:	6a3b      	ldr	r3, [r7, #32]
 8007b22:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	461a      	mov	r2, r3
 8007b2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b30:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b32:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b34:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b38:	e841 2300 	strex	r3, r2, [r1]
 8007b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d1e6      	bne.n	8007b12 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	3308      	adds	r3, #8
 8007b4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	e853 3f00 	ldrex	r3, [r3]
 8007b52:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f023 0301 	bic.w	r3, r3, #1
 8007b5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	3308      	adds	r3, #8
 8007b62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b64:	61fa      	str	r2, [r7, #28]
 8007b66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b68:	69b9      	ldr	r1, [r7, #24]
 8007b6a:	69fa      	ldr	r2, [r7, #28]
 8007b6c:	e841 2300 	strex	r3, r2, [r1]
 8007b70:	617b      	str	r3, [r7, #20]
   return(result);
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d1e5      	bne.n	8007b44 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2220      	movs	r2, #32
 8007b7c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b88:	2303      	movs	r3, #3
 8007b8a:	e011      	b.n	8007bb0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2220      	movs	r2, #32
 8007b90:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2220      	movs	r2, #32
 8007b96:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007bae:	2300      	movs	r3, #0
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	3758      	adds	r7, #88	@ 0x58
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}

08007bb8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b084      	sub	sp, #16
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	60f8      	str	r0, [r7, #12]
 8007bc0:	60b9      	str	r1, [r7, #8]
 8007bc2:	603b      	str	r3, [r7, #0]
 8007bc4:	4613      	mov	r3, r2
 8007bc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bc8:	e04f      	b.n	8007c6a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bca:	69bb      	ldr	r3, [r7, #24]
 8007bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bd0:	d04b      	beq.n	8007c6a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bd2:	f7f9 fded 	bl	80017b0 <HAL_GetTick>
 8007bd6:	4602      	mov	r2, r0
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	1ad3      	subs	r3, r2, r3
 8007bdc:	69ba      	ldr	r2, [r7, #24]
 8007bde:	429a      	cmp	r2, r3
 8007be0:	d302      	bcc.n	8007be8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d101      	bne.n	8007bec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007be8:	2303      	movs	r3, #3
 8007bea:	e04e      	b.n	8007c8a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f003 0304 	and.w	r3, r3, #4
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d037      	beq.n	8007c6a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	2b80      	cmp	r3, #128	@ 0x80
 8007bfe:	d034      	beq.n	8007c6a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	2b40      	cmp	r3, #64	@ 0x40
 8007c04:	d031      	beq.n	8007c6a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	69db      	ldr	r3, [r3, #28]
 8007c0c:	f003 0308 	and.w	r3, r3, #8
 8007c10:	2b08      	cmp	r3, #8
 8007c12:	d110      	bne.n	8007c36 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	2208      	movs	r2, #8
 8007c1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c1c:	68f8      	ldr	r0, [r7, #12]
 8007c1e:	f000 f838 	bl	8007c92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2208      	movs	r2, #8
 8007c26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007c32:	2301      	movs	r3, #1
 8007c34:	e029      	b.n	8007c8a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	69db      	ldr	r3, [r3, #28]
 8007c3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c44:	d111      	bne.n	8007c6a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007c4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c50:	68f8      	ldr	r0, [r7, #12]
 8007c52:	f000 f81e 	bl	8007c92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2220      	movs	r2, #32
 8007c5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2200      	movs	r2, #0
 8007c62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007c66:	2303      	movs	r3, #3
 8007c68:	e00f      	b.n	8007c8a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	69da      	ldr	r2, [r3, #28]
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	4013      	ands	r3, r2
 8007c74:	68ba      	ldr	r2, [r7, #8]
 8007c76:	429a      	cmp	r2, r3
 8007c78:	bf0c      	ite	eq
 8007c7a:	2301      	moveq	r3, #1
 8007c7c:	2300      	movne	r3, #0
 8007c7e:	b2db      	uxtb	r3, r3
 8007c80:	461a      	mov	r2, r3
 8007c82:	79fb      	ldrb	r3, [r7, #7]
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d0a0      	beq.n	8007bca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c88:	2300      	movs	r3, #0
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3710      	adds	r7, #16
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}

08007c92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c92:	b480      	push	{r7}
 8007c94:	b095      	sub	sp, #84	@ 0x54
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ca2:	e853 3f00 	ldrex	r3, [r3]
 8007ca6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007caa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007cae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cb8:	643b      	str	r3, [r7, #64]	@ 0x40
 8007cba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cbc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007cbe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007cc0:	e841 2300 	strex	r3, r2, [r1]
 8007cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d1e6      	bne.n	8007c9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	3308      	adds	r3, #8
 8007cd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cd4:	6a3b      	ldr	r3, [r7, #32]
 8007cd6:	e853 3f00 	ldrex	r3, [r3]
 8007cda:	61fb      	str	r3, [r7, #28]
   return(result);
 8007cdc:	69fb      	ldr	r3, [r7, #28]
 8007cde:	f023 0301 	bic.w	r3, r3, #1
 8007ce2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	3308      	adds	r3, #8
 8007cea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007cec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007cee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cf0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007cf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cf4:	e841 2300 	strex	r3, r2, [r1]
 8007cf8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d1e5      	bne.n	8007ccc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d118      	bne.n	8007d3a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	e853 3f00 	ldrex	r3, [r3]
 8007d14:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	f023 0310 	bic.w	r3, r3, #16
 8007d1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	461a      	mov	r2, r3
 8007d24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d26:	61bb      	str	r3, [r7, #24]
 8007d28:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d2a:	6979      	ldr	r1, [r7, #20]
 8007d2c:	69ba      	ldr	r2, [r7, #24]
 8007d2e:	e841 2300 	strex	r3, r2, [r1]
 8007d32:	613b      	str	r3, [r7, #16]
   return(result);
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d1e6      	bne.n	8007d08 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2220      	movs	r2, #32
 8007d3e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007d4e:	bf00      	nop
 8007d50:	3754      	adds	r7, #84	@ 0x54
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr

08007d5a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007d5a:	b580      	push	{r7, lr}
 8007d5c:	b084      	sub	sp, #16
 8007d5e:	af00      	add	r7, sp, #0
 8007d60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d66:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2200      	movs	r2, #0
 8007d74:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d78:	68f8      	ldr	r0, [r7, #12]
 8007d7a:	f7ff fb09 	bl	8007390 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d7e:	bf00      	nop
 8007d80:	3710      	adds	r7, #16
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}

08007d86 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007d86:	b580      	push	{r7, lr}
 8007d88:	b088      	sub	sp, #32
 8007d8a:	af00      	add	r7, sp, #0
 8007d8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	e853 3f00 	ldrex	r3, [r3]
 8007d9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007da2:	61fb      	str	r3, [r7, #28]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	461a      	mov	r2, r3
 8007daa:	69fb      	ldr	r3, [r7, #28]
 8007dac:	61bb      	str	r3, [r7, #24]
 8007dae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db0:	6979      	ldr	r1, [r7, #20]
 8007db2:	69ba      	ldr	r2, [r7, #24]
 8007db4:	e841 2300 	strex	r3, r2, [r1]
 8007db8:	613b      	str	r3, [r7, #16]
   return(result);
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d1e6      	bne.n	8007d8e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2220      	movs	r2, #32
 8007dc4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f7ff fad5 	bl	800737c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007dd2:	bf00      	nop
 8007dd4:	3720      	adds	r7, #32
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007dda:	b480      	push	{r7}
 8007ddc:	b083      	sub	sp, #12
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007de2:	bf00      	nop
 8007de4:	370c      	adds	r7, #12
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr

08007dee <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007dee:	b480      	push	{r7}
 8007df0:	b085      	sub	sp, #20
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	4603      	mov	r3, r0
 8007df6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007dfc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007e00:	2b84      	cmp	r3, #132	@ 0x84
 8007e02:	d005      	beq.n	8007e10 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007e04:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	4413      	add	r3, r2
 8007e0c:	3303      	adds	r3, #3
 8007e0e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007e10:	68fb      	ldr	r3, [r7, #12]
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3714      	adds	r7, #20
 8007e16:	46bd      	mov	sp, r7
 8007e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1c:	4770      	bx	lr

08007e1e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007e1e:	b580      	push	{r7, lr}
 8007e20:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007e22:	f000 fafd 	bl	8008420 <vTaskStartScheduler>
  
  return osOK;
 8007e26:	2300      	movs	r3, #0
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e2e:	b089      	sub	sp, #36	@ 0x24
 8007e30:	af04      	add	r7, sp, #16
 8007e32:	6078      	str	r0, [r7, #4]
 8007e34:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	695b      	ldr	r3, [r3, #20]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d020      	beq.n	8007e80 <osThreadCreate+0x54>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	699b      	ldr	r3, [r3, #24]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d01c      	beq.n	8007e80 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	685c      	ldr	r4, [r3, #4]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	691e      	ldr	r6, [r3, #16]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007e58:	4618      	mov	r0, r3
 8007e5a:	f7ff ffc8 	bl	8007dee <makeFreeRtosPriority>
 8007e5e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	695b      	ldr	r3, [r3, #20]
 8007e64:	687a      	ldr	r2, [r7, #4]
 8007e66:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007e68:	9202      	str	r2, [sp, #8]
 8007e6a:	9301      	str	r3, [sp, #4]
 8007e6c:	9100      	str	r1, [sp, #0]
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	4632      	mov	r2, r6
 8007e72:	4629      	mov	r1, r5
 8007e74:	4620      	mov	r0, r4
 8007e76:	f000 f8ed 	bl	8008054 <xTaskCreateStatic>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	60fb      	str	r3, [r7, #12]
 8007e7e:	e01c      	b.n	8007eba <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	685c      	ldr	r4, [r3, #4]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007e8c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007e94:	4618      	mov	r0, r3
 8007e96:	f7ff ffaa 	bl	8007dee <makeFreeRtosPriority>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	f107 030c 	add.w	r3, r7, #12
 8007ea0:	9301      	str	r3, [sp, #4]
 8007ea2:	9200      	str	r2, [sp, #0]
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	4632      	mov	r2, r6
 8007ea8:	4629      	mov	r1, r5
 8007eaa:	4620      	mov	r0, r4
 8007eac:	f000 f932 	bl	8008114 <xTaskCreate>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	d001      	beq.n	8007eba <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	e000      	b.n	8007ebc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007eba:	68fb      	ldr	r3, [r7, #12]
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3714      	adds	r7, #20
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007ec4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b084      	sub	sp, #16
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d001      	beq.n	8007eda <osDelay+0x16>
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	e000      	b.n	8007edc <osDelay+0x18>
 8007eda:	2301      	movs	r3, #1
 8007edc:	4618      	mov	r0, r3
 8007ede:	f000 fa69 	bl	80083b4 <vTaskDelay>
  
  return osOK;
 8007ee2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3710      	adds	r7, #16
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}

08007eec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007eec:	b480      	push	{r7}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f103 0208 	add.w	r2, r3, #8
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f04f 32ff 	mov.w	r2, #4294967295
 8007f04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f103 0208 	add.w	r2, r3, #8
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f103 0208 	add.w	r2, r3, #8
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007f20:	bf00      	nop
 8007f22:	370c      	adds	r7, #12
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b083      	sub	sp, #12
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2200      	movs	r2, #0
 8007f38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007f3a:	bf00      	nop
 8007f3c:	370c      	adds	r7, #12
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr

08007f46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007f46:	b480      	push	{r7}
 8007f48:	b085      	sub	sp, #20
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
 8007f4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	68fa      	ldr	r2, [r7, #12]
 8007f5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	689a      	ldr	r2, [r3, #8]
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	683a      	ldr	r2, [r7, #0]
 8007f6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	683a      	ldr	r2, [r7, #0]
 8007f70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	687a      	ldr	r2, [r7, #4]
 8007f76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	1c5a      	adds	r2, r3, #1
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	601a      	str	r2, [r3, #0]
}
 8007f82:	bf00      	nop
 8007f84:	3714      	adds	r7, #20
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr

08007f8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007f8e:	b480      	push	{r7}
 8007f90:	b085      	sub	sp, #20
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	6078      	str	r0, [r7, #4]
 8007f96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fa4:	d103      	bne.n	8007fae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	60fb      	str	r3, [r7, #12]
 8007fac:	e00c      	b.n	8007fc8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	3308      	adds	r3, #8
 8007fb2:	60fb      	str	r3, [r7, #12]
 8007fb4:	e002      	b.n	8007fbc <vListInsert+0x2e>
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	60fb      	str	r3, [r7, #12]
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	68ba      	ldr	r2, [r7, #8]
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d2f6      	bcs.n	8007fb6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	685a      	ldr	r2, [r3, #4]
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	683a      	ldr	r2, [r7, #0]
 8007fd6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	68fa      	ldr	r2, [r7, #12]
 8007fdc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	683a      	ldr	r2, [r7, #0]
 8007fe2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	687a      	ldr	r2, [r7, #4]
 8007fe8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	1c5a      	adds	r2, r3, #1
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	601a      	str	r2, [r3, #0]
}
 8007ff4:	bf00      	nop
 8007ff6:	3714      	adds	r7, #20
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr

08008000 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008000:	b480      	push	{r7}
 8008002:	b085      	sub	sp, #20
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	691b      	ldr	r3, [r3, #16]
 800800c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	685b      	ldr	r3, [r3, #4]
 8008012:	687a      	ldr	r2, [r7, #4]
 8008014:	6892      	ldr	r2, [r2, #8]
 8008016:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	689b      	ldr	r3, [r3, #8]
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	6852      	ldr	r2, [r2, #4]
 8008020:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	685b      	ldr	r3, [r3, #4]
 8008026:	687a      	ldr	r2, [r7, #4]
 8008028:	429a      	cmp	r2, r3
 800802a:	d103      	bne.n	8008034 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	689a      	ldr	r2, [r3, #8]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2200      	movs	r2, #0
 8008038:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	1e5a      	subs	r2, r3, #1
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
}
 8008048:	4618      	mov	r0, r3
 800804a:	3714      	adds	r7, #20
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008054:	b580      	push	{r7, lr}
 8008056:	b08e      	sub	sp, #56	@ 0x38
 8008058:	af04      	add	r7, sp, #16
 800805a:	60f8      	str	r0, [r7, #12]
 800805c:	60b9      	str	r1, [r7, #8]
 800805e:	607a      	str	r2, [r7, #4]
 8008060:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008062:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008064:	2b00      	cmp	r3, #0
 8008066:	d10b      	bne.n	8008080 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800806c:	f383 8811 	msr	BASEPRI, r3
 8008070:	f3bf 8f6f 	isb	sy
 8008074:	f3bf 8f4f 	dsb	sy
 8008078:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800807a:	bf00      	nop
 800807c:	bf00      	nop
 800807e:	e7fd      	b.n	800807c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008082:	2b00      	cmp	r3, #0
 8008084:	d10b      	bne.n	800809e <xTaskCreateStatic+0x4a>
	__asm volatile
 8008086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800808a:	f383 8811 	msr	BASEPRI, r3
 800808e:	f3bf 8f6f 	isb	sy
 8008092:	f3bf 8f4f 	dsb	sy
 8008096:	61fb      	str	r3, [r7, #28]
}
 8008098:	bf00      	nop
 800809a:	bf00      	nop
 800809c:	e7fd      	b.n	800809a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800809e:	23a0      	movs	r3, #160	@ 0xa0
 80080a0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	2ba0      	cmp	r3, #160	@ 0xa0
 80080a6:	d00b      	beq.n	80080c0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80080a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ac:	f383 8811 	msr	BASEPRI, r3
 80080b0:	f3bf 8f6f 	isb	sy
 80080b4:	f3bf 8f4f 	dsb	sy
 80080b8:	61bb      	str	r3, [r7, #24]
}
 80080ba:	bf00      	nop
 80080bc:	bf00      	nop
 80080be:	e7fd      	b.n	80080bc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80080c0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80080c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d01e      	beq.n	8008106 <xTaskCreateStatic+0xb2>
 80080c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d01b      	beq.n	8008106 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80080ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080d0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80080d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80080d6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80080d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080da:	2202      	movs	r2, #2
 80080dc:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80080e0:	2300      	movs	r3, #0
 80080e2:	9303      	str	r3, [sp, #12]
 80080e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e6:	9302      	str	r3, [sp, #8]
 80080e8:	f107 0314 	add.w	r3, r7, #20
 80080ec:	9301      	str	r3, [sp, #4]
 80080ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f0:	9300      	str	r3, [sp, #0]
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	687a      	ldr	r2, [r7, #4]
 80080f6:	68b9      	ldr	r1, [r7, #8]
 80080f8:	68f8      	ldr	r0, [r7, #12]
 80080fa:	f000 f851 	bl	80081a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80080fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008100:	f000 f8ee 	bl	80082e0 <prvAddNewTaskToReadyList>
 8008104:	e001      	b.n	800810a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008106:	2300      	movs	r3, #0
 8008108:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800810a:	697b      	ldr	r3, [r7, #20]
	}
 800810c:	4618      	mov	r0, r3
 800810e:	3728      	adds	r7, #40	@ 0x28
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}

08008114 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008114:	b580      	push	{r7, lr}
 8008116:	b08c      	sub	sp, #48	@ 0x30
 8008118:	af04      	add	r7, sp, #16
 800811a:	60f8      	str	r0, [r7, #12]
 800811c:	60b9      	str	r1, [r7, #8]
 800811e:	603b      	str	r3, [r7, #0]
 8008120:	4613      	mov	r3, r2
 8008122:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008124:	88fb      	ldrh	r3, [r7, #6]
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	4618      	mov	r0, r3
 800812a:	f000 fefd 	bl	8008f28 <pvPortMalloc>
 800812e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d00e      	beq.n	8008154 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008136:	20a0      	movs	r0, #160	@ 0xa0
 8008138:	f000 fef6 	bl	8008f28 <pvPortMalloc>
 800813c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800813e:	69fb      	ldr	r3, [r7, #28]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d003      	beq.n	800814c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008144:	69fb      	ldr	r3, [r7, #28]
 8008146:	697a      	ldr	r2, [r7, #20]
 8008148:	631a      	str	r2, [r3, #48]	@ 0x30
 800814a:	e005      	b.n	8008158 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800814c:	6978      	ldr	r0, [r7, #20]
 800814e:	f000 ffb9 	bl	80090c4 <vPortFree>
 8008152:	e001      	b.n	8008158 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008154:	2300      	movs	r3, #0
 8008156:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008158:	69fb      	ldr	r3, [r7, #28]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d017      	beq.n	800818e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	2200      	movs	r2, #0
 8008162:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008166:	88fa      	ldrh	r2, [r7, #6]
 8008168:	2300      	movs	r3, #0
 800816a:	9303      	str	r3, [sp, #12]
 800816c:	69fb      	ldr	r3, [r7, #28]
 800816e:	9302      	str	r3, [sp, #8]
 8008170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008172:	9301      	str	r3, [sp, #4]
 8008174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008176:	9300      	str	r3, [sp, #0]
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	68b9      	ldr	r1, [r7, #8]
 800817c:	68f8      	ldr	r0, [r7, #12]
 800817e:	f000 f80f 	bl	80081a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008182:	69f8      	ldr	r0, [r7, #28]
 8008184:	f000 f8ac 	bl	80082e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008188:	2301      	movs	r3, #1
 800818a:	61bb      	str	r3, [r7, #24]
 800818c:	e002      	b.n	8008194 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800818e:	f04f 33ff 	mov.w	r3, #4294967295
 8008192:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008194:	69bb      	ldr	r3, [r7, #24]
	}
 8008196:	4618      	mov	r0, r3
 8008198:	3720      	adds	r7, #32
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
	...

080081a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b088      	sub	sp, #32
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	60f8      	str	r0, [r7, #12]
 80081a8:	60b9      	str	r1, [r7, #8]
 80081aa:	607a      	str	r2, [r7, #4]
 80081ac:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80081ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80081b8:	3b01      	subs	r3, #1
 80081ba:	009b      	lsls	r3, r3, #2
 80081bc:	4413      	add	r3, r2
 80081be:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80081c0:	69bb      	ldr	r3, [r7, #24]
 80081c2:	f023 0307 	bic.w	r3, r3, #7
 80081c6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	f003 0307 	and.w	r3, r3, #7
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d00b      	beq.n	80081ea <prvInitialiseNewTask+0x4a>
	__asm volatile
 80081d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081d6:	f383 8811 	msr	BASEPRI, r3
 80081da:	f3bf 8f6f 	isb	sy
 80081de:	f3bf 8f4f 	dsb	sy
 80081e2:	617b      	str	r3, [r7, #20]
}
 80081e4:	bf00      	nop
 80081e6:	bf00      	nop
 80081e8:	e7fd      	b.n	80081e6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d01f      	beq.n	8008230 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80081f0:	2300      	movs	r3, #0
 80081f2:	61fb      	str	r3, [r7, #28]
 80081f4:	e012      	b.n	800821c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80081f6:	68ba      	ldr	r2, [r7, #8]
 80081f8:	69fb      	ldr	r3, [r7, #28]
 80081fa:	4413      	add	r3, r2
 80081fc:	7819      	ldrb	r1, [r3, #0]
 80081fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008200:	69fb      	ldr	r3, [r7, #28]
 8008202:	4413      	add	r3, r2
 8008204:	3334      	adds	r3, #52	@ 0x34
 8008206:	460a      	mov	r2, r1
 8008208:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800820a:	68ba      	ldr	r2, [r7, #8]
 800820c:	69fb      	ldr	r3, [r7, #28]
 800820e:	4413      	add	r3, r2
 8008210:	781b      	ldrb	r3, [r3, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d006      	beq.n	8008224 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008216:	69fb      	ldr	r3, [r7, #28]
 8008218:	3301      	adds	r3, #1
 800821a:	61fb      	str	r3, [r7, #28]
 800821c:	69fb      	ldr	r3, [r7, #28]
 800821e:	2b0f      	cmp	r3, #15
 8008220:	d9e9      	bls.n	80081f6 <prvInitialiseNewTask+0x56>
 8008222:	e000      	b.n	8008226 <prvInitialiseNewTask+0x86>
			{
				break;
 8008224:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008228:	2200      	movs	r2, #0
 800822a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800822e:	e003      	b.n	8008238 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008232:	2200      	movs	r2, #0
 8008234:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800823a:	2b06      	cmp	r3, #6
 800823c:	d901      	bls.n	8008242 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800823e:	2306      	movs	r3, #6
 8008240:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008244:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008246:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800824a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800824c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800824e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008250:	2200      	movs	r2, #0
 8008252:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008256:	3304      	adds	r3, #4
 8008258:	4618      	mov	r0, r3
 800825a:	f7ff fe67 	bl	8007f2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800825e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008260:	3318      	adds	r3, #24
 8008262:	4618      	mov	r0, r3
 8008264:	f7ff fe62 	bl	8007f2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800826a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800826c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800826e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008270:	f1c3 0207 	rsb	r2, r3, #7
 8008274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008276:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800827c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800827e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008280:	2200      	movs	r2, #0
 8008282:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008288:	2200      	movs	r2, #0
 800828a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800828e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008290:	334c      	adds	r3, #76	@ 0x4c
 8008292:	224c      	movs	r2, #76	@ 0x4c
 8008294:	2100      	movs	r1, #0
 8008296:	4618      	mov	r0, r3
 8008298:	f001 fa3e 	bl	8009718 <memset>
 800829c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800829e:	4a0d      	ldr	r2, [pc, #52]	@ (80082d4 <prvInitialiseNewTask+0x134>)
 80082a0:	651a      	str	r2, [r3, #80]	@ 0x50
 80082a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a4:	4a0c      	ldr	r2, [pc, #48]	@ (80082d8 <prvInitialiseNewTask+0x138>)
 80082a6:	655a      	str	r2, [r3, #84]	@ 0x54
 80082a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082aa:	4a0c      	ldr	r2, [pc, #48]	@ (80082dc <prvInitialiseNewTask+0x13c>)
 80082ac:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80082ae:	683a      	ldr	r2, [r7, #0]
 80082b0:	68f9      	ldr	r1, [r7, #12]
 80082b2:	69b8      	ldr	r0, [r7, #24]
 80082b4:	f000 fc2a 	bl	8008b0c <pxPortInitialiseStack>
 80082b8:	4602      	mov	r2, r0
 80082ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082bc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80082be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d002      	beq.n	80082ca <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80082c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80082ca:	bf00      	nop
 80082cc:	3720      	adds	r7, #32
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	bf00      	nop
 80082d4:	200013dc 	.word	0x200013dc
 80082d8:	20001444 	.word	0x20001444
 80082dc:	200014ac 	.word	0x200014ac

080082e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b082      	sub	sp, #8
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80082e8:	f000 fd3e 	bl	8008d68 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80082ec:	4b2a      	ldr	r3, [pc, #168]	@ (8008398 <prvAddNewTaskToReadyList+0xb8>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	3301      	adds	r3, #1
 80082f2:	4a29      	ldr	r2, [pc, #164]	@ (8008398 <prvAddNewTaskToReadyList+0xb8>)
 80082f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80082f6:	4b29      	ldr	r3, [pc, #164]	@ (800839c <prvAddNewTaskToReadyList+0xbc>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d109      	bne.n	8008312 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80082fe:	4a27      	ldr	r2, [pc, #156]	@ (800839c <prvAddNewTaskToReadyList+0xbc>)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008304:	4b24      	ldr	r3, [pc, #144]	@ (8008398 <prvAddNewTaskToReadyList+0xb8>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	2b01      	cmp	r3, #1
 800830a:	d110      	bne.n	800832e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800830c:	f000 fad4 	bl	80088b8 <prvInitialiseTaskLists>
 8008310:	e00d      	b.n	800832e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008312:	4b23      	ldr	r3, [pc, #140]	@ (80083a0 <prvAddNewTaskToReadyList+0xc0>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d109      	bne.n	800832e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800831a:	4b20      	ldr	r3, [pc, #128]	@ (800839c <prvAddNewTaskToReadyList+0xbc>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008324:	429a      	cmp	r2, r3
 8008326:	d802      	bhi.n	800832e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008328:	4a1c      	ldr	r2, [pc, #112]	@ (800839c <prvAddNewTaskToReadyList+0xbc>)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800832e:	4b1d      	ldr	r3, [pc, #116]	@ (80083a4 <prvAddNewTaskToReadyList+0xc4>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	3301      	adds	r3, #1
 8008334:	4a1b      	ldr	r2, [pc, #108]	@ (80083a4 <prvAddNewTaskToReadyList+0xc4>)
 8008336:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800833c:	2201      	movs	r2, #1
 800833e:	409a      	lsls	r2, r3
 8008340:	4b19      	ldr	r3, [pc, #100]	@ (80083a8 <prvAddNewTaskToReadyList+0xc8>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4313      	orrs	r3, r2
 8008346:	4a18      	ldr	r2, [pc, #96]	@ (80083a8 <prvAddNewTaskToReadyList+0xc8>)
 8008348:	6013      	str	r3, [r2, #0]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800834e:	4613      	mov	r3, r2
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	4413      	add	r3, r2
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	4a15      	ldr	r2, [pc, #84]	@ (80083ac <prvAddNewTaskToReadyList+0xcc>)
 8008358:	441a      	add	r2, r3
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	3304      	adds	r3, #4
 800835e:	4619      	mov	r1, r3
 8008360:	4610      	mov	r0, r2
 8008362:	f7ff fdf0 	bl	8007f46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008366:	f000 fd31 	bl	8008dcc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800836a:	4b0d      	ldr	r3, [pc, #52]	@ (80083a0 <prvAddNewTaskToReadyList+0xc0>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d00e      	beq.n	8008390 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008372:	4b0a      	ldr	r3, [pc, #40]	@ (800839c <prvAddNewTaskToReadyList+0xbc>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800837c:	429a      	cmp	r2, r3
 800837e:	d207      	bcs.n	8008390 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008380:	4b0b      	ldr	r3, [pc, #44]	@ (80083b0 <prvAddNewTaskToReadyList+0xd0>)
 8008382:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008386:	601a      	str	r2, [r3, #0]
 8008388:	f3bf 8f4f 	dsb	sy
 800838c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008390:	bf00      	nop
 8008392:	3708      	adds	r7, #8
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}
 8008398:	200007d0 	.word	0x200007d0
 800839c:	200006d0 	.word	0x200006d0
 80083a0:	200007dc 	.word	0x200007dc
 80083a4:	200007ec 	.word	0x200007ec
 80083a8:	200007d8 	.word	0x200007d8
 80083ac:	200006d4 	.word	0x200006d4
 80083b0:	e000ed04 	.word	0xe000ed04

080083b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b084      	sub	sp, #16
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80083bc:	2300      	movs	r3, #0
 80083be:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d018      	beq.n	80083f8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80083c6:	4b14      	ldr	r3, [pc, #80]	@ (8008418 <vTaskDelay+0x64>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d00b      	beq.n	80083e6 <vTaskDelay+0x32>
	__asm volatile
 80083ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083d2:	f383 8811 	msr	BASEPRI, r3
 80083d6:	f3bf 8f6f 	isb	sy
 80083da:	f3bf 8f4f 	dsb	sy
 80083de:	60bb      	str	r3, [r7, #8]
}
 80083e0:	bf00      	nop
 80083e2:	bf00      	nop
 80083e4:	e7fd      	b.n	80083e2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80083e6:	f000 f885 	bl	80084f4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80083ea:	2100      	movs	r1, #0
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f000 fb27 	bl	8008a40 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80083f2:	f000 f88d 	bl	8008510 <xTaskResumeAll>
 80083f6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d107      	bne.n	800840e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80083fe:	4b07      	ldr	r3, [pc, #28]	@ (800841c <vTaskDelay+0x68>)
 8008400:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008404:	601a      	str	r2, [r3, #0]
 8008406:	f3bf 8f4f 	dsb	sy
 800840a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800840e:	bf00      	nop
 8008410:	3710      	adds	r7, #16
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}
 8008416:	bf00      	nop
 8008418:	200007f8 	.word	0x200007f8
 800841c:	e000ed04 	.word	0xe000ed04

08008420 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b08a      	sub	sp, #40	@ 0x28
 8008424:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008426:	2300      	movs	r3, #0
 8008428:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800842a:	2300      	movs	r3, #0
 800842c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800842e:	463a      	mov	r2, r7
 8008430:	1d39      	adds	r1, r7, #4
 8008432:	f107 0308 	add.w	r3, r7, #8
 8008436:	4618      	mov	r0, r3
 8008438:	f7f8 f9e4 	bl	8000804 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800843c:	6839      	ldr	r1, [r7, #0]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	68ba      	ldr	r2, [r7, #8]
 8008442:	9202      	str	r2, [sp, #8]
 8008444:	9301      	str	r3, [sp, #4]
 8008446:	2300      	movs	r3, #0
 8008448:	9300      	str	r3, [sp, #0]
 800844a:	2300      	movs	r3, #0
 800844c:	460a      	mov	r2, r1
 800844e:	4921      	ldr	r1, [pc, #132]	@ (80084d4 <vTaskStartScheduler+0xb4>)
 8008450:	4821      	ldr	r0, [pc, #132]	@ (80084d8 <vTaskStartScheduler+0xb8>)
 8008452:	f7ff fdff 	bl	8008054 <xTaskCreateStatic>
 8008456:	4603      	mov	r3, r0
 8008458:	4a20      	ldr	r2, [pc, #128]	@ (80084dc <vTaskStartScheduler+0xbc>)
 800845a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800845c:	4b1f      	ldr	r3, [pc, #124]	@ (80084dc <vTaskStartScheduler+0xbc>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d002      	beq.n	800846a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008464:	2301      	movs	r3, #1
 8008466:	617b      	str	r3, [r7, #20]
 8008468:	e001      	b.n	800846e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800846a:	2300      	movs	r3, #0
 800846c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800846e:	697b      	ldr	r3, [r7, #20]
 8008470:	2b01      	cmp	r3, #1
 8008472:	d11b      	bne.n	80084ac <vTaskStartScheduler+0x8c>
	__asm volatile
 8008474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008478:	f383 8811 	msr	BASEPRI, r3
 800847c:	f3bf 8f6f 	isb	sy
 8008480:	f3bf 8f4f 	dsb	sy
 8008484:	613b      	str	r3, [r7, #16]
}
 8008486:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008488:	4b15      	ldr	r3, [pc, #84]	@ (80084e0 <vTaskStartScheduler+0xc0>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	334c      	adds	r3, #76	@ 0x4c
 800848e:	4a15      	ldr	r2, [pc, #84]	@ (80084e4 <vTaskStartScheduler+0xc4>)
 8008490:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008492:	4b15      	ldr	r3, [pc, #84]	@ (80084e8 <vTaskStartScheduler+0xc8>)
 8008494:	f04f 32ff 	mov.w	r2, #4294967295
 8008498:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800849a:	4b14      	ldr	r3, [pc, #80]	@ (80084ec <vTaskStartScheduler+0xcc>)
 800849c:	2201      	movs	r2, #1
 800849e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80084a0:	4b13      	ldr	r3, [pc, #76]	@ (80084f0 <vTaskStartScheduler+0xd0>)
 80084a2:	2200      	movs	r2, #0
 80084a4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80084a6:	f000 fbbb 	bl	8008c20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80084aa:	e00f      	b.n	80084cc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084b2:	d10b      	bne.n	80084cc <vTaskStartScheduler+0xac>
	__asm volatile
 80084b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084b8:	f383 8811 	msr	BASEPRI, r3
 80084bc:	f3bf 8f6f 	isb	sy
 80084c0:	f3bf 8f4f 	dsb	sy
 80084c4:	60fb      	str	r3, [r7, #12]
}
 80084c6:	bf00      	nop
 80084c8:	bf00      	nop
 80084ca:	e7fd      	b.n	80084c8 <vTaskStartScheduler+0xa8>
}
 80084cc:	bf00      	nop
 80084ce:	3718      	adds	r7, #24
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}
 80084d4:	0800a41c 	.word	0x0800a41c
 80084d8:	08008889 	.word	0x08008889
 80084dc:	200007f4 	.word	0x200007f4
 80084e0:	200006d0 	.word	0x200006d0
 80084e4:	2000001c 	.word	0x2000001c
 80084e8:	200007f0 	.word	0x200007f0
 80084ec:	200007dc 	.word	0x200007dc
 80084f0:	200007d4 	.word	0x200007d4

080084f4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80084f4:	b480      	push	{r7}
 80084f6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80084f8:	4b04      	ldr	r3, [pc, #16]	@ (800850c <vTaskSuspendAll+0x18>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	3301      	adds	r3, #1
 80084fe:	4a03      	ldr	r2, [pc, #12]	@ (800850c <vTaskSuspendAll+0x18>)
 8008500:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008502:	bf00      	nop
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr
 800850c:	200007f8 	.word	0x200007f8

08008510 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b084      	sub	sp, #16
 8008514:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008516:	2300      	movs	r3, #0
 8008518:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800851a:	2300      	movs	r3, #0
 800851c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800851e:	4b42      	ldr	r3, [pc, #264]	@ (8008628 <xTaskResumeAll+0x118>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d10b      	bne.n	800853e <xTaskResumeAll+0x2e>
	__asm volatile
 8008526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800852a:	f383 8811 	msr	BASEPRI, r3
 800852e:	f3bf 8f6f 	isb	sy
 8008532:	f3bf 8f4f 	dsb	sy
 8008536:	603b      	str	r3, [r7, #0]
}
 8008538:	bf00      	nop
 800853a:	bf00      	nop
 800853c:	e7fd      	b.n	800853a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800853e:	f000 fc13 	bl	8008d68 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008542:	4b39      	ldr	r3, [pc, #228]	@ (8008628 <xTaskResumeAll+0x118>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	3b01      	subs	r3, #1
 8008548:	4a37      	ldr	r2, [pc, #220]	@ (8008628 <xTaskResumeAll+0x118>)
 800854a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800854c:	4b36      	ldr	r3, [pc, #216]	@ (8008628 <xTaskResumeAll+0x118>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d161      	bne.n	8008618 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008554:	4b35      	ldr	r3, [pc, #212]	@ (800862c <xTaskResumeAll+0x11c>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d05d      	beq.n	8008618 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800855c:	e02e      	b.n	80085bc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800855e:	4b34      	ldr	r3, [pc, #208]	@ (8008630 <xTaskResumeAll+0x120>)
 8008560:	68db      	ldr	r3, [r3, #12]
 8008562:	68db      	ldr	r3, [r3, #12]
 8008564:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	3318      	adds	r3, #24
 800856a:	4618      	mov	r0, r3
 800856c:	f7ff fd48 	bl	8008000 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	3304      	adds	r3, #4
 8008574:	4618      	mov	r0, r3
 8008576:	f7ff fd43 	bl	8008000 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800857e:	2201      	movs	r2, #1
 8008580:	409a      	lsls	r2, r3
 8008582:	4b2c      	ldr	r3, [pc, #176]	@ (8008634 <xTaskResumeAll+0x124>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4313      	orrs	r3, r2
 8008588:	4a2a      	ldr	r2, [pc, #168]	@ (8008634 <xTaskResumeAll+0x124>)
 800858a:	6013      	str	r3, [r2, #0]
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008590:	4613      	mov	r3, r2
 8008592:	009b      	lsls	r3, r3, #2
 8008594:	4413      	add	r3, r2
 8008596:	009b      	lsls	r3, r3, #2
 8008598:	4a27      	ldr	r2, [pc, #156]	@ (8008638 <xTaskResumeAll+0x128>)
 800859a:	441a      	add	r2, r3
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	3304      	adds	r3, #4
 80085a0:	4619      	mov	r1, r3
 80085a2:	4610      	mov	r0, r2
 80085a4:	f7ff fccf 	bl	8007f46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085ac:	4b23      	ldr	r3, [pc, #140]	@ (800863c <xTaskResumeAll+0x12c>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085b2:	429a      	cmp	r2, r3
 80085b4:	d302      	bcc.n	80085bc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80085b6:	4b22      	ldr	r3, [pc, #136]	@ (8008640 <xTaskResumeAll+0x130>)
 80085b8:	2201      	movs	r2, #1
 80085ba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80085bc:	4b1c      	ldr	r3, [pc, #112]	@ (8008630 <xTaskResumeAll+0x120>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d1cc      	bne.n	800855e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d001      	beq.n	80085ce <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80085ca:	f000 fa19 	bl	8008a00 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80085ce:	4b1d      	ldr	r3, [pc, #116]	@ (8008644 <xTaskResumeAll+0x134>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d010      	beq.n	80085fc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80085da:	f000 f837 	bl	800864c <xTaskIncrementTick>
 80085de:	4603      	mov	r3, r0
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d002      	beq.n	80085ea <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80085e4:	4b16      	ldr	r3, [pc, #88]	@ (8008640 <xTaskResumeAll+0x130>)
 80085e6:	2201      	movs	r2, #1
 80085e8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	3b01      	subs	r3, #1
 80085ee:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d1f1      	bne.n	80085da <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80085f6:	4b13      	ldr	r3, [pc, #76]	@ (8008644 <xTaskResumeAll+0x134>)
 80085f8:	2200      	movs	r2, #0
 80085fa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80085fc:	4b10      	ldr	r3, [pc, #64]	@ (8008640 <xTaskResumeAll+0x130>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d009      	beq.n	8008618 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008604:	2301      	movs	r3, #1
 8008606:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008608:	4b0f      	ldr	r3, [pc, #60]	@ (8008648 <xTaskResumeAll+0x138>)
 800860a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800860e:	601a      	str	r2, [r3, #0]
 8008610:	f3bf 8f4f 	dsb	sy
 8008614:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008618:	f000 fbd8 	bl	8008dcc <vPortExitCritical>

	return xAlreadyYielded;
 800861c:	68bb      	ldr	r3, [r7, #8]
}
 800861e:	4618      	mov	r0, r3
 8008620:	3710      	adds	r7, #16
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}
 8008626:	bf00      	nop
 8008628:	200007f8 	.word	0x200007f8
 800862c:	200007d0 	.word	0x200007d0
 8008630:	20000790 	.word	0x20000790
 8008634:	200007d8 	.word	0x200007d8
 8008638:	200006d4 	.word	0x200006d4
 800863c:	200006d0 	.word	0x200006d0
 8008640:	200007e4 	.word	0x200007e4
 8008644:	200007e0 	.word	0x200007e0
 8008648:	e000ed04 	.word	0xe000ed04

0800864c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b086      	sub	sp, #24
 8008650:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008652:	2300      	movs	r3, #0
 8008654:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008656:	4b4f      	ldr	r3, [pc, #316]	@ (8008794 <xTaskIncrementTick+0x148>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	2b00      	cmp	r3, #0
 800865c:	f040 808f 	bne.w	800877e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008660:	4b4d      	ldr	r3, [pc, #308]	@ (8008798 <xTaskIncrementTick+0x14c>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	3301      	adds	r3, #1
 8008666:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008668:	4a4b      	ldr	r2, [pc, #300]	@ (8008798 <xTaskIncrementTick+0x14c>)
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d121      	bne.n	80086b8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008674:	4b49      	ldr	r3, [pc, #292]	@ (800879c <xTaskIncrementTick+0x150>)
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d00b      	beq.n	8008696 <xTaskIncrementTick+0x4a>
	__asm volatile
 800867e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008682:	f383 8811 	msr	BASEPRI, r3
 8008686:	f3bf 8f6f 	isb	sy
 800868a:	f3bf 8f4f 	dsb	sy
 800868e:	603b      	str	r3, [r7, #0]
}
 8008690:	bf00      	nop
 8008692:	bf00      	nop
 8008694:	e7fd      	b.n	8008692 <xTaskIncrementTick+0x46>
 8008696:	4b41      	ldr	r3, [pc, #260]	@ (800879c <xTaskIncrementTick+0x150>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	60fb      	str	r3, [r7, #12]
 800869c:	4b40      	ldr	r3, [pc, #256]	@ (80087a0 <xTaskIncrementTick+0x154>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a3e      	ldr	r2, [pc, #248]	@ (800879c <xTaskIncrementTick+0x150>)
 80086a2:	6013      	str	r3, [r2, #0]
 80086a4:	4a3e      	ldr	r2, [pc, #248]	@ (80087a0 <xTaskIncrementTick+0x154>)
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	6013      	str	r3, [r2, #0]
 80086aa:	4b3e      	ldr	r3, [pc, #248]	@ (80087a4 <xTaskIncrementTick+0x158>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	3301      	adds	r3, #1
 80086b0:	4a3c      	ldr	r2, [pc, #240]	@ (80087a4 <xTaskIncrementTick+0x158>)
 80086b2:	6013      	str	r3, [r2, #0]
 80086b4:	f000 f9a4 	bl	8008a00 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80086b8:	4b3b      	ldr	r3, [pc, #236]	@ (80087a8 <xTaskIncrementTick+0x15c>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	693a      	ldr	r2, [r7, #16]
 80086be:	429a      	cmp	r2, r3
 80086c0:	d348      	bcc.n	8008754 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086c2:	4b36      	ldr	r3, [pc, #216]	@ (800879c <xTaskIncrementTick+0x150>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d104      	bne.n	80086d6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086cc:	4b36      	ldr	r3, [pc, #216]	@ (80087a8 <xTaskIncrementTick+0x15c>)
 80086ce:	f04f 32ff 	mov.w	r2, #4294967295
 80086d2:	601a      	str	r2, [r3, #0]
					break;
 80086d4:	e03e      	b.n	8008754 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086d6:	4b31      	ldr	r3, [pc, #196]	@ (800879c <xTaskIncrementTick+0x150>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	68db      	ldr	r3, [r3, #12]
 80086dc:	68db      	ldr	r3, [r3, #12]
 80086de:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80086e6:	693a      	ldr	r2, [r7, #16]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d203      	bcs.n	80086f6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80086ee:	4a2e      	ldr	r2, [pc, #184]	@ (80087a8 <xTaskIncrementTick+0x15c>)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80086f4:	e02e      	b.n	8008754 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	3304      	adds	r3, #4
 80086fa:	4618      	mov	r0, r3
 80086fc:	f7ff fc80 	bl	8008000 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008704:	2b00      	cmp	r3, #0
 8008706:	d004      	beq.n	8008712 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	3318      	adds	r3, #24
 800870c:	4618      	mov	r0, r3
 800870e:	f7ff fc77 	bl	8008000 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008716:	2201      	movs	r2, #1
 8008718:	409a      	lsls	r2, r3
 800871a:	4b24      	ldr	r3, [pc, #144]	@ (80087ac <xTaskIncrementTick+0x160>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	4313      	orrs	r3, r2
 8008720:	4a22      	ldr	r2, [pc, #136]	@ (80087ac <xTaskIncrementTick+0x160>)
 8008722:	6013      	str	r3, [r2, #0]
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008728:	4613      	mov	r3, r2
 800872a:	009b      	lsls	r3, r3, #2
 800872c:	4413      	add	r3, r2
 800872e:	009b      	lsls	r3, r3, #2
 8008730:	4a1f      	ldr	r2, [pc, #124]	@ (80087b0 <xTaskIncrementTick+0x164>)
 8008732:	441a      	add	r2, r3
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	3304      	adds	r3, #4
 8008738:	4619      	mov	r1, r3
 800873a:	4610      	mov	r0, r2
 800873c:	f7ff fc03 	bl	8007f46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008744:	4b1b      	ldr	r3, [pc, #108]	@ (80087b4 <xTaskIncrementTick+0x168>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800874a:	429a      	cmp	r2, r3
 800874c:	d3b9      	bcc.n	80086c2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800874e:	2301      	movs	r3, #1
 8008750:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008752:	e7b6      	b.n	80086c2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008754:	4b17      	ldr	r3, [pc, #92]	@ (80087b4 <xTaskIncrementTick+0x168>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800875a:	4915      	ldr	r1, [pc, #84]	@ (80087b0 <xTaskIncrementTick+0x164>)
 800875c:	4613      	mov	r3, r2
 800875e:	009b      	lsls	r3, r3, #2
 8008760:	4413      	add	r3, r2
 8008762:	009b      	lsls	r3, r3, #2
 8008764:	440b      	add	r3, r1
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	2b01      	cmp	r3, #1
 800876a:	d901      	bls.n	8008770 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800876c:	2301      	movs	r3, #1
 800876e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008770:	4b11      	ldr	r3, [pc, #68]	@ (80087b8 <xTaskIncrementTick+0x16c>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d007      	beq.n	8008788 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008778:	2301      	movs	r3, #1
 800877a:	617b      	str	r3, [r7, #20]
 800877c:	e004      	b.n	8008788 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800877e:	4b0f      	ldr	r3, [pc, #60]	@ (80087bc <xTaskIncrementTick+0x170>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	3301      	adds	r3, #1
 8008784:	4a0d      	ldr	r2, [pc, #52]	@ (80087bc <xTaskIncrementTick+0x170>)
 8008786:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008788:	697b      	ldr	r3, [r7, #20]
}
 800878a:	4618      	mov	r0, r3
 800878c:	3718      	adds	r7, #24
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
 8008792:	bf00      	nop
 8008794:	200007f8 	.word	0x200007f8
 8008798:	200007d4 	.word	0x200007d4
 800879c:	20000788 	.word	0x20000788
 80087a0:	2000078c 	.word	0x2000078c
 80087a4:	200007e8 	.word	0x200007e8
 80087a8:	200007f0 	.word	0x200007f0
 80087ac:	200007d8 	.word	0x200007d8
 80087b0:	200006d4 	.word	0x200006d4
 80087b4:	200006d0 	.word	0x200006d0
 80087b8:	200007e4 	.word	0x200007e4
 80087bc:	200007e0 	.word	0x200007e0

080087c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80087c0:	b480      	push	{r7}
 80087c2:	b087      	sub	sp, #28
 80087c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80087c6:	4b2a      	ldr	r3, [pc, #168]	@ (8008870 <vTaskSwitchContext+0xb0>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d003      	beq.n	80087d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80087ce:	4b29      	ldr	r3, [pc, #164]	@ (8008874 <vTaskSwitchContext+0xb4>)
 80087d0:	2201      	movs	r2, #1
 80087d2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80087d4:	e045      	b.n	8008862 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80087d6:	4b27      	ldr	r3, [pc, #156]	@ (8008874 <vTaskSwitchContext+0xb4>)
 80087d8:	2200      	movs	r2, #0
 80087da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087dc:	4b26      	ldr	r3, [pc, #152]	@ (8008878 <vTaskSwitchContext+0xb8>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	fab3 f383 	clz	r3, r3
 80087e8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80087ea:	7afb      	ldrb	r3, [r7, #11]
 80087ec:	f1c3 031f 	rsb	r3, r3, #31
 80087f0:	617b      	str	r3, [r7, #20]
 80087f2:	4922      	ldr	r1, [pc, #136]	@ (800887c <vTaskSwitchContext+0xbc>)
 80087f4:	697a      	ldr	r2, [r7, #20]
 80087f6:	4613      	mov	r3, r2
 80087f8:	009b      	lsls	r3, r3, #2
 80087fa:	4413      	add	r3, r2
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	440b      	add	r3, r1
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d10b      	bne.n	800881e <vTaskSwitchContext+0x5e>
	__asm volatile
 8008806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800880a:	f383 8811 	msr	BASEPRI, r3
 800880e:	f3bf 8f6f 	isb	sy
 8008812:	f3bf 8f4f 	dsb	sy
 8008816:	607b      	str	r3, [r7, #4]
}
 8008818:	bf00      	nop
 800881a:	bf00      	nop
 800881c:	e7fd      	b.n	800881a <vTaskSwitchContext+0x5a>
 800881e:	697a      	ldr	r2, [r7, #20]
 8008820:	4613      	mov	r3, r2
 8008822:	009b      	lsls	r3, r3, #2
 8008824:	4413      	add	r3, r2
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	4a14      	ldr	r2, [pc, #80]	@ (800887c <vTaskSwitchContext+0xbc>)
 800882a:	4413      	add	r3, r2
 800882c:	613b      	str	r3, [r7, #16]
 800882e:	693b      	ldr	r3, [r7, #16]
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	685a      	ldr	r2, [r3, #4]
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	605a      	str	r2, [r3, #4]
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	685a      	ldr	r2, [r3, #4]
 800883c:	693b      	ldr	r3, [r7, #16]
 800883e:	3308      	adds	r3, #8
 8008840:	429a      	cmp	r2, r3
 8008842:	d104      	bne.n	800884e <vTaskSwitchContext+0x8e>
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	685a      	ldr	r2, [r3, #4]
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	605a      	str	r2, [r3, #4]
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	685b      	ldr	r3, [r3, #4]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	4a0a      	ldr	r2, [pc, #40]	@ (8008880 <vTaskSwitchContext+0xc0>)
 8008856:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008858:	4b09      	ldr	r3, [pc, #36]	@ (8008880 <vTaskSwitchContext+0xc0>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	334c      	adds	r3, #76	@ 0x4c
 800885e:	4a09      	ldr	r2, [pc, #36]	@ (8008884 <vTaskSwitchContext+0xc4>)
 8008860:	6013      	str	r3, [r2, #0]
}
 8008862:	bf00      	nop
 8008864:	371c      	adds	r7, #28
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr
 800886e:	bf00      	nop
 8008870:	200007f8 	.word	0x200007f8
 8008874:	200007e4 	.word	0x200007e4
 8008878:	200007d8 	.word	0x200007d8
 800887c:	200006d4 	.word	0x200006d4
 8008880:	200006d0 	.word	0x200006d0
 8008884:	2000001c 	.word	0x2000001c

08008888 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b082      	sub	sp, #8
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008890:	f000 f852 	bl	8008938 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008894:	4b06      	ldr	r3, [pc, #24]	@ (80088b0 <prvIdleTask+0x28>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	2b01      	cmp	r3, #1
 800889a:	d9f9      	bls.n	8008890 <prvIdleTask+0x8>
			{
				taskYIELD();
 800889c:	4b05      	ldr	r3, [pc, #20]	@ (80088b4 <prvIdleTask+0x2c>)
 800889e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088a2:	601a      	str	r2, [r3, #0]
 80088a4:	f3bf 8f4f 	dsb	sy
 80088a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80088ac:	e7f0      	b.n	8008890 <prvIdleTask+0x8>
 80088ae:	bf00      	nop
 80088b0:	200006d4 	.word	0x200006d4
 80088b4:	e000ed04 	.word	0xe000ed04

080088b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b082      	sub	sp, #8
 80088bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80088be:	2300      	movs	r3, #0
 80088c0:	607b      	str	r3, [r7, #4]
 80088c2:	e00c      	b.n	80088de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	4613      	mov	r3, r2
 80088c8:	009b      	lsls	r3, r3, #2
 80088ca:	4413      	add	r3, r2
 80088cc:	009b      	lsls	r3, r3, #2
 80088ce:	4a12      	ldr	r2, [pc, #72]	@ (8008918 <prvInitialiseTaskLists+0x60>)
 80088d0:	4413      	add	r3, r2
 80088d2:	4618      	mov	r0, r3
 80088d4:	f7ff fb0a 	bl	8007eec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	3301      	adds	r3, #1
 80088dc:	607b      	str	r3, [r7, #4]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2b06      	cmp	r3, #6
 80088e2:	d9ef      	bls.n	80088c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80088e4:	480d      	ldr	r0, [pc, #52]	@ (800891c <prvInitialiseTaskLists+0x64>)
 80088e6:	f7ff fb01 	bl	8007eec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80088ea:	480d      	ldr	r0, [pc, #52]	@ (8008920 <prvInitialiseTaskLists+0x68>)
 80088ec:	f7ff fafe 	bl	8007eec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80088f0:	480c      	ldr	r0, [pc, #48]	@ (8008924 <prvInitialiseTaskLists+0x6c>)
 80088f2:	f7ff fafb 	bl	8007eec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80088f6:	480c      	ldr	r0, [pc, #48]	@ (8008928 <prvInitialiseTaskLists+0x70>)
 80088f8:	f7ff faf8 	bl	8007eec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80088fc:	480b      	ldr	r0, [pc, #44]	@ (800892c <prvInitialiseTaskLists+0x74>)
 80088fe:	f7ff faf5 	bl	8007eec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008902:	4b0b      	ldr	r3, [pc, #44]	@ (8008930 <prvInitialiseTaskLists+0x78>)
 8008904:	4a05      	ldr	r2, [pc, #20]	@ (800891c <prvInitialiseTaskLists+0x64>)
 8008906:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008908:	4b0a      	ldr	r3, [pc, #40]	@ (8008934 <prvInitialiseTaskLists+0x7c>)
 800890a:	4a05      	ldr	r2, [pc, #20]	@ (8008920 <prvInitialiseTaskLists+0x68>)
 800890c:	601a      	str	r2, [r3, #0]
}
 800890e:	bf00      	nop
 8008910:	3708      	adds	r7, #8
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}
 8008916:	bf00      	nop
 8008918:	200006d4 	.word	0x200006d4
 800891c:	20000760 	.word	0x20000760
 8008920:	20000774 	.word	0x20000774
 8008924:	20000790 	.word	0x20000790
 8008928:	200007a4 	.word	0x200007a4
 800892c:	200007bc 	.word	0x200007bc
 8008930:	20000788 	.word	0x20000788
 8008934:	2000078c 	.word	0x2000078c

08008938 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b082      	sub	sp, #8
 800893c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800893e:	e019      	b.n	8008974 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008940:	f000 fa12 	bl	8008d68 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008944:	4b10      	ldr	r3, [pc, #64]	@ (8008988 <prvCheckTasksWaitingTermination+0x50>)
 8008946:	68db      	ldr	r3, [r3, #12]
 8008948:	68db      	ldr	r3, [r3, #12]
 800894a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	3304      	adds	r3, #4
 8008950:	4618      	mov	r0, r3
 8008952:	f7ff fb55 	bl	8008000 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008956:	4b0d      	ldr	r3, [pc, #52]	@ (800898c <prvCheckTasksWaitingTermination+0x54>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	3b01      	subs	r3, #1
 800895c:	4a0b      	ldr	r2, [pc, #44]	@ (800898c <prvCheckTasksWaitingTermination+0x54>)
 800895e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008960:	4b0b      	ldr	r3, [pc, #44]	@ (8008990 <prvCheckTasksWaitingTermination+0x58>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	3b01      	subs	r3, #1
 8008966:	4a0a      	ldr	r2, [pc, #40]	@ (8008990 <prvCheckTasksWaitingTermination+0x58>)
 8008968:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800896a:	f000 fa2f 	bl	8008dcc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 f810 	bl	8008994 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008974:	4b06      	ldr	r3, [pc, #24]	@ (8008990 <prvCheckTasksWaitingTermination+0x58>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d1e1      	bne.n	8008940 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800897c:	bf00      	nop
 800897e:	bf00      	nop
 8008980:	3708      	adds	r7, #8
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}
 8008986:	bf00      	nop
 8008988:	200007a4 	.word	0x200007a4
 800898c:	200007d0 	.word	0x200007d0
 8008990:	200007b8 	.word	0x200007b8

08008994 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008994:	b580      	push	{r7, lr}
 8008996:	b084      	sub	sp, #16
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	334c      	adds	r3, #76	@ 0x4c
 80089a0:	4618      	mov	r0, r3
 80089a2:	f000 fed1 	bl	8009748 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d108      	bne.n	80089c2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089b4:	4618      	mov	r0, r3
 80089b6:	f000 fb85 	bl	80090c4 <vPortFree>
				vPortFree( pxTCB );
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 fb82 	bl	80090c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80089c0:	e019      	b.n	80089f6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	d103      	bne.n	80089d4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f000 fb79 	bl	80090c4 <vPortFree>
	}
 80089d2:	e010      	b.n	80089f6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80089da:	2b02      	cmp	r3, #2
 80089dc:	d00b      	beq.n	80089f6 <prvDeleteTCB+0x62>
	__asm volatile
 80089de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089e2:	f383 8811 	msr	BASEPRI, r3
 80089e6:	f3bf 8f6f 	isb	sy
 80089ea:	f3bf 8f4f 	dsb	sy
 80089ee:	60fb      	str	r3, [r7, #12]
}
 80089f0:	bf00      	nop
 80089f2:	bf00      	nop
 80089f4:	e7fd      	b.n	80089f2 <prvDeleteTCB+0x5e>
	}
 80089f6:	bf00      	nop
 80089f8:	3710      	adds	r7, #16
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}
	...

08008a00 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008a00:	b480      	push	{r7}
 8008a02:	b083      	sub	sp, #12
 8008a04:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a06:	4b0c      	ldr	r3, [pc, #48]	@ (8008a38 <prvResetNextTaskUnblockTime+0x38>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d104      	bne.n	8008a1a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008a10:	4b0a      	ldr	r3, [pc, #40]	@ (8008a3c <prvResetNextTaskUnblockTime+0x3c>)
 8008a12:	f04f 32ff 	mov.w	r2, #4294967295
 8008a16:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008a18:	e008      	b.n	8008a2c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a1a:	4b07      	ldr	r3, [pc, #28]	@ (8008a38 <prvResetNextTaskUnblockTime+0x38>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	68db      	ldr	r3, [r3, #12]
 8008a20:	68db      	ldr	r3, [r3, #12]
 8008a22:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	685b      	ldr	r3, [r3, #4]
 8008a28:	4a04      	ldr	r2, [pc, #16]	@ (8008a3c <prvResetNextTaskUnblockTime+0x3c>)
 8008a2a:	6013      	str	r3, [r2, #0]
}
 8008a2c:	bf00      	nop
 8008a2e:	370c      	adds	r7, #12
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr
 8008a38:	20000788 	.word	0x20000788
 8008a3c:	200007f0 	.word	0x200007f0

08008a40 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b084      	sub	sp, #16
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
 8008a48:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008a4a:	4b29      	ldr	r3, [pc, #164]	@ (8008af0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a50:	4b28      	ldr	r3, [pc, #160]	@ (8008af4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	3304      	adds	r3, #4
 8008a56:	4618      	mov	r0, r3
 8008a58:	f7ff fad2 	bl	8008000 <uxListRemove>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d10b      	bne.n	8008a7a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008a62:	4b24      	ldr	r3, [pc, #144]	@ (8008af4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a68:	2201      	movs	r2, #1
 8008a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a6e:	43da      	mvns	r2, r3
 8008a70:	4b21      	ldr	r3, [pc, #132]	@ (8008af8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4013      	ands	r3, r2
 8008a76:	4a20      	ldr	r2, [pc, #128]	@ (8008af8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008a78:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a80:	d10a      	bne.n	8008a98 <prvAddCurrentTaskToDelayedList+0x58>
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d007      	beq.n	8008a98 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a88:	4b1a      	ldr	r3, [pc, #104]	@ (8008af4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	3304      	adds	r3, #4
 8008a8e:	4619      	mov	r1, r3
 8008a90:	481a      	ldr	r0, [pc, #104]	@ (8008afc <prvAddCurrentTaskToDelayedList+0xbc>)
 8008a92:	f7ff fa58 	bl	8007f46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008a96:	e026      	b.n	8008ae6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008a98:	68fa      	ldr	r2, [r7, #12]
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	4413      	add	r3, r2
 8008a9e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008aa0:	4b14      	ldr	r3, [pc, #80]	@ (8008af4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	68ba      	ldr	r2, [r7, #8]
 8008aa6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008aa8:	68ba      	ldr	r2, [r7, #8]
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d209      	bcs.n	8008ac4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008ab0:	4b13      	ldr	r3, [pc, #76]	@ (8008b00 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008ab2:	681a      	ldr	r2, [r3, #0]
 8008ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8008af4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	3304      	adds	r3, #4
 8008aba:	4619      	mov	r1, r3
 8008abc:	4610      	mov	r0, r2
 8008abe:	f7ff fa66 	bl	8007f8e <vListInsert>
}
 8008ac2:	e010      	b.n	8008ae6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8008b04 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008ac6:	681a      	ldr	r2, [r3, #0]
 8008ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8008af4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	3304      	adds	r3, #4
 8008ace:	4619      	mov	r1, r3
 8008ad0:	4610      	mov	r0, r2
 8008ad2:	f7ff fa5c 	bl	8007f8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8008b08 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	68ba      	ldr	r2, [r7, #8]
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d202      	bcs.n	8008ae6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008ae0:	4a09      	ldr	r2, [pc, #36]	@ (8008b08 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	6013      	str	r3, [r2, #0]
}
 8008ae6:	bf00      	nop
 8008ae8:	3710      	adds	r7, #16
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	bf00      	nop
 8008af0:	200007d4 	.word	0x200007d4
 8008af4:	200006d0 	.word	0x200006d0
 8008af8:	200007d8 	.word	0x200007d8
 8008afc:	200007bc 	.word	0x200007bc
 8008b00:	2000078c 	.word	0x2000078c
 8008b04:	20000788 	.word	0x20000788
 8008b08:	200007f0 	.word	0x200007f0

08008b0c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b085      	sub	sp, #20
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	60f8      	str	r0, [r7, #12]
 8008b14:	60b9      	str	r1, [r7, #8]
 8008b16:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	3b04      	subs	r3, #4
 8008b1c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008b24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	3b04      	subs	r3, #4
 8008b2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	f023 0201 	bic.w	r2, r3, #1
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	3b04      	subs	r3, #4
 8008b3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008b3c:	4a0c      	ldr	r2, [pc, #48]	@ (8008b70 <pxPortInitialiseStack+0x64>)
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	3b14      	subs	r3, #20
 8008b46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008b48:	687a      	ldr	r2, [r7, #4]
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	3b04      	subs	r3, #4
 8008b52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	f06f 0202 	mvn.w	r2, #2
 8008b5a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	3b20      	subs	r3, #32
 8008b60:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008b62:	68fb      	ldr	r3, [r7, #12]
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	3714      	adds	r7, #20
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6e:	4770      	bx	lr
 8008b70:	08008b75 	.word	0x08008b75

08008b74 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008b74:	b480      	push	{r7}
 8008b76:	b085      	sub	sp, #20
 8008b78:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008b7e:	4b13      	ldr	r3, [pc, #76]	@ (8008bcc <prvTaskExitError+0x58>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b86:	d00b      	beq.n	8008ba0 <prvTaskExitError+0x2c>
	__asm volatile
 8008b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b8c:	f383 8811 	msr	BASEPRI, r3
 8008b90:	f3bf 8f6f 	isb	sy
 8008b94:	f3bf 8f4f 	dsb	sy
 8008b98:	60fb      	str	r3, [r7, #12]
}
 8008b9a:	bf00      	nop
 8008b9c:	bf00      	nop
 8008b9e:	e7fd      	b.n	8008b9c <prvTaskExitError+0x28>
	__asm volatile
 8008ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ba4:	f383 8811 	msr	BASEPRI, r3
 8008ba8:	f3bf 8f6f 	isb	sy
 8008bac:	f3bf 8f4f 	dsb	sy
 8008bb0:	60bb      	str	r3, [r7, #8]
}
 8008bb2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008bb4:	bf00      	nop
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d0fc      	beq.n	8008bb6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008bbc:	bf00      	nop
 8008bbe:	bf00      	nop
 8008bc0:	3714      	adds	r7, #20
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc8:	4770      	bx	lr
 8008bca:	bf00      	nop
 8008bcc:	2000000c 	.word	0x2000000c

08008bd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008bd0:	4b07      	ldr	r3, [pc, #28]	@ (8008bf0 <pxCurrentTCBConst2>)
 8008bd2:	6819      	ldr	r1, [r3, #0]
 8008bd4:	6808      	ldr	r0, [r1, #0]
 8008bd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bda:	f380 8809 	msr	PSP, r0
 8008bde:	f3bf 8f6f 	isb	sy
 8008be2:	f04f 0000 	mov.w	r0, #0
 8008be6:	f380 8811 	msr	BASEPRI, r0
 8008bea:	4770      	bx	lr
 8008bec:	f3af 8000 	nop.w

08008bf0 <pxCurrentTCBConst2>:
 8008bf0:	200006d0 	.word	0x200006d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008bf4:	bf00      	nop
 8008bf6:	bf00      	nop

08008bf8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008bf8:	4808      	ldr	r0, [pc, #32]	@ (8008c1c <prvPortStartFirstTask+0x24>)
 8008bfa:	6800      	ldr	r0, [r0, #0]
 8008bfc:	6800      	ldr	r0, [r0, #0]
 8008bfe:	f380 8808 	msr	MSP, r0
 8008c02:	f04f 0000 	mov.w	r0, #0
 8008c06:	f380 8814 	msr	CONTROL, r0
 8008c0a:	b662      	cpsie	i
 8008c0c:	b661      	cpsie	f
 8008c0e:	f3bf 8f4f 	dsb	sy
 8008c12:	f3bf 8f6f 	isb	sy
 8008c16:	df00      	svc	0
 8008c18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008c1a:	bf00      	nop
 8008c1c:	e000ed08 	.word	0xe000ed08

08008c20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b086      	sub	sp, #24
 8008c24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008c26:	4b47      	ldr	r3, [pc, #284]	@ (8008d44 <xPortStartScheduler+0x124>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a47      	ldr	r2, [pc, #284]	@ (8008d48 <xPortStartScheduler+0x128>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d10b      	bne.n	8008c48 <xPortStartScheduler+0x28>
	__asm volatile
 8008c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c34:	f383 8811 	msr	BASEPRI, r3
 8008c38:	f3bf 8f6f 	isb	sy
 8008c3c:	f3bf 8f4f 	dsb	sy
 8008c40:	60fb      	str	r3, [r7, #12]
}
 8008c42:	bf00      	nop
 8008c44:	bf00      	nop
 8008c46:	e7fd      	b.n	8008c44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008c48:	4b3e      	ldr	r3, [pc, #248]	@ (8008d44 <xPortStartScheduler+0x124>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a3f      	ldr	r2, [pc, #252]	@ (8008d4c <xPortStartScheduler+0x12c>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d10b      	bne.n	8008c6a <xPortStartScheduler+0x4a>
	__asm volatile
 8008c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c56:	f383 8811 	msr	BASEPRI, r3
 8008c5a:	f3bf 8f6f 	isb	sy
 8008c5e:	f3bf 8f4f 	dsb	sy
 8008c62:	613b      	str	r3, [r7, #16]
}
 8008c64:	bf00      	nop
 8008c66:	bf00      	nop
 8008c68:	e7fd      	b.n	8008c66 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008c6a:	4b39      	ldr	r3, [pc, #228]	@ (8008d50 <xPortStartScheduler+0x130>)
 8008c6c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	781b      	ldrb	r3, [r3, #0]
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	22ff      	movs	r2, #255	@ 0xff
 8008c7a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008c7c:	697b      	ldr	r3, [r7, #20]
 8008c7e:	781b      	ldrb	r3, [r3, #0]
 8008c80:	b2db      	uxtb	r3, r3
 8008c82:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008c84:	78fb      	ldrb	r3, [r7, #3]
 8008c86:	b2db      	uxtb	r3, r3
 8008c88:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008c8c:	b2da      	uxtb	r2, r3
 8008c8e:	4b31      	ldr	r3, [pc, #196]	@ (8008d54 <xPortStartScheduler+0x134>)
 8008c90:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008c92:	4b31      	ldr	r3, [pc, #196]	@ (8008d58 <xPortStartScheduler+0x138>)
 8008c94:	2207      	movs	r2, #7
 8008c96:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c98:	e009      	b.n	8008cae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008c9a:	4b2f      	ldr	r3, [pc, #188]	@ (8008d58 <xPortStartScheduler+0x138>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	3b01      	subs	r3, #1
 8008ca0:	4a2d      	ldr	r2, [pc, #180]	@ (8008d58 <xPortStartScheduler+0x138>)
 8008ca2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008ca4:	78fb      	ldrb	r3, [r7, #3]
 8008ca6:	b2db      	uxtb	r3, r3
 8008ca8:	005b      	lsls	r3, r3, #1
 8008caa:	b2db      	uxtb	r3, r3
 8008cac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008cae:	78fb      	ldrb	r3, [r7, #3]
 8008cb0:	b2db      	uxtb	r3, r3
 8008cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cb6:	2b80      	cmp	r3, #128	@ 0x80
 8008cb8:	d0ef      	beq.n	8008c9a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008cba:	4b27      	ldr	r3, [pc, #156]	@ (8008d58 <xPortStartScheduler+0x138>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f1c3 0307 	rsb	r3, r3, #7
 8008cc2:	2b04      	cmp	r3, #4
 8008cc4:	d00b      	beq.n	8008cde <xPortStartScheduler+0xbe>
	__asm volatile
 8008cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cca:	f383 8811 	msr	BASEPRI, r3
 8008cce:	f3bf 8f6f 	isb	sy
 8008cd2:	f3bf 8f4f 	dsb	sy
 8008cd6:	60bb      	str	r3, [r7, #8]
}
 8008cd8:	bf00      	nop
 8008cda:	bf00      	nop
 8008cdc:	e7fd      	b.n	8008cda <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008cde:	4b1e      	ldr	r3, [pc, #120]	@ (8008d58 <xPortStartScheduler+0x138>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	021b      	lsls	r3, r3, #8
 8008ce4:	4a1c      	ldr	r2, [pc, #112]	@ (8008d58 <xPortStartScheduler+0x138>)
 8008ce6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008ce8:	4b1b      	ldr	r3, [pc, #108]	@ (8008d58 <xPortStartScheduler+0x138>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008cf0:	4a19      	ldr	r2, [pc, #100]	@ (8008d58 <xPortStartScheduler+0x138>)
 8008cf2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	b2da      	uxtb	r2, r3
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008cfc:	4b17      	ldr	r3, [pc, #92]	@ (8008d5c <xPortStartScheduler+0x13c>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a16      	ldr	r2, [pc, #88]	@ (8008d5c <xPortStartScheduler+0x13c>)
 8008d02:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008d06:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008d08:	4b14      	ldr	r3, [pc, #80]	@ (8008d5c <xPortStartScheduler+0x13c>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	4a13      	ldr	r2, [pc, #76]	@ (8008d5c <xPortStartScheduler+0x13c>)
 8008d0e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008d12:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008d14:	f000 f8da 	bl	8008ecc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008d18:	4b11      	ldr	r3, [pc, #68]	@ (8008d60 <xPortStartScheduler+0x140>)
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008d1e:	f000 f8f9 	bl	8008f14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008d22:	4b10      	ldr	r3, [pc, #64]	@ (8008d64 <xPortStartScheduler+0x144>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a0f      	ldr	r2, [pc, #60]	@ (8008d64 <xPortStartScheduler+0x144>)
 8008d28:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008d2c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008d2e:	f7ff ff63 	bl	8008bf8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008d32:	f7ff fd45 	bl	80087c0 <vTaskSwitchContext>
	prvTaskExitError();
 8008d36:	f7ff ff1d 	bl	8008b74 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008d3a:	2300      	movs	r3, #0
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	3718      	adds	r7, #24
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}
 8008d44:	e000ed00 	.word	0xe000ed00
 8008d48:	410fc271 	.word	0x410fc271
 8008d4c:	410fc270 	.word	0x410fc270
 8008d50:	e000e400 	.word	0xe000e400
 8008d54:	200007fc 	.word	0x200007fc
 8008d58:	20000800 	.word	0x20000800
 8008d5c:	e000ed20 	.word	0xe000ed20
 8008d60:	2000000c 	.word	0x2000000c
 8008d64:	e000ef34 	.word	0xe000ef34

08008d68 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b083      	sub	sp, #12
 8008d6c:	af00      	add	r7, sp, #0
	__asm volatile
 8008d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d72:	f383 8811 	msr	BASEPRI, r3
 8008d76:	f3bf 8f6f 	isb	sy
 8008d7a:	f3bf 8f4f 	dsb	sy
 8008d7e:	607b      	str	r3, [r7, #4]
}
 8008d80:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008d82:	4b10      	ldr	r3, [pc, #64]	@ (8008dc4 <vPortEnterCritical+0x5c>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	3301      	adds	r3, #1
 8008d88:	4a0e      	ldr	r2, [pc, #56]	@ (8008dc4 <vPortEnterCritical+0x5c>)
 8008d8a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008d8c:	4b0d      	ldr	r3, [pc, #52]	@ (8008dc4 <vPortEnterCritical+0x5c>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	2b01      	cmp	r3, #1
 8008d92:	d110      	bne.n	8008db6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008d94:	4b0c      	ldr	r3, [pc, #48]	@ (8008dc8 <vPortEnterCritical+0x60>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	b2db      	uxtb	r3, r3
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d00b      	beq.n	8008db6 <vPortEnterCritical+0x4e>
	__asm volatile
 8008d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008da2:	f383 8811 	msr	BASEPRI, r3
 8008da6:	f3bf 8f6f 	isb	sy
 8008daa:	f3bf 8f4f 	dsb	sy
 8008dae:	603b      	str	r3, [r7, #0]
}
 8008db0:	bf00      	nop
 8008db2:	bf00      	nop
 8008db4:	e7fd      	b.n	8008db2 <vPortEnterCritical+0x4a>
	}
}
 8008db6:	bf00      	nop
 8008db8:	370c      	adds	r7, #12
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc0:	4770      	bx	lr
 8008dc2:	bf00      	nop
 8008dc4:	2000000c 	.word	0x2000000c
 8008dc8:	e000ed04 	.word	0xe000ed04

08008dcc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b083      	sub	sp, #12
 8008dd0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008dd2:	4b12      	ldr	r3, [pc, #72]	@ (8008e1c <vPortExitCritical+0x50>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d10b      	bne.n	8008df2 <vPortExitCritical+0x26>
	__asm volatile
 8008dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dde:	f383 8811 	msr	BASEPRI, r3
 8008de2:	f3bf 8f6f 	isb	sy
 8008de6:	f3bf 8f4f 	dsb	sy
 8008dea:	607b      	str	r3, [r7, #4]
}
 8008dec:	bf00      	nop
 8008dee:	bf00      	nop
 8008df0:	e7fd      	b.n	8008dee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008df2:	4b0a      	ldr	r3, [pc, #40]	@ (8008e1c <vPortExitCritical+0x50>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	3b01      	subs	r3, #1
 8008df8:	4a08      	ldr	r2, [pc, #32]	@ (8008e1c <vPortExitCritical+0x50>)
 8008dfa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008dfc:	4b07      	ldr	r3, [pc, #28]	@ (8008e1c <vPortExitCritical+0x50>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d105      	bne.n	8008e10 <vPortExitCritical+0x44>
 8008e04:	2300      	movs	r3, #0
 8008e06:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008e0e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008e10:	bf00      	nop
 8008e12:	370c      	adds	r7, #12
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr
 8008e1c:	2000000c 	.word	0x2000000c

08008e20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008e20:	f3ef 8009 	mrs	r0, PSP
 8008e24:	f3bf 8f6f 	isb	sy
 8008e28:	4b15      	ldr	r3, [pc, #84]	@ (8008e80 <pxCurrentTCBConst>)
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	f01e 0f10 	tst.w	lr, #16
 8008e30:	bf08      	it	eq
 8008e32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008e36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e3a:	6010      	str	r0, [r2, #0]
 8008e3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008e40:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008e44:	f380 8811 	msr	BASEPRI, r0
 8008e48:	f3bf 8f4f 	dsb	sy
 8008e4c:	f3bf 8f6f 	isb	sy
 8008e50:	f7ff fcb6 	bl	80087c0 <vTaskSwitchContext>
 8008e54:	f04f 0000 	mov.w	r0, #0
 8008e58:	f380 8811 	msr	BASEPRI, r0
 8008e5c:	bc09      	pop	{r0, r3}
 8008e5e:	6819      	ldr	r1, [r3, #0]
 8008e60:	6808      	ldr	r0, [r1, #0]
 8008e62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e66:	f01e 0f10 	tst.w	lr, #16
 8008e6a:	bf08      	it	eq
 8008e6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008e70:	f380 8809 	msr	PSP, r0
 8008e74:	f3bf 8f6f 	isb	sy
 8008e78:	4770      	bx	lr
 8008e7a:	bf00      	nop
 8008e7c:	f3af 8000 	nop.w

08008e80 <pxCurrentTCBConst>:
 8008e80:	200006d0 	.word	0x200006d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008e84:	bf00      	nop
 8008e86:	bf00      	nop

08008e88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b082      	sub	sp, #8
 8008e8c:	af00      	add	r7, sp, #0
	__asm volatile
 8008e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e92:	f383 8811 	msr	BASEPRI, r3
 8008e96:	f3bf 8f6f 	isb	sy
 8008e9a:	f3bf 8f4f 	dsb	sy
 8008e9e:	607b      	str	r3, [r7, #4]
}
 8008ea0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008ea2:	f7ff fbd3 	bl	800864c <xTaskIncrementTick>
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d003      	beq.n	8008eb4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008eac:	4b06      	ldr	r3, [pc, #24]	@ (8008ec8 <SysTick_Handler+0x40>)
 8008eae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008eb2:	601a      	str	r2, [r3, #0]
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	f383 8811 	msr	BASEPRI, r3
}
 8008ebe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008ec0:	bf00      	nop
 8008ec2:	3708      	adds	r7, #8
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bd80      	pop	{r7, pc}
 8008ec8:	e000ed04 	.word	0xe000ed04

08008ecc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008ecc:	b480      	push	{r7}
 8008ece:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8008f00 <vPortSetupTimerInterrupt+0x34>)
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8008f04 <vPortSetupTimerInterrupt+0x38>)
 8008ed8:	2200      	movs	r2, #0
 8008eda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008edc:	4b0a      	ldr	r3, [pc, #40]	@ (8008f08 <vPortSetupTimerInterrupt+0x3c>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4a0a      	ldr	r2, [pc, #40]	@ (8008f0c <vPortSetupTimerInterrupt+0x40>)
 8008ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ee6:	099b      	lsrs	r3, r3, #6
 8008ee8:	4a09      	ldr	r2, [pc, #36]	@ (8008f10 <vPortSetupTimerInterrupt+0x44>)
 8008eea:	3b01      	subs	r3, #1
 8008eec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008eee:	4b04      	ldr	r3, [pc, #16]	@ (8008f00 <vPortSetupTimerInterrupt+0x34>)
 8008ef0:	2207      	movs	r2, #7
 8008ef2:	601a      	str	r2, [r3, #0]
}
 8008ef4:	bf00      	nop
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efc:	4770      	bx	lr
 8008efe:	bf00      	nop
 8008f00:	e000e010 	.word	0xe000e010
 8008f04:	e000e018 	.word	0xe000e018
 8008f08:	20000000 	.word	0x20000000
 8008f0c:	10624dd3 	.word	0x10624dd3
 8008f10:	e000e014 	.word	0xe000e014

08008f14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008f14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008f24 <vPortEnableVFP+0x10>
 8008f18:	6801      	ldr	r1, [r0, #0]
 8008f1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008f1e:	6001      	str	r1, [r0, #0]
 8008f20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008f22:	bf00      	nop
 8008f24:	e000ed88 	.word	0xe000ed88

08008f28 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b08a      	sub	sp, #40	@ 0x28
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008f30:	2300      	movs	r3, #0
 8008f32:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008f34:	f7ff fade 	bl	80084f4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008f38:	4b5c      	ldr	r3, [pc, #368]	@ (80090ac <pvPortMalloc+0x184>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d101      	bne.n	8008f44 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008f40:	f000 f924 	bl	800918c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008f44:	4b5a      	ldr	r3, [pc, #360]	@ (80090b0 <pvPortMalloc+0x188>)
 8008f46:	681a      	ldr	r2, [r3, #0]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	4013      	ands	r3, r2
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	f040 8095 	bne.w	800907c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d01e      	beq.n	8008f96 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008f58:	2208      	movs	r2, #8
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	4413      	add	r3, r2
 8008f5e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f003 0307 	and.w	r3, r3, #7
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d015      	beq.n	8008f96 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	f023 0307 	bic.w	r3, r3, #7
 8008f70:	3308      	adds	r3, #8
 8008f72:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f003 0307 	and.w	r3, r3, #7
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d00b      	beq.n	8008f96 <pvPortMalloc+0x6e>
	__asm volatile
 8008f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f82:	f383 8811 	msr	BASEPRI, r3
 8008f86:	f3bf 8f6f 	isb	sy
 8008f8a:	f3bf 8f4f 	dsb	sy
 8008f8e:	617b      	str	r3, [r7, #20]
}
 8008f90:	bf00      	nop
 8008f92:	bf00      	nop
 8008f94:	e7fd      	b.n	8008f92 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d06f      	beq.n	800907c <pvPortMalloc+0x154>
 8008f9c:	4b45      	ldr	r3, [pc, #276]	@ (80090b4 <pvPortMalloc+0x18c>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	687a      	ldr	r2, [r7, #4]
 8008fa2:	429a      	cmp	r2, r3
 8008fa4:	d86a      	bhi.n	800907c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008fa6:	4b44      	ldr	r3, [pc, #272]	@ (80090b8 <pvPortMalloc+0x190>)
 8008fa8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008faa:	4b43      	ldr	r3, [pc, #268]	@ (80090b8 <pvPortMalloc+0x190>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008fb0:	e004      	b.n	8008fbc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fbe:	685b      	ldr	r3, [r3, #4]
 8008fc0:	687a      	ldr	r2, [r7, #4]
 8008fc2:	429a      	cmp	r2, r3
 8008fc4:	d903      	bls.n	8008fce <pvPortMalloc+0xa6>
 8008fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d1f1      	bne.n	8008fb2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008fce:	4b37      	ldr	r3, [pc, #220]	@ (80090ac <pvPortMalloc+0x184>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d051      	beq.n	800907c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008fd8:	6a3b      	ldr	r3, [r7, #32]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	2208      	movs	r2, #8
 8008fde:	4413      	add	r3, r2
 8008fe0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe4:	681a      	ldr	r2, [r3, #0]
 8008fe6:	6a3b      	ldr	r3, [r7, #32]
 8008fe8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fec:	685a      	ldr	r2, [r3, #4]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	1ad2      	subs	r2, r2, r3
 8008ff2:	2308      	movs	r3, #8
 8008ff4:	005b      	lsls	r3, r3, #1
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d920      	bls.n	800903c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008ffa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	4413      	add	r3, r2
 8009000:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	f003 0307 	and.w	r3, r3, #7
 8009008:	2b00      	cmp	r3, #0
 800900a:	d00b      	beq.n	8009024 <pvPortMalloc+0xfc>
	__asm volatile
 800900c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009010:	f383 8811 	msr	BASEPRI, r3
 8009014:	f3bf 8f6f 	isb	sy
 8009018:	f3bf 8f4f 	dsb	sy
 800901c:	613b      	str	r3, [r7, #16]
}
 800901e:	bf00      	nop
 8009020:	bf00      	nop
 8009022:	e7fd      	b.n	8009020 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009026:	685a      	ldr	r2, [r3, #4]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	1ad2      	subs	r2, r2, r3
 800902c:	69bb      	ldr	r3, [r7, #24]
 800902e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009032:	687a      	ldr	r2, [r7, #4]
 8009034:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009036:	69b8      	ldr	r0, [r7, #24]
 8009038:	f000 f90a 	bl	8009250 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800903c:	4b1d      	ldr	r3, [pc, #116]	@ (80090b4 <pvPortMalloc+0x18c>)
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	1ad3      	subs	r3, r2, r3
 8009046:	4a1b      	ldr	r2, [pc, #108]	@ (80090b4 <pvPortMalloc+0x18c>)
 8009048:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800904a:	4b1a      	ldr	r3, [pc, #104]	@ (80090b4 <pvPortMalloc+0x18c>)
 800904c:	681a      	ldr	r2, [r3, #0]
 800904e:	4b1b      	ldr	r3, [pc, #108]	@ (80090bc <pvPortMalloc+0x194>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	429a      	cmp	r2, r3
 8009054:	d203      	bcs.n	800905e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009056:	4b17      	ldr	r3, [pc, #92]	@ (80090b4 <pvPortMalloc+0x18c>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4a18      	ldr	r2, [pc, #96]	@ (80090bc <pvPortMalloc+0x194>)
 800905c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800905e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009060:	685a      	ldr	r2, [r3, #4]
 8009062:	4b13      	ldr	r3, [pc, #76]	@ (80090b0 <pvPortMalloc+0x188>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	431a      	orrs	r2, r3
 8009068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800906a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800906c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800906e:	2200      	movs	r2, #0
 8009070:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009072:	4b13      	ldr	r3, [pc, #76]	@ (80090c0 <pvPortMalloc+0x198>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	3301      	adds	r3, #1
 8009078:	4a11      	ldr	r2, [pc, #68]	@ (80090c0 <pvPortMalloc+0x198>)
 800907a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800907c:	f7ff fa48 	bl	8008510 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009080:	69fb      	ldr	r3, [r7, #28]
 8009082:	f003 0307 	and.w	r3, r3, #7
 8009086:	2b00      	cmp	r3, #0
 8009088:	d00b      	beq.n	80090a2 <pvPortMalloc+0x17a>
	__asm volatile
 800908a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800908e:	f383 8811 	msr	BASEPRI, r3
 8009092:	f3bf 8f6f 	isb	sy
 8009096:	f3bf 8f4f 	dsb	sy
 800909a:	60fb      	str	r3, [r7, #12]
}
 800909c:	bf00      	nop
 800909e:	bf00      	nop
 80090a0:	e7fd      	b.n	800909e <pvPortMalloc+0x176>
	return pvReturn;
 80090a2:	69fb      	ldr	r3, [r7, #28]
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3728      	adds	r7, #40	@ 0x28
 80090a8:	46bd      	mov	sp, r7
 80090aa:	bd80      	pop	{r7, pc}
 80090ac:	200013c4 	.word	0x200013c4
 80090b0:	200013d8 	.word	0x200013d8
 80090b4:	200013c8 	.word	0x200013c8
 80090b8:	200013bc 	.word	0x200013bc
 80090bc:	200013cc 	.word	0x200013cc
 80090c0:	200013d0 	.word	0x200013d0

080090c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b086      	sub	sp, #24
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d04f      	beq.n	8009176 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80090d6:	2308      	movs	r3, #8
 80090d8:	425b      	negs	r3, r3
 80090da:	697a      	ldr	r2, [r7, #20]
 80090dc:	4413      	add	r3, r2
 80090de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	685a      	ldr	r2, [r3, #4]
 80090e8:	4b25      	ldr	r3, [pc, #148]	@ (8009180 <vPortFree+0xbc>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	4013      	ands	r3, r2
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d10b      	bne.n	800910a <vPortFree+0x46>
	__asm volatile
 80090f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090f6:	f383 8811 	msr	BASEPRI, r3
 80090fa:	f3bf 8f6f 	isb	sy
 80090fe:	f3bf 8f4f 	dsb	sy
 8009102:	60fb      	str	r3, [r7, #12]
}
 8009104:	bf00      	nop
 8009106:	bf00      	nop
 8009108:	e7fd      	b.n	8009106 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d00b      	beq.n	800912a <vPortFree+0x66>
	__asm volatile
 8009112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009116:	f383 8811 	msr	BASEPRI, r3
 800911a:	f3bf 8f6f 	isb	sy
 800911e:	f3bf 8f4f 	dsb	sy
 8009122:	60bb      	str	r3, [r7, #8]
}
 8009124:	bf00      	nop
 8009126:	bf00      	nop
 8009128:	e7fd      	b.n	8009126 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800912a:	693b      	ldr	r3, [r7, #16]
 800912c:	685a      	ldr	r2, [r3, #4]
 800912e:	4b14      	ldr	r3, [pc, #80]	@ (8009180 <vPortFree+0xbc>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	4013      	ands	r3, r2
 8009134:	2b00      	cmp	r3, #0
 8009136:	d01e      	beq.n	8009176 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009138:	693b      	ldr	r3, [r7, #16]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d11a      	bne.n	8009176 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	685a      	ldr	r2, [r3, #4]
 8009144:	4b0e      	ldr	r3, [pc, #56]	@ (8009180 <vPortFree+0xbc>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	43db      	mvns	r3, r3
 800914a:	401a      	ands	r2, r3
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009150:	f7ff f9d0 	bl	80084f4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	685a      	ldr	r2, [r3, #4]
 8009158:	4b0a      	ldr	r3, [pc, #40]	@ (8009184 <vPortFree+0xc0>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4413      	add	r3, r2
 800915e:	4a09      	ldr	r2, [pc, #36]	@ (8009184 <vPortFree+0xc0>)
 8009160:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009162:	6938      	ldr	r0, [r7, #16]
 8009164:	f000 f874 	bl	8009250 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009168:	4b07      	ldr	r3, [pc, #28]	@ (8009188 <vPortFree+0xc4>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	3301      	adds	r3, #1
 800916e:	4a06      	ldr	r2, [pc, #24]	@ (8009188 <vPortFree+0xc4>)
 8009170:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009172:	f7ff f9cd 	bl	8008510 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009176:	bf00      	nop
 8009178:	3718      	adds	r7, #24
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}
 800917e:	bf00      	nop
 8009180:	200013d8 	.word	0x200013d8
 8009184:	200013c8 	.word	0x200013c8
 8009188:	200013d4 	.word	0x200013d4

0800918c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800918c:	b480      	push	{r7}
 800918e:	b085      	sub	sp, #20
 8009190:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009192:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8009196:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009198:	4b27      	ldr	r3, [pc, #156]	@ (8009238 <prvHeapInit+0xac>)
 800919a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	f003 0307 	and.w	r3, r3, #7
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d00c      	beq.n	80091c0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	3307      	adds	r3, #7
 80091aa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f023 0307 	bic.w	r3, r3, #7
 80091b2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80091b4:	68ba      	ldr	r2, [r7, #8]
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	1ad3      	subs	r3, r2, r3
 80091ba:	4a1f      	ldr	r2, [pc, #124]	@ (8009238 <prvHeapInit+0xac>)
 80091bc:	4413      	add	r3, r2
 80091be:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80091c4:	4a1d      	ldr	r2, [pc, #116]	@ (800923c <prvHeapInit+0xb0>)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80091ca:	4b1c      	ldr	r3, [pc, #112]	@ (800923c <prvHeapInit+0xb0>)
 80091cc:	2200      	movs	r2, #0
 80091ce:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	68ba      	ldr	r2, [r7, #8]
 80091d4:	4413      	add	r3, r2
 80091d6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80091d8:	2208      	movs	r2, #8
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	1a9b      	subs	r3, r3, r2
 80091de:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f023 0307 	bic.w	r3, r3, #7
 80091e6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	4a15      	ldr	r2, [pc, #84]	@ (8009240 <prvHeapInit+0xb4>)
 80091ec:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80091ee:	4b14      	ldr	r3, [pc, #80]	@ (8009240 <prvHeapInit+0xb4>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	2200      	movs	r2, #0
 80091f4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80091f6:	4b12      	ldr	r3, [pc, #72]	@ (8009240 <prvHeapInit+0xb4>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	2200      	movs	r2, #0
 80091fc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	68fa      	ldr	r2, [r7, #12]
 8009206:	1ad2      	subs	r2, r2, r3
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800920c:	4b0c      	ldr	r3, [pc, #48]	@ (8009240 <prvHeapInit+0xb4>)
 800920e:	681a      	ldr	r2, [r3, #0]
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	4a0a      	ldr	r2, [pc, #40]	@ (8009244 <prvHeapInit+0xb8>)
 800921a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	4a09      	ldr	r2, [pc, #36]	@ (8009248 <prvHeapInit+0xbc>)
 8009222:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009224:	4b09      	ldr	r3, [pc, #36]	@ (800924c <prvHeapInit+0xc0>)
 8009226:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800922a:	601a      	str	r2, [r3, #0]
}
 800922c:	bf00      	nop
 800922e:	3714      	adds	r7, #20
 8009230:	46bd      	mov	sp, r7
 8009232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009236:	4770      	bx	lr
 8009238:	20000804 	.word	0x20000804
 800923c:	200013bc 	.word	0x200013bc
 8009240:	200013c4 	.word	0x200013c4
 8009244:	200013cc 	.word	0x200013cc
 8009248:	200013c8 	.word	0x200013c8
 800924c:	200013d8 	.word	0x200013d8

08009250 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009250:	b480      	push	{r7}
 8009252:	b085      	sub	sp, #20
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009258:	4b28      	ldr	r3, [pc, #160]	@ (80092fc <prvInsertBlockIntoFreeList+0xac>)
 800925a:	60fb      	str	r3, [r7, #12]
 800925c:	e002      	b.n	8009264 <prvInsertBlockIntoFreeList+0x14>
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	60fb      	str	r3, [r7, #12]
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	687a      	ldr	r2, [r7, #4]
 800926a:	429a      	cmp	r2, r3
 800926c:	d8f7      	bhi.n	800925e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	685b      	ldr	r3, [r3, #4]
 8009276:	68ba      	ldr	r2, [r7, #8]
 8009278:	4413      	add	r3, r2
 800927a:	687a      	ldr	r2, [r7, #4]
 800927c:	429a      	cmp	r2, r3
 800927e:	d108      	bne.n	8009292 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	685a      	ldr	r2, [r3, #4]
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	441a      	add	r2, r3
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	68ba      	ldr	r2, [r7, #8]
 800929c:	441a      	add	r2, r3
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d118      	bne.n	80092d8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681a      	ldr	r2, [r3, #0]
 80092aa:	4b15      	ldr	r3, [pc, #84]	@ (8009300 <prvInsertBlockIntoFreeList+0xb0>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	429a      	cmp	r2, r3
 80092b0:	d00d      	beq.n	80092ce <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	685a      	ldr	r2, [r3, #4]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	441a      	add	r2, r3
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	681a      	ldr	r2, [r3, #0]
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	601a      	str	r2, [r3, #0]
 80092cc:	e008      	b.n	80092e0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80092ce:	4b0c      	ldr	r3, [pc, #48]	@ (8009300 <prvInsertBlockIntoFreeList+0xb0>)
 80092d0:	681a      	ldr	r2, [r3, #0]
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	601a      	str	r2, [r3, #0]
 80092d6:	e003      	b.n	80092e0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681a      	ldr	r2, [r3, #0]
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80092e0:	68fa      	ldr	r2, [r7, #12]
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d002      	beq.n	80092ee <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	687a      	ldr	r2, [r7, #4]
 80092ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092ee:	bf00      	nop
 80092f0:	3714      	adds	r7, #20
 80092f2:	46bd      	mov	sp, r7
 80092f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f8:	4770      	bx	lr
 80092fa:	bf00      	nop
 80092fc:	200013bc 	.word	0x200013bc
 8009300:	200013c4 	.word	0x200013c4

08009304 <std>:
 8009304:	2300      	movs	r3, #0
 8009306:	b510      	push	{r4, lr}
 8009308:	4604      	mov	r4, r0
 800930a:	e9c0 3300 	strd	r3, r3, [r0]
 800930e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009312:	6083      	str	r3, [r0, #8]
 8009314:	8181      	strh	r1, [r0, #12]
 8009316:	6643      	str	r3, [r0, #100]	@ 0x64
 8009318:	81c2      	strh	r2, [r0, #14]
 800931a:	6183      	str	r3, [r0, #24]
 800931c:	4619      	mov	r1, r3
 800931e:	2208      	movs	r2, #8
 8009320:	305c      	adds	r0, #92	@ 0x5c
 8009322:	f000 f9f9 	bl	8009718 <memset>
 8009326:	4b0d      	ldr	r3, [pc, #52]	@ (800935c <std+0x58>)
 8009328:	6263      	str	r3, [r4, #36]	@ 0x24
 800932a:	4b0d      	ldr	r3, [pc, #52]	@ (8009360 <std+0x5c>)
 800932c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800932e:	4b0d      	ldr	r3, [pc, #52]	@ (8009364 <std+0x60>)
 8009330:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009332:	4b0d      	ldr	r3, [pc, #52]	@ (8009368 <std+0x64>)
 8009334:	6323      	str	r3, [r4, #48]	@ 0x30
 8009336:	4b0d      	ldr	r3, [pc, #52]	@ (800936c <std+0x68>)
 8009338:	6224      	str	r4, [r4, #32]
 800933a:	429c      	cmp	r4, r3
 800933c:	d006      	beq.n	800934c <std+0x48>
 800933e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009342:	4294      	cmp	r4, r2
 8009344:	d002      	beq.n	800934c <std+0x48>
 8009346:	33d0      	adds	r3, #208	@ 0xd0
 8009348:	429c      	cmp	r4, r3
 800934a:	d105      	bne.n	8009358 <std+0x54>
 800934c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009350:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009354:	f000 bab6 	b.w	80098c4 <__retarget_lock_init_recursive>
 8009358:	bd10      	pop	{r4, pc}
 800935a:	bf00      	nop
 800935c:	08009569 	.word	0x08009569
 8009360:	0800958b 	.word	0x0800958b
 8009364:	080095c3 	.word	0x080095c3
 8009368:	080095e7 	.word	0x080095e7
 800936c:	200013dc 	.word	0x200013dc

08009370 <stdio_exit_handler>:
 8009370:	4a02      	ldr	r2, [pc, #8]	@ (800937c <stdio_exit_handler+0xc>)
 8009372:	4903      	ldr	r1, [pc, #12]	@ (8009380 <stdio_exit_handler+0x10>)
 8009374:	4803      	ldr	r0, [pc, #12]	@ (8009384 <stdio_exit_handler+0x14>)
 8009376:	f000 b869 	b.w	800944c <_fwalk_sglue>
 800937a:	bf00      	nop
 800937c:	20000010 	.word	0x20000010
 8009380:	0800a161 	.word	0x0800a161
 8009384:	20000020 	.word	0x20000020

08009388 <cleanup_stdio>:
 8009388:	6841      	ldr	r1, [r0, #4]
 800938a:	4b0c      	ldr	r3, [pc, #48]	@ (80093bc <cleanup_stdio+0x34>)
 800938c:	4299      	cmp	r1, r3
 800938e:	b510      	push	{r4, lr}
 8009390:	4604      	mov	r4, r0
 8009392:	d001      	beq.n	8009398 <cleanup_stdio+0x10>
 8009394:	f000 fee4 	bl	800a160 <_fflush_r>
 8009398:	68a1      	ldr	r1, [r4, #8]
 800939a:	4b09      	ldr	r3, [pc, #36]	@ (80093c0 <cleanup_stdio+0x38>)
 800939c:	4299      	cmp	r1, r3
 800939e:	d002      	beq.n	80093a6 <cleanup_stdio+0x1e>
 80093a0:	4620      	mov	r0, r4
 80093a2:	f000 fedd 	bl	800a160 <_fflush_r>
 80093a6:	68e1      	ldr	r1, [r4, #12]
 80093a8:	4b06      	ldr	r3, [pc, #24]	@ (80093c4 <cleanup_stdio+0x3c>)
 80093aa:	4299      	cmp	r1, r3
 80093ac:	d004      	beq.n	80093b8 <cleanup_stdio+0x30>
 80093ae:	4620      	mov	r0, r4
 80093b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093b4:	f000 bed4 	b.w	800a160 <_fflush_r>
 80093b8:	bd10      	pop	{r4, pc}
 80093ba:	bf00      	nop
 80093bc:	200013dc 	.word	0x200013dc
 80093c0:	20001444 	.word	0x20001444
 80093c4:	200014ac 	.word	0x200014ac

080093c8 <global_stdio_init.part.0>:
 80093c8:	b510      	push	{r4, lr}
 80093ca:	4b0b      	ldr	r3, [pc, #44]	@ (80093f8 <global_stdio_init.part.0+0x30>)
 80093cc:	4c0b      	ldr	r4, [pc, #44]	@ (80093fc <global_stdio_init.part.0+0x34>)
 80093ce:	4a0c      	ldr	r2, [pc, #48]	@ (8009400 <global_stdio_init.part.0+0x38>)
 80093d0:	601a      	str	r2, [r3, #0]
 80093d2:	4620      	mov	r0, r4
 80093d4:	2200      	movs	r2, #0
 80093d6:	2104      	movs	r1, #4
 80093d8:	f7ff ff94 	bl	8009304 <std>
 80093dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80093e0:	2201      	movs	r2, #1
 80093e2:	2109      	movs	r1, #9
 80093e4:	f7ff ff8e 	bl	8009304 <std>
 80093e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80093ec:	2202      	movs	r2, #2
 80093ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093f2:	2112      	movs	r1, #18
 80093f4:	f7ff bf86 	b.w	8009304 <std>
 80093f8:	20001514 	.word	0x20001514
 80093fc:	200013dc 	.word	0x200013dc
 8009400:	08009371 	.word	0x08009371

08009404 <__sfp_lock_acquire>:
 8009404:	4801      	ldr	r0, [pc, #4]	@ (800940c <__sfp_lock_acquire+0x8>)
 8009406:	f000 ba5e 	b.w	80098c6 <__retarget_lock_acquire_recursive>
 800940a:	bf00      	nop
 800940c:	2000151d 	.word	0x2000151d

08009410 <__sfp_lock_release>:
 8009410:	4801      	ldr	r0, [pc, #4]	@ (8009418 <__sfp_lock_release+0x8>)
 8009412:	f000 ba59 	b.w	80098c8 <__retarget_lock_release_recursive>
 8009416:	bf00      	nop
 8009418:	2000151d 	.word	0x2000151d

0800941c <__sinit>:
 800941c:	b510      	push	{r4, lr}
 800941e:	4604      	mov	r4, r0
 8009420:	f7ff fff0 	bl	8009404 <__sfp_lock_acquire>
 8009424:	6a23      	ldr	r3, [r4, #32]
 8009426:	b11b      	cbz	r3, 8009430 <__sinit+0x14>
 8009428:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800942c:	f7ff bff0 	b.w	8009410 <__sfp_lock_release>
 8009430:	4b04      	ldr	r3, [pc, #16]	@ (8009444 <__sinit+0x28>)
 8009432:	6223      	str	r3, [r4, #32]
 8009434:	4b04      	ldr	r3, [pc, #16]	@ (8009448 <__sinit+0x2c>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d1f5      	bne.n	8009428 <__sinit+0xc>
 800943c:	f7ff ffc4 	bl	80093c8 <global_stdio_init.part.0>
 8009440:	e7f2      	b.n	8009428 <__sinit+0xc>
 8009442:	bf00      	nop
 8009444:	08009389 	.word	0x08009389
 8009448:	20001514 	.word	0x20001514

0800944c <_fwalk_sglue>:
 800944c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009450:	4607      	mov	r7, r0
 8009452:	4688      	mov	r8, r1
 8009454:	4614      	mov	r4, r2
 8009456:	2600      	movs	r6, #0
 8009458:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800945c:	f1b9 0901 	subs.w	r9, r9, #1
 8009460:	d505      	bpl.n	800946e <_fwalk_sglue+0x22>
 8009462:	6824      	ldr	r4, [r4, #0]
 8009464:	2c00      	cmp	r4, #0
 8009466:	d1f7      	bne.n	8009458 <_fwalk_sglue+0xc>
 8009468:	4630      	mov	r0, r6
 800946a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800946e:	89ab      	ldrh	r3, [r5, #12]
 8009470:	2b01      	cmp	r3, #1
 8009472:	d907      	bls.n	8009484 <_fwalk_sglue+0x38>
 8009474:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009478:	3301      	adds	r3, #1
 800947a:	d003      	beq.n	8009484 <_fwalk_sglue+0x38>
 800947c:	4629      	mov	r1, r5
 800947e:	4638      	mov	r0, r7
 8009480:	47c0      	blx	r8
 8009482:	4306      	orrs	r6, r0
 8009484:	3568      	adds	r5, #104	@ 0x68
 8009486:	e7e9      	b.n	800945c <_fwalk_sglue+0x10>

08009488 <iprintf>:
 8009488:	b40f      	push	{r0, r1, r2, r3}
 800948a:	b507      	push	{r0, r1, r2, lr}
 800948c:	4906      	ldr	r1, [pc, #24]	@ (80094a8 <iprintf+0x20>)
 800948e:	ab04      	add	r3, sp, #16
 8009490:	6808      	ldr	r0, [r1, #0]
 8009492:	f853 2b04 	ldr.w	r2, [r3], #4
 8009496:	6881      	ldr	r1, [r0, #8]
 8009498:	9301      	str	r3, [sp, #4]
 800949a:	f000 fb39 	bl	8009b10 <_vfiprintf_r>
 800949e:	b003      	add	sp, #12
 80094a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80094a4:	b004      	add	sp, #16
 80094a6:	4770      	bx	lr
 80094a8:	2000001c 	.word	0x2000001c

080094ac <_puts_r>:
 80094ac:	6a03      	ldr	r3, [r0, #32]
 80094ae:	b570      	push	{r4, r5, r6, lr}
 80094b0:	6884      	ldr	r4, [r0, #8]
 80094b2:	4605      	mov	r5, r0
 80094b4:	460e      	mov	r6, r1
 80094b6:	b90b      	cbnz	r3, 80094bc <_puts_r+0x10>
 80094b8:	f7ff ffb0 	bl	800941c <__sinit>
 80094bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80094be:	07db      	lsls	r3, r3, #31
 80094c0:	d405      	bmi.n	80094ce <_puts_r+0x22>
 80094c2:	89a3      	ldrh	r3, [r4, #12]
 80094c4:	0598      	lsls	r0, r3, #22
 80094c6:	d402      	bmi.n	80094ce <_puts_r+0x22>
 80094c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80094ca:	f000 f9fc 	bl	80098c6 <__retarget_lock_acquire_recursive>
 80094ce:	89a3      	ldrh	r3, [r4, #12]
 80094d0:	0719      	lsls	r1, r3, #28
 80094d2:	d502      	bpl.n	80094da <_puts_r+0x2e>
 80094d4:	6923      	ldr	r3, [r4, #16]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d135      	bne.n	8009546 <_puts_r+0x9a>
 80094da:	4621      	mov	r1, r4
 80094dc:	4628      	mov	r0, r5
 80094de:	f000 f8c5 	bl	800966c <__swsetup_r>
 80094e2:	b380      	cbz	r0, 8009546 <_puts_r+0x9a>
 80094e4:	f04f 35ff 	mov.w	r5, #4294967295
 80094e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80094ea:	07da      	lsls	r2, r3, #31
 80094ec:	d405      	bmi.n	80094fa <_puts_r+0x4e>
 80094ee:	89a3      	ldrh	r3, [r4, #12]
 80094f0:	059b      	lsls	r3, r3, #22
 80094f2:	d402      	bmi.n	80094fa <_puts_r+0x4e>
 80094f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80094f6:	f000 f9e7 	bl	80098c8 <__retarget_lock_release_recursive>
 80094fa:	4628      	mov	r0, r5
 80094fc:	bd70      	pop	{r4, r5, r6, pc}
 80094fe:	2b00      	cmp	r3, #0
 8009500:	da04      	bge.n	800950c <_puts_r+0x60>
 8009502:	69a2      	ldr	r2, [r4, #24]
 8009504:	429a      	cmp	r2, r3
 8009506:	dc17      	bgt.n	8009538 <_puts_r+0x8c>
 8009508:	290a      	cmp	r1, #10
 800950a:	d015      	beq.n	8009538 <_puts_r+0x8c>
 800950c:	6823      	ldr	r3, [r4, #0]
 800950e:	1c5a      	adds	r2, r3, #1
 8009510:	6022      	str	r2, [r4, #0]
 8009512:	7019      	strb	r1, [r3, #0]
 8009514:	68a3      	ldr	r3, [r4, #8]
 8009516:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800951a:	3b01      	subs	r3, #1
 800951c:	60a3      	str	r3, [r4, #8]
 800951e:	2900      	cmp	r1, #0
 8009520:	d1ed      	bne.n	80094fe <_puts_r+0x52>
 8009522:	2b00      	cmp	r3, #0
 8009524:	da11      	bge.n	800954a <_puts_r+0x9e>
 8009526:	4622      	mov	r2, r4
 8009528:	210a      	movs	r1, #10
 800952a:	4628      	mov	r0, r5
 800952c:	f000 f85f 	bl	80095ee <__swbuf_r>
 8009530:	3001      	adds	r0, #1
 8009532:	d0d7      	beq.n	80094e4 <_puts_r+0x38>
 8009534:	250a      	movs	r5, #10
 8009536:	e7d7      	b.n	80094e8 <_puts_r+0x3c>
 8009538:	4622      	mov	r2, r4
 800953a:	4628      	mov	r0, r5
 800953c:	f000 f857 	bl	80095ee <__swbuf_r>
 8009540:	3001      	adds	r0, #1
 8009542:	d1e7      	bne.n	8009514 <_puts_r+0x68>
 8009544:	e7ce      	b.n	80094e4 <_puts_r+0x38>
 8009546:	3e01      	subs	r6, #1
 8009548:	e7e4      	b.n	8009514 <_puts_r+0x68>
 800954a:	6823      	ldr	r3, [r4, #0]
 800954c:	1c5a      	adds	r2, r3, #1
 800954e:	6022      	str	r2, [r4, #0]
 8009550:	220a      	movs	r2, #10
 8009552:	701a      	strb	r2, [r3, #0]
 8009554:	e7ee      	b.n	8009534 <_puts_r+0x88>
	...

08009558 <puts>:
 8009558:	4b02      	ldr	r3, [pc, #8]	@ (8009564 <puts+0xc>)
 800955a:	4601      	mov	r1, r0
 800955c:	6818      	ldr	r0, [r3, #0]
 800955e:	f7ff bfa5 	b.w	80094ac <_puts_r>
 8009562:	bf00      	nop
 8009564:	2000001c 	.word	0x2000001c

08009568 <__sread>:
 8009568:	b510      	push	{r4, lr}
 800956a:	460c      	mov	r4, r1
 800956c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009570:	f000 f95a 	bl	8009828 <_read_r>
 8009574:	2800      	cmp	r0, #0
 8009576:	bfab      	itete	ge
 8009578:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800957a:	89a3      	ldrhlt	r3, [r4, #12]
 800957c:	181b      	addge	r3, r3, r0
 800957e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009582:	bfac      	ite	ge
 8009584:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009586:	81a3      	strhlt	r3, [r4, #12]
 8009588:	bd10      	pop	{r4, pc}

0800958a <__swrite>:
 800958a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800958e:	461f      	mov	r7, r3
 8009590:	898b      	ldrh	r3, [r1, #12]
 8009592:	05db      	lsls	r3, r3, #23
 8009594:	4605      	mov	r5, r0
 8009596:	460c      	mov	r4, r1
 8009598:	4616      	mov	r6, r2
 800959a:	d505      	bpl.n	80095a8 <__swrite+0x1e>
 800959c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095a0:	2302      	movs	r3, #2
 80095a2:	2200      	movs	r2, #0
 80095a4:	f000 f92e 	bl	8009804 <_lseek_r>
 80095a8:	89a3      	ldrh	r3, [r4, #12]
 80095aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80095b2:	81a3      	strh	r3, [r4, #12]
 80095b4:	4632      	mov	r2, r6
 80095b6:	463b      	mov	r3, r7
 80095b8:	4628      	mov	r0, r5
 80095ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095be:	f000 b945 	b.w	800984c <_write_r>

080095c2 <__sseek>:
 80095c2:	b510      	push	{r4, lr}
 80095c4:	460c      	mov	r4, r1
 80095c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095ca:	f000 f91b 	bl	8009804 <_lseek_r>
 80095ce:	1c43      	adds	r3, r0, #1
 80095d0:	89a3      	ldrh	r3, [r4, #12]
 80095d2:	bf15      	itete	ne
 80095d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80095d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80095da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80095de:	81a3      	strheq	r3, [r4, #12]
 80095e0:	bf18      	it	ne
 80095e2:	81a3      	strhne	r3, [r4, #12]
 80095e4:	bd10      	pop	{r4, pc}

080095e6 <__sclose>:
 80095e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095ea:	f000 b89d 	b.w	8009728 <_close_r>

080095ee <__swbuf_r>:
 80095ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095f0:	460e      	mov	r6, r1
 80095f2:	4614      	mov	r4, r2
 80095f4:	4605      	mov	r5, r0
 80095f6:	b118      	cbz	r0, 8009600 <__swbuf_r+0x12>
 80095f8:	6a03      	ldr	r3, [r0, #32]
 80095fa:	b90b      	cbnz	r3, 8009600 <__swbuf_r+0x12>
 80095fc:	f7ff ff0e 	bl	800941c <__sinit>
 8009600:	69a3      	ldr	r3, [r4, #24]
 8009602:	60a3      	str	r3, [r4, #8]
 8009604:	89a3      	ldrh	r3, [r4, #12]
 8009606:	071a      	lsls	r2, r3, #28
 8009608:	d501      	bpl.n	800960e <__swbuf_r+0x20>
 800960a:	6923      	ldr	r3, [r4, #16]
 800960c:	b943      	cbnz	r3, 8009620 <__swbuf_r+0x32>
 800960e:	4621      	mov	r1, r4
 8009610:	4628      	mov	r0, r5
 8009612:	f000 f82b 	bl	800966c <__swsetup_r>
 8009616:	b118      	cbz	r0, 8009620 <__swbuf_r+0x32>
 8009618:	f04f 37ff 	mov.w	r7, #4294967295
 800961c:	4638      	mov	r0, r7
 800961e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009620:	6823      	ldr	r3, [r4, #0]
 8009622:	6922      	ldr	r2, [r4, #16]
 8009624:	1a98      	subs	r0, r3, r2
 8009626:	6963      	ldr	r3, [r4, #20]
 8009628:	b2f6      	uxtb	r6, r6
 800962a:	4283      	cmp	r3, r0
 800962c:	4637      	mov	r7, r6
 800962e:	dc05      	bgt.n	800963c <__swbuf_r+0x4e>
 8009630:	4621      	mov	r1, r4
 8009632:	4628      	mov	r0, r5
 8009634:	f000 fd94 	bl	800a160 <_fflush_r>
 8009638:	2800      	cmp	r0, #0
 800963a:	d1ed      	bne.n	8009618 <__swbuf_r+0x2a>
 800963c:	68a3      	ldr	r3, [r4, #8]
 800963e:	3b01      	subs	r3, #1
 8009640:	60a3      	str	r3, [r4, #8]
 8009642:	6823      	ldr	r3, [r4, #0]
 8009644:	1c5a      	adds	r2, r3, #1
 8009646:	6022      	str	r2, [r4, #0]
 8009648:	701e      	strb	r6, [r3, #0]
 800964a:	6962      	ldr	r2, [r4, #20]
 800964c:	1c43      	adds	r3, r0, #1
 800964e:	429a      	cmp	r2, r3
 8009650:	d004      	beq.n	800965c <__swbuf_r+0x6e>
 8009652:	89a3      	ldrh	r3, [r4, #12]
 8009654:	07db      	lsls	r3, r3, #31
 8009656:	d5e1      	bpl.n	800961c <__swbuf_r+0x2e>
 8009658:	2e0a      	cmp	r6, #10
 800965a:	d1df      	bne.n	800961c <__swbuf_r+0x2e>
 800965c:	4621      	mov	r1, r4
 800965e:	4628      	mov	r0, r5
 8009660:	f000 fd7e 	bl	800a160 <_fflush_r>
 8009664:	2800      	cmp	r0, #0
 8009666:	d0d9      	beq.n	800961c <__swbuf_r+0x2e>
 8009668:	e7d6      	b.n	8009618 <__swbuf_r+0x2a>
	...

0800966c <__swsetup_r>:
 800966c:	b538      	push	{r3, r4, r5, lr}
 800966e:	4b29      	ldr	r3, [pc, #164]	@ (8009714 <__swsetup_r+0xa8>)
 8009670:	4605      	mov	r5, r0
 8009672:	6818      	ldr	r0, [r3, #0]
 8009674:	460c      	mov	r4, r1
 8009676:	b118      	cbz	r0, 8009680 <__swsetup_r+0x14>
 8009678:	6a03      	ldr	r3, [r0, #32]
 800967a:	b90b      	cbnz	r3, 8009680 <__swsetup_r+0x14>
 800967c:	f7ff fece 	bl	800941c <__sinit>
 8009680:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009684:	0719      	lsls	r1, r3, #28
 8009686:	d422      	bmi.n	80096ce <__swsetup_r+0x62>
 8009688:	06da      	lsls	r2, r3, #27
 800968a:	d407      	bmi.n	800969c <__swsetup_r+0x30>
 800968c:	2209      	movs	r2, #9
 800968e:	602a      	str	r2, [r5, #0]
 8009690:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009694:	81a3      	strh	r3, [r4, #12]
 8009696:	f04f 30ff 	mov.w	r0, #4294967295
 800969a:	e033      	b.n	8009704 <__swsetup_r+0x98>
 800969c:	0758      	lsls	r0, r3, #29
 800969e:	d512      	bpl.n	80096c6 <__swsetup_r+0x5a>
 80096a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80096a2:	b141      	cbz	r1, 80096b6 <__swsetup_r+0x4a>
 80096a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80096a8:	4299      	cmp	r1, r3
 80096aa:	d002      	beq.n	80096b2 <__swsetup_r+0x46>
 80096ac:	4628      	mov	r0, r5
 80096ae:	f000 f90d 	bl	80098cc <_free_r>
 80096b2:	2300      	movs	r3, #0
 80096b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80096b6:	89a3      	ldrh	r3, [r4, #12]
 80096b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80096bc:	81a3      	strh	r3, [r4, #12]
 80096be:	2300      	movs	r3, #0
 80096c0:	6063      	str	r3, [r4, #4]
 80096c2:	6923      	ldr	r3, [r4, #16]
 80096c4:	6023      	str	r3, [r4, #0]
 80096c6:	89a3      	ldrh	r3, [r4, #12]
 80096c8:	f043 0308 	orr.w	r3, r3, #8
 80096cc:	81a3      	strh	r3, [r4, #12]
 80096ce:	6923      	ldr	r3, [r4, #16]
 80096d0:	b94b      	cbnz	r3, 80096e6 <__swsetup_r+0x7a>
 80096d2:	89a3      	ldrh	r3, [r4, #12]
 80096d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80096d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80096dc:	d003      	beq.n	80096e6 <__swsetup_r+0x7a>
 80096de:	4621      	mov	r1, r4
 80096e0:	4628      	mov	r0, r5
 80096e2:	f000 fd8b 	bl	800a1fc <__smakebuf_r>
 80096e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096ea:	f013 0201 	ands.w	r2, r3, #1
 80096ee:	d00a      	beq.n	8009706 <__swsetup_r+0x9a>
 80096f0:	2200      	movs	r2, #0
 80096f2:	60a2      	str	r2, [r4, #8]
 80096f4:	6962      	ldr	r2, [r4, #20]
 80096f6:	4252      	negs	r2, r2
 80096f8:	61a2      	str	r2, [r4, #24]
 80096fa:	6922      	ldr	r2, [r4, #16]
 80096fc:	b942      	cbnz	r2, 8009710 <__swsetup_r+0xa4>
 80096fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009702:	d1c5      	bne.n	8009690 <__swsetup_r+0x24>
 8009704:	bd38      	pop	{r3, r4, r5, pc}
 8009706:	0799      	lsls	r1, r3, #30
 8009708:	bf58      	it	pl
 800970a:	6962      	ldrpl	r2, [r4, #20]
 800970c:	60a2      	str	r2, [r4, #8]
 800970e:	e7f4      	b.n	80096fa <__swsetup_r+0x8e>
 8009710:	2000      	movs	r0, #0
 8009712:	e7f7      	b.n	8009704 <__swsetup_r+0x98>
 8009714:	2000001c 	.word	0x2000001c

08009718 <memset>:
 8009718:	4402      	add	r2, r0
 800971a:	4603      	mov	r3, r0
 800971c:	4293      	cmp	r3, r2
 800971e:	d100      	bne.n	8009722 <memset+0xa>
 8009720:	4770      	bx	lr
 8009722:	f803 1b01 	strb.w	r1, [r3], #1
 8009726:	e7f9      	b.n	800971c <memset+0x4>

08009728 <_close_r>:
 8009728:	b538      	push	{r3, r4, r5, lr}
 800972a:	4d06      	ldr	r5, [pc, #24]	@ (8009744 <_close_r+0x1c>)
 800972c:	2300      	movs	r3, #0
 800972e:	4604      	mov	r4, r0
 8009730:	4608      	mov	r0, r1
 8009732:	602b      	str	r3, [r5, #0]
 8009734:	f7f7 fecd 	bl	80014d2 <_close>
 8009738:	1c43      	adds	r3, r0, #1
 800973a:	d102      	bne.n	8009742 <_close_r+0x1a>
 800973c:	682b      	ldr	r3, [r5, #0]
 800973e:	b103      	cbz	r3, 8009742 <_close_r+0x1a>
 8009740:	6023      	str	r3, [r4, #0]
 8009742:	bd38      	pop	{r3, r4, r5, pc}
 8009744:	20001518 	.word	0x20001518

08009748 <_reclaim_reent>:
 8009748:	4b2d      	ldr	r3, [pc, #180]	@ (8009800 <_reclaim_reent+0xb8>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	4283      	cmp	r3, r0
 800974e:	b570      	push	{r4, r5, r6, lr}
 8009750:	4604      	mov	r4, r0
 8009752:	d053      	beq.n	80097fc <_reclaim_reent+0xb4>
 8009754:	69c3      	ldr	r3, [r0, #28]
 8009756:	b31b      	cbz	r3, 80097a0 <_reclaim_reent+0x58>
 8009758:	68db      	ldr	r3, [r3, #12]
 800975a:	b163      	cbz	r3, 8009776 <_reclaim_reent+0x2e>
 800975c:	2500      	movs	r5, #0
 800975e:	69e3      	ldr	r3, [r4, #28]
 8009760:	68db      	ldr	r3, [r3, #12]
 8009762:	5959      	ldr	r1, [r3, r5]
 8009764:	b9b1      	cbnz	r1, 8009794 <_reclaim_reent+0x4c>
 8009766:	3504      	adds	r5, #4
 8009768:	2d80      	cmp	r5, #128	@ 0x80
 800976a:	d1f8      	bne.n	800975e <_reclaim_reent+0x16>
 800976c:	69e3      	ldr	r3, [r4, #28]
 800976e:	4620      	mov	r0, r4
 8009770:	68d9      	ldr	r1, [r3, #12]
 8009772:	f000 f8ab 	bl	80098cc <_free_r>
 8009776:	69e3      	ldr	r3, [r4, #28]
 8009778:	6819      	ldr	r1, [r3, #0]
 800977a:	b111      	cbz	r1, 8009782 <_reclaim_reent+0x3a>
 800977c:	4620      	mov	r0, r4
 800977e:	f000 f8a5 	bl	80098cc <_free_r>
 8009782:	69e3      	ldr	r3, [r4, #28]
 8009784:	689d      	ldr	r5, [r3, #8]
 8009786:	b15d      	cbz	r5, 80097a0 <_reclaim_reent+0x58>
 8009788:	4629      	mov	r1, r5
 800978a:	4620      	mov	r0, r4
 800978c:	682d      	ldr	r5, [r5, #0]
 800978e:	f000 f89d 	bl	80098cc <_free_r>
 8009792:	e7f8      	b.n	8009786 <_reclaim_reent+0x3e>
 8009794:	680e      	ldr	r6, [r1, #0]
 8009796:	4620      	mov	r0, r4
 8009798:	f000 f898 	bl	80098cc <_free_r>
 800979c:	4631      	mov	r1, r6
 800979e:	e7e1      	b.n	8009764 <_reclaim_reent+0x1c>
 80097a0:	6961      	ldr	r1, [r4, #20]
 80097a2:	b111      	cbz	r1, 80097aa <_reclaim_reent+0x62>
 80097a4:	4620      	mov	r0, r4
 80097a6:	f000 f891 	bl	80098cc <_free_r>
 80097aa:	69e1      	ldr	r1, [r4, #28]
 80097ac:	b111      	cbz	r1, 80097b4 <_reclaim_reent+0x6c>
 80097ae:	4620      	mov	r0, r4
 80097b0:	f000 f88c 	bl	80098cc <_free_r>
 80097b4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80097b6:	b111      	cbz	r1, 80097be <_reclaim_reent+0x76>
 80097b8:	4620      	mov	r0, r4
 80097ba:	f000 f887 	bl	80098cc <_free_r>
 80097be:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097c0:	b111      	cbz	r1, 80097c8 <_reclaim_reent+0x80>
 80097c2:	4620      	mov	r0, r4
 80097c4:	f000 f882 	bl	80098cc <_free_r>
 80097c8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80097ca:	b111      	cbz	r1, 80097d2 <_reclaim_reent+0x8a>
 80097cc:	4620      	mov	r0, r4
 80097ce:	f000 f87d 	bl	80098cc <_free_r>
 80097d2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80097d4:	b111      	cbz	r1, 80097dc <_reclaim_reent+0x94>
 80097d6:	4620      	mov	r0, r4
 80097d8:	f000 f878 	bl	80098cc <_free_r>
 80097dc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80097de:	b111      	cbz	r1, 80097e6 <_reclaim_reent+0x9e>
 80097e0:	4620      	mov	r0, r4
 80097e2:	f000 f873 	bl	80098cc <_free_r>
 80097e6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80097e8:	b111      	cbz	r1, 80097f0 <_reclaim_reent+0xa8>
 80097ea:	4620      	mov	r0, r4
 80097ec:	f000 f86e 	bl	80098cc <_free_r>
 80097f0:	6a23      	ldr	r3, [r4, #32]
 80097f2:	b11b      	cbz	r3, 80097fc <_reclaim_reent+0xb4>
 80097f4:	4620      	mov	r0, r4
 80097f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80097fa:	4718      	bx	r3
 80097fc:	bd70      	pop	{r4, r5, r6, pc}
 80097fe:	bf00      	nop
 8009800:	2000001c 	.word	0x2000001c

08009804 <_lseek_r>:
 8009804:	b538      	push	{r3, r4, r5, lr}
 8009806:	4d07      	ldr	r5, [pc, #28]	@ (8009824 <_lseek_r+0x20>)
 8009808:	4604      	mov	r4, r0
 800980a:	4608      	mov	r0, r1
 800980c:	4611      	mov	r1, r2
 800980e:	2200      	movs	r2, #0
 8009810:	602a      	str	r2, [r5, #0]
 8009812:	461a      	mov	r2, r3
 8009814:	f7f7 fe84 	bl	8001520 <_lseek>
 8009818:	1c43      	adds	r3, r0, #1
 800981a:	d102      	bne.n	8009822 <_lseek_r+0x1e>
 800981c:	682b      	ldr	r3, [r5, #0]
 800981e:	b103      	cbz	r3, 8009822 <_lseek_r+0x1e>
 8009820:	6023      	str	r3, [r4, #0]
 8009822:	bd38      	pop	{r3, r4, r5, pc}
 8009824:	20001518 	.word	0x20001518

08009828 <_read_r>:
 8009828:	b538      	push	{r3, r4, r5, lr}
 800982a:	4d07      	ldr	r5, [pc, #28]	@ (8009848 <_read_r+0x20>)
 800982c:	4604      	mov	r4, r0
 800982e:	4608      	mov	r0, r1
 8009830:	4611      	mov	r1, r2
 8009832:	2200      	movs	r2, #0
 8009834:	602a      	str	r2, [r5, #0]
 8009836:	461a      	mov	r2, r3
 8009838:	f7f7 fe12 	bl	8001460 <_read>
 800983c:	1c43      	adds	r3, r0, #1
 800983e:	d102      	bne.n	8009846 <_read_r+0x1e>
 8009840:	682b      	ldr	r3, [r5, #0]
 8009842:	b103      	cbz	r3, 8009846 <_read_r+0x1e>
 8009844:	6023      	str	r3, [r4, #0]
 8009846:	bd38      	pop	{r3, r4, r5, pc}
 8009848:	20001518 	.word	0x20001518

0800984c <_write_r>:
 800984c:	b538      	push	{r3, r4, r5, lr}
 800984e:	4d07      	ldr	r5, [pc, #28]	@ (800986c <_write_r+0x20>)
 8009850:	4604      	mov	r4, r0
 8009852:	4608      	mov	r0, r1
 8009854:	4611      	mov	r1, r2
 8009856:	2200      	movs	r2, #0
 8009858:	602a      	str	r2, [r5, #0]
 800985a:	461a      	mov	r2, r3
 800985c:	f7f7 fe1d 	bl	800149a <_write>
 8009860:	1c43      	adds	r3, r0, #1
 8009862:	d102      	bne.n	800986a <_write_r+0x1e>
 8009864:	682b      	ldr	r3, [r5, #0]
 8009866:	b103      	cbz	r3, 800986a <_write_r+0x1e>
 8009868:	6023      	str	r3, [r4, #0]
 800986a:	bd38      	pop	{r3, r4, r5, pc}
 800986c:	20001518 	.word	0x20001518

08009870 <__errno>:
 8009870:	4b01      	ldr	r3, [pc, #4]	@ (8009878 <__errno+0x8>)
 8009872:	6818      	ldr	r0, [r3, #0]
 8009874:	4770      	bx	lr
 8009876:	bf00      	nop
 8009878:	2000001c 	.word	0x2000001c

0800987c <__libc_init_array>:
 800987c:	b570      	push	{r4, r5, r6, lr}
 800987e:	4d0d      	ldr	r5, [pc, #52]	@ (80098b4 <__libc_init_array+0x38>)
 8009880:	4c0d      	ldr	r4, [pc, #52]	@ (80098b8 <__libc_init_array+0x3c>)
 8009882:	1b64      	subs	r4, r4, r5
 8009884:	10a4      	asrs	r4, r4, #2
 8009886:	2600      	movs	r6, #0
 8009888:	42a6      	cmp	r6, r4
 800988a:	d109      	bne.n	80098a0 <__libc_init_array+0x24>
 800988c:	4d0b      	ldr	r5, [pc, #44]	@ (80098bc <__libc_init_array+0x40>)
 800988e:	4c0c      	ldr	r4, [pc, #48]	@ (80098c0 <__libc_init_array+0x44>)
 8009890:	f000 fd22 	bl	800a2d8 <_init>
 8009894:	1b64      	subs	r4, r4, r5
 8009896:	10a4      	asrs	r4, r4, #2
 8009898:	2600      	movs	r6, #0
 800989a:	42a6      	cmp	r6, r4
 800989c:	d105      	bne.n	80098aa <__libc_init_array+0x2e>
 800989e:	bd70      	pop	{r4, r5, r6, pc}
 80098a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80098a4:	4798      	blx	r3
 80098a6:	3601      	adds	r6, #1
 80098a8:	e7ee      	b.n	8009888 <__libc_init_array+0xc>
 80098aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80098ae:	4798      	blx	r3
 80098b0:	3601      	adds	r6, #1
 80098b2:	e7f2      	b.n	800989a <__libc_init_array+0x1e>
 80098b4:	0800a4a8 	.word	0x0800a4a8
 80098b8:	0800a4a8 	.word	0x0800a4a8
 80098bc:	0800a4a8 	.word	0x0800a4a8
 80098c0:	0800a4ac 	.word	0x0800a4ac

080098c4 <__retarget_lock_init_recursive>:
 80098c4:	4770      	bx	lr

080098c6 <__retarget_lock_acquire_recursive>:
 80098c6:	4770      	bx	lr

080098c8 <__retarget_lock_release_recursive>:
 80098c8:	4770      	bx	lr
	...

080098cc <_free_r>:
 80098cc:	b538      	push	{r3, r4, r5, lr}
 80098ce:	4605      	mov	r5, r0
 80098d0:	2900      	cmp	r1, #0
 80098d2:	d041      	beq.n	8009958 <_free_r+0x8c>
 80098d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098d8:	1f0c      	subs	r4, r1, #4
 80098da:	2b00      	cmp	r3, #0
 80098dc:	bfb8      	it	lt
 80098de:	18e4      	addlt	r4, r4, r3
 80098e0:	f000 f8e0 	bl	8009aa4 <__malloc_lock>
 80098e4:	4a1d      	ldr	r2, [pc, #116]	@ (800995c <_free_r+0x90>)
 80098e6:	6813      	ldr	r3, [r2, #0]
 80098e8:	b933      	cbnz	r3, 80098f8 <_free_r+0x2c>
 80098ea:	6063      	str	r3, [r4, #4]
 80098ec:	6014      	str	r4, [r2, #0]
 80098ee:	4628      	mov	r0, r5
 80098f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098f4:	f000 b8dc 	b.w	8009ab0 <__malloc_unlock>
 80098f8:	42a3      	cmp	r3, r4
 80098fa:	d908      	bls.n	800990e <_free_r+0x42>
 80098fc:	6820      	ldr	r0, [r4, #0]
 80098fe:	1821      	adds	r1, r4, r0
 8009900:	428b      	cmp	r3, r1
 8009902:	bf01      	itttt	eq
 8009904:	6819      	ldreq	r1, [r3, #0]
 8009906:	685b      	ldreq	r3, [r3, #4]
 8009908:	1809      	addeq	r1, r1, r0
 800990a:	6021      	streq	r1, [r4, #0]
 800990c:	e7ed      	b.n	80098ea <_free_r+0x1e>
 800990e:	461a      	mov	r2, r3
 8009910:	685b      	ldr	r3, [r3, #4]
 8009912:	b10b      	cbz	r3, 8009918 <_free_r+0x4c>
 8009914:	42a3      	cmp	r3, r4
 8009916:	d9fa      	bls.n	800990e <_free_r+0x42>
 8009918:	6811      	ldr	r1, [r2, #0]
 800991a:	1850      	adds	r0, r2, r1
 800991c:	42a0      	cmp	r0, r4
 800991e:	d10b      	bne.n	8009938 <_free_r+0x6c>
 8009920:	6820      	ldr	r0, [r4, #0]
 8009922:	4401      	add	r1, r0
 8009924:	1850      	adds	r0, r2, r1
 8009926:	4283      	cmp	r3, r0
 8009928:	6011      	str	r1, [r2, #0]
 800992a:	d1e0      	bne.n	80098ee <_free_r+0x22>
 800992c:	6818      	ldr	r0, [r3, #0]
 800992e:	685b      	ldr	r3, [r3, #4]
 8009930:	6053      	str	r3, [r2, #4]
 8009932:	4408      	add	r0, r1
 8009934:	6010      	str	r0, [r2, #0]
 8009936:	e7da      	b.n	80098ee <_free_r+0x22>
 8009938:	d902      	bls.n	8009940 <_free_r+0x74>
 800993a:	230c      	movs	r3, #12
 800993c:	602b      	str	r3, [r5, #0]
 800993e:	e7d6      	b.n	80098ee <_free_r+0x22>
 8009940:	6820      	ldr	r0, [r4, #0]
 8009942:	1821      	adds	r1, r4, r0
 8009944:	428b      	cmp	r3, r1
 8009946:	bf04      	itt	eq
 8009948:	6819      	ldreq	r1, [r3, #0]
 800994a:	685b      	ldreq	r3, [r3, #4]
 800994c:	6063      	str	r3, [r4, #4]
 800994e:	bf04      	itt	eq
 8009950:	1809      	addeq	r1, r1, r0
 8009952:	6021      	streq	r1, [r4, #0]
 8009954:	6054      	str	r4, [r2, #4]
 8009956:	e7ca      	b.n	80098ee <_free_r+0x22>
 8009958:	bd38      	pop	{r3, r4, r5, pc}
 800995a:	bf00      	nop
 800995c:	20001524 	.word	0x20001524

08009960 <sbrk_aligned>:
 8009960:	b570      	push	{r4, r5, r6, lr}
 8009962:	4e0f      	ldr	r6, [pc, #60]	@ (80099a0 <sbrk_aligned+0x40>)
 8009964:	460c      	mov	r4, r1
 8009966:	6831      	ldr	r1, [r6, #0]
 8009968:	4605      	mov	r5, r0
 800996a:	b911      	cbnz	r1, 8009972 <sbrk_aligned+0x12>
 800996c:	f000 fca4 	bl	800a2b8 <_sbrk_r>
 8009970:	6030      	str	r0, [r6, #0]
 8009972:	4621      	mov	r1, r4
 8009974:	4628      	mov	r0, r5
 8009976:	f000 fc9f 	bl	800a2b8 <_sbrk_r>
 800997a:	1c43      	adds	r3, r0, #1
 800997c:	d103      	bne.n	8009986 <sbrk_aligned+0x26>
 800997e:	f04f 34ff 	mov.w	r4, #4294967295
 8009982:	4620      	mov	r0, r4
 8009984:	bd70      	pop	{r4, r5, r6, pc}
 8009986:	1cc4      	adds	r4, r0, #3
 8009988:	f024 0403 	bic.w	r4, r4, #3
 800998c:	42a0      	cmp	r0, r4
 800998e:	d0f8      	beq.n	8009982 <sbrk_aligned+0x22>
 8009990:	1a21      	subs	r1, r4, r0
 8009992:	4628      	mov	r0, r5
 8009994:	f000 fc90 	bl	800a2b8 <_sbrk_r>
 8009998:	3001      	adds	r0, #1
 800999a:	d1f2      	bne.n	8009982 <sbrk_aligned+0x22>
 800999c:	e7ef      	b.n	800997e <sbrk_aligned+0x1e>
 800999e:	bf00      	nop
 80099a0:	20001520 	.word	0x20001520

080099a4 <_malloc_r>:
 80099a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099a8:	1ccd      	adds	r5, r1, #3
 80099aa:	f025 0503 	bic.w	r5, r5, #3
 80099ae:	3508      	adds	r5, #8
 80099b0:	2d0c      	cmp	r5, #12
 80099b2:	bf38      	it	cc
 80099b4:	250c      	movcc	r5, #12
 80099b6:	2d00      	cmp	r5, #0
 80099b8:	4606      	mov	r6, r0
 80099ba:	db01      	blt.n	80099c0 <_malloc_r+0x1c>
 80099bc:	42a9      	cmp	r1, r5
 80099be:	d904      	bls.n	80099ca <_malloc_r+0x26>
 80099c0:	230c      	movs	r3, #12
 80099c2:	6033      	str	r3, [r6, #0]
 80099c4:	2000      	movs	r0, #0
 80099c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009aa0 <_malloc_r+0xfc>
 80099ce:	f000 f869 	bl	8009aa4 <__malloc_lock>
 80099d2:	f8d8 3000 	ldr.w	r3, [r8]
 80099d6:	461c      	mov	r4, r3
 80099d8:	bb44      	cbnz	r4, 8009a2c <_malloc_r+0x88>
 80099da:	4629      	mov	r1, r5
 80099dc:	4630      	mov	r0, r6
 80099de:	f7ff ffbf 	bl	8009960 <sbrk_aligned>
 80099e2:	1c43      	adds	r3, r0, #1
 80099e4:	4604      	mov	r4, r0
 80099e6:	d158      	bne.n	8009a9a <_malloc_r+0xf6>
 80099e8:	f8d8 4000 	ldr.w	r4, [r8]
 80099ec:	4627      	mov	r7, r4
 80099ee:	2f00      	cmp	r7, #0
 80099f0:	d143      	bne.n	8009a7a <_malloc_r+0xd6>
 80099f2:	2c00      	cmp	r4, #0
 80099f4:	d04b      	beq.n	8009a8e <_malloc_r+0xea>
 80099f6:	6823      	ldr	r3, [r4, #0]
 80099f8:	4639      	mov	r1, r7
 80099fa:	4630      	mov	r0, r6
 80099fc:	eb04 0903 	add.w	r9, r4, r3
 8009a00:	f000 fc5a 	bl	800a2b8 <_sbrk_r>
 8009a04:	4581      	cmp	r9, r0
 8009a06:	d142      	bne.n	8009a8e <_malloc_r+0xea>
 8009a08:	6821      	ldr	r1, [r4, #0]
 8009a0a:	1a6d      	subs	r5, r5, r1
 8009a0c:	4629      	mov	r1, r5
 8009a0e:	4630      	mov	r0, r6
 8009a10:	f7ff ffa6 	bl	8009960 <sbrk_aligned>
 8009a14:	3001      	adds	r0, #1
 8009a16:	d03a      	beq.n	8009a8e <_malloc_r+0xea>
 8009a18:	6823      	ldr	r3, [r4, #0]
 8009a1a:	442b      	add	r3, r5
 8009a1c:	6023      	str	r3, [r4, #0]
 8009a1e:	f8d8 3000 	ldr.w	r3, [r8]
 8009a22:	685a      	ldr	r2, [r3, #4]
 8009a24:	bb62      	cbnz	r2, 8009a80 <_malloc_r+0xdc>
 8009a26:	f8c8 7000 	str.w	r7, [r8]
 8009a2a:	e00f      	b.n	8009a4c <_malloc_r+0xa8>
 8009a2c:	6822      	ldr	r2, [r4, #0]
 8009a2e:	1b52      	subs	r2, r2, r5
 8009a30:	d420      	bmi.n	8009a74 <_malloc_r+0xd0>
 8009a32:	2a0b      	cmp	r2, #11
 8009a34:	d917      	bls.n	8009a66 <_malloc_r+0xc2>
 8009a36:	1961      	adds	r1, r4, r5
 8009a38:	42a3      	cmp	r3, r4
 8009a3a:	6025      	str	r5, [r4, #0]
 8009a3c:	bf18      	it	ne
 8009a3e:	6059      	strne	r1, [r3, #4]
 8009a40:	6863      	ldr	r3, [r4, #4]
 8009a42:	bf08      	it	eq
 8009a44:	f8c8 1000 	streq.w	r1, [r8]
 8009a48:	5162      	str	r2, [r4, r5]
 8009a4a:	604b      	str	r3, [r1, #4]
 8009a4c:	4630      	mov	r0, r6
 8009a4e:	f000 f82f 	bl	8009ab0 <__malloc_unlock>
 8009a52:	f104 000b 	add.w	r0, r4, #11
 8009a56:	1d23      	adds	r3, r4, #4
 8009a58:	f020 0007 	bic.w	r0, r0, #7
 8009a5c:	1ac2      	subs	r2, r0, r3
 8009a5e:	bf1c      	itt	ne
 8009a60:	1a1b      	subne	r3, r3, r0
 8009a62:	50a3      	strne	r3, [r4, r2]
 8009a64:	e7af      	b.n	80099c6 <_malloc_r+0x22>
 8009a66:	6862      	ldr	r2, [r4, #4]
 8009a68:	42a3      	cmp	r3, r4
 8009a6a:	bf0c      	ite	eq
 8009a6c:	f8c8 2000 	streq.w	r2, [r8]
 8009a70:	605a      	strne	r2, [r3, #4]
 8009a72:	e7eb      	b.n	8009a4c <_malloc_r+0xa8>
 8009a74:	4623      	mov	r3, r4
 8009a76:	6864      	ldr	r4, [r4, #4]
 8009a78:	e7ae      	b.n	80099d8 <_malloc_r+0x34>
 8009a7a:	463c      	mov	r4, r7
 8009a7c:	687f      	ldr	r7, [r7, #4]
 8009a7e:	e7b6      	b.n	80099ee <_malloc_r+0x4a>
 8009a80:	461a      	mov	r2, r3
 8009a82:	685b      	ldr	r3, [r3, #4]
 8009a84:	42a3      	cmp	r3, r4
 8009a86:	d1fb      	bne.n	8009a80 <_malloc_r+0xdc>
 8009a88:	2300      	movs	r3, #0
 8009a8a:	6053      	str	r3, [r2, #4]
 8009a8c:	e7de      	b.n	8009a4c <_malloc_r+0xa8>
 8009a8e:	230c      	movs	r3, #12
 8009a90:	6033      	str	r3, [r6, #0]
 8009a92:	4630      	mov	r0, r6
 8009a94:	f000 f80c 	bl	8009ab0 <__malloc_unlock>
 8009a98:	e794      	b.n	80099c4 <_malloc_r+0x20>
 8009a9a:	6005      	str	r5, [r0, #0]
 8009a9c:	e7d6      	b.n	8009a4c <_malloc_r+0xa8>
 8009a9e:	bf00      	nop
 8009aa0:	20001524 	.word	0x20001524

08009aa4 <__malloc_lock>:
 8009aa4:	4801      	ldr	r0, [pc, #4]	@ (8009aac <__malloc_lock+0x8>)
 8009aa6:	f7ff bf0e 	b.w	80098c6 <__retarget_lock_acquire_recursive>
 8009aaa:	bf00      	nop
 8009aac:	2000151c 	.word	0x2000151c

08009ab0 <__malloc_unlock>:
 8009ab0:	4801      	ldr	r0, [pc, #4]	@ (8009ab8 <__malloc_unlock+0x8>)
 8009ab2:	f7ff bf09 	b.w	80098c8 <__retarget_lock_release_recursive>
 8009ab6:	bf00      	nop
 8009ab8:	2000151c 	.word	0x2000151c

08009abc <__sfputc_r>:
 8009abc:	6893      	ldr	r3, [r2, #8]
 8009abe:	3b01      	subs	r3, #1
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	b410      	push	{r4}
 8009ac4:	6093      	str	r3, [r2, #8]
 8009ac6:	da08      	bge.n	8009ada <__sfputc_r+0x1e>
 8009ac8:	6994      	ldr	r4, [r2, #24]
 8009aca:	42a3      	cmp	r3, r4
 8009acc:	db01      	blt.n	8009ad2 <__sfputc_r+0x16>
 8009ace:	290a      	cmp	r1, #10
 8009ad0:	d103      	bne.n	8009ada <__sfputc_r+0x1e>
 8009ad2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ad6:	f7ff bd8a 	b.w	80095ee <__swbuf_r>
 8009ada:	6813      	ldr	r3, [r2, #0]
 8009adc:	1c58      	adds	r0, r3, #1
 8009ade:	6010      	str	r0, [r2, #0]
 8009ae0:	7019      	strb	r1, [r3, #0]
 8009ae2:	4608      	mov	r0, r1
 8009ae4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ae8:	4770      	bx	lr

08009aea <__sfputs_r>:
 8009aea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aec:	4606      	mov	r6, r0
 8009aee:	460f      	mov	r7, r1
 8009af0:	4614      	mov	r4, r2
 8009af2:	18d5      	adds	r5, r2, r3
 8009af4:	42ac      	cmp	r4, r5
 8009af6:	d101      	bne.n	8009afc <__sfputs_r+0x12>
 8009af8:	2000      	movs	r0, #0
 8009afa:	e007      	b.n	8009b0c <__sfputs_r+0x22>
 8009afc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b00:	463a      	mov	r2, r7
 8009b02:	4630      	mov	r0, r6
 8009b04:	f7ff ffda 	bl	8009abc <__sfputc_r>
 8009b08:	1c43      	adds	r3, r0, #1
 8009b0a:	d1f3      	bne.n	8009af4 <__sfputs_r+0xa>
 8009b0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009b10 <_vfiprintf_r>:
 8009b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b14:	460d      	mov	r5, r1
 8009b16:	b09d      	sub	sp, #116	@ 0x74
 8009b18:	4614      	mov	r4, r2
 8009b1a:	4698      	mov	r8, r3
 8009b1c:	4606      	mov	r6, r0
 8009b1e:	b118      	cbz	r0, 8009b28 <_vfiprintf_r+0x18>
 8009b20:	6a03      	ldr	r3, [r0, #32]
 8009b22:	b90b      	cbnz	r3, 8009b28 <_vfiprintf_r+0x18>
 8009b24:	f7ff fc7a 	bl	800941c <__sinit>
 8009b28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b2a:	07d9      	lsls	r1, r3, #31
 8009b2c:	d405      	bmi.n	8009b3a <_vfiprintf_r+0x2a>
 8009b2e:	89ab      	ldrh	r3, [r5, #12]
 8009b30:	059a      	lsls	r2, r3, #22
 8009b32:	d402      	bmi.n	8009b3a <_vfiprintf_r+0x2a>
 8009b34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b36:	f7ff fec6 	bl	80098c6 <__retarget_lock_acquire_recursive>
 8009b3a:	89ab      	ldrh	r3, [r5, #12]
 8009b3c:	071b      	lsls	r3, r3, #28
 8009b3e:	d501      	bpl.n	8009b44 <_vfiprintf_r+0x34>
 8009b40:	692b      	ldr	r3, [r5, #16]
 8009b42:	b99b      	cbnz	r3, 8009b6c <_vfiprintf_r+0x5c>
 8009b44:	4629      	mov	r1, r5
 8009b46:	4630      	mov	r0, r6
 8009b48:	f7ff fd90 	bl	800966c <__swsetup_r>
 8009b4c:	b170      	cbz	r0, 8009b6c <_vfiprintf_r+0x5c>
 8009b4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b50:	07dc      	lsls	r4, r3, #31
 8009b52:	d504      	bpl.n	8009b5e <_vfiprintf_r+0x4e>
 8009b54:	f04f 30ff 	mov.w	r0, #4294967295
 8009b58:	b01d      	add	sp, #116	@ 0x74
 8009b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b5e:	89ab      	ldrh	r3, [r5, #12]
 8009b60:	0598      	lsls	r0, r3, #22
 8009b62:	d4f7      	bmi.n	8009b54 <_vfiprintf_r+0x44>
 8009b64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b66:	f7ff feaf 	bl	80098c8 <__retarget_lock_release_recursive>
 8009b6a:	e7f3      	b.n	8009b54 <_vfiprintf_r+0x44>
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b70:	2320      	movs	r3, #32
 8009b72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b76:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b7a:	2330      	movs	r3, #48	@ 0x30
 8009b7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009d2c <_vfiprintf_r+0x21c>
 8009b80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b84:	f04f 0901 	mov.w	r9, #1
 8009b88:	4623      	mov	r3, r4
 8009b8a:	469a      	mov	sl, r3
 8009b8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b90:	b10a      	cbz	r2, 8009b96 <_vfiprintf_r+0x86>
 8009b92:	2a25      	cmp	r2, #37	@ 0x25
 8009b94:	d1f9      	bne.n	8009b8a <_vfiprintf_r+0x7a>
 8009b96:	ebba 0b04 	subs.w	fp, sl, r4
 8009b9a:	d00b      	beq.n	8009bb4 <_vfiprintf_r+0xa4>
 8009b9c:	465b      	mov	r3, fp
 8009b9e:	4622      	mov	r2, r4
 8009ba0:	4629      	mov	r1, r5
 8009ba2:	4630      	mov	r0, r6
 8009ba4:	f7ff ffa1 	bl	8009aea <__sfputs_r>
 8009ba8:	3001      	adds	r0, #1
 8009baa:	f000 80a7 	beq.w	8009cfc <_vfiprintf_r+0x1ec>
 8009bae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009bb0:	445a      	add	r2, fp
 8009bb2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009bb4:	f89a 3000 	ldrb.w	r3, [sl]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	f000 809f 	beq.w	8009cfc <_vfiprintf_r+0x1ec>
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8009bc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bc8:	f10a 0a01 	add.w	sl, sl, #1
 8009bcc:	9304      	str	r3, [sp, #16]
 8009bce:	9307      	str	r3, [sp, #28]
 8009bd0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009bd4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009bd6:	4654      	mov	r4, sl
 8009bd8:	2205      	movs	r2, #5
 8009bda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bde:	4853      	ldr	r0, [pc, #332]	@ (8009d2c <_vfiprintf_r+0x21c>)
 8009be0:	f7f6 faf6 	bl	80001d0 <memchr>
 8009be4:	9a04      	ldr	r2, [sp, #16]
 8009be6:	b9d8      	cbnz	r0, 8009c20 <_vfiprintf_r+0x110>
 8009be8:	06d1      	lsls	r1, r2, #27
 8009bea:	bf44      	itt	mi
 8009bec:	2320      	movmi	r3, #32
 8009bee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009bf2:	0713      	lsls	r3, r2, #28
 8009bf4:	bf44      	itt	mi
 8009bf6:	232b      	movmi	r3, #43	@ 0x2b
 8009bf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009bfc:	f89a 3000 	ldrb.w	r3, [sl]
 8009c00:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c02:	d015      	beq.n	8009c30 <_vfiprintf_r+0x120>
 8009c04:	9a07      	ldr	r2, [sp, #28]
 8009c06:	4654      	mov	r4, sl
 8009c08:	2000      	movs	r0, #0
 8009c0a:	f04f 0c0a 	mov.w	ip, #10
 8009c0e:	4621      	mov	r1, r4
 8009c10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c14:	3b30      	subs	r3, #48	@ 0x30
 8009c16:	2b09      	cmp	r3, #9
 8009c18:	d94b      	bls.n	8009cb2 <_vfiprintf_r+0x1a2>
 8009c1a:	b1b0      	cbz	r0, 8009c4a <_vfiprintf_r+0x13a>
 8009c1c:	9207      	str	r2, [sp, #28]
 8009c1e:	e014      	b.n	8009c4a <_vfiprintf_r+0x13a>
 8009c20:	eba0 0308 	sub.w	r3, r0, r8
 8009c24:	fa09 f303 	lsl.w	r3, r9, r3
 8009c28:	4313      	orrs	r3, r2
 8009c2a:	9304      	str	r3, [sp, #16]
 8009c2c:	46a2      	mov	sl, r4
 8009c2e:	e7d2      	b.n	8009bd6 <_vfiprintf_r+0xc6>
 8009c30:	9b03      	ldr	r3, [sp, #12]
 8009c32:	1d19      	adds	r1, r3, #4
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	9103      	str	r1, [sp, #12]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	bfbb      	ittet	lt
 8009c3c:	425b      	neglt	r3, r3
 8009c3e:	f042 0202 	orrlt.w	r2, r2, #2
 8009c42:	9307      	strge	r3, [sp, #28]
 8009c44:	9307      	strlt	r3, [sp, #28]
 8009c46:	bfb8      	it	lt
 8009c48:	9204      	strlt	r2, [sp, #16]
 8009c4a:	7823      	ldrb	r3, [r4, #0]
 8009c4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c4e:	d10a      	bne.n	8009c66 <_vfiprintf_r+0x156>
 8009c50:	7863      	ldrb	r3, [r4, #1]
 8009c52:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c54:	d132      	bne.n	8009cbc <_vfiprintf_r+0x1ac>
 8009c56:	9b03      	ldr	r3, [sp, #12]
 8009c58:	1d1a      	adds	r2, r3, #4
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	9203      	str	r2, [sp, #12]
 8009c5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c62:	3402      	adds	r4, #2
 8009c64:	9305      	str	r3, [sp, #20]
 8009c66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009d3c <_vfiprintf_r+0x22c>
 8009c6a:	7821      	ldrb	r1, [r4, #0]
 8009c6c:	2203      	movs	r2, #3
 8009c6e:	4650      	mov	r0, sl
 8009c70:	f7f6 faae 	bl	80001d0 <memchr>
 8009c74:	b138      	cbz	r0, 8009c86 <_vfiprintf_r+0x176>
 8009c76:	9b04      	ldr	r3, [sp, #16]
 8009c78:	eba0 000a 	sub.w	r0, r0, sl
 8009c7c:	2240      	movs	r2, #64	@ 0x40
 8009c7e:	4082      	lsls	r2, r0
 8009c80:	4313      	orrs	r3, r2
 8009c82:	3401      	adds	r4, #1
 8009c84:	9304      	str	r3, [sp, #16]
 8009c86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c8a:	4829      	ldr	r0, [pc, #164]	@ (8009d30 <_vfiprintf_r+0x220>)
 8009c8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c90:	2206      	movs	r2, #6
 8009c92:	f7f6 fa9d 	bl	80001d0 <memchr>
 8009c96:	2800      	cmp	r0, #0
 8009c98:	d03f      	beq.n	8009d1a <_vfiprintf_r+0x20a>
 8009c9a:	4b26      	ldr	r3, [pc, #152]	@ (8009d34 <_vfiprintf_r+0x224>)
 8009c9c:	bb1b      	cbnz	r3, 8009ce6 <_vfiprintf_r+0x1d6>
 8009c9e:	9b03      	ldr	r3, [sp, #12]
 8009ca0:	3307      	adds	r3, #7
 8009ca2:	f023 0307 	bic.w	r3, r3, #7
 8009ca6:	3308      	adds	r3, #8
 8009ca8:	9303      	str	r3, [sp, #12]
 8009caa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cac:	443b      	add	r3, r7
 8009cae:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cb0:	e76a      	b.n	8009b88 <_vfiprintf_r+0x78>
 8009cb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009cb6:	460c      	mov	r4, r1
 8009cb8:	2001      	movs	r0, #1
 8009cba:	e7a8      	b.n	8009c0e <_vfiprintf_r+0xfe>
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	3401      	adds	r4, #1
 8009cc0:	9305      	str	r3, [sp, #20]
 8009cc2:	4619      	mov	r1, r3
 8009cc4:	f04f 0c0a 	mov.w	ip, #10
 8009cc8:	4620      	mov	r0, r4
 8009cca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cce:	3a30      	subs	r2, #48	@ 0x30
 8009cd0:	2a09      	cmp	r2, #9
 8009cd2:	d903      	bls.n	8009cdc <_vfiprintf_r+0x1cc>
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d0c6      	beq.n	8009c66 <_vfiprintf_r+0x156>
 8009cd8:	9105      	str	r1, [sp, #20]
 8009cda:	e7c4      	b.n	8009c66 <_vfiprintf_r+0x156>
 8009cdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ce0:	4604      	mov	r4, r0
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	e7f0      	b.n	8009cc8 <_vfiprintf_r+0x1b8>
 8009ce6:	ab03      	add	r3, sp, #12
 8009ce8:	9300      	str	r3, [sp, #0]
 8009cea:	462a      	mov	r2, r5
 8009cec:	4b12      	ldr	r3, [pc, #72]	@ (8009d38 <_vfiprintf_r+0x228>)
 8009cee:	a904      	add	r1, sp, #16
 8009cf0:	4630      	mov	r0, r6
 8009cf2:	f3af 8000 	nop.w
 8009cf6:	4607      	mov	r7, r0
 8009cf8:	1c78      	adds	r0, r7, #1
 8009cfa:	d1d6      	bne.n	8009caa <_vfiprintf_r+0x19a>
 8009cfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009cfe:	07d9      	lsls	r1, r3, #31
 8009d00:	d405      	bmi.n	8009d0e <_vfiprintf_r+0x1fe>
 8009d02:	89ab      	ldrh	r3, [r5, #12]
 8009d04:	059a      	lsls	r2, r3, #22
 8009d06:	d402      	bmi.n	8009d0e <_vfiprintf_r+0x1fe>
 8009d08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d0a:	f7ff fddd 	bl	80098c8 <__retarget_lock_release_recursive>
 8009d0e:	89ab      	ldrh	r3, [r5, #12]
 8009d10:	065b      	lsls	r3, r3, #25
 8009d12:	f53f af1f 	bmi.w	8009b54 <_vfiprintf_r+0x44>
 8009d16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d18:	e71e      	b.n	8009b58 <_vfiprintf_r+0x48>
 8009d1a:	ab03      	add	r3, sp, #12
 8009d1c:	9300      	str	r3, [sp, #0]
 8009d1e:	462a      	mov	r2, r5
 8009d20:	4b05      	ldr	r3, [pc, #20]	@ (8009d38 <_vfiprintf_r+0x228>)
 8009d22:	a904      	add	r1, sp, #16
 8009d24:	4630      	mov	r0, r6
 8009d26:	f000 f879 	bl	8009e1c <_printf_i>
 8009d2a:	e7e4      	b.n	8009cf6 <_vfiprintf_r+0x1e6>
 8009d2c:	0800a46c 	.word	0x0800a46c
 8009d30:	0800a476 	.word	0x0800a476
 8009d34:	00000000 	.word	0x00000000
 8009d38:	08009aeb 	.word	0x08009aeb
 8009d3c:	0800a472 	.word	0x0800a472

08009d40 <_printf_common>:
 8009d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d44:	4616      	mov	r6, r2
 8009d46:	4698      	mov	r8, r3
 8009d48:	688a      	ldr	r2, [r1, #8]
 8009d4a:	690b      	ldr	r3, [r1, #16]
 8009d4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d50:	4293      	cmp	r3, r2
 8009d52:	bfb8      	it	lt
 8009d54:	4613      	movlt	r3, r2
 8009d56:	6033      	str	r3, [r6, #0]
 8009d58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009d5c:	4607      	mov	r7, r0
 8009d5e:	460c      	mov	r4, r1
 8009d60:	b10a      	cbz	r2, 8009d66 <_printf_common+0x26>
 8009d62:	3301      	adds	r3, #1
 8009d64:	6033      	str	r3, [r6, #0]
 8009d66:	6823      	ldr	r3, [r4, #0]
 8009d68:	0699      	lsls	r1, r3, #26
 8009d6a:	bf42      	ittt	mi
 8009d6c:	6833      	ldrmi	r3, [r6, #0]
 8009d6e:	3302      	addmi	r3, #2
 8009d70:	6033      	strmi	r3, [r6, #0]
 8009d72:	6825      	ldr	r5, [r4, #0]
 8009d74:	f015 0506 	ands.w	r5, r5, #6
 8009d78:	d106      	bne.n	8009d88 <_printf_common+0x48>
 8009d7a:	f104 0a19 	add.w	sl, r4, #25
 8009d7e:	68e3      	ldr	r3, [r4, #12]
 8009d80:	6832      	ldr	r2, [r6, #0]
 8009d82:	1a9b      	subs	r3, r3, r2
 8009d84:	42ab      	cmp	r3, r5
 8009d86:	dc26      	bgt.n	8009dd6 <_printf_common+0x96>
 8009d88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009d8c:	6822      	ldr	r2, [r4, #0]
 8009d8e:	3b00      	subs	r3, #0
 8009d90:	bf18      	it	ne
 8009d92:	2301      	movne	r3, #1
 8009d94:	0692      	lsls	r2, r2, #26
 8009d96:	d42b      	bmi.n	8009df0 <_printf_common+0xb0>
 8009d98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009d9c:	4641      	mov	r1, r8
 8009d9e:	4638      	mov	r0, r7
 8009da0:	47c8      	blx	r9
 8009da2:	3001      	adds	r0, #1
 8009da4:	d01e      	beq.n	8009de4 <_printf_common+0xa4>
 8009da6:	6823      	ldr	r3, [r4, #0]
 8009da8:	6922      	ldr	r2, [r4, #16]
 8009daa:	f003 0306 	and.w	r3, r3, #6
 8009dae:	2b04      	cmp	r3, #4
 8009db0:	bf02      	ittt	eq
 8009db2:	68e5      	ldreq	r5, [r4, #12]
 8009db4:	6833      	ldreq	r3, [r6, #0]
 8009db6:	1aed      	subeq	r5, r5, r3
 8009db8:	68a3      	ldr	r3, [r4, #8]
 8009dba:	bf0c      	ite	eq
 8009dbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009dc0:	2500      	movne	r5, #0
 8009dc2:	4293      	cmp	r3, r2
 8009dc4:	bfc4      	itt	gt
 8009dc6:	1a9b      	subgt	r3, r3, r2
 8009dc8:	18ed      	addgt	r5, r5, r3
 8009dca:	2600      	movs	r6, #0
 8009dcc:	341a      	adds	r4, #26
 8009dce:	42b5      	cmp	r5, r6
 8009dd0:	d11a      	bne.n	8009e08 <_printf_common+0xc8>
 8009dd2:	2000      	movs	r0, #0
 8009dd4:	e008      	b.n	8009de8 <_printf_common+0xa8>
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	4652      	mov	r2, sl
 8009dda:	4641      	mov	r1, r8
 8009ddc:	4638      	mov	r0, r7
 8009dde:	47c8      	blx	r9
 8009de0:	3001      	adds	r0, #1
 8009de2:	d103      	bne.n	8009dec <_printf_common+0xac>
 8009de4:	f04f 30ff 	mov.w	r0, #4294967295
 8009de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dec:	3501      	adds	r5, #1
 8009dee:	e7c6      	b.n	8009d7e <_printf_common+0x3e>
 8009df0:	18e1      	adds	r1, r4, r3
 8009df2:	1c5a      	adds	r2, r3, #1
 8009df4:	2030      	movs	r0, #48	@ 0x30
 8009df6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009dfa:	4422      	add	r2, r4
 8009dfc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009e00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009e04:	3302      	adds	r3, #2
 8009e06:	e7c7      	b.n	8009d98 <_printf_common+0x58>
 8009e08:	2301      	movs	r3, #1
 8009e0a:	4622      	mov	r2, r4
 8009e0c:	4641      	mov	r1, r8
 8009e0e:	4638      	mov	r0, r7
 8009e10:	47c8      	blx	r9
 8009e12:	3001      	adds	r0, #1
 8009e14:	d0e6      	beq.n	8009de4 <_printf_common+0xa4>
 8009e16:	3601      	adds	r6, #1
 8009e18:	e7d9      	b.n	8009dce <_printf_common+0x8e>
	...

08009e1c <_printf_i>:
 8009e1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e20:	7e0f      	ldrb	r7, [r1, #24]
 8009e22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009e24:	2f78      	cmp	r7, #120	@ 0x78
 8009e26:	4691      	mov	r9, r2
 8009e28:	4680      	mov	r8, r0
 8009e2a:	460c      	mov	r4, r1
 8009e2c:	469a      	mov	sl, r3
 8009e2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009e32:	d807      	bhi.n	8009e44 <_printf_i+0x28>
 8009e34:	2f62      	cmp	r7, #98	@ 0x62
 8009e36:	d80a      	bhi.n	8009e4e <_printf_i+0x32>
 8009e38:	2f00      	cmp	r7, #0
 8009e3a:	f000 80d1 	beq.w	8009fe0 <_printf_i+0x1c4>
 8009e3e:	2f58      	cmp	r7, #88	@ 0x58
 8009e40:	f000 80b8 	beq.w	8009fb4 <_printf_i+0x198>
 8009e44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009e4c:	e03a      	b.n	8009ec4 <_printf_i+0xa8>
 8009e4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009e52:	2b15      	cmp	r3, #21
 8009e54:	d8f6      	bhi.n	8009e44 <_printf_i+0x28>
 8009e56:	a101      	add	r1, pc, #4	@ (adr r1, 8009e5c <_printf_i+0x40>)
 8009e58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e5c:	08009eb5 	.word	0x08009eb5
 8009e60:	08009ec9 	.word	0x08009ec9
 8009e64:	08009e45 	.word	0x08009e45
 8009e68:	08009e45 	.word	0x08009e45
 8009e6c:	08009e45 	.word	0x08009e45
 8009e70:	08009e45 	.word	0x08009e45
 8009e74:	08009ec9 	.word	0x08009ec9
 8009e78:	08009e45 	.word	0x08009e45
 8009e7c:	08009e45 	.word	0x08009e45
 8009e80:	08009e45 	.word	0x08009e45
 8009e84:	08009e45 	.word	0x08009e45
 8009e88:	08009fc7 	.word	0x08009fc7
 8009e8c:	08009ef3 	.word	0x08009ef3
 8009e90:	08009f81 	.word	0x08009f81
 8009e94:	08009e45 	.word	0x08009e45
 8009e98:	08009e45 	.word	0x08009e45
 8009e9c:	08009fe9 	.word	0x08009fe9
 8009ea0:	08009e45 	.word	0x08009e45
 8009ea4:	08009ef3 	.word	0x08009ef3
 8009ea8:	08009e45 	.word	0x08009e45
 8009eac:	08009e45 	.word	0x08009e45
 8009eb0:	08009f89 	.word	0x08009f89
 8009eb4:	6833      	ldr	r3, [r6, #0]
 8009eb6:	1d1a      	adds	r2, r3, #4
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	6032      	str	r2, [r6, #0]
 8009ebc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ec0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	e09c      	b.n	800a002 <_printf_i+0x1e6>
 8009ec8:	6833      	ldr	r3, [r6, #0]
 8009eca:	6820      	ldr	r0, [r4, #0]
 8009ecc:	1d19      	adds	r1, r3, #4
 8009ece:	6031      	str	r1, [r6, #0]
 8009ed0:	0606      	lsls	r6, r0, #24
 8009ed2:	d501      	bpl.n	8009ed8 <_printf_i+0xbc>
 8009ed4:	681d      	ldr	r5, [r3, #0]
 8009ed6:	e003      	b.n	8009ee0 <_printf_i+0xc4>
 8009ed8:	0645      	lsls	r5, r0, #25
 8009eda:	d5fb      	bpl.n	8009ed4 <_printf_i+0xb8>
 8009edc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009ee0:	2d00      	cmp	r5, #0
 8009ee2:	da03      	bge.n	8009eec <_printf_i+0xd0>
 8009ee4:	232d      	movs	r3, #45	@ 0x2d
 8009ee6:	426d      	negs	r5, r5
 8009ee8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009eec:	4858      	ldr	r0, [pc, #352]	@ (800a050 <_printf_i+0x234>)
 8009eee:	230a      	movs	r3, #10
 8009ef0:	e011      	b.n	8009f16 <_printf_i+0xfa>
 8009ef2:	6821      	ldr	r1, [r4, #0]
 8009ef4:	6833      	ldr	r3, [r6, #0]
 8009ef6:	0608      	lsls	r0, r1, #24
 8009ef8:	f853 5b04 	ldr.w	r5, [r3], #4
 8009efc:	d402      	bmi.n	8009f04 <_printf_i+0xe8>
 8009efe:	0649      	lsls	r1, r1, #25
 8009f00:	bf48      	it	mi
 8009f02:	b2ad      	uxthmi	r5, r5
 8009f04:	2f6f      	cmp	r7, #111	@ 0x6f
 8009f06:	4852      	ldr	r0, [pc, #328]	@ (800a050 <_printf_i+0x234>)
 8009f08:	6033      	str	r3, [r6, #0]
 8009f0a:	bf14      	ite	ne
 8009f0c:	230a      	movne	r3, #10
 8009f0e:	2308      	moveq	r3, #8
 8009f10:	2100      	movs	r1, #0
 8009f12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009f16:	6866      	ldr	r6, [r4, #4]
 8009f18:	60a6      	str	r6, [r4, #8]
 8009f1a:	2e00      	cmp	r6, #0
 8009f1c:	db05      	blt.n	8009f2a <_printf_i+0x10e>
 8009f1e:	6821      	ldr	r1, [r4, #0]
 8009f20:	432e      	orrs	r6, r5
 8009f22:	f021 0104 	bic.w	r1, r1, #4
 8009f26:	6021      	str	r1, [r4, #0]
 8009f28:	d04b      	beq.n	8009fc2 <_printf_i+0x1a6>
 8009f2a:	4616      	mov	r6, r2
 8009f2c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f30:	fb03 5711 	mls	r7, r3, r1, r5
 8009f34:	5dc7      	ldrb	r7, [r0, r7]
 8009f36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f3a:	462f      	mov	r7, r5
 8009f3c:	42bb      	cmp	r3, r7
 8009f3e:	460d      	mov	r5, r1
 8009f40:	d9f4      	bls.n	8009f2c <_printf_i+0x110>
 8009f42:	2b08      	cmp	r3, #8
 8009f44:	d10b      	bne.n	8009f5e <_printf_i+0x142>
 8009f46:	6823      	ldr	r3, [r4, #0]
 8009f48:	07df      	lsls	r7, r3, #31
 8009f4a:	d508      	bpl.n	8009f5e <_printf_i+0x142>
 8009f4c:	6923      	ldr	r3, [r4, #16]
 8009f4e:	6861      	ldr	r1, [r4, #4]
 8009f50:	4299      	cmp	r1, r3
 8009f52:	bfde      	ittt	le
 8009f54:	2330      	movle	r3, #48	@ 0x30
 8009f56:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009f5a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009f5e:	1b92      	subs	r2, r2, r6
 8009f60:	6122      	str	r2, [r4, #16]
 8009f62:	f8cd a000 	str.w	sl, [sp]
 8009f66:	464b      	mov	r3, r9
 8009f68:	aa03      	add	r2, sp, #12
 8009f6a:	4621      	mov	r1, r4
 8009f6c:	4640      	mov	r0, r8
 8009f6e:	f7ff fee7 	bl	8009d40 <_printf_common>
 8009f72:	3001      	adds	r0, #1
 8009f74:	d14a      	bne.n	800a00c <_printf_i+0x1f0>
 8009f76:	f04f 30ff 	mov.w	r0, #4294967295
 8009f7a:	b004      	add	sp, #16
 8009f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f80:	6823      	ldr	r3, [r4, #0]
 8009f82:	f043 0320 	orr.w	r3, r3, #32
 8009f86:	6023      	str	r3, [r4, #0]
 8009f88:	4832      	ldr	r0, [pc, #200]	@ (800a054 <_printf_i+0x238>)
 8009f8a:	2778      	movs	r7, #120	@ 0x78
 8009f8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009f90:	6823      	ldr	r3, [r4, #0]
 8009f92:	6831      	ldr	r1, [r6, #0]
 8009f94:	061f      	lsls	r7, r3, #24
 8009f96:	f851 5b04 	ldr.w	r5, [r1], #4
 8009f9a:	d402      	bmi.n	8009fa2 <_printf_i+0x186>
 8009f9c:	065f      	lsls	r7, r3, #25
 8009f9e:	bf48      	it	mi
 8009fa0:	b2ad      	uxthmi	r5, r5
 8009fa2:	6031      	str	r1, [r6, #0]
 8009fa4:	07d9      	lsls	r1, r3, #31
 8009fa6:	bf44      	itt	mi
 8009fa8:	f043 0320 	orrmi.w	r3, r3, #32
 8009fac:	6023      	strmi	r3, [r4, #0]
 8009fae:	b11d      	cbz	r5, 8009fb8 <_printf_i+0x19c>
 8009fb0:	2310      	movs	r3, #16
 8009fb2:	e7ad      	b.n	8009f10 <_printf_i+0xf4>
 8009fb4:	4826      	ldr	r0, [pc, #152]	@ (800a050 <_printf_i+0x234>)
 8009fb6:	e7e9      	b.n	8009f8c <_printf_i+0x170>
 8009fb8:	6823      	ldr	r3, [r4, #0]
 8009fba:	f023 0320 	bic.w	r3, r3, #32
 8009fbe:	6023      	str	r3, [r4, #0]
 8009fc0:	e7f6      	b.n	8009fb0 <_printf_i+0x194>
 8009fc2:	4616      	mov	r6, r2
 8009fc4:	e7bd      	b.n	8009f42 <_printf_i+0x126>
 8009fc6:	6833      	ldr	r3, [r6, #0]
 8009fc8:	6825      	ldr	r5, [r4, #0]
 8009fca:	6961      	ldr	r1, [r4, #20]
 8009fcc:	1d18      	adds	r0, r3, #4
 8009fce:	6030      	str	r0, [r6, #0]
 8009fd0:	062e      	lsls	r6, r5, #24
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	d501      	bpl.n	8009fda <_printf_i+0x1be>
 8009fd6:	6019      	str	r1, [r3, #0]
 8009fd8:	e002      	b.n	8009fe0 <_printf_i+0x1c4>
 8009fda:	0668      	lsls	r0, r5, #25
 8009fdc:	d5fb      	bpl.n	8009fd6 <_printf_i+0x1ba>
 8009fde:	8019      	strh	r1, [r3, #0]
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	6123      	str	r3, [r4, #16]
 8009fe4:	4616      	mov	r6, r2
 8009fe6:	e7bc      	b.n	8009f62 <_printf_i+0x146>
 8009fe8:	6833      	ldr	r3, [r6, #0]
 8009fea:	1d1a      	adds	r2, r3, #4
 8009fec:	6032      	str	r2, [r6, #0]
 8009fee:	681e      	ldr	r6, [r3, #0]
 8009ff0:	6862      	ldr	r2, [r4, #4]
 8009ff2:	2100      	movs	r1, #0
 8009ff4:	4630      	mov	r0, r6
 8009ff6:	f7f6 f8eb 	bl	80001d0 <memchr>
 8009ffa:	b108      	cbz	r0, 800a000 <_printf_i+0x1e4>
 8009ffc:	1b80      	subs	r0, r0, r6
 8009ffe:	6060      	str	r0, [r4, #4]
 800a000:	6863      	ldr	r3, [r4, #4]
 800a002:	6123      	str	r3, [r4, #16]
 800a004:	2300      	movs	r3, #0
 800a006:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a00a:	e7aa      	b.n	8009f62 <_printf_i+0x146>
 800a00c:	6923      	ldr	r3, [r4, #16]
 800a00e:	4632      	mov	r2, r6
 800a010:	4649      	mov	r1, r9
 800a012:	4640      	mov	r0, r8
 800a014:	47d0      	blx	sl
 800a016:	3001      	adds	r0, #1
 800a018:	d0ad      	beq.n	8009f76 <_printf_i+0x15a>
 800a01a:	6823      	ldr	r3, [r4, #0]
 800a01c:	079b      	lsls	r3, r3, #30
 800a01e:	d413      	bmi.n	800a048 <_printf_i+0x22c>
 800a020:	68e0      	ldr	r0, [r4, #12]
 800a022:	9b03      	ldr	r3, [sp, #12]
 800a024:	4298      	cmp	r0, r3
 800a026:	bfb8      	it	lt
 800a028:	4618      	movlt	r0, r3
 800a02a:	e7a6      	b.n	8009f7a <_printf_i+0x15e>
 800a02c:	2301      	movs	r3, #1
 800a02e:	4632      	mov	r2, r6
 800a030:	4649      	mov	r1, r9
 800a032:	4640      	mov	r0, r8
 800a034:	47d0      	blx	sl
 800a036:	3001      	adds	r0, #1
 800a038:	d09d      	beq.n	8009f76 <_printf_i+0x15a>
 800a03a:	3501      	adds	r5, #1
 800a03c:	68e3      	ldr	r3, [r4, #12]
 800a03e:	9903      	ldr	r1, [sp, #12]
 800a040:	1a5b      	subs	r3, r3, r1
 800a042:	42ab      	cmp	r3, r5
 800a044:	dcf2      	bgt.n	800a02c <_printf_i+0x210>
 800a046:	e7eb      	b.n	800a020 <_printf_i+0x204>
 800a048:	2500      	movs	r5, #0
 800a04a:	f104 0619 	add.w	r6, r4, #25
 800a04e:	e7f5      	b.n	800a03c <_printf_i+0x220>
 800a050:	0800a47d 	.word	0x0800a47d
 800a054:	0800a48e 	.word	0x0800a48e

0800a058 <__sflush_r>:
 800a058:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a05c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a060:	0716      	lsls	r6, r2, #28
 800a062:	4605      	mov	r5, r0
 800a064:	460c      	mov	r4, r1
 800a066:	d454      	bmi.n	800a112 <__sflush_r+0xba>
 800a068:	684b      	ldr	r3, [r1, #4]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	dc02      	bgt.n	800a074 <__sflush_r+0x1c>
 800a06e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a070:	2b00      	cmp	r3, #0
 800a072:	dd48      	ble.n	800a106 <__sflush_r+0xae>
 800a074:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a076:	2e00      	cmp	r6, #0
 800a078:	d045      	beq.n	800a106 <__sflush_r+0xae>
 800a07a:	2300      	movs	r3, #0
 800a07c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a080:	682f      	ldr	r7, [r5, #0]
 800a082:	6a21      	ldr	r1, [r4, #32]
 800a084:	602b      	str	r3, [r5, #0]
 800a086:	d030      	beq.n	800a0ea <__sflush_r+0x92>
 800a088:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a08a:	89a3      	ldrh	r3, [r4, #12]
 800a08c:	0759      	lsls	r1, r3, #29
 800a08e:	d505      	bpl.n	800a09c <__sflush_r+0x44>
 800a090:	6863      	ldr	r3, [r4, #4]
 800a092:	1ad2      	subs	r2, r2, r3
 800a094:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a096:	b10b      	cbz	r3, 800a09c <__sflush_r+0x44>
 800a098:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a09a:	1ad2      	subs	r2, r2, r3
 800a09c:	2300      	movs	r3, #0
 800a09e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a0a0:	6a21      	ldr	r1, [r4, #32]
 800a0a2:	4628      	mov	r0, r5
 800a0a4:	47b0      	blx	r6
 800a0a6:	1c43      	adds	r3, r0, #1
 800a0a8:	89a3      	ldrh	r3, [r4, #12]
 800a0aa:	d106      	bne.n	800a0ba <__sflush_r+0x62>
 800a0ac:	6829      	ldr	r1, [r5, #0]
 800a0ae:	291d      	cmp	r1, #29
 800a0b0:	d82b      	bhi.n	800a10a <__sflush_r+0xb2>
 800a0b2:	4a2a      	ldr	r2, [pc, #168]	@ (800a15c <__sflush_r+0x104>)
 800a0b4:	40ca      	lsrs	r2, r1
 800a0b6:	07d6      	lsls	r6, r2, #31
 800a0b8:	d527      	bpl.n	800a10a <__sflush_r+0xb2>
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	6062      	str	r2, [r4, #4]
 800a0be:	04d9      	lsls	r1, r3, #19
 800a0c0:	6922      	ldr	r2, [r4, #16]
 800a0c2:	6022      	str	r2, [r4, #0]
 800a0c4:	d504      	bpl.n	800a0d0 <__sflush_r+0x78>
 800a0c6:	1c42      	adds	r2, r0, #1
 800a0c8:	d101      	bne.n	800a0ce <__sflush_r+0x76>
 800a0ca:	682b      	ldr	r3, [r5, #0]
 800a0cc:	b903      	cbnz	r3, 800a0d0 <__sflush_r+0x78>
 800a0ce:	6560      	str	r0, [r4, #84]	@ 0x54
 800a0d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a0d2:	602f      	str	r7, [r5, #0]
 800a0d4:	b1b9      	cbz	r1, 800a106 <__sflush_r+0xae>
 800a0d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a0da:	4299      	cmp	r1, r3
 800a0dc:	d002      	beq.n	800a0e4 <__sflush_r+0x8c>
 800a0de:	4628      	mov	r0, r5
 800a0e0:	f7ff fbf4 	bl	80098cc <_free_r>
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	6363      	str	r3, [r4, #52]	@ 0x34
 800a0e8:	e00d      	b.n	800a106 <__sflush_r+0xae>
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	4628      	mov	r0, r5
 800a0ee:	47b0      	blx	r6
 800a0f0:	4602      	mov	r2, r0
 800a0f2:	1c50      	adds	r0, r2, #1
 800a0f4:	d1c9      	bne.n	800a08a <__sflush_r+0x32>
 800a0f6:	682b      	ldr	r3, [r5, #0]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d0c6      	beq.n	800a08a <__sflush_r+0x32>
 800a0fc:	2b1d      	cmp	r3, #29
 800a0fe:	d001      	beq.n	800a104 <__sflush_r+0xac>
 800a100:	2b16      	cmp	r3, #22
 800a102:	d11e      	bne.n	800a142 <__sflush_r+0xea>
 800a104:	602f      	str	r7, [r5, #0]
 800a106:	2000      	movs	r0, #0
 800a108:	e022      	b.n	800a150 <__sflush_r+0xf8>
 800a10a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a10e:	b21b      	sxth	r3, r3
 800a110:	e01b      	b.n	800a14a <__sflush_r+0xf2>
 800a112:	690f      	ldr	r7, [r1, #16]
 800a114:	2f00      	cmp	r7, #0
 800a116:	d0f6      	beq.n	800a106 <__sflush_r+0xae>
 800a118:	0793      	lsls	r3, r2, #30
 800a11a:	680e      	ldr	r6, [r1, #0]
 800a11c:	bf08      	it	eq
 800a11e:	694b      	ldreq	r3, [r1, #20]
 800a120:	600f      	str	r7, [r1, #0]
 800a122:	bf18      	it	ne
 800a124:	2300      	movne	r3, #0
 800a126:	eba6 0807 	sub.w	r8, r6, r7
 800a12a:	608b      	str	r3, [r1, #8]
 800a12c:	f1b8 0f00 	cmp.w	r8, #0
 800a130:	dde9      	ble.n	800a106 <__sflush_r+0xae>
 800a132:	6a21      	ldr	r1, [r4, #32]
 800a134:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a136:	4643      	mov	r3, r8
 800a138:	463a      	mov	r2, r7
 800a13a:	4628      	mov	r0, r5
 800a13c:	47b0      	blx	r6
 800a13e:	2800      	cmp	r0, #0
 800a140:	dc08      	bgt.n	800a154 <__sflush_r+0xfc>
 800a142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a146:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a14a:	81a3      	strh	r3, [r4, #12]
 800a14c:	f04f 30ff 	mov.w	r0, #4294967295
 800a150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a154:	4407      	add	r7, r0
 800a156:	eba8 0800 	sub.w	r8, r8, r0
 800a15a:	e7e7      	b.n	800a12c <__sflush_r+0xd4>
 800a15c:	20400001 	.word	0x20400001

0800a160 <_fflush_r>:
 800a160:	b538      	push	{r3, r4, r5, lr}
 800a162:	690b      	ldr	r3, [r1, #16]
 800a164:	4605      	mov	r5, r0
 800a166:	460c      	mov	r4, r1
 800a168:	b913      	cbnz	r3, 800a170 <_fflush_r+0x10>
 800a16a:	2500      	movs	r5, #0
 800a16c:	4628      	mov	r0, r5
 800a16e:	bd38      	pop	{r3, r4, r5, pc}
 800a170:	b118      	cbz	r0, 800a17a <_fflush_r+0x1a>
 800a172:	6a03      	ldr	r3, [r0, #32]
 800a174:	b90b      	cbnz	r3, 800a17a <_fflush_r+0x1a>
 800a176:	f7ff f951 	bl	800941c <__sinit>
 800a17a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d0f3      	beq.n	800a16a <_fflush_r+0xa>
 800a182:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a184:	07d0      	lsls	r0, r2, #31
 800a186:	d404      	bmi.n	800a192 <_fflush_r+0x32>
 800a188:	0599      	lsls	r1, r3, #22
 800a18a:	d402      	bmi.n	800a192 <_fflush_r+0x32>
 800a18c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a18e:	f7ff fb9a 	bl	80098c6 <__retarget_lock_acquire_recursive>
 800a192:	4628      	mov	r0, r5
 800a194:	4621      	mov	r1, r4
 800a196:	f7ff ff5f 	bl	800a058 <__sflush_r>
 800a19a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a19c:	07da      	lsls	r2, r3, #31
 800a19e:	4605      	mov	r5, r0
 800a1a0:	d4e4      	bmi.n	800a16c <_fflush_r+0xc>
 800a1a2:	89a3      	ldrh	r3, [r4, #12]
 800a1a4:	059b      	lsls	r3, r3, #22
 800a1a6:	d4e1      	bmi.n	800a16c <_fflush_r+0xc>
 800a1a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a1aa:	f7ff fb8d 	bl	80098c8 <__retarget_lock_release_recursive>
 800a1ae:	e7dd      	b.n	800a16c <_fflush_r+0xc>

0800a1b0 <__swhatbuf_r>:
 800a1b0:	b570      	push	{r4, r5, r6, lr}
 800a1b2:	460c      	mov	r4, r1
 800a1b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1b8:	2900      	cmp	r1, #0
 800a1ba:	b096      	sub	sp, #88	@ 0x58
 800a1bc:	4615      	mov	r5, r2
 800a1be:	461e      	mov	r6, r3
 800a1c0:	da0d      	bge.n	800a1de <__swhatbuf_r+0x2e>
 800a1c2:	89a3      	ldrh	r3, [r4, #12]
 800a1c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a1c8:	f04f 0100 	mov.w	r1, #0
 800a1cc:	bf14      	ite	ne
 800a1ce:	2340      	movne	r3, #64	@ 0x40
 800a1d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a1d4:	2000      	movs	r0, #0
 800a1d6:	6031      	str	r1, [r6, #0]
 800a1d8:	602b      	str	r3, [r5, #0]
 800a1da:	b016      	add	sp, #88	@ 0x58
 800a1dc:	bd70      	pop	{r4, r5, r6, pc}
 800a1de:	466a      	mov	r2, sp
 800a1e0:	f000 f848 	bl	800a274 <_fstat_r>
 800a1e4:	2800      	cmp	r0, #0
 800a1e6:	dbec      	blt.n	800a1c2 <__swhatbuf_r+0x12>
 800a1e8:	9901      	ldr	r1, [sp, #4]
 800a1ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a1ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a1f2:	4259      	negs	r1, r3
 800a1f4:	4159      	adcs	r1, r3
 800a1f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1fa:	e7eb      	b.n	800a1d4 <__swhatbuf_r+0x24>

0800a1fc <__smakebuf_r>:
 800a1fc:	898b      	ldrh	r3, [r1, #12]
 800a1fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a200:	079d      	lsls	r5, r3, #30
 800a202:	4606      	mov	r6, r0
 800a204:	460c      	mov	r4, r1
 800a206:	d507      	bpl.n	800a218 <__smakebuf_r+0x1c>
 800a208:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a20c:	6023      	str	r3, [r4, #0]
 800a20e:	6123      	str	r3, [r4, #16]
 800a210:	2301      	movs	r3, #1
 800a212:	6163      	str	r3, [r4, #20]
 800a214:	b003      	add	sp, #12
 800a216:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a218:	ab01      	add	r3, sp, #4
 800a21a:	466a      	mov	r2, sp
 800a21c:	f7ff ffc8 	bl	800a1b0 <__swhatbuf_r>
 800a220:	9f00      	ldr	r7, [sp, #0]
 800a222:	4605      	mov	r5, r0
 800a224:	4639      	mov	r1, r7
 800a226:	4630      	mov	r0, r6
 800a228:	f7ff fbbc 	bl	80099a4 <_malloc_r>
 800a22c:	b948      	cbnz	r0, 800a242 <__smakebuf_r+0x46>
 800a22e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a232:	059a      	lsls	r2, r3, #22
 800a234:	d4ee      	bmi.n	800a214 <__smakebuf_r+0x18>
 800a236:	f023 0303 	bic.w	r3, r3, #3
 800a23a:	f043 0302 	orr.w	r3, r3, #2
 800a23e:	81a3      	strh	r3, [r4, #12]
 800a240:	e7e2      	b.n	800a208 <__smakebuf_r+0xc>
 800a242:	89a3      	ldrh	r3, [r4, #12]
 800a244:	6020      	str	r0, [r4, #0]
 800a246:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a24a:	81a3      	strh	r3, [r4, #12]
 800a24c:	9b01      	ldr	r3, [sp, #4]
 800a24e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a252:	b15b      	cbz	r3, 800a26c <__smakebuf_r+0x70>
 800a254:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a258:	4630      	mov	r0, r6
 800a25a:	f000 f81d 	bl	800a298 <_isatty_r>
 800a25e:	b128      	cbz	r0, 800a26c <__smakebuf_r+0x70>
 800a260:	89a3      	ldrh	r3, [r4, #12]
 800a262:	f023 0303 	bic.w	r3, r3, #3
 800a266:	f043 0301 	orr.w	r3, r3, #1
 800a26a:	81a3      	strh	r3, [r4, #12]
 800a26c:	89a3      	ldrh	r3, [r4, #12]
 800a26e:	431d      	orrs	r5, r3
 800a270:	81a5      	strh	r5, [r4, #12]
 800a272:	e7cf      	b.n	800a214 <__smakebuf_r+0x18>

0800a274 <_fstat_r>:
 800a274:	b538      	push	{r3, r4, r5, lr}
 800a276:	4d07      	ldr	r5, [pc, #28]	@ (800a294 <_fstat_r+0x20>)
 800a278:	2300      	movs	r3, #0
 800a27a:	4604      	mov	r4, r0
 800a27c:	4608      	mov	r0, r1
 800a27e:	4611      	mov	r1, r2
 800a280:	602b      	str	r3, [r5, #0]
 800a282:	f7f7 f932 	bl	80014ea <_fstat>
 800a286:	1c43      	adds	r3, r0, #1
 800a288:	d102      	bne.n	800a290 <_fstat_r+0x1c>
 800a28a:	682b      	ldr	r3, [r5, #0]
 800a28c:	b103      	cbz	r3, 800a290 <_fstat_r+0x1c>
 800a28e:	6023      	str	r3, [r4, #0]
 800a290:	bd38      	pop	{r3, r4, r5, pc}
 800a292:	bf00      	nop
 800a294:	20001518 	.word	0x20001518

0800a298 <_isatty_r>:
 800a298:	b538      	push	{r3, r4, r5, lr}
 800a29a:	4d06      	ldr	r5, [pc, #24]	@ (800a2b4 <_isatty_r+0x1c>)
 800a29c:	2300      	movs	r3, #0
 800a29e:	4604      	mov	r4, r0
 800a2a0:	4608      	mov	r0, r1
 800a2a2:	602b      	str	r3, [r5, #0]
 800a2a4:	f7f7 f931 	bl	800150a <_isatty>
 800a2a8:	1c43      	adds	r3, r0, #1
 800a2aa:	d102      	bne.n	800a2b2 <_isatty_r+0x1a>
 800a2ac:	682b      	ldr	r3, [r5, #0]
 800a2ae:	b103      	cbz	r3, 800a2b2 <_isatty_r+0x1a>
 800a2b0:	6023      	str	r3, [r4, #0]
 800a2b2:	bd38      	pop	{r3, r4, r5, pc}
 800a2b4:	20001518 	.word	0x20001518

0800a2b8 <_sbrk_r>:
 800a2b8:	b538      	push	{r3, r4, r5, lr}
 800a2ba:	4d06      	ldr	r5, [pc, #24]	@ (800a2d4 <_sbrk_r+0x1c>)
 800a2bc:	2300      	movs	r3, #0
 800a2be:	4604      	mov	r4, r0
 800a2c0:	4608      	mov	r0, r1
 800a2c2:	602b      	str	r3, [r5, #0]
 800a2c4:	f7f7 f93a 	bl	800153c <_sbrk>
 800a2c8:	1c43      	adds	r3, r0, #1
 800a2ca:	d102      	bne.n	800a2d2 <_sbrk_r+0x1a>
 800a2cc:	682b      	ldr	r3, [r5, #0]
 800a2ce:	b103      	cbz	r3, 800a2d2 <_sbrk_r+0x1a>
 800a2d0:	6023      	str	r3, [r4, #0]
 800a2d2:	bd38      	pop	{r3, r4, r5, pc}
 800a2d4:	20001518 	.word	0x20001518

0800a2d8 <_init>:
 800a2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2da:	bf00      	nop
 800a2dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2de:	bc08      	pop	{r3}
 800a2e0:	469e      	mov	lr, r3
 800a2e2:	4770      	bx	lr

0800a2e4 <_fini>:
 800a2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2e6:	bf00      	nop
 800a2e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2ea:	bc08      	pop	{r3}
 800a2ec:	469e      	mov	lr, r3
 800a2ee:	4770      	bx	lr
