{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709253295612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709253295613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 18:34:55 2024 " "Processing started: Thu Feb 29 18:34:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709253295613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709253295613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Processor -c RISC_V_Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Processor -c RISC_V_Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709253295613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709253296591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709253296591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "src/Sign_Extend.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_2 " "Found entity 1: Shift_Left_2" {  } { { "src/Shift_Left_2.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Shift_Left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/risc_v_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/risc_v_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Processor " "Found entity 1: RISC_V_Processor" {  } { { "src/RISC_V_Processor.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/risc_v_multi_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file src/risc_v_multi_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Multi_Cycle " "Found entity 1: RISC_V_Multi_Cycle" {  } { { "src/RISC_V_Multi_Cycle.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Multi_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "src/Register_File.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "src/Register.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "src/Program_Memory.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Program_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux32x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux32x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux32x1 " "Found entity 1: Mux32x1" {  } { { "src/Mux32x1.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Mux32x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311313 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"b\";  expecting \";\" Mux4x1.v(22) " "Verilog HDL syntax error at Mux4x1.v(22) near text: \"b\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/Mux4x1.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Mux4x1.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1709253311321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux4x1.v 0 0 " "Found 0 design units, including 0 entities, in source file src/mux4x1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "src/Mux2x1.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory_system.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memory_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_System " "Found entity 1: Memory_System" {  } { { "src/Memory_System.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Memory_System.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311339 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 Instr_Decoder.v(38) " "Verilog HDL Expression warning at Instr_Decoder.v(38): truncated literal to match 2 bits" {  } { { "src/Instr_Decoder.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Instr_Decoder.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709253311346 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 Instr_Decoder.v(41) " "Verilog HDL Expression warning at Instr_Decoder.v(41): truncated literal to match 2 bits" {  } { { "src/Instr_Decoder.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Instr_Decoder.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709253311347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Decoder " "Found entity 1: Instr_Decoder" {  } { { "src/Instr_Decoder.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Instr_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "src/Decoder.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "src/Data_Path.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "src/Data_Memory.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "src/Control_Unit.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Signals " "Found entity 1: Control_Signals" {  } { { "src/Control_Signals.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Control_Signals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cont_1s_rco.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cont_1s_rco.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_1s_RCO " "Found entity 1: cont_1s_RCO" {  } { { "src/cont_1s_RCO.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/cont_1s_RCO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Gen " "Found entity 1: Clock_Gen" {  } { { "src/Clock_Gen.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Clock_Gen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "src/ALU_Decoder.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709253311410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311410 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"b\";  expecting \";\" Mux3x1.v(20) " "Verilog HDL syntax error at Mux3x1.v(20) near text: \"b\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/Mux3x1.v" "" { Text "C:/Users/dacuevas/OneDrive - Intel Corporation/Documents/Maestria/Disenio de microprocesadores/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Mux3x1.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1709253311416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux3x1.v 0 0 " "Found 0 design units, including 0 entities, in source file src/mux3x1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709253311417 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709253311459 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 29 18:35:11 2024 " "Processing ended: Thu Feb 29 18:35:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709253311459 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709253311459 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709253311459 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709253311459 ""}
