 
****************************************
Report : area
Design : pci_bridge32
Version: M-2016.12-SP1
Date   : Tue Apr 15 10:29:51 2025
****************************************

Library(s) Used:

    saed32rvt_ss0p95v25c (File: /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db)

Number of ports:                         8589
Number of nets:                         19545
Number of cells:                        12500
Number of combinational cells:           8225
Number of sequential cells:              4129
Number of macros/black boxes:               0
Number of buf/inv:                       1757
Number of references:                      12

Combinational area:              19392.712150
Buf/Inv area:                     2298.732497
Noncombinational area:           24526.421505
Macro/Black Box area:                0.000000
Net Interconnect area:           10897.219457

Total cell area:                 43919.133655
Total area:                      54816.353112
1
