Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb 15 20:18:18 2026
| Host         : G-MF001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.200        0.000                      0                 5786        0.058        0.000                      0                 5786        3.870        0.000                       0                  3083  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.200        0.000                      0                 5786        0.058        0.000                      0                 5786        3.870        0.000                       0                  3083  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 4.241ns (55.583%)  route 3.389ns (44.417%))
  Logic Levels:           23  (CARRY4=20 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 12.203 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.433     2.512    <hidden>
    SLICE_X56Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.379     2.891 r  <hidden>
                         net (fo=27, routed)          1.465     4.356    <hidden>
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.105     4.461 r  <hidden>
                         net (fo=1, routed)           0.000     4.461    <hidden>
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.901 r  <hidden>
                         net (fo=1, routed)           0.000     4.901    <hidden>
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.999 r  <hidden>
                         net (fo=1, routed)           0.000     4.999    <hidden>
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.097 r  <hidden>
                         net (fo=1, routed)           0.000     5.097    <hidden>
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  <hidden>
                         net (fo=1, routed)           0.000     5.195    <hidden>
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  <hidden>
                         net (fo=1, routed)           0.000     5.293    <hidden>
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  <hidden>
                         net (fo=1, routed)           0.000     5.391    <hidden>
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.571 r  <hidden>
                         net (fo=27, routed)          0.831     6.402    <hidden>
    SLICE_X51Y58         LUT3 (Prop_lut3_I0_O)        0.249     6.651 r  <hidden>
                         net (fo=1, routed)           0.000     6.651    <hidden>
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.108 r  <hidden>
                         net (fo=1, routed)           0.000     7.108    <hidden>
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.206 r  <hidden>
                         net (fo=1, routed)           0.000     7.206    <hidden>
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.304 r  <hidden>
                         net (fo=1, routed)           0.000     7.304    <hidden>
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.402 r  <hidden>
                         net (fo=1, routed)           0.000     7.402    <hidden>
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.500 r  <hidden>
                         net (fo=1, routed)           0.000     7.500    <hidden>
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.598 r  <hidden>
                         net (fo=1, routed)           0.000     7.598    <hidden>
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.778 r  <hidden>
                         net (fo=27, routed)          1.093     8.871    <hidden>
    SLICE_X50Y59         LUT3 (Prop_lut3_I0_O)        0.249     9.120 r  <hidden>
                         net (fo=1, routed)           0.000     9.120    <hidden>
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.564 r  <hidden>
                         net (fo=1, routed)           0.000     9.564    <hidden>
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.664 r  <hidden>
                         net (fo=1, routed)           0.000     9.664    <hidden>
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.764 r  <hidden>
                         net (fo=1, routed)           0.000     9.764    <hidden>
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.864 r  <hidden>
                         net (fo=1, routed)           0.000     9.864    <hidden>
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.964 r  <hidden>
                         net (fo=1, routed)           0.000     9.964    <hidden>
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.142 r  <hidden>
                         net (fo=1, routed)           0.000    10.142    <hidden>
    SLICE_X50Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.220    12.203    <hidden>
    SLICE_X50Y64         FDRE                                         r  <hidden>
                         clock pessimism              0.192    12.395    
                         clock uncertainty           -0.154    12.241    
    SLICE_X50Y64         FDRE (Setup_fdre_C_D)        0.101    12.342    <hidden>
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 4.225ns (55.490%)  route 3.389ns (44.510%))
  Logic Levels:           22  (CARRY4=19 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 12.204 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.433     2.512    <hidden>
    SLICE_X56Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.379     2.891 r  <hidden>
                         net (fo=27, routed)          1.465     4.356    <hidden>
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.105     4.461 r  <hidden>
                         net (fo=1, routed)           0.000     4.461    <hidden>
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.901 r  <hidden>
                         net (fo=1, routed)           0.000     4.901    <hidden>
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.999 r  <hidden>
                         net (fo=1, routed)           0.000     4.999    <hidden>
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.097 r  <hidden>
                         net (fo=1, routed)           0.000     5.097    <hidden>
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  <hidden>
                         net (fo=1, routed)           0.000     5.195    <hidden>
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  <hidden>
                         net (fo=1, routed)           0.000     5.293    <hidden>
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  <hidden>
                         net (fo=1, routed)           0.000     5.391    <hidden>
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.571 r  <hidden>
                         net (fo=27, routed)          0.831     6.402    <hidden>
    SLICE_X51Y58         LUT3 (Prop_lut3_I0_O)        0.249     6.651 r  <hidden>
                         net (fo=1, routed)           0.000     6.651    <hidden>
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.108 r  <hidden>
                         net (fo=1, routed)           0.000     7.108    <hidden>
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.206 r  <hidden>
                         net (fo=1, routed)           0.000     7.206    <hidden>
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.304 r  <hidden>
                         net (fo=1, routed)           0.000     7.304    <hidden>
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.402 r  <hidden>
                         net (fo=1, routed)           0.000     7.402    <hidden>
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.500 r  <hidden>
                         net (fo=1, routed)           0.000     7.500    <hidden>
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.598 r  <hidden>
                         net (fo=1, routed)           0.000     7.598    <hidden>
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.778 r  <hidden>
                         net (fo=27, routed)          1.093     8.871    <hidden>
    SLICE_X50Y59         LUT3 (Prop_lut3_I0_O)        0.249     9.120 r  <hidden>
                         net (fo=1, routed)           0.000     9.120    <hidden>
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.564 r  <hidden>
                         net (fo=1, routed)           0.000     9.564    <hidden>
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.664 r  <hidden>
                         net (fo=1, routed)           0.000     9.664    <hidden>
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.764 r  <hidden>
                         net (fo=1, routed)           0.000     9.764    <hidden>
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.864 r  <hidden>
                         net (fo=1, routed)           0.000     9.864    <hidden>
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.126 r  <hidden>
                         net (fo=1, routed)           0.000    10.126    <hidden>
    SLICE_X50Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.221    12.204    <hidden>
    SLICE_X50Y63         FDRE                                         r  <hidden>
                         clock pessimism              0.192    12.396    
                         clock uncertainty           -0.154    12.242    
    SLICE_X50Y63         FDRE (Setup_fdre_C_D)        0.101    12.343    <hidden>
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 4.220ns (55.461%)  route 3.389ns (44.539%))
  Logic Levels:           22  (CARRY4=19 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 12.204 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.433     2.512    <hidden>
    SLICE_X56Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.379     2.891 r  <hidden>
                         net (fo=27, routed)          1.465     4.356    <hidden>
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.105     4.461 r  <hidden>
                         net (fo=1, routed)           0.000     4.461    <hidden>
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.901 r  <hidden>
                         net (fo=1, routed)           0.000     4.901    <hidden>
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.999 r  <hidden>
                         net (fo=1, routed)           0.000     4.999    <hidden>
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.097 r  <hidden>
                         net (fo=1, routed)           0.000     5.097    <hidden>
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  <hidden>
                         net (fo=1, routed)           0.000     5.195    <hidden>
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  <hidden>
                         net (fo=1, routed)           0.000     5.293    <hidden>
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  <hidden>
                         net (fo=1, routed)           0.000     5.391    <hidden>
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.571 r  <hidden>
                         net (fo=27, routed)          0.831     6.402    <hidden>
    SLICE_X51Y58         LUT3 (Prop_lut3_I0_O)        0.249     6.651 r  <hidden>
                         net (fo=1, routed)           0.000     6.651    <hidden>
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.108 r  <hidden>
                         net (fo=1, routed)           0.000     7.108    <hidden>
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.206 r  <hidden>
                         net (fo=1, routed)           0.000     7.206    <hidden>
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.304 r  <hidden>
                         net (fo=1, routed)           0.000     7.304    <hidden>
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.402 r  <hidden>
                         net (fo=1, routed)           0.000     7.402    <hidden>
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.500 r  <hidden>
                         net (fo=1, routed)           0.000     7.500    <hidden>
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.598 r  <hidden>
                         net (fo=1, routed)           0.000     7.598    <hidden>
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.778 r  <hidden>
                         net (fo=27, routed)          1.093     8.871    <hidden>
    SLICE_X50Y59         LUT3 (Prop_lut3_I0_O)        0.249     9.120 r  <hidden>
                         net (fo=1, routed)           0.000     9.120    <hidden>
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.564 r  <hidden>
                         net (fo=1, routed)           0.000     9.564    <hidden>
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.664 r  <hidden>
                         net (fo=1, routed)           0.000     9.664    <hidden>
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.764 r  <hidden>
                         net (fo=1, routed)           0.000     9.764    <hidden>
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.864 r  <hidden>
                         net (fo=1, routed)           0.000     9.864    <hidden>
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.121 r  <hidden>
                         net (fo=1, routed)           0.000    10.121    <hidden>
    SLICE_X50Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.221    12.204    <hidden>
    SLICE_X50Y63         FDRE                                         r  <hidden>
                         clock pessimism              0.192    12.396    
                         clock uncertainty           -0.154    12.242    
    SLICE_X50Y63         FDRE (Setup_fdre_C_D)        0.101    12.343    <hidden>
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 4.162ns (55.118%)  route 3.389ns (44.882%))
  Logic Levels:           22  (CARRY4=19 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 12.204 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.433     2.512    <hidden>
    SLICE_X56Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.379     2.891 r  <hidden>
                         net (fo=27, routed)          1.465     4.356    <hidden>
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.105     4.461 r  <hidden>
                         net (fo=1, routed)           0.000     4.461    <hidden>
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.901 r  <hidden>
                         net (fo=1, routed)           0.000     4.901    <hidden>
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.999 r  <hidden>
                         net (fo=1, routed)           0.000     4.999    <hidden>
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.097 r  <hidden>
                         net (fo=1, routed)           0.000     5.097    <hidden>
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  <hidden>
                         net (fo=1, routed)           0.000     5.195    <hidden>
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  <hidden>
                         net (fo=1, routed)           0.000     5.293    <hidden>
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  <hidden>
                         net (fo=1, routed)           0.000     5.391    <hidden>
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.571 r  <hidden>
                         net (fo=27, routed)          0.831     6.402    <hidden>
    SLICE_X51Y58         LUT3 (Prop_lut3_I0_O)        0.249     6.651 r  <hidden>
                         net (fo=1, routed)           0.000     6.651    <hidden>
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.108 r  <hidden>
                         net (fo=1, routed)           0.000     7.108    <hidden>
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.206 r  <hidden>
                         net (fo=1, routed)           0.000     7.206    <hidden>
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.304 r  <hidden>
                         net (fo=1, routed)           0.000     7.304    <hidden>
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.402 r  <hidden>
                         net (fo=1, routed)           0.000     7.402    <hidden>
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.500 r  <hidden>
                         net (fo=1, routed)           0.000     7.500    <hidden>
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.598 r  <hidden>
                         net (fo=1, routed)           0.000     7.598    <hidden>
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.778 r  <hidden>
                         net (fo=27, routed)          1.093     8.871    <hidden>
    SLICE_X50Y59         LUT3 (Prop_lut3_I0_O)        0.249     9.120 r  <hidden>
                         net (fo=1, routed)           0.000     9.120    <hidden>
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.564 r  <hidden>
                         net (fo=1, routed)           0.000     9.564    <hidden>
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.664 r  <hidden>
                         net (fo=1, routed)           0.000     9.664    <hidden>
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.764 r  <hidden>
                         net (fo=1, routed)           0.000     9.764    <hidden>
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.864 r  <hidden>
                         net (fo=1, routed)           0.000     9.864    <hidden>
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.063 r  <hidden>
                         net (fo=1, routed)           0.000    10.063    <hidden>
    SLICE_X50Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.221    12.204    <hidden>
    SLICE_X50Y63         FDRE                                         r  <hidden>
                         clock pessimism              0.192    12.396    
                         clock uncertainty           -0.154    12.242    
    SLICE_X50Y63         FDRE (Setup_fdre_C_D)        0.101    12.343    <hidden>
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 4.141ns (54.993%)  route 3.389ns (45.007%))
  Logic Levels:           22  (CARRY4=19 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 12.204 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.433     2.512    <hidden>
    SLICE_X56Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.379     2.891 r  <hidden>
                         net (fo=27, routed)          1.465     4.356    <hidden>
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.105     4.461 r  <hidden>
                         net (fo=1, routed)           0.000     4.461    <hidden>
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.901 r  <hidden>
                         net (fo=1, routed)           0.000     4.901    <hidden>
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.999 r  <hidden>
                         net (fo=1, routed)           0.000     4.999    <hidden>
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.097 r  <hidden>
                         net (fo=1, routed)           0.000     5.097    <hidden>
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  <hidden>
                         net (fo=1, routed)           0.000     5.195    <hidden>
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  <hidden>
                         net (fo=1, routed)           0.000     5.293    <hidden>
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  <hidden>
                         net (fo=1, routed)           0.000     5.391    <hidden>
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.571 r  <hidden>
                         net (fo=27, routed)          0.831     6.402    <hidden>
    SLICE_X51Y58         LUT3 (Prop_lut3_I0_O)        0.249     6.651 r  <hidden>
                         net (fo=1, routed)           0.000     6.651    <hidden>
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.108 r  <hidden>
                         net (fo=1, routed)           0.000     7.108    <hidden>
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.206 r  <hidden>
                         net (fo=1, routed)           0.000     7.206    <hidden>
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.304 r  <hidden>
                         net (fo=1, routed)           0.000     7.304    <hidden>
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.402 r  <hidden>
                         net (fo=1, routed)           0.000     7.402    <hidden>
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.500 r  <hidden>
                         net (fo=1, routed)           0.000     7.500    <hidden>
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.598 r  <hidden>
                         net (fo=1, routed)           0.000     7.598    <hidden>
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.778 r  <hidden>
                         net (fo=27, routed)          1.093     8.871    <hidden>
    SLICE_X50Y59         LUT3 (Prop_lut3_I0_O)        0.249     9.120 r  <hidden>
                         net (fo=1, routed)           0.000     9.120    <hidden>
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.564 r  <hidden>
                         net (fo=1, routed)           0.000     9.564    <hidden>
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.664 r  <hidden>
                         net (fo=1, routed)           0.000     9.664    <hidden>
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.764 r  <hidden>
                         net (fo=1, routed)           0.000     9.764    <hidden>
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.864 r  <hidden>
                         net (fo=1, routed)           0.000     9.864    <hidden>
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.042 r  <hidden>
                         net (fo=1, routed)           0.000    10.042    <hidden>
    SLICE_X50Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.221    12.204    <hidden>
    SLICE_X50Y63         FDRE                                         r  <hidden>
                         clock pessimism              0.192    12.396    
                         clock uncertainty           -0.154    12.242    
    SLICE_X50Y63         FDRE (Setup_fdre_C_D)        0.101    12.343    <hidden>
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 4.125ns (54.897%)  route 3.389ns (45.103%))
  Logic Levels:           21  (CARRY4=18 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 12.205 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.433     2.512    <hidden>
    SLICE_X56Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.379     2.891 r  <hidden>
                         net (fo=27, routed)          1.465     4.356    <hidden>
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.105     4.461 r  <hidden>
                         net (fo=1, routed)           0.000     4.461    <hidden>
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.901 r  <hidden>
                         net (fo=1, routed)           0.000     4.901    <hidden>
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.999 r  <hidden>
                         net (fo=1, routed)           0.000     4.999    <hidden>
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.097 r  <hidden>
                         net (fo=1, routed)           0.000     5.097    <hidden>
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  <hidden>
                         net (fo=1, routed)           0.000     5.195    <hidden>
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  <hidden>
                         net (fo=1, routed)           0.000     5.293    <hidden>
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  <hidden>
                         net (fo=1, routed)           0.000     5.391    <hidden>
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.571 r  <hidden>
                         net (fo=27, routed)          0.831     6.402    <hidden>
    SLICE_X51Y58         LUT3 (Prop_lut3_I0_O)        0.249     6.651 r  <hidden>
                         net (fo=1, routed)           0.000     6.651    <hidden>
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.108 r  <hidden>
                         net (fo=1, routed)           0.000     7.108    <hidden>
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.206 r  <hidden>
                         net (fo=1, routed)           0.000     7.206    <hidden>
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.304 r  <hidden>
                         net (fo=1, routed)           0.000     7.304    <hidden>
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.402 r  <hidden>
                         net (fo=1, routed)           0.000     7.402    <hidden>
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.500 r  <hidden>
                         net (fo=1, routed)           0.000     7.500    <hidden>
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.598 r  <hidden>
                         net (fo=1, routed)           0.000     7.598    <hidden>
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.778 r  <hidden>
                         net (fo=27, routed)          1.093     8.871    <hidden>
    SLICE_X50Y59         LUT3 (Prop_lut3_I0_O)        0.249     9.120 r  <hidden>
                         net (fo=1, routed)           0.000     9.120    <hidden>
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.564 r  <hidden>
                         net (fo=1, routed)           0.000     9.564    <hidden>
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.664 r  <hidden>
                         net (fo=1, routed)           0.000     9.664    <hidden>
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.764 r  <hidden>
                         net (fo=1, routed)           0.000     9.764    <hidden>
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.026 r  <hidden>
                         net (fo=1, routed)           0.000    10.026    <hidden>
    SLICE_X50Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.222    12.205    <hidden>
    SLICE_X50Y62         FDRE                                         r  <hidden>
                         clock pessimism              0.192    12.397    
                         clock uncertainty           -0.154    12.243    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)        0.101    12.344    <hidden>
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 4.120ns (54.867%)  route 3.389ns (45.133%))
  Logic Levels:           21  (CARRY4=18 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 12.205 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.433     2.512    <hidden>
    SLICE_X56Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.379     2.891 r  <hidden>
                         net (fo=27, routed)          1.465     4.356    <hidden>
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.105     4.461 r  <hidden>
                         net (fo=1, routed)           0.000     4.461    <hidden>
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.901 r  <hidden>
                         net (fo=1, routed)           0.000     4.901    <hidden>
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.999 r  <hidden>
                         net (fo=1, routed)           0.000     4.999    <hidden>
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.097 r  <hidden>
                         net (fo=1, routed)           0.000     5.097    <hidden>
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  <hidden>
                         net (fo=1, routed)           0.000     5.195    <hidden>
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  <hidden>
                         net (fo=1, routed)           0.000     5.293    <hidden>
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  <hidden>
                         net (fo=1, routed)           0.000     5.391    <hidden>
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.571 r  <hidden>
                         net (fo=27, routed)          0.831     6.402    <hidden>
    SLICE_X51Y58         LUT3 (Prop_lut3_I0_O)        0.249     6.651 r  <hidden>
                         net (fo=1, routed)           0.000     6.651    <hidden>
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.108 r  <hidden>
                         net (fo=1, routed)           0.000     7.108    <hidden>
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.206 r  <hidden>
                         net (fo=1, routed)           0.000     7.206    <hidden>
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.304 r  <hidden>
                         net (fo=1, routed)           0.000     7.304    <hidden>
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.402 r  <hidden>
                         net (fo=1, routed)           0.000     7.402    <hidden>
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.500 r  <hidden>
                         net (fo=1, routed)           0.000     7.500    <hidden>
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.598 r  <hidden>
                         net (fo=1, routed)           0.000     7.598    <hidden>
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.778 r  <hidden>
                         net (fo=27, routed)          1.093     8.871    <hidden>
    SLICE_X50Y59         LUT3 (Prop_lut3_I0_O)        0.249     9.120 r  <hidden>
                         net (fo=1, routed)           0.000     9.120    <hidden>
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.564 r  <hidden>
                         net (fo=1, routed)           0.000     9.564    <hidden>
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.664 r  <hidden>
                         net (fo=1, routed)           0.000     9.664    <hidden>
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.764 r  <hidden>
                         net (fo=1, routed)           0.000     9.764    <hidden>
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.021 r  <hidden>
                         net (fo=1, routed)           0.000    10.021    <hidden>
    SLICE_X50Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.222    12.205    <hidden>
    SLICE_X50Y62         FDRE                                         r  <hidden>
                         clock pessimism              0.192    12.397    
                         clock uncertainty           -0.154    12.243    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)        0.101    12.344    <hidden>
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 4.062ns (54.516%)  route 3.389ns (45.484%))
  Logic Levels:           21  (CARRY4=18 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 12.205 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.433     2.512    <hidden>
    SLICE_X56Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.379     2.891 r  <hidden>
                         net (fo=27, routed)          1.465     4.356    <hidden>
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.105     4.461 r  <hidden>
                         net (fo=1, routed)           0.000     4.461    <hidden>
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.901 r  <hidden>
                         net (fo=1, routed)           0.000     4.901    <hidden>
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.999 r  <hidden>
                         net (fo=1, routed)           0.000     4.999    <hidden>
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.097 r  <hidden>
                         net (fo=1, routed)           0.000     5.097    <hidden>
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  <hidden>
                         net (fo=1, routed)           0.000     5.195    <hidden>
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  <hidden>
                         net (fo=1, routed)           0.000     5.293    <hidden>
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  <hidden>
                         net (fo=1, routed)           0.000     5.391    <hidden>
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.571 r  <hidden>
                         net (fo=27, routed)          0.831     6.402    <hidden>
    SLICE_X51Y58         LUT3 (Prop_lut3_I0_O)        0.249     6.651 r  <hidden>
                         net (fo=1, routed)           0.000     6.651    <hidden>
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.108 r  <hidden>
                         net (fo=1, routed)           0.000     7.108    <hidden>
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.206 r  <hidden>
                         net (fo=1, routed)           0.000     7.206    <hidden>
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.304 r  <hidden>
                         net (fo=1, routed)           0.000     7.304    <hidden>
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.402 r  <hidden>
                         net (fo=1, routed)           0.000     7.402    <hidden>
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.500 r  <hidden>
                         net (fo=1, routed)           0.000     7.500    <hidden>
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.598 r  <hidden>
                         net (fo=1, routed)           0.000     7.598    <hidden>
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.778 r  <hidden>
                         net (fo=27, routed)          1.093     8.871    <hidden>
    SLICE_X50Y59         LUT3 (Prop_lut3_I0_O)        0.249     9.120 r  <hidden>
                         net (fo=1, routed)           0.000     9.120    <hidden>
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.564 r  <hidden>
                         net (fo=1, routed)           0.000     9.564    <hidden>
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.664 r  <hidden>
                         net (fo=1, routed)           0.000     9.664    <hidden>
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.764 r  <hidden>
                         net (fo=1, routed)           0.000     9.764    <hidden>
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.963 r  <hidden>
                         net (fo=1, routed)           0.000     9.963    <hidden>
    SLICE_X50Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.222    12.205    <hidden>
    SLICE_X50Y62         FDRE                                         r  <hidden>
                         clock pessimism              0.192    12.397    
                         clock uncertainty           -0.154    12.243    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)        0.101    12.344    <hidden>
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 4.041ns (54.388%)  route 3.389ns (45.613%))
  Logic Levels:           21  (CARRY4=18 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 12.205 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.433     2.512    <hidden>
    SLICE_X56Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.379     2.891 r  <hidden>
                         net (fo=27, routed)          1.465     4.356    <hidden>
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.105     4.461 r  <hidden>
                         net (fo=1, routed)           0.000     4.461    <hidden>
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.901 r  <hidden>
                         net (fo=1, routed)           0.000     4.901    <hidden>
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.999 r  <hidden>
                         net (fo=1, routed)           0.000     4.999    <hidden>
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.097 r  <hidden>
                         net (fo=1, routed)           0.000     5.097    <hidden>
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  <hidden>
                         net (fo=1, routed)           0.000     5.195    <hidden>
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  <hidden>
                         net (fo=1, routed)           0.000     5.293    <hidden>
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  <hidden>
                         net (fo=1, routed)           0.000     5.391    <hidden>
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.571 r  <hidden>
                         net (fo=27, routed)          0.831     6.402    <hidden>
    SLICE_X51Y58         LUT3 (Prop_lut3_I0_O)        0.249     6.651 r  <hidden>
                         net (fo=1, routed)           0.000     6.651    <hidden>
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.108 r  <hidden>
                         net (fo=1, routed)           0.000     7.108    <hidden>
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.206 r  <hidden>
                         net (fo=1, routed)           0.000     7.206    <hidden>
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.304 r  <hidden>
                         net (fo=1, routed)           0.000     7.304    <hidden>
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.402 r  <hidden>
                         net (fo=1, routed)           0.000     7.402    <hidden>
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.500 r  <hidden>
                         net (fo=1, routed)           0.000     7.500    <hidden>
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.598 r  <hidden>
                         net (fo=1, routed)           0.000     7.598    <hidden>
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.778 r  <hidden>
                         net (fo=27, routed)          1.093     8.871    <hidden>
    SLICE_X50Y59         LUT3 (Prop_lut3_I0_O)        0.249     9.120 r  <hidden>
                         net (fo=1, routed)           0.000     9.120    <hidden>
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.564 r  <hidden>
                         net (fo=1, routed)           0.000     9.564    <hidden>
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.664 r  <hidden>
                         net (fo=1, routed)           0.000     9.664    <hidden>
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.764 r  <hidden>
                         net (fo=1, routed)           0.000     9.764    <hidden>
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.942 r  <hidden>
                         net (fo=1, routed)           0.000     9.942    <hidden>
    SLICE_X50Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.222    12.205    <hidden>
    SLICE_X50Y62         FDRE                                         r  <hidden>
                         clock pessimism              0.192    12.397    
                         clock uncertainty           -0.154    12.243    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)        0.101    12.344    <hidden>
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 4.242ns (57.219%)  route 3.172ns (42.781%))
  Logic Levels:           22  (CARRY4=20 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 12.216 - 10.000 ) 
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.371     2.450    <hidden>
    SLICE_X50Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.433     2.883 r  <hidden>
                         net (fo=27, routed)          1.299     4.182    <hidden>
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.105     4.287 r  <hidden>
                         net (fo=1, routed)           0.000     4.287    <hidden>
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.744 r  <hidden>
                         net (fo=1, routed)           0.000     4.744    <hidden>
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.842 r  <hidden>
                         net (fo=1, routed)           0.000     4.842    <hidden>
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.940 r  <hidden>
                         net (fo=1, routed)           0.000     4.940    <hidden>
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.038 r  <hidden>
                         net (fo=1, routed)           0.000     5.038    <hidden>
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.136 r  <hidden>
                         net (fo=1, routed)           0.000     5.136    <hidden>
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.316 r  <hidden>
                         net (fo=27, routed)          0.995     6.312    <hidden>
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.249     6.561 r  <hidden>
                         net (fo=1, routed)           0.000     6.561    <hidden>
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.001 r  <hidden>
                         net (fo=1, routed)           0.000     7.001    <hidden>
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.099 r  <hidden>
                         net (fo=1, routed)           0.000     7.099    <hidden>
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.197 r  <hidden>
                         net (fo=1, routed)           0.000     7.197    <hidden>
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  <hidden>
                         net (fo=1, routed)           0.000     7.295    <hidden>
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.393 r  <hidden>
                         net (fo=1, routed)           0.000     7.393    <hidden>
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.491 r  <hidden>
                         net (fo=1, routed)           0.000     7.491    <hidden>
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.671 r  <hidden>
                         net (fo=27, routed)          0.877     8.548    <hidden>
    SLICE_X42Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.638     9.186 r  <hidden>
                         net (fo=1, routed)           0.000     9.186    <hidden>
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.286 r  <hidden>
                         net (fo=1, routed)           0.000     9.286    <hidden>
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  <hidden>
                         net (fo=1, routed)           0.000     9.386    <hidden>
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.486 r  <hidden>
                         net (fo=1, routed)           0.000     9.486    <hidden>
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.586 r  <hidden>
                         net (fo=1, routed)           0.000     9.586    <hidden>
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.686 r  <hidden>
                         net (fo=1, routed)           0.000     9.686    <hidden>
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.864 r  <hidden>
                         net (fo=1, routed)           0.000     9.864    <hidden>
    SLICE_X42Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.233    12.216    <hidden>
    SLICE_X42Y60         FDRE                                         r  <hidden>
                         clock pessimism              0.109    12.324    
                         clock uncertainty           -0.154    12.170    
    SLICE_X42Y60         FDRE (Setup_fdre_C_D)        0.101    12.271    <hidden>
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.558     0.894    <hidden>
    SLICE_X32Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  <hidden>
                         net (fo=1, routed)           0.103     1.161    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/s_axi_CTRL_WDATA[15]
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.864     1.230    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.948    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.103    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.394ns (84.854%)  route 0.070ns (15.146%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.563     0.899    <hidden>
    SLICE_X39Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  <hidden>
                         net (fo=2, routed)           0.070     1.096    <hidden>
    SLICE_X38Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.173     1.269 r  <hidden>
                         net (fo=1, routed)           0.001     1.270    <hidden>
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.310 r  <hidden>
                         net (fo=1, routed)           0.000     1.310    <hidden>
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.363 r  <hidden>
                         net (fo=2, routed)           0.000     1.363    <hidden>
    SLICE_X38Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.825     1.191    <hidden>
    SLICE_X38Y51         FDRE                                         r  <hidden>
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.130     1.291    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.275ns (61.594%)  route 0.171ns (38.406%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.557     0.893    <hidden>
    SLICE_X46Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  <hidden>
                         net (fo=2, routed)           0.171     1.228    <hidden>
    SLICE_X51Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.273 r  <hidden>
                         net (fo=1, routed)           0.000     1.273    <hidden>
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.339 r  <hidden>
                         net (fo=1, routed)           0.000     1.339    <hidden>
    SLICE_X51Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.826     1.192    <hidden>
    SLICE_X51Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.030     1.162    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.105     1.267    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.448%)  route 0.163ns (53.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.558     0.894    <hidden>
    SLICE_X35Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  <hidden>
                         net (fo=1, routed)           0.163     1.197    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/s_axi_CTRL_WDATA[3]
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.864     1.230    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
                         clock pessimism             -0.264     0.965    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.120    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/dout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.737%)  route 0.230ns (64.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.557     0.893    <hidden>
    SLICE_X47Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  <hidden>
                         net (fo=1, routed)           0.230     1.251    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/r_tdata[12]
    SLICE_X46Y48         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/dout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.830     1.196    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/ap_clk
    SLICE_X46Y48         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/dout_r_reg[12]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)        -0.001     1.165    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/dout_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.559%)  route 0.155ns (52.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.558     0.894    <hidden>
    SLICE_X33Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  <hidden>
                         net (fo=1, routed)           0.155     1.190    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/s_axi_CTRL_WDATA[23]
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.864     1.230    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.948    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155     1.103    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/dout_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U27/din0_buf1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.850%)  route 0.269ns (59.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.557     0.893    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/ap_clk
    SLICE_X45Y50         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/dout_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/dout_r_reg[17]/Q
                         net (fo=2, routed)           0.269     1.303    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93/din0_buf1_reg[31][17]
    SLICE_X48Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.348 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93/din0_buf1[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.348    system_i/bgn_inference_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U27/grp_fu_117_p0[17]
    SLICE_X48Y46         FDRE                                         r  system_i/bgn_inference_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U27/din0_buf1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.829     1.195    system_i/bgn_inference_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U27/ap_clk
    SLICE_X48Y46         FDRE                                         r  system_i/bgn_inference_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U27/din0_buf1_reg[17]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.092     1.257    system_i/bgn_inference_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U27/din0_buf1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.639%)  route 0.161ns (53.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.558     0.894    <hidden>
    SLICE_X33Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  <hidden>
                         net (fo=1, routed)           0.161     1.196    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/s_axi_CTRL_WDATA[13]
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.864     1.230    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.948    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.103    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.898%)  route 0.334ns (59.102%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.574     0.910    <hidden>
    SLICE_X27Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  <hidden>
                         net (fo=4, routed)           0.195     1.246    <hidden>
    SLICE_X26Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.291 r  <hidden>
                         net (fo=1, routed)           0.139     1.429    <hidden>
    SLICE_X26Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.474 r  <hidden>
                         net (fo=1, routed)           0.000     1.474    <hidden>
    SLICE_X26Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.930     1.296    <hidden>
    SLICE_X26Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.120     1.381    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/dout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.432%)  route 0.233ns (64.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.557     0.893    <hidden>
    SLICE_X44Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  <hidden>
                         net (fo=1, routed)           0.233     1.254    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/r_tdata[18]
    SLICE_X44Y47         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/dout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.830     1.196    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/ap_clk
    SLICE_X44Y47         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/dout_r_reg[18]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X44Y47         FDRE (Hold_fdre_C_D)        -0.007     1.159    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/fdiv_32ns_32ns_32_12_no_dsp_1_U3/dout_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y18  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y18  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y12  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/bn_mean_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y11  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/bn_mean_U/q0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y7   system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/bn_var_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y8   system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/bn_var_U/q0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y17  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/layer1_w_U/q0_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y15  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/layer1_w_U/q0_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y19  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/layer1_w_U/q0_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y21  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79/layer1_w_U/q0_reg_0_11/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_10_10/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_10_10/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_10_10/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_10_10/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y46  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_11_11/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y46  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_11_11/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_10_10/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_10_10/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_10_10/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y43  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_10_10/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y46  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_11_11/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y46  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_11_11/HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.464ns  (logic 0.105ns (7.171%)  route 1.359ns (92.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.017     1.017    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.105     1.122 r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.343     1.464    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y79         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.262     2.245    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.045ns (7.303%)  route 0.571ns (92.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.438     0.438    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.483 r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.134     0.616    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y79         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.832     1.198    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y79         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.136ns  (logic 0.484ns (22.663%)  route 1.652ns (77.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.160     4.008    <hidden>
    SLICE_X38Y98         LUT1 (Prop_lut1_I0_O)        0.105     4.113 f  <hidden>
                         net (fo=3, routed)           0.491     4.605    <hidden>
    SLICE_X38Y98         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.236     2.219    <hidden>
    SLICE_X38Y98         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.136ns  (logic 0.484ns (22.663%)  route 1.652ns (77.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.160     4.008    <hidden>
    SLICE_X38Y98         LUT1 (Prop_lut1_I0_O)        0.105     4.113 f  <hidden>
                         net (fo=3, routed)           0.491     4.605    <hidden>
    SLICE_X38Y98         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.236     2.219    <hidden>
    SLICE_X38Y98         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.136ns  (logic 0.484ns (22.663%)  route 1.652ns (77.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.160     4.008    <hidden>
    SLICE_X38Y98         LUT1 (Prop_lut1_I0_O)        0.105     4.113 f  <hidden>
                         net (fo=3, routed)           0.491     4.605    <hidden>
    SLICE_X38Y98         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.236     2.219    <hidden>
    SLICE_X38Y98         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.498ns (25.439%)  route 1.460ns (74.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.812     3.660    <hidden>
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.119     3.779 f  <hidden>
                         net (fo=3, routed)           0.647     4.427    <hidden>
    SLICE_X30Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.431     2.413    <hidden>
    SLICE_X30Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.498ns (25.439%)  route 1.460ns (74.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.812     3.660    <hidden>
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.119     3.779 f  <hidden>
                         net (fo=3, routed)           0.647     4.427    <hidden>
    SLICE_X30Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.431     2.413    <hidden>
    SLICE_X30Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.498ns (25.439%)  route 1.460ns (74.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.812     3.660    <hidden>
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.119     3.779 f  <hidden>
                         net (fo=3, routed)           0.647     4.427    <hidden>
    SLICE_X30Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.431     2.413    <hidden>
    SLICE_X30Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.954ns  (logic 0.498ns (25.492%)  route 1.456ns (74.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.941     3.789    <hidden>
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.119     3.908 f  <hidden>
                         net (fo=3, routed)           0.515     4.423    <hidden>
    SLICE_X35Y97         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.236     2.219    <hidden>
    SLICE_X35Y97         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.954ns  (logic 0.498ns (25.492%)  route 1.456ns (74.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.941     3.789    <hidden>
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.119     3.908 f  <hidden>
                         net (fo=3, routed)           0.515     4.423    <hidden>
    SLICE_X35Y97         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.236     2.219    <hidden>
    SLICE_X35Y97         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.954ns  (logic 0.498ns (25.492%)  route 1.456ns (74.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.941     3.789    <hidden>
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.119     3.908 f  <hidden>
                         net (fo=3, routed)           0.515     4.423    <hidden>
    SLICE_X35Y97         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.236     2.219    <hidden>
    SLICE_X35Y97         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.869ns  (logic 0.501ns (26.805%)  route 1.368ns (73.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.390     2.469    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.826     3.674    <hidden>
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.122     3.796 f  <hidden>
                         net (fo=3, routed)           0.542     4.338    <hidden>
    SLICE_X36Y96         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.236     2.219    <hidden>
    SLICE_X36Y96         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.185ns (27.004%)  route 0.500ns (72.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.556     0.892    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.295     1.328    <hidden>
    SLICE_X37Y95         LUT1 (Prop_lut1_I0_O)        0.044     1.372 f  <hidden>
                         net (fo=3, routed)           0.205     1.577    <hidden>
    SLICE_X37Y96         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.824     1.190    <hidden>
    SLICE_X37Y96         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.185ns (27.004%)  route 0.500ns (72.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.556     0.892    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.295     1.328    <hidden>
    SLICE_X37Y95         LUT1 (Prop_lut1_I0_O)        0.044     1.372 f  <hidden>
                         net (fo=3, routed)           0.205     1.577    <hidden>
    SLICE_X37Y96         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.824     1.190    <hidden>
    SLICE_X37Y96         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.185ns (27.004%)  route 0.500ns (72.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.556     0.892    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.295     1.328    <hidden>
    SLICE_X37Y95         LUT1 (Prop_lut1_I0_O)        0.044     1.372 f  <hidden>
                         net (fo=3, routed)           0.205     1.577    <hidden>
    SLICE_X37Y96         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.824     1.190    <hidden>
    SLICE_X37Y96         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.030%)  route 0.502ns (72.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.556     0.892    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.336     1.369    <hidden>
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.414 f  <hidden>
                         net (fo=3, routed)           0.166     1.580    <hidden>
    SLICE_X36Y98         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.825     1.191    <hidden>
    SLICE_X36Y98         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.030%)  route 0.502ns (72.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.556     0.892    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.336     1.369    <hidden>
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.414 f  <hidden>
                         net (fo=3, routed)           0.166     1.580    <hidden>
    SLICE_X36Y98         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.825     1.191    <hidden>
    SLICE_X36Y98         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.030%)  route 0.502ns (72.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.556     0.892    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.336     1.369    <hidden>
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.414 f  <hidden>
                         net (fo=3, routed)           0.166     1.580    <hidden>
    SLICE_X36Y98         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.825     1.191    <hidden>
    SLICE_X36Y98         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.283%)  route 0.522ns (73.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.556     0.892    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.295     1.328    <hidden>
    SLICE_X37Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.373 f  <hidden>
                         net (fo=3, routed)           0.226     1.599    <hidden>
    SLICE_X37Y95         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.824     1.190    <hidden>
    SLICE_X37Y95         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.283%)  route 0.522ns (73.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.556     0.892    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.295     1.328    <hidden>
    SLICE_X37Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.373 f  <hidden>
                         net (fo=3, routed)           0.226     1.599    <hidden>
    SLICE_X37Y95         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.824     1.190    <hidden>
    SLICE_X37Y95         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.283%)  route 0.522ns (73.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.556     0.892    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.295     1.328    <hidden>
    SLICE_X37Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.373 f  <hidden>
                         net (fo=3, routed)           0.226     1.599    <hidden>
    SLICE_X37Y95         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.824     1.190    <hidden>
    SLICE_X37Y95         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.556%)  route 0.542ns (74.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.556     0.892    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y95         FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.367     1.400    <hidden>
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.445 f  <hidden>
                         net (fo=3, routed)           0.175     1.619    <hidden>
    SLICE_X36Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        0.824     1.190    <hidden>
    SLICE_X36Y94         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.329     2.312    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.329     2.312    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.329     2.312    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.329     2.312    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.329     2.312    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.329     2.312    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.329     2.312    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.329     2.312    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.329     2.312    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.329     2.312    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.483     2.562    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.483     2.562    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.483     2.562    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.483     2.562    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.483     2.562    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.483     2.562    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.483     2.562    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.483     2.562    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.483     2.562    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3087, routed)        1.483     2.562    <hidden>
    DSP48_X2Y13          DSP48E1                                      r  <hidden>





