

<!DOCTYPE html>
<html lang="en">
<head>
    <title>Rassul Bairamkulov | CV</title>
    <link rel="stylesheet" href="css/style.css">
</head>

<nav>
    <a href="index.html">Home        </a>
    <a href="pub.html"  >Publications</a>
    <!-- <a href="CV_Main.pdf"  > CV    </a> -->
    <a href="CV_Main.html"  > CV    </a>
  </nav>
  
<body>

<p> <a href="CV_Main.pdf"> PDF Version </a> </p>

<h1>Rassul Bairamkulov</h1>


<p>
    <img src="css/icons/envelope.svg" alt="Email" height=20pt  />
    <a href="mailto:rassul.bairamkulov@epfl.ch"> rassul.bairamkulov@epfl.ch
      </a>
<br>
      <img src="css/icons/linkedin.svg" alt="LinkedIn" height=20pt  />
    <a href="http://www.linkedin.com/in/brainkz"> brainkz
    </a>
<br>
    <img src="css/icons/github.svg" alt="GitHub" height=20pt  />
    <a href="https://github.com/brainkz"> brainkz
    </a>
</p>

<hr>
<h2>Experience</h2>

<div class="two-column">
    <div class="position">Postdoctoral scholar</div>
    <div class="time">August 2022 â€“ Present</div>
</div>
<div class="two-column">
    <div class="company">EPFL</div>
    <div class="location">Lausanne, Vaud, Switzerland</div>
</div>

<ul>
    <li>Developed a Python wrapper script for JoSIM (superconductive SPICE simulator) to support named subcircuit parameters (similar to HSPICE);</li>
    <li>Developed a C++17 module for computing the superconductive logic gate library optimized for area and delay. Parallelized the script to run on 48-core computing cluster;</li>
    <li>Developed the tool for logic synthesis and retiming of multiphase logic networks. Integrated the <code>mockturtle</code> logic synthesis library (C++17) with Google <code>OR-tools</code> (Python&nbsp3).</li>
</ul>

<div class="two-column">
    <div class="position">Intern (Design Automation)</div>
    <div class="time">May 2020 - August 2020</div>
</div>
<div class="two-column">
    <div class="company">Qualcomm Inc.</div>
    <div class="location">(Remote) Rochester, New York, USA</div>
</div>

<ul>
    <li>Developed Python tool for automated PCB-level power delivery network layout synthesis;</li>
    <li>Reverse-engineered an undocumented layout description format to automatically generate PCB layouts;</li>
    <li>Enabled fast PCB prototype generation and comprehensive early power delivery exploration.</li>
</ul>

<div class="two-column">
    <div class="position">Intern (Power Integrity)</div>
    <div class="time">May 2018 - August 2018</div>
</div>
<div class="two-column">
    <div class="company">Qualcomm Inc.</div>
    <div class="location">San Diego, California, USA</div>
</div>

<ul>
    <li>Developed software to optimize power delivery network parameters based on target power-performance-area specifications;</li>
    <li>Seamlessly integrated MATLAB with HSPICE;</li>
    <li>Efficient early design space exploration for power delivery in high-performance integrated circuits.</li>
</ul>

<div class="two-column">
    <div class="position">Research Assistant</div>
    <div class="time">June 2017 - June 2022</div>
</div>
<div class="two-column">
    <div class="company">University of Rochester</div>
    <div class="location">Rochester, New York, USA</div>
</div>

<ul>
    <li>Developed EDA methodologies and software for VLSI power delivery network design, early system-level exploration, and layout synthesis (funded by Qualcomm);</li>
    <li>Developed algorithms and software for clock distribution network synthesis for superconductive Rapid Single Flux Quantum integrated circuits (funded by Synopsys);</li>
    <li>Developed Infinity Mirror Technique for fast and accurate analysis of voltage drop within large grids (funded by National Science Foundation).</li>
</ul>

<div class="two-column">
    <div class="position">Teaching Assistant</div>
    <div class="time">Fall 2017 - Fall 2022</div>
</div>
<div class="two-column">
    <div class="company">University of Rochester</div>
    <div class="location">Rochester, New York, USA</div>
</div>

<ul>
    <li>Graduate-level course <code>ECE461 "Introduction to VLSI"</code>;</li>
    <li>Using Cadence Virtuoso, taught undergraduate and graduate students design and analysis of analog and digital circuits, layout design, design rule checking, and layout-versus-schematic;</li>
    <li>Developed, distributed, and graded the homework, laboratory, and examination assignments.</li>
</ul>

<div class="two-column">
    <div class="position">Undergraduate Research Assistant</div>
    <div class="time">November 2014 - May 2016</div>
</div>
<div class="two-column">
    <div class="company">Nazarbayev University</div>
    <div class="location">Astana, Kazakhstan</div>
</div>

<ul>
    <li>Developed MATLAB tool for minimizing total harmonic distortion (THD) in multilevel voltage converters</li>
</ul>

<hr>

<h2>Education</h2>

<div class="two-column">
    <div class="position">M.S./Ph.D. in Electrical and Computer Engineering</div>
    <div class="time">June 2016 - June 2022</div>
</div>
<div class="two-column">
    <div class="company">University of Rochester</div>
    <div class="location">Rochester, New York, USA</div>
</div>

<ul>
    <li>Advisor: <a href="https://www.hajim.rochester.edu/ece/sites/friedman/">Prof. E. G. Friedman</a></li>
    <li>Thesis: <em>Graph Algorithms for VLSI Power and Clock Networks</em></li>
</ul>

<div class="two-column">
    <div class="position">B.Eng. in Electrical and Electronic Engineering</div>
    <div class="time">August 2012 - May 2016</div>
</div>
<div class="two-column">
    <div class="company">Nazarbayev University</div>
    <div class="location">Astana, Kazakhstan</div>
</div>

<ul>
    <li>Supervisor: <a href="https://scholar.google.com/citations?user=jG3h-dQAAAAJ&hl=en">Prof. A. Ruderman</a></li>
    <li>Thesis: <em>Analysis of Natural Voltage Balancing in Single-Phase Multilevel Power Converters</em></li>
</ul>

<hr>

<h2> Awards </h2>
<div class="two-column">
    <div class="position">Best Paper Award Nominee</div>
    <div class="time">January, 2024</div>
</div>
<div class="two-column">
    <div class="company">ACM/IEEE Asia and South Pacific Design Automation Conference</div>
    <div class="location">Incheon, South Korea</div>
</div>

<ul>
    <li>Awarded for the work: <a href="https://brainkz.github.io/papers/ASP_DAC_2024.pdf">"Towards Multiphase Clocking in Single-Flux Quantum Systems"</a> by <a href="https://brainkz.github.io">R. Bairamkulov</a> and <a href="https://si2.epfl.ch//~demichel/">G. De Micheli</a></li>
</ul>
<div class="two-column">
    <div class="position">Best Paper Award</div>
    <div class="time">October, 2023</div>
</div>
<div class="two-column">
    <div class="company">IFIP/IEEE Conference on Very Large Scale Integration</div>
    <div class="location">Sharjah, UAE</div>
</div>

<ul>
    <li>Awarded for the work: <a href="https://brainkz.github.io/papers/VLSI_SoC_2023.pdf">"Synthesis of SFQ Circuits with Compound Gates"</a> by <a href="https://brainkz.github.io">R. Bairamkulov</a>, <a href="https://aletempiac.github.io">A. Tempia Calvino</a>, and <a href="https://si2.epfl.ch//~demichel/">G. De Micheli</a></li>
</ul>

<h2> Service </h2>

<div class="two-column">
    <div class="position">Technical Program Committee</div>
    <div class="time">February-June 2024</div>
</div>
<div class="two-column">
    <div class="company">ACM/IEEE Design Automation Conference</div>
    <div class="location">San Francisco, CA</div>
</div>
<hr>
<div class="two-column">
    <div class="position">Technical Program Committee</div>
    <div class="time">January-March 2024</div>
</div>
<div class="two-column">
    <div class="company">IEEE Panhellenic Conference on Electronics and Telecommunications</div>
    <div class="location">Thessaloniki, Greece</div>
</div>
<hr>
<div class="two-column">
    <div class="position">Best Paper Award Committee</div>
    <div class="time">June 2023</div>
</div>
<div class="two-column">
    <div class="company">ACM Great Lakes Symposium on VLSI</div>
    <div class="location">Knoxville, TN, USA</div>
</div>
<hr>
<div class="two-column">
    <div class="position">Session Chair</div>
    <div class="time">June 2023</div>
</div>
<div class="two-column">
    <div class="company">ACM Great Lakes Symposium on VLSI</div>
    <div class="location">Knoxville, TN, USA</div>
</div>

<hr>

<h2>Skills</h2>
<ul>
    <li>
    <strong>Computer languages:</strong> Python, C++, Matlab/Octave, Mathematica, bash, Verilog
    </li>
    <li>
    <strong>Natural languages:</strong> English - fluent, Russian - native, Kazakh - fluent, French - intermediate
    </li>
    <li>
    <strong>CAD/EDA tools:</strong> HSPICE, Cadence Virtuoso, Ansys SIWave, Keysight ADS, Simulink
    </li>
</ul>

<h2> <a href="pub.html">Publications</a> </h2>

</body>
</html>
