m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2025.2 2025.05, May 31 2025
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/FPGA/verilog-labs/05-encoder-4to2/simulation/questa
T_opt
!i145 1
!i144 0
!s110 1768490321
V=FZi0Fk;Y7Nk@JQGKR?`I0
04 9 4 work testbench fast 0
=1-18c04d686960-69690550-3d3-13e8
R0
!s12f OEM100
!s12b OEM100
!s124 OEM10U2 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
tCvgOpt 0 defaultOptions 1107585188
n@_opt
OL;O;2025.2;82
vencoder4to2
2D:/FPGA/verilog-labs/05-encoder-4to2/encoder4to2.v
!s110 1768490319
!i10b 1
!s100 T;HgE;@7YGh[k7obU`fei0
IX9`c>b[K>D4ViQZB?@OW70
R1
w1768405378
8D:/FPGA/verilog-labs/05-encoder-4to2/encoder4to2.v
FD:/FPGA/verilog-labs/05-encoder-4to2/encoder4to2.v
!i122 0
L0 1 9
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OL;L;2025.2;82
r1
!s85 0
31
!s108 1768490319.000000
!s107 D:/FPGA/verilog-labs/05-encoder-4to2/encoder4to2.v|
!s90 -reportprogress|300|-work|work|+incdir+D:/FPGA/verilog-labs/05-encoder-4to2|D:/FPGA/verilog-labs/05-encoder-4to2/encoder4to2.v|
!i113 0
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 !s92 -work work +incdir+D:/FPGA/verilog-labs/05-encoder-4to2 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 tCvgOpt 0 defaultOptions 1085333592
vtestbench
2D:/FPGA/verilog-labs/05-encoder-4to2/testbench.v
!s110 1768490320
!i10b 1
!s100 BNY=P2@>1TJm:nBIQ<Q280
IJgH467XdLfNZ9l=bgRYjG1
R1
w1768405720
8D:/FPGA/verilog-labs/05-encoder-4to2/testbench.v
FD:/FPGA/verilog-labs/05-encoder-4to2/testbench.v
!i122 1
L0 2 21
R2
R3
r1
!s85 0
31
!s108 1768490320.000000
!s107 D:/FPGA/verilog-labs/05-encoder-4to2/testbench.v|
!s90 -reportprogress|300|-work|work|+incdir+D:/FPGA/verilog-labs/05-encoder-4to2|D:/FPGA/verilog-labs/05-encoder-4to2/testbench.v|
!i113 0
R4
R5
R6
