// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "06/14/2021 00:27:32"

// 
// Device: Altera 10M08DAF484C8G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module separableconvolution5x5_gaussian (
	clk,
	rst_n,
	i_pixel,
	i_pixel_valid,
	tap0,
	tap1,
	tap2,
	tap3,
	o_pixel,
	pixel1_check,
	pixel2_check,
	pixel3_check,
	pixelEnable_check,
	pixelCounter1,
	pixelRowCounter1,
	pixelStartUpCounter_check,
	first_conv_check,
	second_conv_check,
	shift_out_check);
input 	clk;
input 	rst_n;
input 	[7:0] i_pixel;
input 	i_pixel_valid;
output 	[7:0] tap0;
output 	[7:0] tap1;
output 	[7:0] tap2;
output 	[7:0] tap3;
output 	[7:0] o_pixel;
output 	[11:0] pixel1_check;
output 	[11:0] pixel2_check;
output 	[11:0] pixel3_check;
output 	pixelEnable_check;
output 	[18:0] pixelCounter1;
output 	[9:0] pixelRowCounter1;
output 	[11:0] pixelStartUpCounter_check;
output 	[11:0] first_conv_check;
output 	[11:0] second_conv_check;
output 	[7:0] shift_out_check;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \tap0[0]~output_o ;
wire \tap0[1]~output_o ;
wire \tap0[2]~output_o ;
wire \tap0[3]~output_o ;
wire \tap0[4]~output_o ;
wire \tap0[5]~output_o ;
wire \tap0[6]~output_o ;
wire \tap0[7]~output_o ;
wire \tap1[0]~output_o ;
wire \tap1[1]~output_o ;
wire \tap1[2]~output_o ;
wire \tap1[3]~output_o ;
wire \tap1[4]~output_o ;
wire \tap1[5]~output_o ;
wire \tap1[6]~output_o ;
wire \tap1[7]~output_o ;
wire \tap2[0]~output_o ;
wire \tap2[1]~output_o ;
wire \tap2[2]~output_o ;
wire \tap2[3]~output_o ;
wire \tap2[4]~output_o ;
wire \tap2[5]~output_o ;
wire \tap2[6]~output_o ;
wire \tap2[7]~output_o ;
wire \tap3[0]~output_o ;
wire \tap3[1]~output_o ;
wire \tap3[2]~output_o ;
wire \tap3[3]~output_o ;
wire \tap3[4]~output_o ;
wire \tap3[5]~output_o ;
wire \tap3[6]~output_o ;
wire \tap3[7]~output_o ;
wire \o_pixel[0]~output_o ;
wire \o_pixel[1]~output_o ;
wire \o_pixel[2]~output_o ;
wire \o_pixel[3]~output_o ;
wire \o_pixel[4]~output_o ;
wire \o_pixel[5]~output_o ;
wire \o_pixel[6]~output_o ;
wire \o_pixel[7]~output_o ;
wire \pixel1_check[0]~output_o ;
wire \pixel1_check[1]~output_o ;
wire \pixel1_check[2]~output_o ;
wire \pixel1_check[3]~output_o ;
wire \pixel1_check[4]~output_o ;
wire \pixel1_check[5]~output_o ;
wire \pixel1_check[6]~output_o ;
wire \pixel1_check[7]~output_o ;
wire \pixel1_check[8]~output_o ;
wire \pixel1_check[9]~output_o ;
wire \pixel1_check[10]~output_o ;
wire \pixel1_check[11]~output_o ;
wire \pixel2_check[0]~output_o ;
wire \pixel2_check[1]~output_o ;
wire \pixel2_check[2]~output_o ;
wire \pixel2_check[3]~output_o ;
wire \pixel2_check[4]~output_o ;
wire \pixel2_check[5]~output_o ;
wire \pixel2_check[6]~output_o ;
wire \pixel2_check[7]~output_o ;
wire \pixel2_check[8]~output_o ;
wire \pixel2_check[9]~output_o ;
wire \pixel2_check[10]~output_o ;
wire \pixel2_check[11]~output_o ;
wire \pixel3_check[0]~output_o ;
wire \pixel3_check[1]~output_o ;
wire \pixel3_check[2]~output_o ;
wire \pixel3_check[3]~output_o ;
wire \pixel3_check[4]~output_o ;
wire \pixel3_check[5]~output_o ;
wire \pixel3_check[6]~output_o ;
wire \pixel3_check[7]~output_o ;
wire \pixel3_check[8]~output_o ;
wire \pixel3_check[9]~output_o ;
wire \pixel3_check[10]~output_o ;
wire \pixel3_check[11]~output_o ;
wire \pixelEnable_check~output_o ;
wire \pixelCounter1[0]~output_o ;
wire \pixelCounter1[1]~output_o ;
wire \pixelCounter1[2]~output_o ;
wire \pixelCounter1[3]~output_o ;
wire \pixelCounter1[4]~output_o ;
wire \pixelCounter1[5]~output_o ;
wire \pixelCounter1[6]~output_o ;
wire \pixelCounter1[7]~output_o ;
wire \pixelCounter1[8]~output_o ;
wire \pixelCounter1[9]~output_o ;
wire \pixelCounter1[10]~output_o ;
wire \pixelCounter1[11]~output_o ;
wire \pixelCounter1[12]~output_o ;
wire \pixelCounter1[13]~output_o ;
wire \pixelCounter1[14]~output_o ;
wire \pixelCounter1[15]~output_o ;
wire \pixelCounter1[16]~output_o ;
wire \pixelCounter1[17]~output_o ;
wire \pixelCounter1[18]~output_o ;
wire \pixelRowCounter1[0]~output_o ;
wire \pixelRowCounter1[1]~output_o ;
wire \pixelRowCounter1[2]~output_o ;
wire \pixelRowCounter1[3]~output_o ;
wire \pixelRowCounter1[4]~output_o ;
wire \pixelRowCounter1[5]~output_o ;
wire \pixelRowCounter1[6]~output_o ;
wire \pixelRowCounter1[7]~output_o ;
wire \pixelRowCounter1[8]~output_o ;
wire \pixelRowCounter1[9]~output_o ;
wire \pixelStartUpCounter_check[0]~output_o ;
wire \pixelStartUpCounter_check[1]~output_o ;
wire \pixelStartUpCounter_check[2]~output_o ;
wire \pixelStartUpCounter_check[3]~output_o ;
wire \pixelStartUpCounter_check[4]~output_o ;
wire \pixelStartUpCounter_check[5]~output_o ;
wire \pixelStartUpCounter_check[6]~output_o ;
wire \pixelStartUpCounter_check[7]~output_o ;
wire \pixelStartUpCounter_check[8]~output_o ;
wire \pixelStartUpCounter_check[9]~output_o ;
wire \pixelStartUpCounter_check[10]~output_o ;
wire \pixelStartUpCounter_check[11]~output_o ;
wire \first_conv_check[0]~output_o ;
wire \first_conv_check[1]~output_o ;
wire \first_conv_check[2]~output_o ;
wire \first_conv_check[3]~output_o ;
wire \first_conv_check[4]~output_o ;
wire \first_conv_check[5]~output_o ;
wire \first_conv_check[6]~output_o ;
wire \first_conv_check[7]~output_o ;
wire \first_conv_check[8]~output_o ;
wire \first_conv_check[9]~output_o ;
wire \first_conv_check[10]~output_o ;
wire \first_conv_check[11]~output_o ;
wire \second_conv_check[0]~output_o ;
wire \second_conv_check[1]~output_o ;
wire \second_conv_check[2]~output_o ;
wire \second_conv_check[3]~output_o ;
wire \second_conv_check[4]~output_o ;
wire \second_conv_check[5]~output_o ;
wire \second_conv_check[6]~output_o ;
wire \second_conv_check[7]~output_o ;
wire \second_conv_check[8]~output_o ;
wire \second_conv_check[9]~output_o ;
wire \second_conv_check[10]~output_o ;
wire \second_conv_check[11]~output_o ;
wire \shift_out_check[0]~output_o ;
wire \shift_out_check[1]~output_o ;
wire \shift_out_check[2]~output_o ;
wire \shift_out_check[3]~output_o ;
wire \shift_out_check[4]~output_o ;
wire \shift_out_check[5]~output_o ;
wire \shift_out_check[6]~output_o ;
wire \shift_out_check[7]~output_o ;
wire \clk~input_o ;
wire \i_pixel_valid~input_o ;
wire \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~combout ;
wire \rst_n~input_o ;
wire \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[2]~0_combout ;
wire \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT ;
wire \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~combout ;
wire \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT ;
wire \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~combout ;
wire \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT ;
wire \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~0_combout ;
wire \lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ;
wire \i_pixel[0]~input_o ;
wire \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[2]~2_combout ;
wire \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \i_pixel[1]~input_o ;
wire \i_pixel[2]~input_o ;
wire \i_pixel[3]~input_o ;
wire \i_pixel[4]~input_o ;
wire \i_pixel[5]~input_o ;
wire \i_pixel[6]~input_o ;
wire \i_pixel[7]~input_o ;
wire \Add4~1 ;
wire \Add4~3 ;
wire \Add4~5 ;
wire \Add4~7 ;
wire \Add4~9 ;
wire \Add4~10_combout ;
wire \Add3~1 ;
wire \Add3~3 ;
wire \Add3~5 ;
wire \Add3~7 ;
wire \Add3~9 ;
wire \Add3~10_combout ;
wire \Add4~8_combout ;
wire \Add3~8_combout ;
wire \Add4~6_combout ;
wire \Add3~6_combout ;
wire \Add4~4_combout ;
wire \Add3~4_combout ;
wire \Add4~2_combout ;
wire \Add3~2_combout ;
wire \Add4~0_combout ;
wire \Add3~0_combout ;
wire \Add5~1 ;
wire \Add5~3 ;
wire \Add5~5 ;
wire \Add5~7 ;
wire \Add5~9 ;
wire \Add5~11 ;
wire \Add5~12_combout ;
wire \Add5~10_combout ;
wire \Add5~8_combout ;
wire \Add5~6_combout ;
wire \Add5~4_combout ;
wire \Add5~2_combout ;
wire \Add6~1 ;
wire \Add6~3 ;
wire \Add6~5 ;
wire \Add6~7 ;
wire \Add6~9 ;
wire \Add6~10_combout ;
wire \Add6~8_combout ;
wire \Add6~6_combout ;
wire \Add6~4_combout ;
wire \Add6~2_combout ;
wire \Add6~0_combout ;
wire \Add5~0_combout ;
wire \first_conv_out[0]~9_cout ;
wire \first_conv_out[0]~11_cout ;
wire \first_conv_out[0]~13_cout ;
wire \first_conv_out[0]~15_cout ;
wire \first_conv_out[0]~17 ;
wire \first_conv_out[1]~19 ;
wire \first_conv_out[2]~21 ;
wire \first_conv_out[3]~22_combout ;
wire \first_conv_out[2]~20_combout ;
wire \first_conv_out[1]~18_combout ;
wire \first_conv_out[0]~16_combout ;
wire \Add9~1 ;
wire \Add9~3 ;
wire \Add9~4_combout ;
wire \Add4~11 ;
wire \Add4~12_combout ;
wire \Add3~11 ;
wire \Add3~12_combout ;
wire \Add5~13 ;
wire \Add5~14_combout ;
wire \Add6~11 ;
wire \Add6~12_combout ;
wire \first_conv_out[3]~23 ;
wire \first_conv_out[4]~24_combout ;
wire \Add8~1 ;
wire \Add8~3 ;
wire \Add8~4_combout ;
wire \Add9~2_combout ;
wire \Add8~2_combout ;
wire \Add9~0_combout ;
wire \Add8~0_combout ;
wire \Add10~1 ;
wire \Add10~3 ;
wire \Add10~5 ;
wire \Add10~6_combout ;
wire \Add10~4_combout ;
wire \Add10~2_combout ;
wire \Add11~1 ;
wire \Add11~3 ;
wire \Add11~4_combout ;
wire \Add11~2_combout ;
wire \Add11~0_combout ;
wire \Add10~0_combout ;
wire \Add12~1 ;
wire \Add12~3 ;
wire \Add12~5 ;
wire \Add12~7 ;
wire \Add12~8_combout ;
wire \pixelRowCounter[0]~10_combout ;
wire \pixelStartUpCounter[0]~12_combout ;
wire \pixelStartUpCounter[3]~21 ;
wire \pixelStartUpCounter[4]~22_combout ;
wire \pixelStartUpCounter[5]~15_combout ;
wire \pixelStartUpCounter[4]~23 ;
wire \pixelStartUpCounter[5]~24_combout ;
wire \pixelStartUpCounter[5]~25 ;
wire \pixelStartUpCounter[6]~26_combout ;
wire \pixelStartUpCounter[6]~27 ;
wire \pixelStartUpCounter[7]~28_combout ;
wire \Equal0~1_combout ;
wire \pixelStartUpCounter[7]~29 ;
wire \pixelStartUpCounter[8]~30_combout ;
wire \pixelStartUpCounter[8]~31 ;
wire \pixelStartUpCounter[9]~32_combout ;
wire \pixelStartUpCounter[9]~33 ;
wire \pixelStartUpCounter[10]~34_combout ;
wire \pixelStartUpCounter[10]~35 ;
wire \pixelStartUpCounter[11]~36_combout ;
wire \Equal0~2_combout ;
wire \pixelStartUpCounter[5]~14_combout ;
wire \pixelStartUpCounter[0]~13 ;
wire \pixelStartUpCounter[1]~16_combout ;
wire \pixelStartUpCounter[1]~17 ;
wire \pixelStartUpCounter[2]~18_combout ;
wire \pixelStartUpCounter[2]~19 ;
wire \pixelStartUpCounter[3]~20_combout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \state~6_combout ;
wire \state.FILTER_ON~q ;
wire \data_ready~0_combout ;
wire \data_ready~q ;
wire \Equal5~2_combout ;
wire \pixelEnable~1_combout ;
wire \always2~0_combout ;
wire \pixelRowCounter[6]~20_combout ;
wire \pixelRowCounter[0]~11 ;
wire \pixelRowCounter[1]~12_combout ;
wire \pixelRowCounter[1]~13 ;
wire \pixelRowCounter[2]~14_combout ;
wire \pixelRowCounter[2]~15 ;
wire \pixelRowCounter[3]~16_combout ;
wire \pixelRowCounter[3]~17 ;
wire \pixelRowCounter[4]~18_combout ;
wire \pixelRowCounter[4]~19 ;
wire \pixelRowCounter[5]~21_combout ;
wire \pixelRowCounter[5]~22 ;
wire \pixelRowCounter[6]~23_combout ;
wire \pixelRowCounter[6]~24 ;
wire \pixelRowCounter[7]~25_combout ;
wire \Equal5~0_combout ;
wire \pixelRowCounter[7]~26 ;
wire \pixelRowCounter[8]~27_combout ;
wire \pixelRowCounter[8]~28 ;
wire \pixelRowCounter[9]~29_combout ;
wire \Equal5~1_combout ;
wire \pixelEnable~0_combout ;
wire \pixelCounter[0]~19_combout ;
wire \pixelCounter[3]~26 ;
wire \pixelCounter[4]~27_combout ;
wire \pixelCounter[4]~28 ;
wire \pixelCounter[5]~29_combout ;
wire \pixelCounter[5]~30 ;
wire \pixelCounter[6]~31_combout ;
wire \pixelCounter[6]~32 ;
wire \pixelCounter[7]~33_combout ;
wire \pixelCounter[7]~34 ;
wire \pixelCounter[8]~35_combout ;
wire \pixelEnable~2_combout ;
wire \pixelCounter[8]~36 ;
wire \pixelCounter[9]~37_combout ;
wire \pixelCounter[9]~38 ;
wire \pixelCounter[10]~39_combout ;
wire \pixelCounter[10]~40 ;
wire \pixelCounter[11]~41_combout ;
wire \pixelCounter[11]~42 ;
wire \pixelCounter[12]~43_combout ;
wire \pixelEnable~3_combout ;
wire \pixelCounter[12]~44 ;
wire \pixelCounter[13]~45_combout ;
wire \pixelCounter[13]~46 ;
wire \pixelCounter[14]~47_combout ;
wire \pixelCounter[14]~48 ;
wire \pixelCounter[15]~49_combout ;
wire \pixelCounter[15]~50 ;
wire \pixelCounter[16]~51_combout ;
wire \pixelEnable~4_combout ;
wire \pixelCounter[16]~52 ;
wire \pixelCounter[17]~53_combout ;
wire \pixelCounter[17]~54 ;
wire \pixelCounter[18]~55_combout ;
wire \pixelEnable~5_combout ;
wire \pixelEnable~6_combout ;
wire \always1~0_combout ;
wire \always1~1_combout ;
wire \always1~2_combout ;
wire \pixelCounter[0]~20 ;
wire \pixelCounter[1]~21_combout ;
wire \pixelCounter[1]~22 ;
wire \pixelCounter[2]~23_combout ;
wire \pixelCounter[2]~24 ;
wire \pixelCounter[3]~25_combout ;
wire \pixelEnable~7_combout ;
wire \pixelEnable~8_combout ;
wire \pixelEnable~9_combout ;
wire \o_pixel~0_combout ;
wire \Add9~5 ;
wire \Add9~6_combout ;
wire \Add4~13 ;
wire \Add4~14_combout ;
wire \Add3~13 ;
wire \Add3~14_combout ;
wire \Add5~15 ;
wire \Add5~16_combout ;
wire \Add6~13 ;
wire \Add6~14_combout ;
wire \first_conv_out[4]~25 ;
wire \first_conv_out[5]~26_combout ;
wire \Add8~5 ;
wire \Add8~6_combout ;
wire \Add10~7 ;
wire \Add10~8_combout ;
wire \Add11~5 ;
wire \Add11~6_combout ;
wire \Add12~9 ;
wire \Add12~10_combout ;
wire \o_pixel~1_combout ;
wire \Add9~7 ;
wire \Add9~8_combout ;
wire \Add4~15 ;
wire \Add4~16_combout ;
wire \Add3~15 ;
wire \Add3~16_combout ;
wire \Add5~17 ;
wire \Add5~18_combout ;
wire \Add6~15 ;
wire \Add6~16_combout ;
wire \first_conv_out[5]~27 ;
wire \first_conv_out[6]~28_combout ;
wire \Add8~7 ;
wire \Add8~8_combout ;
wire \Add10~9 ;
wire \Add10~10_combout ;
wire \Add11~7 ;
wire \Add11~8_combout ;
wire \Add12~11 ;
wire \Add12~12_combout ;
wire \o_pixel~2_combout ;
wire \Add9~9 ;
wire \Add9~10_combout ;
wire \Add5~19 ;
wire \Add5~20_combout ;
wire \Add6~17 ;
wire \Add6~18_combout ;
wire \first_conv_out[6]~29 ;
wire \first_conv_out[7]~30_combout ;
wire \Add8~9 ;
wire \Add8~10_combout ;
wire \Add10~11 ;
wire \Add10~12_combout ;
wire \Add11~9 ;
wire \Add11~10_combout ;
wire \Add12~13 ;
wire \Add12~14_combout ;
wire \o_pixel~3_combout ;
wire \Add9~11 ;
wire \Add9~12_combout ;
wire \Add8~11 ;
wire \Add8~12_combout ;
wire \Add10~13 ;
wire \Add10~14_combout ;
wire \Add11~11 ;
wire \Add11~12_combout ;
wire \Add12~15 ;
wire \Add12~16_combout ;
wire \o_pixel~4_combout ;
wire \Add9~13 ;
wire \Add9~14_combout ;
wire \Add8~13 ;
wire \Add8~14_combout ;
wire \Add10~15 ;
wire \Add10~16_combout ;
wire \Add11~13 ;
wire \Add11~14_combout ;
wire \Add12~17 ;
wire \Add12~18_combout ;
wire \o_pixel~5_combout ;
wire \Add9~15 ;
wire \Add9~16_combout ;
wire \Add8~15 ;
wire \Add8~16_combout ;
wire \Add10~17 ;
wire \Add10~18_combout ;
wire \Add11~15 ;
wire \Add11~16_combout ;
wire \Add12~19 ;
wire \Add12~20_combout ;
wire \o_pixel~6_combout ;
wire \Add10~19 ;
wire \Add10~20_combout ;
wire \Add11~17 ;
wire \Add11~18_combout ;
wire \Add12~21 ;
wire \Add12~22_combout ;
wire \o_pixel~7_combout ;
wire \Add12~0_combout ;
wire \Add12~2_combout ;
wire \Add12~4_combout ;
wire \Add12~6_combout ;
wire [31:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b ;
wire [9:0] pixelRowCounter;
wire [18:0] pixelCounter;
wire [11:0] first_conv_out;
wire [11:0] pixelStartUpCounter;
wire [11:0] pixel3;
wire [11:0] pixel1;
wire [11:0] pixel2;
wire [11:0] pixel4;
wire [11:0] pixel5;
wire [2:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit ;
wire [2:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit ;

wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30_PORTBDATAOUT_bus ;
wire [0:0] \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31_PORTBDATAOUT_bus ;

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [20] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [21] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [22] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [23] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [24] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [25] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [26] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [27] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [28] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [29] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [30] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30_PORTBDATAOUT_bus [0];

assign \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [31] = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31_PORTBDATAOUT_bus [0];

fiftyfivenm_io_obuf \tap0[0]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap0[0]~output .bus_hold = "false";
defparam \tap0[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap0[1]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap0[1]~output .bus_hold = "false";
defparam \tap0[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap0[2]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap0[2]~output .bus_hold = "false";
defparam \tap0[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap0[3]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap0[3]~output .bus_hold = "false";
defparam \tap0[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap0[4]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap0[4]~output .bus_hold = "false";
defparam \tap0[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap0[5]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap0[5]~output .bus_hold = "false";
defparam \tap0[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap0[6]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap0[6]~output .bus_hold = "false";
defparam \tap0[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap0[7]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap0[7]~output .bus_hold = "false";
defparam \tap0[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap1[0]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap1[0]~output .bus_hold = "false";
defparam \tap1[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap1[1]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap1[1]~output .bus_hold = "false";
defparam \tap1[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap1[2]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap1[2]~output .bus_hold = "false";
defparam \tap1[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap1[3]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap1[3]~output .bus_hold = "false";
defparam \tap1[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap1[4]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap1[4]~output .bus_hold = "false";
defparam \tap1[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap1[5]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap1[5]~output .bus_hold = "false";
defparam \tap1[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap1[6]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap1[6]~output .bus_hold = "false";
defparam \tap1[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap1[7]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap1[7]~output .bus_hold = "false";
defparam \tap1[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap2[0]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap2[0]~output .bus_hold = "false";
defparam \tap2[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap2[1]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap2[1]~output .bus_hold = "false";
defparam \tap2[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap2[2]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap2[2]~output .bus_hold = "false";
defparam \tap2[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap2[3]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap2[3]~output .bus_hold = "false";
defparam \tap2[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap2[4]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap2[4]~output .bus_hold = "false";
defparam \tap2[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap2[5]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap2[5]~output .bus_hold = "false";
defparam \tap2[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap2[6]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap2[6]~output .bus_hold = "false";
defparam \tap2[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap2[7]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap2[7]~output .bus_hold = "false";
defparam \tap2[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap3[0]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap3[0]~output .bus_hold = "false";
defparam \tap3[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap3[1]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap3[1]~output .bus_hold = "false";
defparam \tap3[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap3[2]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap3[2]~output .bus_hold = "false";
defparam \tap3[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap3[3]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap3[3]~output .bus_hold = "false";
defparam \tap3[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap3[4]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap3[4]~output .bus_hold = "false";
defparam \tap3[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap3[5]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap3[5]~output .bus_hold = "false";
defparam \tap3[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap3[6]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap3[6]~output .bus_hold = "false";
defparam \tap3[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \tap3[7]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tap3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \tap3[7]~output .bus_hold = "false";
defparam \tap3[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \o_pixel[0]~output (
	.i(\o_pixel~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_pixel[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_pixel[0]~output .bus_hold = "false";
defparam \o_pixel[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \o_pixel[1]~output (
	.i(\o_pixel~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_pixel[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_pixel[1]~output .bus_hold = "false";
defparam \o_pixel[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \o_pixel[2]~output (
	.i(\o_pixel~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_pixel[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_pixel[2]~output .bus_hold = "false";
defparam \o_pixel[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \o_pixel[3]~output (
	.i(\o_pixel~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_pixel[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_pixel[3]~output .bus_hold = "false";
defparam \o_pixel[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \o_pixel[4]~output (
	.i(\o_pixel~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_pixel[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_pixel[4]~output .bus_hold = "false";
defparam \o_pixel[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \o_pixel[5]~output (
	.i(\o_pixel~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_pixel[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_pixel[5]~output .bus_hold = "false";
defparam \o_pixel[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \o_pixel[6]~output (
	.i(\o_pixel~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_pixel[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_pixel[6]~output .bus_hold = "false";
defparam \o_pixel[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \o_pixel[7]~output (
	.i(\o_pixel~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_pixel[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_pixel[7]~output .bus_hold = "false";
defparam \o_pixel[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel1_check[0]~output (
	.i(pixel1[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel1_check[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel1_check[0]~output .bus_hold = "false";
defparam \pixel1_check[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel1_check[1]~output (
	.i(pixel1[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel1_check[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel1_check[1]~output .bus_hold = "false";
defparam \pixel1_check[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel1_check[2]~output (
	.i(pixel1[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel1_check[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel1_check[2]~output .bus_hold = "false";
defparam \pixel1_check[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel1_check[3]~output (
	.i(pixel1[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel1_check[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel1_check[3]~output .bus_hold = "false";
defparam \pixel1_check[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel1_check[4]~output (
	.i(pixel1[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel1_check[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel1_check[4]~output .bus_hold = "false";
defparam \pixel1_check[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel1_check[5]~output (
	.i(pixel1[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel1_check[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel1_check[5]~output .bus_hold = "false";
defparam \pixel1_check[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel1_check[6]~output (
	.i(pixel1[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel1_check[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel1_check[6]~output .bus_hold = "false";
defparam \pixel1_check[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel1_check[7]~output (
	.i(pixel1[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel1_check[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel1_check[7]~output .bus_hold = "false";
defparam \pixel1_check[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel1_check[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel1_check[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel1_check[8]~output .bus_hold = "false";
defparam \pixel1_check[8]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel1_check[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel1_check[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel1_check[9]~output .bus_hold = "false";
defparam \pixel1_check[9]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel1_check[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel1_check[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel1_check[10]~output .bus_hold = "false";
defparam \pixel1_check[10]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel1_check[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel1_check[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel1_check[11]~output .bus_hold = "false";
defparam \pixel1_check[11]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel2_check[0]~output (
	.i(pixel2[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel2_check[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel2_check[0]~output .bus_hold = "false";
defparam \pixel2_check[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel2_check[1]~output (
	.i(pixel2[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel2_check[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel2_check[1]~output .bus_hold = "false";
defparam \pixel2_check[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel2_check[2]~output (
	.i(pixel2[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel2_check[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel2_check[2]~output .bus_hold = "false";
defparam \pixel2_check[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel2_check[3]~output (
	.i(pixel2[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel2_check[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel2_check[3]~output .bus_hold = "false";
defparam \pixel2_check[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel2_check[4]~output (
	.i(pixel2[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel2_check[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel2_check[4]~output .bus_hold = "false";
defparam \pixel2_check[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel2_check[5]~output (
	.i(pixel2[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel2_check[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel2_check[5]~output .bus_hold = "false";
defparam \pixel2_check[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel2_check[6]~output (
	.i(pixel2[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel2_check[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel2_check[6]~output .bus_hold = "false";
defparam \pixel2_check[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel2_check[7]~output (
	.i(pixel2[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel2_check[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel2_check[7]~output .bus_hold = "false";
defparam \pixel2_check[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel2_check[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel2_check[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel2_check[8]~output .bus_hold = "false";
defparam \pixel2_check[8]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel2_check[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel2_check[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel2_check[9]~output .bus_hold = "false";
defparam \pixel2_check[9]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel2_check[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel2_check[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel2_check[10]~output .bus_hold = "false";
defparam \pixel2_check[10]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel2_check[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel2_check[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel2_check[11]~output .bus_hold = "false";
defparam \pixel2_check[11]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel3_check[0]~output (
	.i(pixel3[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel3_check[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel3_check[0]~output .bus_hold = "false";
defparam \pixel3_check[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel3_check[1]~output (
	.i(pixel3[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel3_check[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel3_check[1]~output .bus_hold = "false";
defparam \pixel3_check[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel3_check[2]~output (
	.i(pixel3[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel3_check[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel3_check[2]~output .bus_hold = "false";
defparam \pixel3_check[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel3_check[3]~output (
	.i(pixel3[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel3_check[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel3_check[3]~output .bus_hold = "false";
defparam \pixel3_check[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel3_check[4]~output (
	.i(pixel3[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel3_check[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel3_check[4]~output .bus_hold = "false";
defparam \pixel3_check[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel3_check[5]~output (
	.i(pixel3[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel3_check[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel3_check[5]~output .bus_hold = "false";
defparam \pixel3_check[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel3_check[6]~output (
	.i(pixel3[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel3_check[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel3_check[6]~output .bus_hold = "false";
defparam \pixel3_check[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel3_check[7]~output (
	.i(pixel3[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel3_check[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel3_check[7]~output .bus_hold = "false";
defparam \pixel3_check[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel3_check[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel3_check[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel3_check[8]~output .bus_hold = "false";
defparam \pixel3_check[8]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel3_check[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel3_check[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel3_check[9]~output .bus_hold = "false";
defparam \pixel3_check[9]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel3_check[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel3_check[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel3_check[10]~output .bus_hold = "false";
defparam \pixel3_check[10]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixel3_check[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel3_check[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel3_check[11]~output .bus_hold = "false";
defparam \pixel3_check[11]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelEnable_check~output (
	.i(!\pixelEnable~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelEnable_check~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelEnable_check~output .bus_hold = "false";
defparam \pixelEnable_check~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[0]~output (
	.i(pixelCounter[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[0]~output .bus_hold = "false";
defparam \pixelCounter1[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[1]~output (
	.i(pixelCounter[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[1]~output .bus_hold = "false";
defparam \pixelCounter1[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[2]~output (
	.i(pixelCounter[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[2]~output .bus_hold = "false";
defparam \pixelCounter1[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[3]~output (
	.i(pixelCounter[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[3]~output .bus_hold = "false";
defparam \pixelCounter1[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[4]~output (
	.i(pixelCounter[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[4]~output .bus_hold = "false";
defparam \pixelCounter1[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[5]~output (
	.i(pixelCounter[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[5]~output .bus_hold = "false";
defparam \pixelCounter1[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[6]~output (
	.i(pixelCounter[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[6]~output .bus_hold = "false";
defparam \pixelCounter1[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[7]~output (
	.i(pixelCounter[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[7]~output .bus_hold = "false";
defparam \pixelCounter1[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[8]~output (
	.i(pixelCounter[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[8]~output .bus_hold = "false";
defparam \pixelCounter1[8]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[9]~output (
	.i(pixelCounter[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[9]~output .bus_hold = "false";
defparam \pixelCounter1[9]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[10]~output (
	.i(pixelCounter[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[10]~output .bus_hold = "false";
defparam \pixelCounter1[10]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[11]~output (
	.i(pixelCounter[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[11]~output .bus_hold = "false";
defparam \pixelCounter1[11]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[12]~output (
	.i(pixelCounter[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[12]~output .bus_hold = "false";
defparam \pixelCounter1[12]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[13]~output (
	.i(pixelCounter[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[13]~output .bus_hold = "false";
defparam \pixelCounter1[13]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[14]~output (
	.i(pixelCounter[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[14]~output .bus_hold = "false";
defparam \pixelCounter1[14]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[15]~output (
	.i(pixelCounter[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[15]~output .bus_hold = "false";
defparam \pixelCounter1[15]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[16]~output (
	.i(pixelCounter[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[16]~output .bus_hold = "false";
defparam \pixelCounter1[16]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[17]~output (
	.i(pixelCounter[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[17]~output .bus_hold = "false";
defparam \pixelCounter1[17]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelCounter1[18]~output (
	.i(pixelCounter[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelCounter1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelCounter1[18]~output .bus_hold = "false";
defparam \pixelCounter1[18]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelRowCounter1[0]~output (
	.i(pixelRowCounter[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelRowCounter1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelRowCounter1[0]~output .bus_hold = "false";
defparam \pixelRowCounter1[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelRowCounter1[1]~output (
	.i(pixelRowCounter[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelRowCounter1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelRowCounter1[1]~output .bus_hold = "false";
defparam \pixelRowCounter1[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelRowCounter1[2]~output (
	.i(pixelRowCounter[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelRowCounter1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelRowCounter1[2]~output .bus_hold = "false";
defparam \pixelRowCounter1[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelRowCounter1[3]~output (
	.i(pixelRowCounter[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelRowCounter1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelRowCounter1[3]~output .bus_hold = "false";
defparam \pixelRowCounter1[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelRowCounter1[4]~output (
	.i(pixelRowCounter[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelRowCounter1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelRowCounter1[4]~output .bus_hold = "false";
defparam \pixelRowCounter1[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelRowCounter1[5]~output (
	.i(pixelRowCounter[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelRowCounter1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelRowCounter1[5]~output .bus_hold = "false";
defparam \pixelRowCounter1[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelRowCounter1[6]~output (
	.i(pixelRowCounter[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelRowCounter1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelRowCounter1[6]~output .bus_hold = "false";
defparam \pixelRowCounter1[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelRowCounter1[7]~output (
	.i(pixelRowCounter[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelRowCounter1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelRowCounter1[7]~output .bus_hold = "false";
defparam \pixelRowCounter1[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelRowCounter1[8]~output (
	.i(pixelRowCounter[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelRowCounter1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelRowCounter1[8]~output .bus_hold = "false";
defparam \pixelRowCounter1[8]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelRowCounter1[9]~output (
	.i(pixelRowCounter[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelRowCounter1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelRowCounter1[9]~output .bus_hold = "false";
defparam \pixelRowCounter1[9]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelStartUpCounter_check[0]~output (
	.i(pixelStartUpCounter[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelStartUpCounter_check[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelStartUpCounter_check[0]~output .bus_hold = "false";
defparam \pixelStartUpCounter_check[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelStartUpCounter_check[1]~output (
	.i(pixelStartUpCounter[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelStartUpCounter_check[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelStartUpCounter_check[1]~output .bus_hold = "false";
defparam \pixelStartUpCounter_check[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelStartUpCounter_check[2]~output (
	.i(pixelStartUpCounter[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelStartUpCounter_check[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelStartUpCounter_check[2]~output .bus_hold = "false";
defparam \pixelStartUpCounter_check[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelStartUpCounter_check[3]~output (
	.i(pixelStartUpCounter[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelStartUpCounter_check[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelStartUpCounter_check[3]~output .bus_hold = "false";
defparam \pixelStartUpCounter_check[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelStartUpCounter_check[4]~output (
	.i(pixelStartUpCounter[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelStartUpCounter_check[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelStartUpCounter_check[4]~output .bus_hold = "false";
defparam \pixelStartUpCounter_check[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelStartUpCounter_check[5]~output (
	.i(pixelStartUpCounter[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelStartUpCounter_check[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelStartUpCounter_check[5]~output .bus_hold = "false";
defparam \pixelStartUpCounter_check[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelStartUpCounter_check[6]~output (
	.i(pixelStartUpCounter[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelStartUpCounter_check[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelStartUpCounter_check[6]~output .bus_hold = "false";
defparam \pixelStartUpCounter_check[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelStartUpCounter_check[7]~output (
	.i(pixelStartUpCounter[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelStartUpCounter_check[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelStartUpCounter_check[7]~output .bus_hold = "false";
defparam \pixelStartUpCounter_check[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelStartUpCounter_check[8]~output (
	.i(pixelStartUpCounter[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelStartUpCounter_check[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelStartUpCounter_check[8]~output .bus_hold = "false";
defparam \pixelStartUpCounter_check[8]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelStartUpCounter_check[9]~output (
	.i(pixelStartUpCounter[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelStartUpCounter_check[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelStartUpCounter_check[9]~output .bus_hold = "false";
defparam \pixelStartUpCounter_check[9]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelStartUpCounter_check[10]~output (
	.i(pixelStartUpCounter[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelStartUpCounter_check[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelStartUpCounter_check[10]~output .bus_hold = "false";
defparam \pixelStartUpCounter_check[10]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \pixelStartUpCounter_check[11]~output (
	.i(pixelStartUpCounter[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixelStartUpCounter_check[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixelStartUpCounter_check[11]~output .bus_hold = "false";
defparam \pixelStartUpCounter_check[11]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \first_conv_check[0]~output (
	.i(first_conv_out[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\first_conv_check[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \first_conv_check[0]~output .bus_hold = "false";
defparam \first_conv_check[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \first_conv_check[1]~output (
	.i(first_conv_out[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\first_conv_check[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \first_conv_check[1]~output .bus_hold = "false";
defparam \first_conv_check[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \first_conv_check[2]~output (
	.i(first_conv_out[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\first_conv_check[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \first_conv_check[2]~output .bus_hold = "false";
defparam \first_conv_check[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \first_conv_check[3]~output (
	.i(first_conv_out[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\first_conv_check[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \first_conv_check[3]~output .bus_hold = "false";
defparam \first_conv_check[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \first_conv_check[4]~output (
	.i(first_conv_out[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\first_conv_check[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \first_conv_check[4]~output .bus_hold = "false";
defparam \first_conv_check[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \first_conv_check[5]~output (
	.i(first_conv_out[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\first_conv_check[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \first_conv_check[5]~output .bus_hold = "false";
defparam \first_conv_check[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \first_conv_check[6]~output (
	.i(first_conv_out[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\first_conv_check[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \first_conv_check[6]~output .bus_hold = "false";
defparam \first_conv_check[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \first_conv_check[7]~output (
	.i(first_conv_out[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\first_conv_check[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \first_conv_check[7]~output .bus_hold = "false";
defparam \first_conv_check[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \first_conv_check[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\first_conv_check[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \first_conv_check[8]~output .bus_hold = "false";
defparam \first_conv_check[8]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \first_conv_check[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\first_conv_check[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \first_conv_check[9]~output .bus_hold = "false";
defparam \first_conv_check[9]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \first_conv_check[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\first_conv_check[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \first_conv_check[10]~output .bus_hold = "false";
defparam \first_conv_check[10]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \first_conv_check[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\first_conv_check[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \first_conv_check[11]~output .bus_hold = "false";
defparam \first_conv_check[11]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \second_conv_check[0]~output (
	.i(\Add12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\second_conv_check[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \second_conv_check[0]~output .bus_hold = "false";
defparam \second_conv_check[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \second_conv_check[1]~output (
	.i(\Add12~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\second_conv_check[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \second_conv_check[1]~output .bus_hold = "false";
defparam \second_conv_check[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \second_conv_check[2]~output (
	.i(\Add12~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\second_conv_check[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \second_conv_check[2]~output .bus_hold = "false";
defparam \second_conv_check[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \second_conv_check[3]~output (
	.i(\Add12~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\second_conv_check[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \second_conv_check[3]~output .bus_hold = "false";
defparam \second_conv_check[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \second_conv_check[4]~output (
	.i(\Add12~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\second_conv_check[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \second_conv_check[4]~output .bus_hold = "false";
defparam \second_conv_check[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \second_conv_check[5]~output (
	.i(\Add12~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\second_conv_check[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \second_conv_check[5]~output .bus_hold = "false";
defparam \second_conv_check[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \second_conv_check[6]~output (
	.i(\Add12~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\second_conv_check[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \second_conv_check[6]~output .bus_hold = "false";
defparam \second_conv_check[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \second_conv_check[7]~output (
	.i(\Add12~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\second_conv_check[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \second_conv_check[7]~output .bus_hold = "false";
defparam \second_conv_check[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \second_conv_check[8]~output (
	.i(\Add12~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\second_conv_check[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \second_conv_check[8]~output .bus_hold = "false";
defparam \second_conv_check[8]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \second_conv_check[9]~output (
	.i(\Add12~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\second_conv_check[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \second_conv_check[9]~output .bus_hold = "false";
defparam \second_conv_check[9]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \second_conv_check[10]~output (
	.i(\Add12~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\second_conv_check[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \second_conv_check[10]~output .bus_hold = "false";
defparam \second_conv_check[10]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \second_conv_check[11]~output (
	.i(\Add12~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\second_conv_check[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \second_conv_check[11]~output .bus_hold = "false";
defparam \second_conv_check[11]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \shift_out_check[0]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift_out_check[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift_out_check[0]~output .bus_hold = "false";
defparam \shift_out_check[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \shift_out_check[1]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift_out_check[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift_out_check[1]~output .bus_hold = "false";
defparam \shift_out_check[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \shift_out_check[2]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift_out_check[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift_out_check[2]~output .bus_hold = "false";
defparam \shift_out_check[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \shift_out_check[3]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift_out_check[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift_out_check[3]~output .bus_hold = "false";
defparam \shift_out_check[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \shift_out_check[4]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift_out_check[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift_out_check[4]~output .bus_hold = "false";
defparam \shift_out_check[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \shift_out_check[5]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift_out_check[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift_out_check[5]~output .bus_hold = "false";
defparam \shift_out_check[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \shift_out_check[6]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift_out_check[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift_out_check[6]~output .bus_hold = "false";
defparam \shift_out_check[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \shift_out_check[7]~output (
	.i(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\shift_out_check[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \shift_out_check[7]~output .bus_hold = "false";
defparam \shift_out_check[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \i_pixel_valid~input (
	.i(i_pixel_valid),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_pixel_valid~input_o ));
// synopsys translate_off
defparam \i_pixel_valid~input .bus_hold = "false";
defparam \i_pixel_valid~input .listen_to_nsleep_signal = "false";
defparam \i_pixel_valid~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_lcell_comb \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0 (
// Equation(s):
// \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~combout  = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit [0] $ (VCC)
// \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT  = CARRY(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit [0])

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~combout ),
	.cout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .listen_to_nsleep_signal = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_lcell_comb \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[2]~0 (
// Equation(s):
// \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[2]~0_combout  = (\i_pixel_valid~input_o  & !\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~0_combout )

	.dataa(\i_pixel_valid~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~0_combout ),
	.cin(gnd),
	.combout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[2]~0 .lut_mask = 16'h00AA;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1 (
// Equation(s):
// \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit [1] & (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT )) # 
// (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit [1] & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT ) # (GND)))
// \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT  = CARRY((!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT ) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit [1]))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT ),
	.combout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~combout ),
	.cout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2 (
// Equation(s):
// \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit [2] & (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT  $ (GND))) # 
// (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit [2] & (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT  & VCC))
// \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit [2] & !\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT ))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT ),
	.combout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~combout ),
	.cout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~0 (
// Equation(s):
// \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~0_combout  = \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT ),
	.combout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~0_combout ),
	.cout());
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~0 .lut_mask = 16'hF0F0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~0 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4 (
	.clk(\clk~input_o ),
	.d(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4 .is_wysiwyg = "true";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4 .power_up = "low";
// synopsys translate_on

fiftyfivenm_io_ibuf \i_pixel[0]~input (
	.i(i_pixel[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_pixel[0]~input_o ));
// synopsys translate_off
defparam \i_pixel[0]~input .bus_hold = "false";
defparam \i_pixel[0]~input .listen_to_nsleep_signal = "false";
defparam \i_pixel[0]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_lcell_comb \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[2]~2 (
// Equation(s):
// \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[2]~2_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & 
// \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0])) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datac(gnd),
	.datad(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[2]~2 .lut_mask = 16'h6644;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & 
// !\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0])) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0])))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datac(gnd),
	.datad(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h5522;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0] & ((!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]) # 
// (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1])))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.datac(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h1515;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\i_pixel[0]~input_o }),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_first_bit_number = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_first_bit_number = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_io_ibuf \i_pixel[1]~input (
	.i(i_pixel[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_pixel[1]~input_o ));
// synopsys translate_off
defparam \i_pixel[1]~input .bus_hold = "false";
defparam \i_pixel[1]~input .listen_to_nsleep_signal = "false";
defparam \i_pixel[1]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\i_pixel[1]~input_o }),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_first_bit_number = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_first_bit_number = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_io_ibuf \i_pixel[2]~input (
	.i(i_pixel[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_pixel[2]~input_o ));
// synopsys translate_off
defparam \i_pixel[2]~input .bus_hold = "false";
defparam \i_pixel[2]~input .listen_to_nsleep_signal = "false";
defparam \i_pixel[2]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\i_pixel[2]~input_o }),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_a_first_bit_number = 2;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_b_first_bit_number = 2;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a2 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_io_ibuf \i_pixel[3]~input (
	.i(i_pixel[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_pixel[3]~input_o ));
// synopsys translate_off
defparam \i_pixel[3]~input .bus_hold = "false";
defparam \i_pixel[3]~input .listen_to_nsleep_signal = "false";
defparam \i_pixel[3]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\i_pixel[3]~input_o }),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_a_first_bit_number = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_b_first_bit_number = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a3 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_io_ibuf \i_pixel[4]~input (
	.i(i_pixel[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_pixel[4]~input_o ));
// synopsys translate_off
defparam \i_pixel[4]~input .bus_hold = "false";
defparam \i_pixel[4]~input .listen_to_nsleep_signal = "false";
defparam \i_pixel[4]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\i_pixel[4]~input_o }),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_a_first_bit_number = 4;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_b_first_bit_number = 4;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a4 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_io_ibuf \i_pixel[5]~input (
	.i(i_pixel[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_pixel[5]~input_o ));
// synopsys translate_off
defparam \i_pixel[5]~input .bus_hold = "false";
defparam \i_pixel[5]~input .listen_to_nsleep_signal = "false";
defparam \i_pixel[5]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\i_pixel[5]~input_o }),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_a_first_bit_number = 5;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_b_first_bit_number = 5;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a5 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_io_ibuf \i_pixel[6]~input (
	.i(i_pixel[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_pixel[6]~input_o ));
// synopsys translate_off
defparam \i_pixel[6]~input .bus_hold = "false";
defparam \i_pixel[6]~input .listen_to_nsleep_signal = "false";
defparam \i_pixel[6]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\i_pixel[6]~input_o }),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_a_first_bit_number = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_b_first_bit_number = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a6 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_io_ibuf \i_pixel[7]~input (
	.i(i_pixel[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_pixel[7]~input_o ));
// synopsys translate_off
defparam \i_pixel[7]~input .bus_hold = "false";
defparam \i_pixel[7]~input .listen_to_nsleep_signal = "false";
defparam \i_pixel[7]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\i_pixel[7]~input_o }),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_a_first_bit_number = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_b_first_bit_number = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a7 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_first_bit_number = 8;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_first_bit_number = 8;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_a_first_bit_number = 9;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_b_first_bit_number = 9;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a9 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_a_first_bit_number = 10;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_b_first_bit_number = 10;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a10 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_a_first_bit_number = 11;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_b_first_bit_number = 11;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a11 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_a_first_bit_number = 12;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_b_first_bit_number = 12;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a12 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_a_first_bit_number = 13;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_b_first_bit_number = 13;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a13 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_a_first_bit_number = 14;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_b_first_bit_number = 14;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a14 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_a_first_bit_number = 15;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_b_first_bit_number = 15;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a15 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_a_first_bit_number = 16;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_b_first_bit_number = 16;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a16 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_a_first_bit_number = 17;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_b_first_bit_number = 17;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a17 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_a_first_bit_number = 18;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_b_first_bit_number = 18;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a18 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_a_first_bit_number = 19;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_b_first_bit_number = 19;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a19 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_a_first_bit_number = 20;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_b_first_bit_number = 20;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a20 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_a_first_bit_number = 21;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_b_first_bit_number = 21;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a21 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_a_first_bit_number = 22;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_b_first_bit_number = 22;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a22 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_a_first_bit_number = 23;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_b_first_bit_number = 23;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a23 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_a_first_bit_number = 24;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_b_first_bit_number = 24;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a24 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_a_first_bit_number = 25;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_b_first_bit_number = 25;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a25 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_a_first_bit_number = 26;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_b_first_bit_number = 26;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a26 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_a_first_bit_number = 27;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_b_first_bit_number = 27;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a27 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [20]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_a_first_bit_number = 28;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_b_first_bit_number = 28;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a28 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [21]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_a_first_bit_number = 29;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_b_first_bit_number = 29;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a29 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [22]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_a_first_bit_number = 30;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_b_first_bit_number = 30;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a30 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_ram_block \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\i_pixel_valid~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [23]}),
	.portaaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\lbuff3|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .clk0_core_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .clk0_input_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .clk0_output_clock_enable = "ena0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .data_interleave_offset_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .data_interleave_width_in_bits = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .logical_ram_name = "line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2|ALTSYNCRAM";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .mixed_port_feed_through_mode = "old";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .operation_mode = "dual_port";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_a_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_a_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_a_byte_enable_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_a_data_out_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_a_data_out_clock = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_a_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_a_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_a_first_bit_number = 31;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_a_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_a_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_a_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_b_address_clear = "none";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_b_address_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_b_address_width = 3;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_b_data_out_clear = "clear0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_b_data_out_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_b_data_width = 1;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_b_first_address = 0;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_b_first_bit_number = 31;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_b_last_address = 6;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_b_logical_ram_depth = 7;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_b_logical_ram_width = 32;
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .port_b_read_enable_clock = "clock0";
defparam \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a31 .ram_block_type = "M9K";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] & (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8] $ (VCC))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] & 
// (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8] & VCC))
// \Add4~1  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] & \lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h6688;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] & (\Add4~1  & VCC)) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] & 
// (!\Add4~1 )))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] & (!\Add4~1 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] & 
// ((\Add4~1 ) # (GND)))))
// \Add4~3  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] & (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] & !\Add4~1 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] & ((!\Add4~1 
// ) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]))))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h9617;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] $ (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] $ (!\Add4~3 )))) # (GND)
// \Add4~5  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]) # (!\Add4~3 ))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] & 
// (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] & !\Add4~3 )))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'h698E;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] & (\Add4~5  & VCC)) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] & 
// (!\Add4~5 )))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] & (!\Add4~5 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] & 
// ((\Add4~5 ) # (GND)))))
// \Add4~7  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] & (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] & !\Add4~5 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] & 
// ((!\Add4~5 ) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]))))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h9617;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] $ (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] $ (!\Add4~7 )))) # (GND)
// \Add4~9  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]) # (!\Add4~7 ))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] & 
// (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] & !\Add4~7 )))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'h698E;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] & (\Add4~9  & VCC)) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] & 
// (!\Add4~9 )))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] & (!\Add4~9 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] & 
// ((\Add4~9 ) # (GND)))))
// \Add4~11  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] & (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] & !\Add4~9 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] & 
// ((!\Add4~9 ) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]))))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h9617;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0] & (\i_pixel[2]~input_o  $ (VCC))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0] & (\i_pixel[2]~input_o  & VCC))
// \Add3~1  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0] & \i_pixel[2]~input_o ))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0]),
	.datab(\i_pixel[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h6688;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] & ((\i_pixel[3]~input_o  & (\Add3~1  & VCC)) # (!\i_pixel[3]~input_o  & (!\Add3~1 )))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] & 
// ((\i_pixel[3]~input_o  & (!\Add3~1 )) # (!\i_pixel[3]~input_o  & ((\Add3~1 ) # (GND)))))
// \Add3~3  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] & (!\i_pixel[3]~input_o  & !\Add3~1 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] & ((!\Add3~1 ) # (!\i_pixel[3]~input_o ))))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]),
	.datab(\i_pixel[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h9617;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2] $ (\i_pixel[4]~input_o  $ (!\Add3~3 )))) # (GND)
// \Add3~5  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2] & ((\i_pixel[4]~input_o ) # (!\Add3~3 ))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2] & (\i_pixel[4]~input_o  & !\Add3~3 )))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]),
	.datab(\i_pixel[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h698E;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] & ((\i_pixel[5]~input_o  & (\Add3~5  & VCC)) # (!\i_pixel[5]~input_o  & (!\Add3~5 )))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] & 
// ((\i_pixel[5]~input_o  & (!\Add3~5 )) # (!\i_pixel[5]~input_o  & ((\Add3~5 ) # (GND)))))
// \Add3~7  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] & (!\i_pixel[5]~input_o  & !\Add3~5 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] & ((!\Add3~5 ) # (!\i_pixel[5]~input_o ))))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]),
	.datab(\i_pixel[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h9617;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4] $ (\i_pixel[6]~input_o  $ (!\Add3~7 )))) # (GND)
// \Add3~9  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4] & ((\i_pixel[6]~input_o ) # (!\Add3~7 ))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4] & (\i_pixel[6]~input_o  & !\Add3~7 )))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]),
	.datab(\i_pixel[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'h698E;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] & ((\i_pixel[7]~input_o  & (\Add3~9  & VCC)) # (!\i_pixel[7]~input_o  & (!\Add3~9 )))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] & 
// ((\i_pixel[7]~input_o  & (!\Add3~9 )) # (!\i_pixel[7]~input_o  & ((\Add3~9 ) # (GND)))))
// \Add3~11  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] & (!\i_pixel[7]~input_o  & !\Add3~9 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] & ((!\Add3~9 ) # (!\i_pixel[7]~input_o ))))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5]),
	.datab(\i_pixel[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h9617;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8] & (\i_pixel[1]~input_o  $ (VCC))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8] & (\i_pixel[1]~input_o  & VCC))
// \Add5~1  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8] & \i_pixel[1]~input_o ))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]),
	.datab(\i_pixel[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h6688;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = (\Add4~0_combout  & ((\Add3~0_combout  & (\Add5~1  & VCC)) # (!\Add3~0_combout  & (!\Add5~1 )))) # (!\Add4~0_combout  & ((\Add3~0_combout  & (!\Add5~1 )) # (!\Add3~0_combout  & ((\Add5~1 ) # (GND)))))
// \Add5~3  = CARRY((\Add4~0_combout  & (!\Add3~0_combout  & !\Add5~1 )) # (!\Add4~0_combout  & ((!\Add5~1 ) # (!\Add3~0_combout ))))

	.dataa(\Add4~0_combout ),
	.datab(\Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h9617;
defparam \Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_combout  = ((\Add4~2_combout  $ (\Add3~2_combout  $ (!\Add5~3 )))) # (GND)
// \Add5~5  = CARRY((\Add4~2_combout  & ((\Add3~2_combout ) # (!\Add5~3 ))) # (!\Add4~2_combout  & (\Add3~2_combout  & !\Add5~3 )))

	.dataa(\Add4~2_combout ),
	.datab(\Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'h698E;
defparam \Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = (\Add4~4_combout  & ((\Add3~4_combout  & (\Add5~5  & VCC)) # (!\Add3~4_combout  & (!\Add5~5 )))) # (!\Add4~4_combout  & ((\Add3~4_combout  & (!\Add5~5 )) # (!\Add3~4_combout  & ((\Add5~5 ) # (GND)))))
// \Add5~7  = CARRY((\Add4~4_combout  & (!\Add3~4_combout  & !\Add5~5 )) # (!\Add4~4_combout  & ((!\Add5~5 ) # (!\Add3~4_combout ))))

	.dataa(\Add4~4_combout ),
	.datab(\Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'h9617;
defparam \Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = ((\Add4~6_combout  $ (\Add3~6_combout  $ (!\Add5~7 )))) # (GND)
// \Add5~9  = CARRY((\Add4~6_combout  & ((\Add3~6_combout ) # (!\Add5~7 ))) # (!\Add4~6_combout  & (\Add3~6_combout  & !\Add5~7 )))

	.dataa(\Add4~6_combout ),
	.datab(\Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'h698E;
defparam \Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add5~10 (
// Equation(s):
// \Add5~10_combout  = (\Add4~8_combout  & ((\Add3~8_combout  & (\Add5~9  & VCC)) # (!\Add3~8_combout  & (!\Add5~9 )))) # (!\Add4~8_combout  & ((\Add3~8_combout  & (!\Add5~9 )) # (!\Add3~8_combout  & ((\Add5~9 ) # (GND)))))
// \Add5~11  = CARRY((\Add4~8_combout  & (!\Add3~8_combout  & !\Add5~9 )) # (!\Add4~8_combout  & ((!\Add5~9 ) # (!\Add3~8_combout ))))

	.dataa(\Add4~8_combout ),
	.datab(\Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~10 .lut_mask = 16'h9617;
defparam \Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = ((\Add4~10_combout  $ (\Add3~10_combout  $ (!\Add5~11 )))) # (GND)
// \Add5~13  = CARRY((\Add4~10_combout  & ((\Add3~10_combout ) # (!\Add5~11 ))) # (!\Add4~10_combout  & (\Add3~10_combout  & !\Add5~11 )))

	.dataa(\Add4~10_combout ),
	.datab(\Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout(\Add5~13 ));
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'h698E;
defparam \Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add6~0 (
// Equation(s):
// \Add6~0_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16] & (\Add5~2_combout  $ (VCC))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16] & (\Add5~2_combout  & VCC))
// \Add6~1  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16] & \Add5~2_combout ))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [16]),
	.datab(\Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add6~0_combout ),
	.cout(\Add6~1 ));
// synopsys translate_off
defparam \Add6~0 .lut_mask = 16'h6688;
defparam \Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add6~2 (
// Equation(s):
// \Add6~2_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17] & ((\Add5~4_combout  & (\Add6~1  & VCC)) # (!\Add5~4_combout  & (!\Add6~1 )))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17] & 
// ((\Add5~4_combout  & (!\Add6~1 )) # (!\Add5~4_combout  & ((\Add6~1 ) # (GND)))))
// \Add6~3  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17] & (!\Add5~4_combout  & !\Add6~1 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17] & ((!\Add6~1 ) # (!\Add5~4_combout ))))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [17]),
	.datab(\Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~1 ),
	.combout(\Add6~2_combout ),
	.cout(\Add6~3 ));
// synopsys translate_off
defparam \Add6~2 .lut_mask = 16'h9617;
defparam \Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add6~4 (
// Equation(s):
// \Add6~4_combout  = ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18] $ (\Add5~6_combout  $ (!\Add6~3 )))) # (GND)
// \Add6~5  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18] & ((\Add5~6_combout ) # (!\Add6~3 ))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18] & (\Add5~6_combout  & !\Add6~3 )))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [18]),
	.datab(\Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~3 ),
	.combout(\Add6~4_combout ),
	.cout(\Add6~5 ));
// synopsys translate_off
defparam \Add6~4 .lut_mask = 16'h698E;
defparam \Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add6~6 (
// Equation(s):
// \Add6~6_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19] & ((\Add5~8_combout  & (\Add6~5  & VCC)) # (!\Add5~8_combout  & (!\Add6~5 )))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19] & 
// ((\Add5~8_combout  & (!\Add6~5 )) # (!\Add5~8_combout  & ((\Add6~5 ) # (GND)))))
// \Add6~7  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19] & (!\Add5~8_combout  & !\Add6~5 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19] & ((!\Add6~5 ) # (!\Add5~8_combout ))))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [19]),
	.datab(\Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~5 ),
	.combout(\Add6~6_combout ),
	.cout(\Add6~7 ));
// synopsys translate_off
defparam \Add6~6 .lut_mask = 16'h9617;
defparam \Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add6~8 (
// Equation(s):
// \Add6~8_combout  = ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [20] $ (\Add5~10_combout  $ (!\Add6~7 )))) # (GND)
// \Add6~9  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [20] & ((\Add5~10_combout ) # (!\Add6~7 ))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [20] & (\Add5~10_combout  & !\Add6~7 )))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [20]),
	.datab(\Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~7 ),
	.combout(\Add6~8_combout ),
	.cout(\Add6~9 ));
// synopsys translate_off
defparam \Add6~8 .lut_mask = 16'h698E;
defparam \Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add6~10 (
// Equation(s):
// \Add6~10_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [21] & ((\Add5~12_combout  & (\Add6~9  & VCC)) # (!\Add5~12_combout  & (!\Add6~9 )))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [21] & 
// ((\Add5~12_combout  & (!\Add6~9 )) # (!\Add5~12_combout  & ((\Add6~9 ) # (GND)))))
// \Add6~11  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [21] & (!\Add5~12_combout  & !\Add6~9 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [21] & ((!\Add6~9 ) # (!\Add5~12_combout ))))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [21]),
	.datab(\Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~9 ),
	.combout(\Add6~10_combout ),
	.cout(\Add6~11 ));
// synopsys translate_off
defparam \Add6~10 .lut_mask = 16'h9617;
defparam \Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \first_conv_out[0]~9 (
// Equation(s):
// \first_conv_out[0]~9_cout  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [24] & \i_pixel[0]~input_o ))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [24]),
	.datab(\i_pixel[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\first_conv_out[0]~9_cout ));
// synopsys translate_off
defparam \first_conv_out[0]~9 .lut_mask = 16'h0088;
defparam \first_conv_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \first_conv_out[0]~11 (
// Equation(s):
// \first_conv_out[0]~11_cout  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [25] & (!\Add5~0_combout  & !\first_conv_out[0]~9_cout )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [25] & 
// ((!\first_conv_out[0]~9_cout ) # (!\Add5~0_combout ))))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [25]),
	.datab(\Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\first_conv_out[0]~9_cout ),
	.combout(),
	.cout(\first_conv_out[0]~11_cout ));
// synopsys translate_off
defparam \first_conv_out[0]~11 .lut_mask = 16'h0017;
defparam \first_conv_out[0]~11 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \first_conv_out[0]~13 (
// Equation(s):
// \first_conv_out[0]~13_cout  = CARRY((\Add6~0_combout  & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [26]) # (!\first_conv_out[0]~11_cout ))) # (!\Add6~0_combout  & (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [26] & 
// !\first_conv_out[0]~11_cout )))

	.dataa(\Add6~0_combout ),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\first_conv_out[0]~11_cout ),
	.combout(),
	.cout(\first_conv_out[0]~13_cout ));
// synopsys translate_off
defparam \first_conv_out[0]~13 .lut_mask = 16'h008E;
defparam \first_conv_out[0]~13 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \first_conv_out[0]~15 (
// Equation(s):
// \first_conv_out[0]~15_cout  = CARRY((\Add6~2_combout  & (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [27] & !\first_conv_out[0]~13_cout )) # (!\Add6~2_combout  & ((!\first_conv_out[0]~13_cout ) # 
// (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [27]))))

	.dataa(\Add6~2_combout ),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\first_conv_out[0]~13_cout ),
	.combout(),
	.cout(\first_conv_out[0]~15_cout ));
// synopsys translate_off
defparam \first_conv_out[0]~15 .lut_mask = 16'h0017;
defparam \first_conv_out[0]~15 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \first_conv_out[0]~16 (
// Equation(s):
// \first_conv_out[0]~16_combout  = ((\Add6~4_combout  $ (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [28] $ (!\first_conv_out[0]~15_cout )))) # (GND)
// \first_conv_out[0]~17  = CARRY((\Add6~4_combout  & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [28]) # (!\first_conv_out[0]~15_cout ))) # (!\Add6~4_combout  & (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [28] & 
// !\first_conv_out[0]~15_cout )))

	.dataa(\Add6~4_combout ),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\first_conv_out[0]~15_cout ),
	.combout(\first_conv_out[0]~16_combout ),
	.cout(\first_conv_out[0]~17 ));
// synopsys translate_off
defparam \first_conv_out[0]~16 .lut_mask = 16'h698E;
defparam \first_conv_out[0]~16 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \first_conv_out[1]~18 (
// Equation(s):
// \first_conv_out[1]~18_combout  = (\Add6~6_combout  & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [29] & (\first_conv_out[0]~17  & VCC)) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [29] & (!\first_conv_out[0]~17 
// )))) # (!\Add6~6_combout  & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [29] & (!\first_conv_out[0]~17 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [29] & ((\first_conv_out[0]~17 ) # (GND)))))
// \first_conv_out[1]~19  = CARRY((\Add6~6_combout  & (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [29] & !\first_conv_out[0]~17 )) # (!\Add6~6_combout  & ((!\first_conv_out[0]~17 ) # 
// (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [29]))))

	.dataa(\Add6~6_combout ),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\first_conv_out[0]~17 ),
	.combout(\first_conv_out[1]~18_combout ),
	.cout(\first_conv_out[1]~19 ));
// synopsys translate_off
defparam \first_conv_out[1]~18 .lut_mask = 16'h9617;
defparam \first_conv_out[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \first_conv_out[2]~20 (
// Equation(s):
// \first_conv_out[2]~20_combout  = ((\Add6~8_combout  $ (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [30] $ (!\first_conv_out[1]~19 )))) # (GND)
// \first_conv_out[2]~21  = CARRY((\Add6~8_combout  & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [30]) # (!\first_conv_out[1]~19 ))) # (!\Add6~8_combout  & (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [30] & 
// !\first_conv_out[1]~19 )))

	.dataa(\Add6~8_combout ),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\first_conv_out[1]~19 ),
	.combout(\first_conv_out[2]~20_combout ),
	.cout(\first_conv_out[2]~21 ));
// synopsys translate_off
defparam \first_conv_out[2]~20 .lut_mask = 16'h698E;
defparam \first_conv_out[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \first_conv_out[3]~22 (
// Equation(s):
// \first_conv_out[3]~22_combout  = (\Add6~10_combout  & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [31] & (\first_conv_out[2]~21  & VCC)) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [31] & (!\first_conv_out[2]~21 
// )))) # (!\Add6~10_combout  & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [31] & (!\first_conv_out[2]~21 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [31] & ((\first_conv_out[2]~21 ) # (GND)))))
// \first_conv_out[3]~23  = CARRY((\Add6~10_combout  & (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [31] & !\first_conv_out[2]~21 )) # (!\Add6~10_combout  & ((!\first_conv_out[2]~21 ) # 
// (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [31]))))

	.dataa(\Add6~10_combout ),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\first_conv_out[2]~21 ),
	.combout(\first_conv_out[3]~22_combout ),
	.cout(\first_conv_out[3]~23 ));
// synopsys translate_off
defparam \first_conv_out[3]~22 .lut_mask = 16'h9617;
defparam \first_conv_out[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \first_conv_out[3] (
	.clk(\clk~input_o ),
	.d(\first_conv_out[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(first_conv_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \first_conv_out[3] .is_wysiwyg = "true";
defparam \first_conv_out[3] .power_up = "low";
// synopsys translate_on

dffeas \pixel1[3] (
	.clk(\clk~input_o ),
	.d(first_conv_out[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel1[3] .is_wysiwyg = "true";
defparam \pixel1[3] .power_up = "low";
// synopsys translate_on

dffeas \pixel2[3] (
	.clk(\clk~input_o ),
	.d(pixel1[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel2[3] .is_wysiwyg = "true";
defparam \pixel2[3] .power_up = "low";
// synopsys translate_on

dffeas \pixel3[3] (
	.clk(\clk~input_o ),
	.d(pixel2[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel3[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel3[3] .is_wysiwyg = "true";
defparam \pixel3[3] .power_up = "low";
// synopsys translate_on

dffeas \first_conv_out[2] (
	.clk(\clk~input_o ),
	.d(\first_conv_out[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(first_conv_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \first_conv_out[2] .is_wysiwyg = "true";
defparam \first_conv_out[2] .power_up = "low";
// synopsys translate_on

dffeas \pixel1[2] (
	.clk(\clk~input_o ),
	.d(first_conv_out[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel1[2] .is_wysiwyg = "true";
defparam \pixel1[2] .power_up = "low";
// synopsys translate_on

dffeas \pixel2[2] (
	.clk(\clk~input_o ),
	.d(pixel1[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel2[2] .is_wysiwyg = "true";
defparam \pixel2[2] .power_up = "low";
// synopsys translate_on

dffeas \pixel3[2] (
	.clk(\clk~input_o ),
	.d(pixel2[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel3[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel3[2] .is_wysiwyg = "true";
defparam \pixel3[2] .power_up = "low";
// synopsys translate_on

dffeas \first_conv_out[1] (
	.clk(\clk~input_o ),
	.d(\first_conv_out[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(first_conv_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \first_conv_out[1] .is_wysiwyg = "true";
defparam \first_conv_out[1] .power_up = "low";
// synopsys translate_on

dffeas \pixel1[1] (
	.clk(\clk~input_o ),
	.d(first_conv_out[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel1[1] .is_wysiwyg = "true";
defparam \pixel1[1] .power_up = "low";
// synopsys translate_on

dffeas \pixel2[1] (
	.clk(\clk~input_o ),
	.d(pixel1[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel2[1] .is_wysiwyg = "true";
defparam \pixel2[1] .power_up = "low";
// synopsys translate_on

dffeas \pixel3[1] (
	.clk(\clk~input_o ),
	.d(pixel2[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel3[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel3[1] .is_wysiwyg = "true";
defparam \pixel3[1] .power_up = "low";
// synopsys translate_on

dffeas \first_conv_out[0] (
	.clk(\clk~input_o ),
	.d(\first_conv_out[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(first_conv_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \first_conv_out[0] .is_wysiwyg = "true";
defparam \first_conv_out[0] .power_up = "low";
// synopsys translate_on

dffeas \pixel1[0] (
	.clk(\clk~input_o ),
	.d(first_conv_out[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel1[0] .is_wysiwyg = "true";
defparam \pixel1[0] .power_up = "low";
// synopsys translate_on

dffeas \pixel2[0] (
	.clk(\clk~input_o ),
	.d(pixel1[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel2[0] .is_wysiwyg = "true";
defparam \pixel2[0] .power_up = "low";
// synopsys translate_on

dffeas \pixel3[0] (
	.clk(\clk~input_o ),
	.d(pixel2[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel3[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel3[0] .is_wysiwyg = "true";
defparam \pixel3[0] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add9~0 (
// Equation(s):
// \Add9~0_combout  = (pixel3[1] & (pixel3[0] $ (VCC))) # (!pixel3[1] & (pixel3[0] & VCC))
// \Add9~1  = CARRY((pixel3[1] & pixel3[0]))

	.dataa(pixel3[1]),
	.datab(pixel3[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add9~0_combout ),
	.cout(\Add9~1 ));
// synopsys translate_off
defparam \Add9~0 .lut_mask = 16'h6688;
defparam \Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add9~2 (
// Equation(s):
// \Add9~2_combout  = (pixel3[1] & ((pixel3[2] & (\Add9~1  & VCC)) # (!pixel3[2] & (!\Add9~1 )))) # (!pixel3[1] & ((pixel3[2] & (!\Add9~1 )) # (!pixel3[2] & ((\Add9~1 ) # (GND)))))
// \Add9~3  = CARRY((pixel3[1] & (!pixel3[2] & !\Add9~1 )) # (!pixel3[1] & ((!\Add9~1 ) # (!pixel3[2]))))

	.dataa(pixel3[1]),
	.datab(pixel3[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~1 ),
	.combout(\Add9~2_combout ),
	.cout(\Add9~3 ));
// synopsys translate_off
defparam \Add9~2 .lut_mask = 16'h9617;
defparam \Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add9~4 (
// Equation(s):
// \Add9~4_combout  = ((pixel3[3] $ (pixel3[2] $ (!\Add9~3 )))) # (GND)
// \Add9~5  = CARRY((pixel3[3] & ((pixel3[2]) # (!\Add9~3 ))) # (!pixel3[3] & (pixel3[2] & !\Add9~3 )))

	.dataa(pixel3[3]),
	.datab(pixel3[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~3 ),
	.combout(\Add9~4_combout ),
	.cout(\Add9~5 ));
// synopsys translate_off
defparam \Add9~4 .lut_mask = 16'h698E;
defparam \Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15] $ (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] $ (!\Add4~11 )))) # (GND)
// \Add4~13  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15] & ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]) # (!\Add4~11 ))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15] & 
// (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] & !\Add4~11 )))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]),
	.datab(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'h698E;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] & (\Add3~11  $ (GND))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] & (!\Add3~11  & VCC))
// \Add3~13  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] & !\Add3~11 ))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'hA50A;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add5~14 (
// Equation(s):
// \Add5~14_combout  = (\Add4~12_combout  & ((\Add3~12_combout  & (\Add5~13  & VCC)) # (!\Add3~12_combout  & (!\Add5~13 )))) # (!\Add4~12_combout  & ((\Add3~12_combout  & (!\Add5~13 )) # (!\Add3~12_combout  & ((\Add5~13 ) # (GND)))))
// \Add5~15  = CARRY((\Add4~12_combout  & (!\Add3~12_combout  & !\Add5~13 )) # (!\Add4~12_combout  & ((!\Add5~13 ) # (!\Add3~12_combout ))))

	.dataa(\Add4~12_combout ),
	.datab(\Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~13 ),
	.combout(\Add5~14_combout ),
	.cout(\Add5~15 ));
// synopsys translate_off
defparam \Add5~14 .lut_mask = 16'h9617;
defparam \Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add6~12 (
// Equation(s):
// \Add6~12_combout  = ((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [22] $ (\Add5~14_combout  $ (!\Add6~11 )))) # (GND)
// \Add6~13  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [22] & ((\Add5~14_combout ) # (!\Add6~11 ))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [22] & (\Add5~14_combout  & !\Add6~11 )))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [22]),
	.datab(\Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~11 ),
	.combout(\Add6~12_combout ),
	.cout(\Add6~13 ));
// synopsys translate_off
defparam \Add6~12 .lut_mask = 16'h698E;
defparam \Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \first_conv_out[4]~24 (
// Equation(s):
// \first_conv_out[4]~24_combout  = (\Add6~12_combout  & (\first_conv_out[3]~23  $ (GND))) # (!\Add6~12_combout  & (!\first_conv_out[3]~23  & VCC))
// \first_conv_out[4]~25  = CARRY((\Add6~12_combout  & !\first_conv_out[3]~23 ))

	.dataa(\Add6~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\first_conv_out[3]~23 ),
	.combout(\first_conv_out[4]~24_combout ),
	.cout(\first_conv_out[4]~25 ));
// synopsys translate_off
defparam \first_conv_out[4]~24 .lut_mask = 16'hA50A;
defparam \first_conv_out[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \first_conv_out[4] (
	.clk(\clk~input_o ),
	.d(\first_conv_out[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(first_conv_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \first_conv_out[4] .is_wysiwyg = "true";
defparam \first_conv_out[4] .power_up = "low";
// synopsys translate_on

dffeas \pixel1[4] (
	.clk(\clk~input_o ),
	.d(first_conv_out[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel1[4] .is_wysiwyg = "true";
defparam \pixel1[4] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add8~0 (
// Equation(s):
// \Add8~0_combout  = (pixel1[2] & (pixel2[0] $ (VCC))) # (!pixel1[2] & (pixel2[0] & VCC))
// \Add8~1  = CARRY((pixel1[2] & pixel2[0]))

	.dataa(pixel1[2]),
	.datab(pixel2[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add8~0_combout ),
	.cout(\Add8~1 ));
// synopsys translate_off
defparam \Add8~0 .lut_mask = 16'h6688;
defparam \Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add8~2 (
// Equation(s):
// \Add8~2_combout  = (pixel1[3] & ((pixel2[1] & (\Add8~1  & VCC)) # (!pixel2[1] & (!\Add8~1 )))) # (!pixel1[3] & ((pixel2[1] & (!\Add8~1 )) # (!pixel2[1] & ((\Add8~1 ) # (GND)))))
// \Add8~3  = CARRY((pixel1[3] & (!pixel2[1] & !\Add8~1 )) # (!pixel1[3] & ((!\Add8~1 ) # (!pixel2[1]))))

	.dataa(pixel1[3]),
	.datab(pixel2[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~1 ),
	.combout(\Add8~2_combout ),
	.cout(\Add8~3 ));
// synopsys translate_off
defparam \Add8~2 .lut_mask = 16'h9617;
defparam \Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add8~4 (
// Equation(s):
// \Add8~4_combout  = ((pixel1[4] $ (pixel2[2] $ (!\Add8~3 )))) # (GND)
// \Add8~5  = CARRY((pixel1[4] & ((pixel2[2]) # (!\Add8~3 ))) # (!pixel1[4] & (pixel2[2] & !\Add8~3 )))

	.dataa(pixel1[4]),
	.datab(pixel2[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~3 ),
	.combout(\Add8~4_combout ),
	.cout(\Add8~5 ));
// synopsys translate_off
defparam \Add8~4 .lut_mask = 16'h698E;
defparam \Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add10~0 (
// Equation(s):
// \Add10~0_combout  = (pixel1[1] & (pixel3[0] $ (VCC))) # (!pixel1[1] & (pixel3[0] & VCC))
// \Add10~1  = CARRY((pixel1[1] & pixel3[0]))

	.dataa(pixel1[1]),
	.datab(pixel3[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add10~0_combout ),
	.cout(\Add10~1 ));
// synopsys translate_off
defparam \Add10~0 .lut_mask = 16'h6688;
defparam \Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add10~2 (
// Equation(s):
// \Add10~2_combout  = (\Add9~0_combout  & ((\Add8~0_combout  & (\Add10~1  & VCC)) # (!\Add8~0_combout  & (!\Add10~1 )))) # (!\Add9~0_combout  & ((\Add8~0_combout  & (!\Add10~1 )) # (!\Add8~0_combout  & ((\Add10~1 ) # (GND)))))
// \Add10~3  = CARRY((\Add9~0_combout  & (!\Add8~0_combout  & !\Add10~1 )) # (!\Add9~0_combout  & ((!\Add10~1 ) # (!\Add8~0_combout ))))

	.dataa(\Add9~0_combout ),
	.datab(\Add8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~1 ),
	.combout(\Add10~2_combout ),
	.cout(\Add10~3 ));
// synopsys translate_off
defparam \Add10~2 .lut_mask = 16'h9617;
defparam \Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add10~4 (
// Equation(s):
// \Add10~4_combout  = ((\Add9~2_combout  $ (\Add8~2_combout  $ (!\Add10~3 )))) # (GND)
// \Add10~5  = CARRY((\Add9~2_combout  & ((\Add8~2_combout ) # (!\Add10~3 ))) # (!\Add9~2_combout  & (\Add8~2_combout  & !\Add10~3 )))

	.dataa(\Add9~2_combout ),
	.datab(\Add8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~3 ),
	.combout(\Add10~4_combout ),
	.cout(\Add10~5 ));
// synopsys translate_off
defparam \Add10~4 .lut_mask = 16'h698E;
defparam \Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add10~6 (
// Equation(s):
// \Add10~6_combout  = (\Add9~4_combout  & ((\Add8~4_combout  & (\Add10~5  & VCC)) # (!\Add8~4_combout  & (!\Add10~5 )))) # (!\Add9~4_combout  & ((\Add8~4_combout  & (!\Add10~5 )) # (!\Add8~4_combout  & ((\Add10~5 ) # (GND)))))
// \Add10~7  = CARRY((\Add9~4_combout  & (!\Add8~4_combout  & !\Add10~5 )) # (!\Add9~4_combout  & ((!\Add10~5 ) # (!\Add8~4_combout ))))

	.dataa(\Add9~4_combout ),
	.datab(\Add8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~5 ),
	.combout(\Add10~6_combout ),
	.cout(\Add10~7 ));
// synopsys translate_off
defparam \Add10~6 .lut_mask = 16'h9617;
defparam \Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixel4[2] (
	.clk(\clk~input_o ),
	.d(pixel3[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel4[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel4[2] .is_wysiwyg = "true";
defparam \pixel4[2] .power_up = "low";
// synopsys translate_on

dffeas \pixel4[1] (
	.clk(\clk~input_o ),
	.d(pixel3[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel4[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel4[1] .is_wysiwyg = "true";
defparam \pixel4[1] .power_up = "low";
// synopsys translate_on

dffeas \pixel4[0] (
	.clk(\clk~input_o ),
	.d(pixel3[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel4[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel4[0] .is_wysiwyg = "true";
defparam \pixel4[0] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add11~0 (
// Equation(s):
// \Add11~0_combout  = (\Add10~2_combout  & (pixel4[0] $ (VCC))) # (!\Add10~2_combout  & (pixel4[0] & VCC))
// \Add11~1  = CARRY((\Add10~2_combout  & pixel4[0]))

	.dataa(\Add10~2_combout ),
	.datab(pixel4[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add11~0_combout ),
	.cout(\Add11~1 ));
// synopsys translate_off
defparam \Add11~0 .lut_mask = 16'h6688;
defparam \Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add11~2 (
// Equation(s):
// \Add11~2_combout  = (\Add10~4_combout  & ((pixel4[1] & (\Add11~1  & VCC)) # (!pixel4[1] & (!\Add11~1 )))) # (!\Add10~4_combout  & ((pixel4[1] & (!\Add11~1 )) # (!pixel4[1] & ((\Add11~1 ) # (GND)))))
// \Add11~3  = CARRY((\Add10~4_combout  & (!pixel4[1] & !\Add11~1 )) # (!\Add10~4_combout  & ((!\Add11~1 ) # (!pixel4[1]))))

	.dataa(\Add10~4_combout ),
	.datab(pixel4[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add11~1 ),
	.combout(\Add11~2_combout ),
	.cout(\Add11~3 ));
// synopsys translate_off
defparam \Add11~2 .lut_mask = 16'h9617;
defparam \Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add11~4 (
// Equation(s):
// \Add11~4_combout  = ((\Add10~6_combout  $ (pixel4[2] $ (!\Add11~3 )))) # (GND)
// \Add11~5  = CARRY((\Add10~6_combout  & ((pixel4[2]) # (!\Add11~3 ))) # (!\Add10~6_combout  & (pixel4[2] & !\Add11~3 )))

	.dataa(\Add10~6_combout ),
	.datab(pixel4[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add11~3 ),
	.combout(\Add11~4_combout ),
	.cout(\Add11~5 ));
// synopsys translate_off
defparam \Add11~4 .lut_mask = 16'h698E;
defparam \Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixel2[4] (
	.clk(\clk~input_o ),
	.d(pixel1[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel2[4] .is_wysiwyg = "true";
defparam \pixel2[4] .power_up = "low";
// synopsys translate_on

dffeas \pixel3[4] (
	.clk(\clk~input_o ),
	.d(pixel2[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel3[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel3[4] .is_wysiwyg = "true";
defparam \pixel3[4] .power_up = "low";
// synopsys translate_on

dffeas \pixel4[4] (
	.clk(\clk~input_o ),
	.d(pixel3[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel4[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel4[4] .is_wysiwyg = "true";
defparam \pixel4[4] .power_up = "low";
// synopsys translate_on

dffeas \pixel5[4] (
	.clk(\clk~input_o ),
	.d(pixel4[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel5[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel5[4] .is_wysiwyg = "true";
defparam \pixel5[4] .power_up = "low";
// synopsys translate_on

dffeas \pixel4[3] (
	.clk(\clk~input_o ),
	.d(pixel3[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel4[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel4[3] .is_wysiwyg = "true";
defparam \pixel4[3] .power_up = "low";
// synopsys translate_on

dffeas \pixel5[3] (
	.clk(\clk~input_o ),
	.d(pixel4[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel5[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel5[3] .is_wysiwyg = "true";
defparam \pixel5[3] .power_up = "low";
// synopsys translate_on

dffeas \pixel5[2] (
	.clk(\clk~input_o ),
	.d(pixel4[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel5[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel5[2] .is_wysiwyg = "true";
defparam \pixel5[2] .power_up = "low";
// synopsys translate_on

dffeas \pixel5[1] (
	.clk(\clk~input_o ),
	.d(pixel4[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel5[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel5[1] .is_wysiwyg = "true";
defparam \pixel5[1] .power_up = "low";
// synopsys translate_on

dffeas \pixel5[0] (
	.clk(\clk~input_o ),
	.d(pixel4[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel5[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel5[0] .is_wysiwyg = "true";
defparam \pixel5[0] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add12~0 (
// Equation(s):
// \Add12~0_combout  = (pixel1[0] & (pixel5[0] $ (VCC))) # (!pixel1[0] & (pixel5[0] & VCC))
// \Add12~1  = CARRY((pixel1[0] & pixel5[0]))

	.dataa(pixel1[0]),
	.datab(pixel5[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add12~0_combout ),
	.cout(\Add12~1 ));
// synopsys translate_off
defparam \Add12~0 .lut_mask = 16'h6688;
defparam \Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add12~2 (
// Equation(s):
// \Add12~2_combout  = (\Add10~0_combout  & ((pixel5[1] & (\Add12~1  & VCC)) # (!pixel5[1] & (!\Add12~1 )))) # (!\Add10~0_combout  & ((pixel5[1] & (!\Add12~1 )) # (!pixel5[1] & ((\Add12~1 ) # (GND)))))
// \Add12~3  = CARRY((\Add10~0_combout  & (!pixel5[1] & !\Add12~1 )) # (!\Add10~0_combout  & ((!\Add12~1 ) # (!pixel5[1]))))

	.dataa(\Add10~0_combout ),
	.datab(pixel5[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~1 ),
	.combout(\Add12~2_combout ),
	.cout(\Add12~3 ));
// synopsys translate_off
defparam \Add12~2 .lut_mask = 16'h9617;
defparam \Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add12~4 (
// Equation(s):
// \Add12~4_combout  = ((\Add11~0_combout  $ (pixel5[2] $ (!\Add12~3 )))) # (GND)
// \Add12~5  = CARRY((\Add11~0_combout  & ((pixel5[2]) # (!\Add12~3 ))) # (!\Add11~0_combout  & (pixel5[2] & !\Add12~3 )))

	.dataa(\Add11~0_combout ),
	.datab(pixel5[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~3 ),
	.combout(\Add12~4_combout ),
	.cout(\Add12~5 ));
// synopsys translate_off
defparam \Add12~4 .lut_mask = 16'h698E;
defparam \Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add12~6 (
// Equation(s):
// \Add12~6_combout  = (\Add11~2_combout  & ((pixel5[3] & (\Add12~5  & VCC)) # (!pixel5[3] & (!\Add12~5 )))) # (!\Add11~2_combout  & ((pixel5[3] & (!\Add12~5 )) # (!pixel5[3] & ((\Add12~5 ) # (GND)))))
// \Add12~7  = CARRY((\Add11~2_combout  & (!pixel5[3] & !\Add12~5 )) # (!\Add11~2_combout  & ((!\Add12~5 ) # (!pixel5[3]))))

	.dataa(\Add11~2_combout ),
	.datab(pixel5[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~5 ),
	.combout(\Add12~6_combout ),
	.cout(\Add12~7 ));
// synopsys translate_off
defparam \Add12~6 .lut_mask = 16'h9617;
defparam \Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add12~8 (
// Equation(s):
// \Add12~8_combout  = ((\Add11~4_combout  $ (pixel5[4] $ (!\Add12~7 )))) # (GND)
// \Add12~9  = CARRY((\Add11~4_combout  & ((pixel5[4]) # (!\Add12~7 ))) # (!\Add11~4_combout  & (pixel5[4] & !\Add12~7 )))

	.dataa(\Add11~4_combout ),
	.datab(pixel5[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~7 ),
	.combout(\Add12~8_combout ),
	.cout(\Add12~9 ));
// synopsys translate_off
defparam \Add12~8 .lut_mask = 16'h698E;
defparam \Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelRowCounter[0]~10 (
// Equation(s):
// \pixelRowCounter[0]~10_combout  = pixelRowCounter[0] $ (VCC)
// \pixelRowCounter[0]~11  = CARRY(pixelRowCounter[0])

	.dataa(pixelRowCounter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixelRowCounter[0]~10_combout ),
	.cout(\pixelRowCounter[0]~11 ));
// synopsys translate_off
defparam \pixelRowCounter[0]~10 .lut_mask = 16'h55AA;
defparam \pixelRowCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelStartUpCounter[0]~12 (
// Equation(s):
// \pixelStartUpCounter[0]~12_combout  = pixelStartUpCounter[0] $ (VCC)
// \pixelStartUpCounter[0]~13  = CARRY(pixelStartUpCounter[0])

	.dataa(pixelStartUpCounter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixelStartUpCounter[0]~12_combout ),
	.cout(\pixelStartUpCounter[0]~13 ));
// synopsys translate_off
defparam \pixelStartUpCounter[0]~12 .lut_mask = 16'h55AA;
defparam \pixelStartUpCounter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelStartUpCounter[3]~20 (
// Equation(s):
// \pixelStartUpCounter[3]~20_combout  = (pixelStartUpCounter[3] & (!\pixelStartUpCounter[2]~19 )) # (!pixelStartUpCounter[3] & ((\pixelStartUpCounter[2]~19 ) # (GND)))
// \pixelStartUpCounter[3]~21  = CARRY((!\pixelStartUpCounter[2]~19 ) # (!pixelStartUpCounter[3]))

	.dataa(pixelStartUpCounter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelStartUpCounter[2]~19 ),
	.combout(\pixelStartUpCounter[3]~20_combout ),
	.cout(\pixelStartUpCounter[3]~21 ));
// synopsys translate_off
defparam \pixelStartUpCounter[3]~20 .lut_mask = 16'h5A5F;
defparam \pixelStartUpCounter[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelStartUpCounter[4]~22 (
// Equation(s):
// \pixelStartUpCounter[4]~22_combout  = (pixelStartUpCounter[4] & (\pixelStartUpCounter[3]~21  $ (GND))) # (!pixelStartUpCounter[4] & (!\pixelStartUpCounter[3]~21  & VCC))
// \pixelStartUpCounter[4]~23  = CARRY((pixelStartUpCounter[4] & !\pixelStartUpCounter[3]~21 ))

	.dataa(pixelStartUpCounter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelStartUpCounter[3]~21 ),
	.combout(\pixelStartUpCounter[4]~22_combout ),
	.cout(\pixelStartUpCounter[4]~23 ));
// synopsys translate_off
defparam \pixelStartUpCounter[4]~22 .lut_mask = 16'hA50A;
defparam \pixelStartUpCounter[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelStartUpCounter[5]~15 (
// Equation(s):
// \pixelStartUpCounter[5]~15_combout  = ((!\state.FILTER_ON~q  & ((\i_pixel_valid~input_o ) # (!\Equal0~3_combout )))) # (!\rst_n~input_o )

	.dataa(\rst_n~input_o ),
	.datab(\state.FILTER_ON~q ),
	.datac(\Equal0~3_combout ),
	.datad(\i_pixel_valid~input_o ),
	.cin(gnd),
	.combout(\pixelStartUpCounter[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pixelStartUpCounter[5]~15 .lut_mask = 16'h7757;
defparam \pixelStartUpCounter[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \pixelStartUpCounter[4] (
	.clk(\clk~input_o ),
	.d(\pixelStartUpCounter[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pixelStartUpCounter[5]~14_combout ),
	.sload(gnd),
	.ena(\pixelStartUpCounter[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelStartUpCounter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelStartUpCounter[4] .is_wysiwyg = "true";
defparam \pixelStartUpCounter[4] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelStartUpCounter[5]~24 (
// Equation(s):
// \pixelStartUpCounter[5]~24_combout  = (pixelStartUpCounter[5] & (!\pixelStartUpCounter[4]~23 )) # (!pixelStartUpCounter[5] & ((\pixelStartUpCounter[4]~23 ) # (GND)))
// \pixelStartUpCounter[5]~25  = CARRY((!\pixelStartUpCounter[4]~23 ) # (!pixelStartUpCounter[5]))

	.dataa(pixelStartUpCounter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelStartUpCounter[4]~23 ),
	.combout(\pixelStartUpCounter[5]~24_combout ),
	.cout(\pixelStartUpCounter[5]~25 ));
// synopsys translate_off
defparam \pixelStartUpCounter[5]~24 .lut_mask = 16'h5A5F;
defparam \pixelStartUpCounter[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelStartUpCounter[5] (
	.clk(\clk~input_o ),
	.d(\pixelStartUpCounter[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pixelStartUpCounter[5]~14_combout ),
	.sload(gnd),
	.ena(\pixelStartUpCounter[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelStartUpCounter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelStartUpCounter[5] .is_wysiwyg = "true";
defparam \pixelStartUpCounter[5] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelStartUpCounter[6]~26 (
// Equation(s):
// \pixelStartUpCounter[6]~26_combout  = (pixelStartUpCounter[6] & (\pixelStartUpCounter[5]~25  $ (GND))) # (!pixelStartUpCounter[6] & (!\pixelStartUpCounter[5]~25  & VCC))
// \pixelStartUpCounter[6]~27  = CARRY((pixelStartUpCounter[6] & !\pixelStartUpCounter[5]~25 ))

	.dataa(pixelStartUpCounter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelStartUpCounter[5]~25 ),
	.combout(\pixelStartUpCounter[6]~26_combout ),
	.cout(\pixelStartUpCounter[6]~27 ));
// synopsys translate_off
defparam \pixelStartUpCounter[6]~26 .lut_mask = 16'hA50A;
defparam \pixelStartUpCounter[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelStartUpCounter[6] (
	.clk(\clk~input_o ),
	.d(\pixelStartUpCounter[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pixelStartUpCounter[5]~14_combout ),
	.sload(gnd),
	.ena(\pixelStartUpCounter[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelStartUpCounter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelStartUpCounter[6] .is_wysiwyg = "true";
defparam \pixelStartUpCounter[6] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelStartUpCounter[7]~28 (
// Equation(s):
// \pixelStartUpCounter[7]~28_combout  = (pixelStartUpCounter[7] & (!\pixelStartUpCounter[6]~27 )) # (!pixelStartUpCounter[7] & ((\pixelStartUpCounter[6]~27 ) # (GND)))
// \pixelStartUpCounter[7]~29  = CARRY((!\pixelStartUpCounter[6]~27 ) # (!pixelStartUpCounter[7]))

	.dataa(pixelStartUpCounter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelStartUpCounter[6]~27 ),
	.combout(\pixelStartUpCounter[7]~28_combout ),
	.cout(\pixelStartUpCounter[7]~29 ));
// synopsys translate_off
defparam \pixelStartUpCounter[7]~28 .lut_mask = 16'h5A5F;
defparam \pixelStartUpCounter[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelStartUpCounter[7] (
	.clk(\clk~input_o ),
	.d(\pixelStartUpCounter[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pixelStartUpCounter[5]~14_combout ),
	.sload(gnd),
	.ena(\pixelStartUpCounter[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelStartUpCounter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelStartUpCounter[7] .is_wysiwyg = "true";
defparam \pixelStartUpCounter[7] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (pixelStartUpCounter[4]) # ((pixelStartUpCounter[6]) # ((pixelStartUpCounter[7]) # (!pixelStartUpCounter[5])))

	.dataa(pixelStartUpCounter[4]),
	.datab(pixelStartUpCounter[6]),
	.datac(pixelStartUpCounter[7]),
	.datad(pixelStartUpCounter[5]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'hFEFF;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelStartUpCounter[8]~30 (
// Equation(s):
// \pixelStartUpCounter[8]~30_combout  = (pixelStartUpCounter[8] & (\pixelStartUpCounter[7]~29  $ (GND))) # (!pixelStartUpCounter[8] & (!\pixelStartUpCounter[7]~29  & VCC))
// \pixelStartUpCounter[8]~31  = CARRY((pixelStartUpCounter[8] & !\pixelStartUpCounter[7]~29 ))

	.dataa(pixelStartUpCounter[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelStartUpCounter[7]~29 ),
	.combout(\pixelStartUpCounter[8]~30_combout ),
	.cout(\pixelStartUpCounter[8]~31 ));
// synopsys translate_off
defparam \pixelStartUpCounter[8]~30 .lut_mask = 16'hA50A;
defparam \pixelStartUpCounter[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelStartUpCounter[8] (
	.clk(\clk~input_o ),
	.d(\pixelStartUpCounter[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pixelStartUpCounter[5]~14_combout ),
	.sload(gnd),
	.ena(\pixelStartUpCounter[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelStartUpCounter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelStartUpCounter[8] .is_wysiwyg = "true";
defparam \pixelStartUpCounter[8] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelStartUpCounter[9]~32 (
// Equation(s):
// \pixelStartUpCounter[9]~32_combout  = (pixelStartUpCounter[9] & (!\pixelStartUpCounter[8]~31 )) # (!pixelStartUpCounter[9] & ((\pixelStartUpCounter[8]~31 ) # (GND)))
// \pixelStartUpCounter[9]~33  = CARRY((!\pixelStartUpCounter[8]~31 ) # (!pixelStartUpCounter[9]))

	.dataa(pixelStartUpCounter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelStartUpCounter[8]~31 ),
	.combout(\pixelStartUpCounter[9]~32_combout ),
	.cout(\pixelStartUpCounter[9]~33 ));
// synopsys translate_off
defparam \pixelStartUpCounter[9]~32 .lut_mask = 16'h5A5F;
defparam \pixelStartUpCounter[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelStartUpCounter[9] (
	.clk(\clk~input_o ),
	.d(\pixelStartUpCounter[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pixelStartUpCounter[5]~14_combout ),
	.sload(gnd),
	.ena(\pixelStartUpCounter[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelStartUpCounter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelStartUpCounter[9] .is_wysiwyg = "true";
defparam \pixelStartUpCounter[9] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelStartUpCounter[10]~34 (
// Equation(s):
// \pixelStartUpCounter[10]~34_combout  = (pixelStartUpCounter[10] & (\pixelStartUpCounter[9]~33  $ (GND))) # (!pixelStartUpCounter[10] & (!\pixelStartUpCounter[9]~33  & VCC))
// \pixelStartUpCounter[10]~35  = CARRY((pixelStartUpCounter[10] & !\pixelStartUpCounter[9]~33 ))

	.dataa(pixelStartUpCounter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelStartUpCounter[9]~33 ),
	.combout(\pixelStartUpCounter[10]~34_combout ),
	.cout(\pixelStartUpCounter[10]~35 ));
// synopsys translate_off
defparam \pixelStartUpCounter[10]~34 .lut_mask = 16'hA50A;
defparam \pixelStartUpCounter[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelStartUpCounter[10] (
	.clk(\clk~input_o ),
	.d(\pixelStartUpCounter[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pixelStartUpCounter[5]~14_combout ),
	.sload(gnd),
	.ena(\pixelStartUpCounter[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelStartUpCounter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelStartUpCounter[10] .is_wysiwyg = "true";
defparam \pixelStartUpCounter[10] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelStartUpCounter[11]~36 (
// Equation(s):
// \pixelStartUpCounter[11]~36_combout  = pixelStartUpCounter[11] $ (\pixelStartUpCounter[10]~35 )

	.dataa(pixelStartUpCounter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pixelStartUpCounter[10]~35 ),
	.combout(\pixelStartUpCounter[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \pixelStartUpCounter[11]~36 .lut_mask = 16'h5A5A;
defparam \pixelStartUpCounter[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelStartUpCounter[11] (
	.clk(\clk~input_o ),
	.d(\pixelStartUpCounter[11]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pixelStartUpCounter[5]~14_combout ),
	.sload(gnd),
	.ena(\pixelStartUpCounter[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelStartUpCounter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelStartUpCounter[11] .is_wysiwyg = "true";
defparam \pixelStartUpCounter[11] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (pixelStartUpCounter[8]) # ((pixelStartUpCounter[9]) # ((pixelStartUpCounter[10]) # (pixelStartUpCounter[11])))

	.dataa(pixelStartUpCounter[8]),
	.datab(pixelStartUpCounter[9]),
	.datac(pixelStartUpCounter[10]),
	.datad(pixelStartUpCounter[11]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'hFFFE;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelStartUpCounter[5]~14 (
// Equation(s):
// \pixelStartUpCounter[5]~14_combout  = ((!\Equal0~0_combout  & (!\Equal0~1_combout  & !\Equal0~2_combout ))) # (!\rst_n~input_o )

	.dataa(\rst_n~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\pixelStartUpCounter[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pixelStartUpCounter[5]~14 .lut_mask = 16'h5557;
defparam \pixelStartUpCounter[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \pixelStartUpCounter[0] (
	.clk(\clk~input_o ),
	.d(\pixelStartUpCounter[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pixelStartUpCounter[5]~14_combout ),
	.sload(gnd),
	.ena(\pixelStartUpCounter[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelStartUpCounter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelStartUpCounter[0] .is_wysiwyg = "true";
defparam \pixelStartUpCounter[0] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelStartUpCounter[1]~16 (
// Equation(s):
// \pixelStartUpCounter[1]~16_combout  = (pixelStartUpCounter[1] & (!\pixelStartUpCounter[0]~13 )) # (!pixelStartUpCounter[1] & ((\pixelStartUpCounter[0]~13 ) # (GND)))
// \pixelStartUpCounter[1]~17  = CARRY((!\pixelStartUpCounter[0]~13 ) # (!pixelStartUpCounter[1]))

	.dataa(pixelStartUpCounter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelStartUpCounter[0]~13 ),
	.combout(\pixelStartUpCounter[1]~16_combout ),
	.cout(\pixelStartUpCounter[1]~17 ));
// synopsys translate_off
defparam \pixelStartUpCounter[1]~16 .lut_mask = 16'h5A5F;
defparam \pixelStartUpCounter[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelStartUpCounter[1] (
	.clk(\clk~input_o ),
	.d(\pixelStartUpCounter[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pixelStartUpCounter[5]~14_combout ),
	.sload(gnd),
	.ena(\pixelStartUpCounter[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelStartUpCounter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelStartUpCounter[1] .is_wysiwyg = "true";
defparam \pixelStartUpCounter[1] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelStartUpCounter[2]~18 (
// Equation(s):
// \pixelStartUpCounter[2]~18_combout  = (pixelStartUpCounter[2] & (\pixelStartUpCounter[1]~17  $ (GND))) # (!pixelStartUpCounter[2] & (!\pixelStartUpCounter[1]~17  & VCC))
// \pixelStartUpCounter[2]~19  = CARRY((pixelStartUpCounter[2] & !\pixelStartUpCounter[1]~17 ))

	.dataa(pixelStartUpCounter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelStartUpCounter[1]~17 ),
	.combout(\pixelStartUpCounter[2]~18_combout ),
	.cout(\pixelStartUpCounter[2]~19 ));
// synopsys translate_off
defparam \pixelStartUpCounter[2]~18 .lut_mask = 16'hA50A;
defparam \pixelStartUpCounter[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelStartUpCounter[2] (
	.clk(\clk~input_o ),
	.d(\pixelStartUpCounter[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pixelStartUpCounter[5]~14_combout ),
	.sload(gnd),
	.ena(\pixelStartUpCounter[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelStartUpCounter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelStartUpCounter[2] .is_wysiwyg = "true";
defparam \pixelStartUpCounter[2] .power_up = "low";
// synopsys translate_on

dffeas \pixelStartUpCounter[3] (
	.clk(\clk~input_o ),
	.d(\pixelStartUpCounter[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pixelStartUpCounter[5]~14_combout ),
	.sload(gnd),
	.ena(\pixelStartUpCounter[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelStartUpCounter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelStartUpCounter[3] .is_wysiwyg = "true";
defparam \pixelStartUpCounter[3] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (pixelStartUpCounter[3]) # (((!pixelStartUpCounter[2]) # (!pixelStartUpCounter[1])) # (!pixelStartUpCounter[0]))

	.dataa(pixelStartUpCounter[3]),
	.datab(pixelStartUpCounter[0]),
	.datac(pixelStartUpCounter[1]),
	.datad(pixelStartUpCounter[2]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'hBFFF;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\Equal0~0_combout ) # ((\Equal0~1_combout ) # (\Equal0~2_combout ))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'hFEFE;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \state~6 (
// Equation(s):
// \state~6_combout  = (\rst_n~input_o  & ((\state.FILTER_ON~q ) # (!\Equal0~3_combout )))

	.dataa(\rst_n~input_o ),
	.datab(\state.FILTER_ON~q ),
	.datac(gnd),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\state~6_combout ),
	.cout());
// synopsys translate_off
defparam \state~6 .lut_mask = 16'h88AA;
defparam \state~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \state.FILTER_ON (
	.clk(\clk~input_o ),
	.d(\state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.FILTER_ON~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.FILTER_ON .is_wysiwyg = "true";
defparam \state.FILTER_ON .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \data_ready~0 (
// Equation(s):
// \data_ready~0_combout  = (\rst_n~input_o  & ((\data_ready~q ) # ((!\state.FILTER_ON~q  & !\Equal0~3_combout ))))

	.dataa(\state.FILTER_ON~q ),
	.datab(\Equal0~3_combout ),
	.datac(\data_ready~q ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\data_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_ready~0 .lut_mask = 16'hF100;
defparam \data_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas data_ready(
	.clk(\clk~input_o ),
	.d(\data_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam data_ready.is_wysiwyg = "true";
defparam data_ready.power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = (pixelRowCounter[3] & (!pixelRowCounter[1] & (!pixelRowCounter[2] & !pixelRowCounter[0])))

	.dataa(pixelRowCounter[3]),
	.datab(pixelRowCounter[1]),
	.datac(pixelRowCounter[2]),
	.datad(pixelRowCounter[0]),
	.cin(gnd),
	.combout(\Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~2 .lut_mask = 16'h0002;
defparam \Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelEnable~1 (
// Equation(s):
// \pixelEnable~1_combout  = (\data_ready~q  & ((!\Equal5~2_combout ) # (!\Equal5~1_combout )))

	.dataa(\data_ready~q ),
	.datab(gnd),
	.datac(\Equal5~1_combout ),
	.datad(\Equal5~2_combout ),
	.cin(gnd),
	.combout(\pixelEnable~1_combout ),
	.cout());
// synopsys translate_off
defparam \pixelEnable~1 .lut_mask = 16'h0AAA;
defparam \pixelEnable~1 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = ((\i_pixel_valid~input_o  & !\pixelEnable~1_combout )) # (!\rst_n~input_o )

	.dataa(\i_pixel_valid~input_o ),
	.datab(gnd),
	.datac(\pixelEnable~1_combout ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \always2~0 .lut_mask = 16'h0AFF;
defparam \always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelRowCounter[6]~20 (
// Equation(s):
// \pixelRowCounter[6]~20_combout  = (\i_pixel_valid~input_o ) # (!\rst_n~input_o )

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_pixel_valid~input_o ),
	.cin(gnd),
	.combout(\pixelRowCounter[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \pixelRowCounter[6]~20 .lut_mask = 16'hFF55;
defparam \pixelRowCounter[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \pixelRowCounter[0] (
	.clk(\clk~input_o ),
	.d(\pixelRowCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelRowCounter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelRowCounter[0] .is_wysiwyg = "true";
defparam \pixelRowCounter[0] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelRowCounter[1]~12 (
// Equation(s):
// \pixelRowCounter[1]~12_combout  = (pixelRowCounter[1] & (!\pixelRowCounter[0]~11 )) # (!pixelRowCounter[1] & ((\pixelRowCounter[0]~11 ) # (GND)))
// \pixelRowCounter[1]~13  = CARRY((!\pixelRowCounter[0]~11 ) # (!pixelRowCounter[1]))

	.dataa(pixelRowCounter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelRowCounter[0]~11 ),
	.combout(\pixelRowCounter[1]~12_combout ),
	.cout(\pixelRowCounter[1]~13 ));
// synopsys translate_off
defparam \pixelRowCounter[1]~12 .lut_mask = 16'h5A5F;
defparam \pixelRowCounter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelRowCounter[1] (
	.clk(\clk~input_o ),
	.d(\pixelRowCounter[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelRowCounter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelRowCounter[1] .is_wysiwyg = "true";
defparam \pixelRowCounter[1] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelRowCounter[2]~14 (
// Equation(s):
// \pixelRowCounter[2]~14_combout  = (pixelRowCounter[2] & (\pixelRowCounter[1]~13  $ (GND))) # (!pixelRowCounter[2] & (!\pixelRowCounter[1]~13  & VCC))
// \pixelRowCounter[2]~15  = CARRY((pixelRowCounter[2] & !\pixelRowCounter[1]~13 ))

	.dataa(pixelRowCounter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelRowCounter[1]~13 ),
	.combout(\pixelRowCounter[2]~14_combout ),
	.cout(\pixelRowCounter[2]~15 ));
// synopsys translate_off
defparam \pixelRowCounter[2]~14 .lut_mask = 16'hA50A;
defparam \pixelRowCounter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelRowCounter[2] (
	.clk(\clk~input_o ),
	.d(\pixelRowCounter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelRowCounter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelRowCounter[2] .is_wysiwyg = "true";
defparam \pixelRowCounter[2] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelRowCounter[3]~16 (
// Equation(s):
// \pixelRowCounter[3]~16_combout  = (pixelRowCounter[3] & (!\pixelRowCounter[2]~15 )) # (!pixelRowCounter[3] & ((\pixelRowCounter[2]~15 ) # (GND)))
// \pixelRowCounter[3]~17  = CARRY((!\pixelRowCounter[2]~15 ) # (!pixelRowCounter[3]))

	.dataa(pixelRowCounter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelRowCounter[2]~15 ),
	.combout(\pixelRowCounter[3]~16_combout ),
	.cout(\pixelRowCounter[3]~17 ));
// synopsys translate_off
defparam \pixelRowCounter[3]~16 .lut_mask = 16'h5A5F;
defparam \pixelRowCounter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelRowCounter[3] (
	.clk(\clk~input_o ),
	.d(\pixelRowCounter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelRowCounter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelRowCounter[3] .is_wysiwyg = "true";
defparam \pixelRowCounter[3] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelRowCounter[4]~18 (
// Equation(s):
// \pixelRowCounter[4]~18_combout  = (pixelRowCounter[4] & (\pixelRowCounter[3]~17  $ (GND))) # (!pixelRowCounter[4] & (!\pixelRowCounter[3]~17  & VCC))
// \pixelRowCounter[4]~19  = CARRY((pixelRowCounter[4] & !\pixelRowCounter[3]~17 ))

	.dataa(pixelRowCounter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelRowCounter[3]~17 ),
	.combout(\pixelRowCounter[4]~18_combout ),
	.cout(\pixelRowCounter[4]~19 ));
// synopsys translate_off
defparam \pixelRowCounter[4]~18 .lut_mask = 16'hA50A;
defparam \pixelRowCounter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelRowCounter[4] (
	.clk(\clk~input_o ),
	.d(\pixelRowCounter[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelRowCounter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelRowCounter[4] .is_wysiwyg = "true";
defparam \pixelRowCounter[4] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelRowCounter[5]~21 (
// Equation(s):
// \pixelRowCounter[5]~21_combout  = (pixelRowCounter[5] & (!\pixelRowCounter[4]~19 )) # (!pixelRowCounter[5] & ((\pixelRowCounter[4]~19 ) # (GND)))
// \pixelRowCounter[5]~22  = CARRY((!\pixelRowCounter[4]~19 ) # (!pixelRowCounter[5]))

	.dataa(pixelRowCounter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelRowCounter[4]~19 ),
	.combout(\pixelRowCounter[5]~21_combout ),
	.cout(\pixelRowCounter[5]~22 ));
// synopsys translate_off
defparam \pixelRowCounter[5]~21 .lut_mask = 16'h5A5F;
defparam \pixelRowCounter[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelRowCounter[5] (
	.clk(\clk~input_o ),
	.d(\pixelRowCounter[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelRowCounter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelRowCounter[5] .is_wysiwyg = "true";
defparam \pixelRowCounter[5] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelRowCounter[6]~23 (
// Equation(s):
// \pixelRowCounter[6]~23_combout  = (pixelRowCounter[6] & (\pixelRowCounter[5]~22  $ (GND))) # (!pixelRowCounter[6] & (!\pixelRowCounter[5]~22  & VCC))
// \pixelRowCounter[6]~24  = CARRY((pixelRowCounter[6] & !\pixelRowCounter[5]~22 ))

	.dataa(pixelRowCounter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelRowCounter[5]~22 ),
	.combout(\pixelRowCounter[6]~23_combout ),
	.cout(\pixelRowCounter[6]~24 ));
// synopsys translate_off
defparam \pixelRowCounter[6]~23 .lut_mask = 16'hA50A;
defparam \pixelRowCounter[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelRowCounter[6] (
	.clk(\clk~input_o ),
	.d(\pixelRowCounter[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelRowCounter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelRowCounter[6] .is_wysiwyg = "true";
defparam \pixelRowCounter[6] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelRowCounter[7]~25 (
// Equation(s):
// \pixelRowCounter[7]~25_combout  = (pixelRowCounter[7] & (!\pixelRowCounter[6]~24 )) # (!pixelRowCounter[7] & ((\pixelRowCounter[6]~24 ) # (GND)))
// \pixelRowCounter[7]~26  = CARRY((!\pixelRowCounter[6]~24 ) # (!pixelRowCounter[7]))

	.dataa(pixelRowCounter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelRowCounter[6]~24 ),
	.combout(\pixelRowCounter[7]~25_combout ),
	.cout(\pixelRowCounter[7]~26 ));
// synopsys translate_off
defparam \pixelRowCounter[7]~25 .lut_mask = 16'h5A5F;
defparam \pixelRowCounter[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelRowCounter[7] (
	.clk(\clk~input_o ),
	.d(\pixelRowCounter[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelRowCounter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelRowCounter[7] .is_wysiwyg = "true";
defparam \pixelRowCounter[7] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!pixelRowCounter[4] & (!pixelRowCounter[5] & (!pixelRowCounter[6] & !pixelRowCounter[7])))

	.dataa(pixelRowCounter[4]),
	.datab(pixelRowCounter[5]),
	.datac(pixelRowCounter[6]),
	.datad(pixelRowCounter[7]),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0001;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelRowCounter[8]~27 (
// Equation(s):
// \pixelRowCounter[8]~27_combout  = (pixelRowCounter[8] & (\pixelRowCounter[7]~26  $ (GND))) # (!pixelRowCounter[8] & (!\pixelRowCounter[7]~26  & VCC))
// \pixelRowCounter[8]~28  = CARRY((pixelRowCounter[8] & !\pixelRowCounter[7]~26 ))

	.dataa(pixelRowCounter[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelRowCounter[7]~26 ),
	.combout(\pixelRowCounter[8]~27_combout ),
	.cout(\pixelRowCounter[8]~28 ));
// synopsys translate_off
defparam \pixelRowCounter[8]~27 .lut_mask = 16'hA50A;
defparam \pixelRowCounter[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelRowCounter[8] (
	.clk(\clk~input_o ),
	.d(\pixelRowCounter[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelRowCounter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelRowCounter[8] .is_wysiwyg = "true";
defparam \pixelRowCounter[8] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelRowCounter[9]~29 (
// Equation(s):
// \pixelRowCounter[9]~29_combout  = pixelRowCounter[9] $ (\pixelRowCounter[8]~28 )

	.dataa(pixelRowCounter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pixelRowCounter[8]~28 ),
	.combout(\pixelRowCounter[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pixelRowCounter[9]~29 .lut_mask = 16'h5A5A;
defparam \pixelRowCounter[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelRowCounter[9] (
	.clk(\clk~input_o ),
	.d(\pixelRowCounter[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelRowCounter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelRowCounter[9] .is_wysiwyg = "true";
defparam \pixelRowCounter[9] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (\Equal5~0_combout  & (!pixelRowCounter[8] & !pixelRowCounter[9]))

	.dataa(\Equal5~0_combout ),
	.datab(gnd),
	.datac(pixelRowCounter[8]),
	.datad(pixelRowCounter[9]),
	.cin(gnd),
	.combout(\Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = 16'h000A;
defparam \Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelEnable~0 (
// Equation(s):
// \pixelEnable~0_combout  = (\Equal5~1_combout  & ((pixelRowCounter[1] & (pixelRowCounter[0] & pixelRowCounter[2])) # (!pixelRowCounter[1] & ((!pixelRowCounter[2])))))

	.dataa(\Equal5~1_combout ),
	.datab(pixelRowCounter[0]),
	.datac(pixelRowCounter[1]),
	.datad(pixelRowCounter[2]),
	.cin(gnd),
	.combout(\pixelEnable~0_combout ),
	.cout());
// synopsys translate_off
defparam \pixelEnable~0 .lut_mask = 16'h800A;
defparam \pixelEnable~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[0]~19 (
// Equation(s):
// \pixelCounter[0]~19_combout  = pixelCounter[0] $ (VCC)
// \pixelCounter[0]~20  = CARRY(pixelCounter[0])

	.dataa(pixelCounter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixelCounter[0]~19_combout ),
	.cout(\pixelCounter[0]~20 ));
// synopsys translate_off
defparam \pixelCounter[0]~19 .lut_mask = 16'h55AA;
defparam \pixelCounter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[3]~25 (
// Equation(s):
// \pixelCounter[3]~25_combout  = (pixelCounter[3] & (!\pixelCounter[2]~24 )) # (!pixelCounter[3] & ((\pixelCounter[2]~24 ) # (GND)))
// \pixelCounter[3]~26  = CARRY((!\pixelCounter[2]~24 ) # (!pixelCounter[3]))

	.dataa(pixelCounter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[2]~24 ),
	.combout(\pixelCounter[3]~25_combout ),
	.cout(\pixelCounter[3]~26 ));
// synopsys translate_off
defparam \pixelCounter[3]~25 .lut_mask = 16'h5A5F;
defparam \pixelCounter[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[4]~27 (
// Equation(s):
// \pixelCounter[4]~27_combout  = (pixelCounter[4] & (\pixelCounter[3]~26  $ (GND))) # (!pixelCounter[4] & (!\pixelCounter[3]~26  & VCC))
// \pixelCounter[4]~28  = CARRY((pixelCounter[4] & !\pixelCounter[3]~26 ))

	.dataa(pixelCounter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[3]~26 ),
	.combout(\pixelCounter[4]~27_combout ),
	.cout(\pixelCounter[4]~28 ));
// synopsys translate_off
defparam \pixelCounter[4]~27 .lut_mask = 16'hA50A;
defparam \pixelCounter[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[4] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[4] .is_wysiwyg = "true";
defparam \pixelCounter[4] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[5]~29 (
// Equation(s):
// \pixelCounter[5]~29_combout  = (pixelCounter[5] & (!\pixelCounter[4]~28 )) # (!pixelCounter[5] & ((\pixelCounter[4]~28 ) # (GND)))
// \pixelCounter[5]~30  = CARRY((!\pixelCounter[4]~28 ) # (!pixelCounter[5]))

	.dataa(pixelCounter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[4]~28 ),
	.combout(\pixelCounter[5]~29_combout ),
	.cout(\pixelCounter[5]~30 ));
// synopsys translate_off
defparam \pixelCounter[5]~29 .lut_mask = 16'h5A5F;
defparam \pixelCounter[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[5] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[5]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[5] .is_wysiwyg = "true";
defparam \pixelCounter[5] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[6]~31 (
// Equation(s):
// \pixelCounter[6]~31_combout  = (pixelCounter[6] & (\pixelCounter[5]~30  $ (GND))) # (!pixelCounter[6] & (!\pixelCounter[5]~30  & VCC))
// \pixelCounter[6]~32  = CARRY((pixelCounter[6] & !\pixelCounter[5]~30 ))

	.dataa(pixelCounter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[5]~30 ),
	.combout(\pixelCounter[6]~31_combout ),
	.cout(\pixelCounter[6]~32 ));
// synopsys translate_off
defparam \pixelCounter[6]~31 .lut_mask = 16'hA50A;
defparam \pixelCounter[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[6] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[6]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[6] .is_wysiwyg = "true";
defparam \pixelCounter[6] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[7]~33 (
// Equation(s):
// \pixelCounter[7]~33_combout  = (pixelCounter[7] & (!\pixelCounter[6]~32 )) # (!pixelCounter[7] & ((\pixelCounter[6]~32 ) # (GND)))
// \pixelCounter[7]~34  = CARRY((!\pixelCounter[6]~32 ) # (!pixelCounter[7]))

	.dataa(pixelCounter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[6]~32 ),
	.combout(\pixelCounter[7]~33_combout ),
	.cout(\pixelCounter[7]~34 ));
// synopsys translate_off
defparam \pixelCounter[7]~33 .lut_mask = 16'h5A5F;
defparam \pixelCounter[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[7] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[7] .is_wysiwyg = "true";
defparam \pixelCounter[7] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[8]~35 (
// Equation(s):
// \pixelCounter[8]~35_combout  = (pixelCounter[8] & (\pixelCounter[7]~34  $ (GND))) # (!pixelCounter[8] & (!\pixelCounter[7]~34  & VCC))
// \pixelCounter[8]~36  = CARRY((pixelCounter[8] & !\pixelCounter[7]~34 ))

	.dataa(pixelCounter[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[7]~34 ),
	.combout(\pixelCounter[8]~35_combout ),
	.cout(\pixelCounter[8]~36 ));
// synopsys translate_off
defparam \pixelCounter[8]~35 .lut_mask = 16'hA50A;
defparam \pixelCounter[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[8] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[8]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[8] .is_wysiwyg = "true";
defparam \pixelCounter[8] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelEnable~2 (
// Equation(s):
// \pixelEnable~2_combout  = (pixelCounter[5] & (!pixelCounter[6] & (!pixelCounter[7] & !pixelCounter[8])))

	.dataa(pixelCounter[5]),
	.datab(pixelCounter[6]),
	.datac(pixelCounter[7]),
	.datad(pixelCounter[8]),
	.cin(gnd),
	.combout(\pixelEnable~2_combout ),
	.cout());
// synopsys translate_off
defparam \pixelEnable~2 .lut_mask = 16'h0002;
defparam \pixelEnable~2 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[9]~37 (
// Equation(s):
// \pixelCounter[9]~37_combout  = (pixelCounter[9] & (!\pixelCounter[8]~36 )) # (!pixelCounter[9] & ((\pixelCounter[8]~36 ) # (GND)))
// \pixelCounter[9]~38  = CARRY((!\pixelCounter[8]~36 ) # (!pixelCounter[9]))

	.dataa(pixelCounter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[8]~36 ),
	.combout(\pixelCounter[9]~37_combout ),
	.cout(\pixelCounter[9]~38 ));
// synopsys translate_off
defparam \pixelCounter[9]~37 .lut_mask = 16'h5A5F;
defparam \pixelCounter[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[9] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[9]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[9] .is_wysiwyg = "true";
defparam \pixelCounter[9] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[10]~39 (
// Equation(s):
// \pixelCounter[10]~39_combout  = (pixelCounter[10] & (\pixelCounter[9]~38  $ (GND))) # (!pixelCounter[10] & (!\pixelCounter[9]~38  & VCC))
// \pixelCounter[10]~40  = CARRY((pixelCounter[10] & !\pixelCounter[9]~38 ))

	.dataa(pixelCounter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[9]~38 ),
	.combout(\pixelCounter[10]~39_combout ),
	.cout(\pixelCounter[10]~40 ));
// synopsys translate_off
defparam \pixelCounter[10]~39 .lut_mask = 16'hA50A;
defparam \pixelCounter[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[10] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[10]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[10] .is_wysiwyg = "true";
defparam \pixelCounter[10] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[11]~41 (
// Equation(s):
// \pixelCounter[11]~41_combout  = (pixelCounter[11] & (!\pixelCounter[10]~40 )) # (!pixelCounter[11] & ((\pixelCounter[10]~40 ) # (GND)))
// \pixelCounter[11]~42  = CARRY((!\pixelCounter[10]~40 ) # (!pixelCounter[11]))

	.dataa(pixelCounter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[10]~40 ),
	.combout(\pixelCounter[11]~41_combout ),
	.cout(\pixelCounter[11]~42 ));
// synopsys translate_off
defparam \pixelCounter[11]~41 .lut_mask = 16'h5A5F;
defparam \pixelCounter[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[11] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[11]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[11] .is_wysiwyg = "true";
defparam \pixelCounter[11] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[12]~43 (
// Equation(s):
// \pixelCounter[12]~43_combout  = (pixelCounter[12] & (\pixelCounter[11]~42  $ (GND))) # (!pixelCounter[12] & (!\pixelCounter[11]~42  & VCC))
// \pixelCounter[12]~44  = CARRY((pixelCounter[12] & !\pixelCounter[11]~42 ))

	.dataa(pixelCounter[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[11]~42 ),
	.combout(\pixelCounter[12]~43_combout ),
	.cout(\pixelCounter[12]~44 ));
// synopsys translate_off
defparam \pixelCounter[12]~43 .lut_mask = 16'hA50A;
defparam \pixelCounter[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[12] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[12]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[12] .is_wysiwyg = "true";
defparam \pixelCounter[12] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelEnable~3 (
// Equation(s):
// \pixelEnable~3_combout  = (!pixelCounter[9] & (!pixelCounter[10] & (!pixelCounter[11] & !pixelCounter[12])))

	.dataa(pixelCounter[9]),
	.datab(pixelCounter[10]),
	.datac(pixelCounter[11]),
	.datad(pixelCounter[12]),
	.cin(gnd),
	.combout(\pixelEnable~3_combout ),
	.cout());
// synopsys translate_off
defparam \pixelEnable~3 .lut_mask = 16'h0001;
defparam \pixelEnable~3 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[13]~45 (
// Equation(s):
// \pixelCounter[13]~45_combout  = (pixelCounter[13] & (!\pixelCounter[12]~44 )) # (!pixelCounter[13] & ((\pixelCounter[12]~44 ) # (GND)))
// \pixelCounter[13]~46  = CARRY((!\pixelCounter[12]~44 ) # (!pixelCounter[13]))

	.dataa(pixelCounter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[12]~44 ),
	.combout(\pixelCounter[13]~45_combout ),
	.cout(\pixelCounter[13]~46 ));
// synopsys translate_off
defparam \pixelCounter[13]~45 .lut_mask = 16'h5A5F;
defparam \pixelCounter[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[13] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[13]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[13] .is_wysiwyg = "true";
defparam \pixelCounter[13] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[14]~47 (
// Equation(s):
// \pixelCounter[14]~47_combout  = (pixelCounter[14] & (\pixelCounter[13]~46  $ (GND))) # (!pixelCounter[14] & (!\pixelCounter[13]~46  & VCC))
// \pixelCounter[14]~48  = CARRY((pixelCounter[14] & !\pixelCounter[13]~46 ))

	.dataa(pixelCounter[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[13]~46 ),
	.combout(\pixelCounter[14]~47_combout ),
	.cout(\pixelCounter[14]~48 ));
// synopsys translate_off
defparam \pixelCounter[14]~47 .lut_mask = 16'hA50A;
defparam \pixelCounter[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[14] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[14]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[14] .is_wysiwyg = "true";
defparam \pixelCounter[14] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[15]~49 (
// Equation(s):
// \pixelCounter[15]~49_combout  = (pixelCounter[15] & (!\pixelCounter[14]~48 )) # (!pixelCounter[15] & ((\pixelCounter[14]~48 ) # (GND)))
// \pixelCounter[15]~50  = CARRY((!\pixelCounter[14]~48 ) # (!pixelCounter[15]))

	.dataa(pixelCounter[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[14]~48 ),
	.combout(\pixelCounter[15]~49_combout ),
	.cout(\pixelCounter[15]~50 ));
// synopsys translate_off
defparam \pixelCounter[15]~49 .lut_mask = 16'h5A5F;
defparam \pixelCounter[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[15] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[15]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[15] .is_wysiwyg = "true";
defparam \pixelCounter[15] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[16]~51 (
// Equation(s):
// \pixelCounter[16]~51_combout  = (pixelCounter[16] & (\pixelCounter[15]~50  $ (GND))) # (!pixelCounter[16] & (!\pixelCounter[15]~50  & VCC))
// \pixelCounter[16]~52  = CARRY((pixelCounter[16] & !\pixelCounter[15]~50 ))

	.dataa(pixelCounter[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[15]~50 ),
	.combout(\pixelCounter[16]~51_combout ),
	.cout(\pixelCounter[16]~52 ));
// synopsys translate_off
defparam \pixelCounter[16]~51 .lut_mask = 16'hA50A;
defparam \pixelCounter[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[16] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[16]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[16] .is_wysiwyg = "true";
defparam \pixelCounter[16] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelEnable~4 (
// Equation(s):
// \pixelEnable~4_combout  = (!pixelCounter[13] & (!pixelCounter[14] & (!pixelCounter[15] & !pixelCounter[16])))

	.dataa(pixelCounter[13]),
	.datab(pixelCounter[14]),
	.datac(pixelCounter[15]),
	.datad(pixelCounter[16]),
	.cin(gnd),
	.combout(\pixelEnable~4_combout ),
	.cout());
// synopsys translate_off
defparam \pixelEnable~4 .lut_mask = 16'h0001;
defparam \pixelEnable~4 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[17]~53 (
// Equation(s):
// \pixelCounter[17]~53_combout  = (pixelCounter[17] & (!\pixelCounter[16]~52 )) # (!pixelCounter[17] & ((\pixelCounter[16]~52 ) # (GND)))
// \pixelCounter[17]~54  = CARRY((!\pixelCounter[16]~52 ) # (!pixelCounter[17]))

	.dataa(pixelCounter[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[16]~52 ),
	.combout(\pixelCounter[17]~53_combout ),
	.cout(\pixelCounter[17]~54 ));
// synopsys translate_off
defparam \pixelCounter[17]~53 .lut_mask = 16'h5A5F;
defparam \pixelCounter[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[17] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[17]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[17] .is_wysiwyg = "true";
defparam \pixelCounter[17] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[18]~55 (
// Equation(s):
// \pixelCounter[18]~55_combout  = pixelCounter[18] $ (!\pixelCounter[17]~54 )

	.dataa(pixelCounter[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pixelCounter[17]~54 ),
	.combout(\pixelCounter[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \pixelCounter[18]~55 .lut_mask = 16'hA5A5;
defparam \pixelCounter[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[18] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[18]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[18] .is_wysiwyg = "true";
defparam \pixelCounter[18] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelEnable~5 (
// Equation(s):
// \pixelEnable~5_combout  = (!pixelCounter[17] & !pixelCounter[18])

	.dataa(gnd),
	.datab(gnd),
	.datac(pixelCounter[17]),
	.datad(pixelCounter[18]),
	.cin(gnd),
	.combout(\pixelEnable~5_combout ),
	.cout());
// synopsys translate_off
defparam \pixelEnable~5 .lut_mask = 16'h000F;
defparam \pixelEnable~5 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelEnable~6 (
// Equation(s):
// \pixelEnable~6_combout  = (\pixelEnable~2_combout  & (\pixelEnable~3_combout  & (\pixelEnable~4_combout  & \pixelEnable~5_combout )))

	.dataa(\pixelEnable~2_combout ),
	.datab(\pixelEnable~3_combout ),
	.datac(\pixelEnable~4_combout ),
	.datad(\pixelEnable~5_combout ),
	.cin(gnd),
	.combout(\pixelEnable~6_combout ),
	.cout());
// synopsys translate_off
defparam \pixelEnable~6 .lut_mask = 16'h8000;
defparam \pixelEnable~6 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (pixelCounter[2] & (pixelCounter[4] & (pixelCounter[0] & !pixelCounter[3])))

	.dataa(pixelCounter[2]),
	.datab(pixelCounter[4]),
	.datac(pixelCounter[0]),
	.datad(pixelCounter[3]),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0080;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = ((\pixelEnable~6_combout  & (\always1~0_combout  & !pixelCounter[1]))) # (!\data_ready~q )

	.dataa(\pixelEnable~6_combout ),
	.datab(\always1~0_combout ),
	.datac(pixelCounter[1]),
	.datad(\data_ready~q ),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'h08FF;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = ((\i_pixel_valid~input_o  & \always1~1_combout )) # (!\rst_n~input_o )

	.dataa(\i_pixel_valid~input_o ),
	.datab(\always1~1_combout ),
	.datac(gnd),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \always1~2 .lut_mask = 16'h88FF;
defparam \always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \pixelCounter[0] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[0]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[0] .is_wysiwyg = "true";
defparam \pixelCounter[0] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[1]~21 (
// Equation(s):
// \pixelCounter[1]~21_combout  = (pixelCounter[1] & (!\pixelCounter[0]~20 )) # (!pixelCounter[1] & ((\pixelCounter[0]~20 ) # (GND)))
// \pixelCounter[1]~22  = CARRY((!\pixelCounter[0]~20 ) # (!pixelCounter[1]))

	.dataa(pixelCounter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[0]~20 ),
	.combout(\pixelCounter[1]~21_combout ),
	.cout(\pixelCounter[1]~22 ));
// synopsys translate_off
defparam \pixelCounter[1]~21 .lut_mask = 16'h5A5F;
defparam \pixelCounter[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[1] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[1]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[1] .is_wysiwyg = "true";
defparam \pixelCounter[1] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelCounter[2]~23 (
// Equation(s):
// \pixelCounter[2]~23_combout  = (pixelCounter[2] & (\pixelCounter[1]~22  $ (GND))) # (!pixelCounter[2] & (!\pixelCounter[1]~22  & VCC))
// \pixelCounter[2]~24  = CARRY((pixelCounter[2] & !\pixelCounter[1]~22 ))

	.dataa(pixelCounter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixelCounter[1]~22 ),
	.combout(\pixelCounter[2]~23_combout ),
	.cout(\pixelCounter[2]~24 ));
// synopsys translate_off
defparam \pixelCounter[2]~23 .lut_mask = 16'hA50A;
defparam \pixelCounter[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixelCounter[2] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[2]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[2] .is_wysiwyg = "true";
defparam \pixelCounter[2] .power_up = "low";
// synopsys translate_on

dffeas \pixelCounter[3] (
	.clk(\clk~input_o ),
	.d(\pixelCounter[3]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\pixelRowCounter[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelCounter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelCounter[3] .is_wysiwyg = "true";
defparam \pixelCounter[3] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelEnable~7 (
// Equation(s):
// \pixelEnable~7_combout  = (pixelCounter[2] & ((pixelCounter[1]) # ((!pixelCounter[4] & pixelCounter[0]))))

	.dataa(pixelCounter[4]),
	.datab(pixelCounter[2]),
	.datac(pixelCounter[1]),
	.datad(pixelCounter[0]),
	.cin(gnd),
	.combout(\pixelEnable~7_combout ),
	.cout());
// synopsys translate_off
defparam \pixelEnable~7 .lut_mask = 16'hC4C0;
defparam \pixelEnable~7 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelEnable~8 (
// Equation(s):
// \pixelEnable~8_combout  = (\pixelEnable~6_combout  & (pixelCounter[4] $ (((pixelCounter[3]) # (\pixelEnable~7_combout )))))

	.dataa(pixelCounter[3]),
	.datab(\pixelEnable~6_combout ),
	.datac(pixelCounter[4]),
	.datad(\pixelEnable~7_combout ),
	.cin(gnd),
	.combout(\pixelEnable~8_combout ),
	.cout());
// synopsys translate_off
defparam \pixelEnable~8 .lut_mask = 16'h0C48;
defparam \pixelEnable~8 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \pixelEnable~9 (
// Equation(s):
// \pixelEnable~9_combout  = ((\pixelEnable~8_combout ) # ((\pixelEnable~0_combout  & !pixelRowCounter[3]))) # (!\pixelEnable~1_combout )

	.dataa(\pixelEnable~0_combout ),
	.datab(pixelRowCounter[3]),
	.datac(\pixelEnable~1_combout ),
	.datad(\pixelEnable~8_combout ),
	.cin(gnd),
	.combout(\pixelEnable~9_combout ),
	.cout());
// synopsys translate_off
defparam \pixelEnable~9 .lut_mask = 16'hFF2F;
defparam \pixelEnable~9 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \o_pixel~0 (
// Equation(s):
// \o_pixel~0_combout  = (\Add12~8_combout  & !\pixelEnable~9_combout )

	.dataa(\Add12~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pixelEnable~9_combout ),
	.cin(gnd),
	.combout(\o_pixel~0_combout ),
	.cout());
// synopsys translate_off
defparam \o_pixel~0 .lut_mask = 16'h00AA;
defparam \o_pixel~0 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add9~6 (
// Equation(s):
// \Add9~6_combout  = (pixel3[3] & ((pixel3[4] & (\Add9~5  & VCC)) # (!pixel3[4] & (!\Add9~5 )))) # (!pixel3[3] & ((pixel3[4] & (!\Add9~5 )) # (!pixel3[4] & ((\Add9~5 ) # (GND)))))
// \Add9~7  = CARRY((pixel3[3] & (!pixel3[4] & !\Add9~5 )) # (!pixel3[3] & ((!\Add9~5 ) # (!pixel3[4]))))

	.dataa(pixel3[3]),
	.datab(pixel3[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~5 ),
	.combout(\Add9~6_combout ),
	.cout(\Add9~7 ));
// synopsys translate_off
defparam \Add9~6 .lut_mask = 16'h9617;
defparam \Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15] & (!\Add4~13 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15] & ((\Add4~13 ) # (GND)))
// \Add4~15  = CARRY((!\Add4~13 ) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h5A5F;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7] & (!\Add3~13 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7] & ((\Add3~13 ) # (GND)))
// \Add3~15  = CARRY((!\Add3~13 ) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7]))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h5A5F;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add5~16 (
// Equation(s):
// \Add5~16_combout  = ((\Add4~14_combout  $ (\Add3~14_combout  $ (!\Add5~15 )))) # (GND)
// \Add5~17  = CARRY((\Add4~14_combout  & ((\Add3~14_combout ) # (!\Add5~15 ))) # (!\Add4~14_combout  & (\Add3~14_combout  & !\Add5~15 )))

	.dataa(\Add4~14_combout ),
	.datab(\Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~15 ),
	.combout(\Add5~16_combout ),
	.cout(\Add5~17 ));
// synopsys translate_off
defparam \Add5~16 .lut_mask = 16'h698E;
defparam \Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add6~14 (
// Equation(s):
// \Add6~14_combout  = (\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [23] & ((\Add5~16_combout  & (\Add6~13  & VCC)) # (!\Add5~16_combout  & (!\Add6~13 )))) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [23] & 
// ((\Add5~16_combout  & (!\Add6~13 )) # (!\Add5~16_combout  & ((\Add6~13 ) # (GND)))))
// \Add6~15  = CARRY((\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [23] & (!\Add5~16_combout  & !\Add6~13 )) # (!\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [23] & ((!\Add6~13 ) # (!\Add5~16_combout ))))

	.dataa(\lbuff3|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [23]),
	.datab(\Add5~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~13 ),
	.combout(\Add6~14_combout ),
	.cout(\Add6~15 ));
// synopsys translate_off
defparam \Add6~14 .lut_mask = 16'h9617;
defparam \Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \first_conv_out[5]~26 (
// Equation(s):
// \first_conv_out[5]~26_combout  = (\Add6~14_combout  & (!\first_conv_out[4]~25 )) # (!\Add6~14_combout  & ((\first_conv_out[4]~25 ) # (GND)))
// \first_conv_out[5]~27  = CARRY((!\first_conv_out[4]~25 ) # (!\Add6~14_combout ))

	.dataa(\Add6~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\first_conv_out[4]~25 ),
	.combout(\first_conv_out[5]~26_combout ),
	.cout(\first_conv_out[5]~27 ));
// synopsys translate_off
defparam \first_conv_out[5]~26 .lut_mask = 16'h5A5F;
defparam \first_conv_out[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \first_conv_out[5] (
	.clk(\clk~input_o ),
	.d(\first_conv_out[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(first_conv_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \first_conv_out[5] .is_wysiwyg = "true";
defparam \first_conv_out[5] .power_up = "low";
// synopsys translate_on

dffeas \pixel1[5] (
	.clk(\clk~input_o ),
	.d(first_conv_out[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel1[5] .is_wysiwyg = "true";
defparam \pixel1[5] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add8~6 (
// Equation(s):
// \Add8~6_combout  = (pixel1[5] & ((pixel2[3] & (\Add8~5  & VCC)) # (!pixel2[3] & (!\Add8~5 )))) # (!pixel1[5] & ((pixel2[3] & (!\Add8~5 )) # (!pixel2[3] & ((\Add8~5 ) # (GND)))))
// \Add8~7  = CARRY((pixel1[5] & (!pixel2[3] & !\Add8~5 )) # (!pixel1[5] & ((!\Add8~5 ) # (!pixel2[3]))))

	.dataa(pixel1[5]),
	.datab(pixel2[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~5 ),
	.combout(\Add8~6_combout ),
	.cout(\Add8~7 ));
// synopsys translate_off
defparam \Add8~6 .lut_mask = 16'h9617;
defparam \Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add10~8 (
// Equation(s):
// \Add10~8_combout  = ((\Add9~6_combout  $ (\Add8~6_combout  $ (!\Add10~7 )))) # (GND)
// \Add10~9  = CARRY((\Add9~6_combout  & ((\Add8~6_combout ) # (!\Add10~7 ))) # (!\Add9~6_combout  & (\Add8~6_combout  & !\Add10~7 )))

	.dataa(\Add9~6_combout ),
	.datab(\Add8~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~7 ),
	.combout(\Add10~8_combout ),
	.cout(\Add10~9 ));
// synopsys translate_off
defparam \Add10~8 .lut_mask = 16'h698E;
defparam \Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add11~6 (
// Equation(s):
// \Add11~6_combout  = (\Add10~8_combout  & ((pixel4[3] & (\Add11~5  & VCC)) # (!pixel4[3] & (!\Add11~5 )))) # (!\Add10~8_combout  & ((pixel4[3] & (!\Add11~5 )) # (!pixel4[3] & ((\Add11~5 ) # (GND)))))
// \Add11~7  = CARRY((\Add10~8_combout  & (!pixel4[3] & !\Add11~5 )) # (!\Add10~8_combout  & ((!\Add11~5 ) # (!pixel4[3]))))

	.dataa(\Add10~8_combout ),
	.datab(pixel4[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add11~5 ),
	.combout(\Add11~6_combout ),
	.cout(\Add11~7 ));
// synopsys translate_off
defparam \Add11~6 .lut_mask = 16'h9617;
defparam \Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixel2[5] (
	.clk(\clk~input_o ),
	.d(pixel1[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel2[5] .is_wysiwyg = "true";
defparam \pixel2[5] .power_up = "low";
// synopsys translate_on

dffeas \pixel3[5] (
	.clk(\clk~input_o ),
	.d(pixel2[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel3[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel3[5] .is_wysiwyg = "true";
defparam \pixel3[5] .power_up = "low";
// synopsys translate_on

dffeas \pixel4[5] (
	.clk(\clk~input_o ),
	.d(pixel3[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel4[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel4[5] .is_wysiwyg = "true";
defparam \pixel4[5] .power_up = "low";
// synopsys translate_on

dffeas \pixel5[5] (
	.clk(\clk~input_o ),
	.d(pixel4[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel5[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel5[5] .is_wysiwyg = "true";
defparam \pixel5[5] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add12~10 (
// Equation(s):
// \Add12~10_combout  = (\Add11~6_combout  & ((pixel5[5] & (\Add12~9  & VCC)) # (!pixel5[5] & (!\Add12~9 )))) # (!\Add11~6_combout  & ((pixel5[5] & (!\Add12~9 )) # (!pixel5[5] & ((\Add12~9 ) # (GND)))))
// \Add12~11  = CARRY((\Add11~6_combout  & (!pixel5[5] & !\Add12~9 )) # (!\Add11~6_combout  & ((!\Add12~9 ) # (!pixel5[5]))))

	.dataa(\Add11~6_combout ),
	.datab(pixel5[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~9 ),
	.combout(\Add12~10_combout ),
	.cout(\Add12~11 ));
// synopsys translate_off
defparam \Add12~10 .lut_mask = 16'h9617;
defparam \Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \o_pixel~1 (
// Equation(s):
// \o_pixel~1_combout  = (\Add12~10_combout  & !\pixelEnable~9_combout )

	.dataa(\Add12~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pixelEnable~9_combout ),
	.cin(gnd),
	.combout(\o_pixel~1_combout ),
	.cout());
// synopsys translate_off
defparam \o_pixel~1 .lut_mask = 16'h00AA;
defparam \o_pixel~1 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add9~8 (
// Equation(s):
// \Add9~8_combout  = ((pixel3[5] $ (pixel3[4] $ (!\Add9~7 )))) # (GND)
// \Add9~9  = CARRY((pixel3[5] & ((pixel3[4]) # (!\Add9~7 ))) # (!pixel3[5] & (pixel3[4] & !\Add9~7 )))

	.dataa(pixel3[5]),
	.datab(pixel3[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~7 ),
	.combout(\Add9~8_combout ),
	.cout(\Add9~9 ));
// synopsys translate_off
defparam \Add9~8 .lut_mask = 16'h698E;
defparam \Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add4~16 (
// Equation(s):
// \Add4~16_combout  = !\Add4~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~15 ),
	.combout(\Add4~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~16 .lut_mask = 16'h0F0F;
defparam \Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = !\Add3~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'h0F0F;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add5~18 (
// Equation(s):
// \Add5~18_combout  = (\Add4~16_combout  & ((\Add3~16_combout  & (\Add5~17  & VCC)) # (!\Add3~16_combout  & (!\Add5~17 )))) # (!\Add4~16_combout  & ((\Add3~16_combout  & (!\Add5~17 )) # (!\Add3~16_combout  & ((\Add5~17 ) # (GND)))))
// \Add5~19  = CARRY((\Add4~16_combout  & (!\Add3~16_combout  & !\Add5~17 )) # (!\Add4~16_combout  & ((!\Add5~17 ) # (!\Add3~16_combout ))))

	.dataa(\Add4~16_combout ),
	.datab(\Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~17 ),
	.combout(\Add5~18_combout ),
	.cout(\Add5~19 ));
// synopsys translate_off
defparam \Add5~18 .lut_mask = 16'h9617;
defparam \Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add6~16 (
// Equation(s):
// \Add6~16_combout  = (\Add5~18_combout  & (\Add6~15  $ (GND))) # (!\Add5~18_combout  & (!\Add6~15  & VCC))
// \Add6~17  = CARRY((\Add5~18_combout  & !\Add6~15 ))

	.dataa(\Add5~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~15 ),
	.combout(\Add6~16_combout ),
	.cout(\Add6~17 ));
// synopsys translate_off
defparam \Add6~16 .lut_mask = 16'hA50A;
defparam \Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \first_conv_out[6]~28 (
// Equation(s):
// \first_conv_out[6]~28_combout  = (\Add6~16_combout  & (\first_conv_out[5]~27  $ (GND))) # (!\Add6~16_combout  & (!\first_conv_out[5]~27  & VCC))
// \first_conv_out[6]~29  = CARRY((\Add6~16_combout  & !\first_conv_out[5]~27 ))

	.dataa(\Add6~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\first_conv_out[5]~27 ),
	.combout(\first_conv_out[6]~28_combout ),
	.cout(\first_conv_out[6]~29 ));
// synopsys translate_off
defparam \first_conv_out[6]~28 .lut_mask = 16'hA50A;
defparam \first_conv_out[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \first_conv_out[6] (
	.clk(\clk~input_o ),
	.d(\first_conv_out[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(first_conv_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \first_conv_out[6] .is_wysiwyg = "true";
defparam \first_conv_out[6] .power_up = "low";
// synopsys translate_on

dffeas \pixel1[6] (
	.clk(\clk~input_o ),
	.d(first_conv_out[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel1[6] .is_wysiwyg = "true";
defparam \pixel1[6] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add8~8 (
// Equation(s):
// \Add8~8_combout  = ((pixel1[6] $ (pixel2[4] $ (!\Add8~7 )))) # (GND)
// \Add8~9  = CARRY((pixel1[6] & ((pixel2[4]) # (!\Add8~7 ))) # (!pixel1[6] & (pixel2[4] & !\Add8~7 )))

	.dataa(pixel1[6]),
	.datab(pixel2[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~7 ),
	.combout(\Add8~8_combout ),
	.cout(\Add8~9 ));
// synopsys translate_off
defparam \Add8~8 .lut_mask = 16'h698E;
defparam \Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add10~10 (
// Equation(s):
// \Add10~10_combout  = (\Add9~8_combout  & ((\Add8~8_combout  & (\Add10~9  & VCC)) # (!\Add8~8_combout  & (!\Add10~9 )))) # (!\Add9~8_combout  & ((\Add8~8_combout  & (!\Add10~9 )) # (!\Add8~8_combout  & ((\Add10~9 ) # (GND)))))
// \Add10~11  = CARRY((\Add9~8_combout  & (!\Add8~8_combout  & !\Add10~9 )) # (!\Add9~8_combout  & ((!\Add10~9 ) # (!\Add8~8_combout ))))

	.dataa(\Add9~8_combout ),
	.datab(\Add8~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~9 ),
	.combout(\Add10~10_combout ),
	.cout(\Add10~11 ));
// synopsys translate_off
defparam \Add10~10 .lut_mask = 16'h9617;
defparam \Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add11~8 (
// Equation(s):
// \Add11~8_combout  = ((\Add10~10_combout  $ (pixel4[4] $ (!\Add11~7 )))) # (GND)
// \Add11~9  = CARRY((\Add10~10_combout  & ((pixel4[4]) # (!\Add11~7 ))) # (!\Add10~10_combout  & (pixel4[4] & !\Add11~7 )))

	.dataa(\Add10~10_combout ),
	.datab(pixel4[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add11~7 ),
	.combout(\Add11~8_combout ),
	.cout(\Add11~9 ));
// synopsys translate_off
defparam \Add11~8 .lut_mask = 16'h698E;
defparam \Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixel2[6] (
	.clk(\clk~input_o ),
	.d(pixel1[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel2[6] .is_wysiwyg = "true";
defparam \pixel2[6] .power_up = "low";
// synopsys translate_on

dffeas \pixel3[6] (
	.clk(\clk~input_o ),
	.d(pixel2[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel3[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel3[6] .is_wysiwyg = "true";
defparam \pixel3[6] .power_up = "low";
// synopsys translate_on

dffeas \pixel4[6] (
	.clk(\clk~input_o ),
	.d(pixel3[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel4[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel4[6] .is_wysiwyg = "true";
defparam \pixel4[6] .power_up = "low";
// synopsys translate_on

dffeas \pixel5[6] (
	.clk(\clk~input_o ),
	.d(pixel4[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel5[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel5[6] .is_wysiwyg = "true";
defparam \pixel5[6] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add12~12 (
// Equation(s):
// \Add12~12_combout  = ((\Add11~8_combout  $ (pixel5[6] $ (!\Add12~11 )))) # (GND)
// \Add12~13  = CARRY((\Add11~8_combout  & ((pixel5[6]) # (!\Add12~11 ))) # (!\Add11~8_combout  & (pixel5[6] & !\Add12~11 )))

	.dataa(\Add11~8_combout ),
	.datab(pixel5[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~11 ),
	.combout(\Add12~12_combout ),
	.cout(\Add12~13 ));
// synopsys translate_off
defparam \Add12~12 .lut_mask = 16'h698E;
defparam \Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \o_pixel~2 (
// Equation(s):
// \o_pixel~2_combout  = (\Add12~12_combout  & !\pixelEnable~9_combout )

	.dataa(\Add12~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pixelEnable~9_combout ),
	.cin(gnd),
	.combout(\o_pixel~2_combout ),
	.cout());
// synopsys translate_off
defparam \o_pixel~2 .lut_mask = 16'h00AA;
defparam \o_pixel~2 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add9~10 (
// Equation(s):
// \Add9~10_combout  = (pixel3[5] & ((pixel3[6] & (\Add9~9  & VCC)) # (!pixel3[6] & (!\Add9~9 )))) # (!pixel3[5] & ((pixel3[6] & (!\Add9~9 )) # (!pixel3[6] & ((\Add9~9 ) # (GND)))))
// \Add9~11  = CARRY((pixel3[5] & (!pixel3[6] & !\Add9~9 )) # (!pixel3[5] & ((!\Add9~9 ) # (!pixel3[6]))))

	.dataa(pixel3[5]),
	.datab(pixel3[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~9 ),
	.combout(\Add9~10_combout ),
	.cout(\Add9~11 ));
// synopsys translate_off
defparam \Add9~10 .lut_mask = 16'h9617;
defparam \Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add5~20 (
// Equation(s):
// \Add5~20_combout  = !\Add5~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add5~19 ),
	.combout(\Add5~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~20 .lut_mask = 16'h0F0F;
defparam \Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add6~18 (
// Equation(s):
// \Add6~18_combout  = \Add5~20_combout  $ (\Add6~17 )

	.dataa(\Add5~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add6~17 ),
	.combout(\Add6~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~18 .lut_mask = 16'h5A5A;
defparam \Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \first_conv_out[7]~30 (
// Equation(s):
// \first_conv_out[7]~30_combout  = \Add6~18_combout  $ (\first_conv_out[6]~29 )

	.dataa(\Add6~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\first_conv_out[6]~29 ),
	.combout(\first_conv_out[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \first_conv_out[7]~30 .lut_mask = 16'h5A5A;
defparam \first_conv_out[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \first_conv_out[7] (
	.clk(\clk~input_o ),
	.d(\first_conv_out[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(first_conv_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \first_conv_out[7] .is_wysiwyg = "true";
defparam \first_conv_out[7] .power_up = "low";
// synopsys translate_on

dffeas \pixel1[7] (
	.clk(\clk~input_o ),
	.d(first_conv_out[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel1[7] .is_wysiwyg = "true";
defparam \pixel1[7] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add8~10 (
// Equation(s):
// \Add8~10_combout  = (pixel1[7] & ((pixel2[5] & (\Add8~9  & VCC)) # (!pixel2[5] & (!\Add8~9 )))) # (!pixel1[7] & ((pixel2[5] & (!\Add8~9 )) # (!pixel2[5] & ((\Add8~9 ) # (GND)))))
// \Add8~11  = CARRY((pixel1[7] & (!pixel2[5] & !\Add8~9 )) # (!pixel1[7] & ((!\Add8~9 ) # (!pixel2[5]))))

	.dataa(pixel1[7]),
	.datab(pixel2[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~9 ),
	.combout(\Add8~10_combout ),
	.cout(\Add8~11 ));
// synopsys translate_off
defparam \Add8~10 .lut_mask = 16'h9617;
defparam \Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add10~12 (
// Equation(s):
// \Add10~12_combout  = ((\Add9~10_combout  $ (\Add8~10_combout  $ (!\Add10~11 )))) # (GND)
// \Add10~13  = CARRY((\Add9~10_combout  & ((\Add8~10_combout ) # (!\Add10~11 ))) # (!\Add9~10_combout  & (\Add8~10_combout  & !\Add10~11 )))

	.dataa(\Add9~10_combout ),
	.datab(\Add8~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~11 ),
	.combout(\Add10~12_combout ),
	.cout(\Add10~13 ));
// synopsys translate_off
defparam \Add10~12 .lut_mask = 16'h698E;
defparam \Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add11~10 (
// Equation(s):
// \Add11~10_combout  = (\Add10~12_combout  & ((pixel4[5] & (\Add11~9  & VCC)) # (!pixel4[5] & (!\Add11~9 )))) # (!\Add10~12_combout  & ((pixel4[5] & (!\Add11~9 )) # (!pixel4[5] & ((\Add11~9 ) # (GND)))))
// \Add11~11  = CARRY((\Add10~12_combout  & (!pixel4[5] & !\Add11~9 )) # (!\Add10~12_combout  & ((!\Add11~9 ) # (!pixel4[5]))))

	.dataa(\Add10~12_combout ),
	.datab(pixel4[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add11~9 ),
	.combout(\Add11~10_combout ),
	.cout(\Add11~11 ));
// synopsys translate_off
defparam \Add11~10 .lut_mask = 16'h9617;
defparam \Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \pixel2[7] (
	.clk(\clk~input_o ),
	.d(pixel1[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel2[7] .is_wysiwyg = "true";
defparam \pixel2[7] .power_up = "low";
// synopsys translate_on

dffeas \pixel3[7] (
	.clk(\clk~input_o ),
	.d(pixel2[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel3[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel3[7] .is_wysiwyg = "true";
defparam \pixel3[7] .power_up = "low";
// synopsys translate_on

dffeas \pixel4[7] (
	.clk(\clk~input_o ),
	.d(pixel3[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel4[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel4[7] .is_wysiwyg = "true";
defparam \pixel4[7] .power_up = "low";
// synopsys translate_on

dffeas \pixel5[7] (
	.clk(\clk~input_o ),
	.d(pixel4[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_pixel_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel5[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel5[7] .is_wysiwyg = "true";
defparam \pixel5[7] .power_up = "low";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add12~14 (
// Equation(s):
// \Add12~14_combout  = (\Add11~10_combout  & ((pixel5[7] & (\Add12~13  & VCC)) # (!pixel5[7] & (!\Add12~13 )))) # (!\Add11~10_combout  & ((pixel5[7] & (!\Add12~13 )) # (!pixel5[7] & ((\Add12~13 ) # (GND)))))
// \Add12~15  = CARRY((\Add11~10_combout  & (!pixel5[7] & !\Add12~13 )) # (!\Add11~10_combout  & ((!\Add12~13 ) # (!pixel5[7]))))

	.dataa(\Add11~10_combout ),
	.datab(pixel5[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~13 ),
	.combout(\Add12~14_combout ),
	.cout(\Add12~15 ));
// synopsys translate_off
defparam \Add12~14 .lut_mask = 16'h9617;
defparam \Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \o_pixel~3 (
// Equation(s):
// \o_pixel~3_combout  = (\Add12~14_combout  & !\pixelEnable~9_combout )

	.dataa(\Add12~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pixelEnable~9_combout ),
	.cin(gnd),
	.combout(\o_pixel~3_combout ),
	.cout());
// synopsys translate_off
defparam \o_pixel~3 .lut_mask = 16'h00AA;
defparam \o_pixel~3 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add9~12 (
// Equation(s):
// \Add9~12_combout  = ((pixel3[7] $ (pixel3[6] $ (!\Add9~11 )))) # (GND)
// \Add9~13  = CARRY((pixel3[7] & ((pixel3[6]) # (!\Add9~11 ))) # (!pixel3[7] & (pixel3[6] & !\Add9~11 )))

	.dataa(pixel3[7]),
	.datab(pixel3[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~11 ),
	.combout(\Add9~12_combout ),
	.cout(\Add9~13 ));
// synopsys translate_off
defparam \Add9~12 .lut_mask = 16'h698E;
defparam \Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add8~12 (
// Equation(s):
// \Add8~12_combout  = (pixel2[6] & (\Add8~11  $ (GND))) # (!pixel2[6] & (!\Add8~11  & VCC))
// \Add8~13  = CARRY((pixel2[6] & !\Add8~11 ))

	.dataa(pixel2[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~11 ),
	.combout(\Add8~12_combout ),
	.cout(\Add8~13 ));
// synopsys translate_off
defparam \Add8~12 .lut_mask = 16'hA50A;
defparam \Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add10~14 (
// Equation(s):
// \Add10~14_combout  = (\Add9~12_combout  & ((\Add8~12_combout  & (\Add10~13  & VCC)) # (!\Add8~12_combout  & (!\Add10~13 )))) # (!\Add9~12_combout  & ((\Add8~12_combout  & (!\Add10~13 )) # (!\Add8~12_combout  & ((\Add10~13 ) # (GND)))))
// \Add10~15  = CARRY((\Add9~12_combout  & (!\Add8~12_combout  & !\Add10~13 )) # (!\Add9~12_combout  & ((!\Add10~13 ) # (!\Add8~12_combout ))))

	.dataa(\Add9~12_combout ),
	.datab(\Add8~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~13 ),
	.combout(\Add10~14_combout ),
	.cout(\Add10~15 ));
// synopsys translate_off
defparam \Add10~14 .lut_mask = 16'h9617;
defparam \Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add11~12 (
// Equation(s):
// \Add11~12_combout  = ((\Add10~14_combout  $ (pixel4[6] $ (!\Add11~11 )))) # (GND)
// \Add11~13  = CARRY((\Add10~14_combout  & ((pixel4[6]) # (!\Add11~11 ))) # (!\Add10~14_combout  & (pixel4[6] & !\Add11~11 )))

	.dataa(\Add10~14_combout ),
	.datab(pixel4[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add11~11 ),
	.combout(\Add11~12_combout ),
	.cout(\Add11~13 ));
// synopsys translate_off
defparam \Add11~12 .lut_mask = 16'h698E;
defparam \Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add12~16 (
// Equation(s):
// \Add12~16_combout  = (\Add11~12_combout  & (\Add12~15  $ (GND))) # (!\Add11~12_combout  & (!\Add12~15  & VCC))
// \Add12~17  = CARRY((\Add11~12_combout  & !\Add12~15 ))

	.dataa(\Add11~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~15 ),
	.combout(\Add12~16_combout ),
	.cout(\Add12~17 ));
// synopsys translate_off
defparam \Add12~16 .lut_mask = 16'hA50A;
defparam \Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \o_pixel~4 (
// Equation(s):
// \o_pixel~4_combout  = (\Add12~16_combout  & !\pixelEnable~9_combout )

	.dataa(\Add12~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pixelEnable~9_combout ),
	.cin(gnd),
	.combout(\o_pixel~4_combout ),
	.cout());
// synopsys translate_off
defparam \o_pixel~4 .lut_mask = 16'h00AA;
defparam \o_pixel~4 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add9~14 (
// Equation(s):
// \Add9~14_combout  = (pixel3[7] & (!\Add9~13 )) # (!pixel3[7] & ((\Add9~13 ) # (GND)))
// \Add9~15  = CARRY((!\Add9~13 ) # (!pixel3[7]))

	.dataa(pixel3[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~13 ),
	.combout(\Add9~14_combout ),
	.cout(\Add9~15 ));
// synopsys translate_off
defparam \Add9~14 .lut_mask = 16'h5A5F;
defparam \Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add8~14 (
// Equation(s):
// \Add8~14_combout  = (pixel2[7] & (!\Add8~13 )) # (!pixel2[7] & ((\Add8~13 ) # (GND)))
// \Add8~15  = CARRY((!\Add8~13 ) # (!pixel2[7]))

	.dataa(pixel2[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~13 ),
	.combout(\Add8~14_combout ),
	.cout(\Add8~15 ));
// synopsys translate_off
defparam \Add8~14 .lut_mask = 16'h5A5F;
defparam \Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add10~16 (
// Equation(s):
// \Add10~16_combout  = ((\Add9~14_combout  $ (\Add8~14_combout  $ (!\Add10~15 )))) # (GND)
// \Add10~17  = CARRY((\Add9~14_combout  & ((\Add8~14_combout ) # (!\Add10~15 ))) # (!\Add9~14_combout  & (\Add8~14_combout  & !\Add10~15 )))

	.dataa(\Add9~14_combout ),
	.datab(\Add8~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~15 ),
	.combout(\Add10~16_combout ),
	.cout(\Add10~17 ));
// synopsys translate_off
defparam \Add10~16 .lut_mask = 16'h698E;
defparam \Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add11~14 (
// Equation(s):
// \Add11~14_combout  = (\Add10~16_combout  & ((pixel4[7] & (\Add11~13  & VCC)) # (!pixel4[7] & (!\Add11~13 )))) # (!\Add10~16_combout  & ((pixel4[7] & (!\Add11~13 )) # (!pixel4[7] & ((\Add11~13 ) # (GND)))))
// \Add11~15  = CARRY((\Add10~16_combout  & (!pixel4[7] & !\Add11~13 )) # (!\Add10~16_combout  & ((!\Add11~13 ) # (!pixel4[7]))))

	.dataa(\Add10~16_combout ),
	.datab(pixel4[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add11~13 ),
	.combout(\Add11~14_combout ),
	.cout(\Add11~15 ));
// synopsys translate_off
defparam \Add11~14 .lut_mask = 16'h9617;
defparam \Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add12~18 (
// Equation(s):
// \Add12~18_combout  = (\Add11~14_combout  & (!\Add12~17 )) # (!\Add11~14_combout  & ((\Add12~17 ) # (GND)))
// \Add12~19  = CARRY((!\Add12~17 ) # (!\Add11~14_combout ))

	.dataa(\Add11~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~17 ),
	.combout(\Add12~18_combout ),
	.cout(\Add12~19 ));
// synopsys translate_off
defparam \Add12~18 .lut_mask = 16'h5A5F;
defparam \Add12~18 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \o_pixel~5 (
// Equation(s):
// \o_pixel~5_combout  = (\Add12~18_combout  & !\pixelEnable~9_combout )

	.dataa(\Add12~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pixelEnable~9_combout ),
	.cin(gnd),
	.combout(\o_pixel~5_combout ),
	.cout());
// synopsys translate_off
defparam \o_pixel~5 .lut_mask = 16'h00AA;
defparam \o_pixel~5 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add9~16 (
// Equation(s):
// \Add9~16_combout  = !\Add9~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add9~15 ),
	.combout(\Add9~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add9~16 .lut_mask = 16'h0F0F;
defparam \Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add8~16 (
// Equation(s):
// \Add8~16_combout  = !\Add8~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add8~15 ),
	.combout(\Add8~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~16 .lut_mask = 16'h0F0F;
defparam \Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add10~18 (
// Equation(s):
// \Add10~18_combout  = (\Add9~16_combout  & ((\Add8~16_combout  & (\Add10~17  & VCC)) # (!\Add8~16_combout  & (!\Add10~17 )))) # (!\Add9~16_combout  & ((\Add8~16_combout  & (!\Add10~17 )) # (!\Add8~16_combout  & ((\Add10~17 ) # (GND)))))
// \Add10~19  = CARRY((\Add9~16_combout  & (!\Add8~16_combout  & !\Add10~17 )) # (!\Add9~16_combout  & ((!\Add10~17 ) # (!\Add8~16_combout ))))

	.dataa(\Add9~16_combout ),
	.datab(\Add8~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add10~17 ),
	.combout(\Add10~18_combout ),
	.cout(\Add10~19 ));
// synopsys translate_off
defparam \Add10~18 .lut_mask = 16'h9617;
defparam \Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add11~16 (
// Equation(s):
// \Add11~16_combout  = (\Add10~18_combout  & (\Add11~15  $ (GND))) # (!\Add10~18_combout  & (!\Add11~15  & VCC))
// \Add11~17  = CARRY((\Add10~18_combout  & !\Add11~15 ))

	.dataa(\Add10~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add11~15 ),
	.combout(\Add11~16_combout ),
	.cout(\Add11~17 ));
// synopsys translate_off
defparam \Add11~16 .lut_mask = 16'hA50A;
defparam \Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add12~20 (
// Equation(s):
// \Add12~20_combout  = (\Add11~16_combout  & (\Add12~19  $ (GND))) # (!\Add11~16_combout  & (!\Add12~19  & VCC))
// \Add12~21  = CARRY((\Add11~16_combout  & !\Add12~19 ))

	.dataa(\Add11~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~19 ),
	.combout(\Add12~20_combout ),
	.cout(\Add12~21 ));
// synopsys translate_off
defparam \Add12~20 .lut_mask = 16'hA50A;
defparam \Add12~20 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \o_pixel~6 (
// Equation(s):
// \o_pixel~6_combout  = (\Add12~20_combout  & !\pixelEnable~9_combout )

	.dataa(\Add12~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pixelEnable~9_combout ),
	.cin(gnd),
	.combout(\o_pixel~6_combout ),
	.cout());
// synopsys translate_off
defparam \o_pixel~6 .lut_mask = 16'h00AA;
defparam \o_pixel~6 .sum_lutc_input = "datac";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add10~20 (
// Equation(s):
// \Add10~20_combout  = !\Add10~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add10~19 ),
	.combout(\Add10~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add10~20 .lut_mask = 16'h0F0F;
defparam \Add10~20 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add11~18 (
// Equation(s):
// \Add11~18_combout  = \Add10~20_combout  $ (\Add11~17 )

	.dataa(\Add10~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add11~17 ),
	.combout(\Add11~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add11~18 .lut_mask = 16'h5A5A;
defparam \Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \Add12~22 (
// Equation(s):
// \Add12~22_combout  = \Add11~18_combout  $ (\Add12~21 )

	.dataa(\Add11~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add12~21 ),
	.combout(\Add12~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add12~22 .lut_mask = 16'h5A5A;
defparam \Add12~22 .sum_lutc_input = "cin";
// synopsys translate_on

fiftyfivenm_lcell_comb \o_pixel~7 (
// Equation(s):
// \o_pixel~7_combout  = (\Add12~22_combout  & !\pixelEnable~9_combout )

	.dataa(\Add12~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pixelEnable~9_combout ),
	.cin(gnd),
	.combout(\o_pixel~7_combout ),
	.cout());
// synopsys translate_off
defparam \o_pixel~7 .lut_mask = 16'h00AA;
defparam \o_pixel~7 .sum_lutc_input = "datac";
// synopsys translate_on

assign tap0[0] = \tap0[0]~output_o ;

assign tap0[1] = \tap0[1]~output_o ;

assign tap0[2] = \tap0[2]~output_o ;

assign tap0[3] = \tap0[3]~output_o ;

assign tap0[4] = \tap0[4]~output_o ;

assign tap0[5] = \tap0[5]~output_o ;

assign tap0[6] = \tap0[6]~output_o ;

assign tap0[7] = \tap0[7]~output_o ;

assign tap1[0] = \tap1[0]~output_o ;

assign tap1[1] = \tap1[1]~output_o ;

assign tap1[2] = \tap1[2]~output_o ;

assign tap1[3] = \tap1[3]~output_o ;

assign tap1[4] = \tap1[4]~output_o ;

assign tap1[5] = \tap1[5]~output_o ;

assign tap1[6] = \tap1[6]~output_o ;

assign tap1[7] = \tap1[7]~output_o ;

assign tap2[0] = \tap2[0]~output_o ;

assign tap2[1] = \tap2[1]~output_o ;

assign tap2[2] = \tap2[2]~output_o ;

assign tap2[3] = \tap2[3]~output_o ;

assign tap2[4] = \tap2[4]~output_o ;

assign tap2[5] = \tap2[5]~output_o ;

assign tap2[6] = \tap2[6]~output_o ;

assign tap2[7] = \tap2[7]~output_o ;

assign tap3[0] = \tap3[0]~output_o ;

assign tap3[1] = \tap3[1]~output_o ;

assign tap3[2] = \tap3[2]~output_o ;

assign tap3[3] = \tap3[3]~output_o ;

assign tap3[4] = \tap3[4]~output_o ;

assign tap3[5] = \tap3[5]~output_o ;

assign tap3[6] = \tap3[6]~output_o ;

assign tap3[7] = \tap3[7]~output_o ;

assign o_pixel[0] = \o_pixel[0]~output_o ;

assign o_pixel[1] = \o_pixel[1]~output_o ;

assign o_pixel[2] = \o_pixel[2]~output_o ;

assign o_pixel[3] = \o_pixel[3]~output_o ;

assign o_pixel[4] = \o_pixel[4]~output_o ;

assign o_pixel[5] = \o_pixel[5]~output_o ;

assign o_pixel[6] = \o_pixel[6]~output_o ;

assign o_pixel[7] = \o_pixel[7]~output_o ;

assign pixel1_check[0] = \pixel1_check[0]~output_o ;

assign pixel1_check[1] = \pixel1_check[1]~output_o ;

assign pixel1_check[2] = \pixel1_check[2]~output_o ;

assign pixel1_check[3] = \pixel1_check[3]~output_o ;

assign pixel1_check[4] = \pixel1_check[4]~output_o ;

assign pixel1_check[5] = \pixel1_check[5]~output_o ;

assign pixel1_check[6] = \pixel1_check[6]~output_o ;

assign pixel1_check[7] = \pixel1_check[7]~output_o ;

assign pixel1_check[8] = \pixel1_check[8]~output_o ;

assign pixel1_check[9] = \pixel1_check[9]~output_o ;

assign pixel1_check[10] = \pixel1_check[10]~output_o ;

assign pixel1_check[11] = \pixel1_check[11]~output_o ;

assign pixel2_check[0] = \pixel2_check[0]~output_o ;

assign pixel2_check[1] = \pixel2_check[1]~output_o ;

assign pixel2_check[2] = \pixel2_check[2]~output_o ;

assign pixel2_check[3] = \pixel2_check[3]~output_o ;

assign pixel2_check[4] = \pixel2_check[4]~output_o ;

assign pixel2_check[5] = \pixel2_check[5]~output_o ;

assign pixel2_check[6] = \pixel2_check[6]~output_o ;

assign pixel2_check[7] = \pixel2_check[7]~output_o ;

assign pixel2_check[8] = \pixel2_check[8]~output_o ;

assign pixel2_check[9] = \pixel2_check[9]~output_o ;

assign pixel2_check[10] = \pixel2_check[10]~output_o ;

assign pixel2_check[11] = \pixel2_check[11]~output_o ;

assign pixel3_check[0] = \pixel3_check[0]~output_o ;

assign pixel3_check[1] = \pixel3_check[1]~output_o ;

assign pixel3_check[2] = \pixel3_check[2]~output_o ;

assign pixel3_check[3] = \pixel3_check[3]~output_o ;

assign pixel3_check[4] = \pixel3_check[4]~output_o ;

assign pixel3_check[5] = \pixel3_check[5]~output_o ;

assign pixel3_check[6] = \pixel3_check[6]~output_o ;

assign pixel3_check[7] = \pixel3_check[7]~output_o ;

assign pixel3_check[8] = \pixel3_check[8]~output_o ;

assign pixel3_check[9] = \pixel3_check[9]~output_o ;

assign pixel3_check[10] = \pixel3_check[10]~output_o ;

assign pixel3_check[11] = \pixel3_check[11]~output_o ;

assign pixelEnable_check = \pixelEnable_check~output_o ;

assign pixelCounter1[0] = \pixelCounter1[0]~output_o ;

assign pixelCounter1[1] = \pixelCounter1[1]~output_o ;

assign pixelCounter1[2] = \pixelCounter1[2]~output_o ;

assign pixelCounter1[3] = \pixelCounter1[3]~output_o ;

assign pixelCounter1[4] = \pixelCounter1[4]~output_o ;

assign pixelCounter1[5] = \pixelCounter1[5]~output_o ;

assign pixelCounter1[6] = \pixelCounter1[6]~output_o ;

assign pixelCounter1[7] = \pixelCounter1[7]~output_o ;

assign pixelCounter1[8] = \pixelCounter1[8]~output_o ;

assign pixelCounter1[9] = \pixelCounter1[9]~output_o ;

assign pixelCounter1[10] = \pixelCounter1[10]~output_o ;

assign pixelCounter1[11] = \pixelCounter1[11]~output_o ;

assign pixelCounter1[12] = \pixelCounter1[12]~output_o ;

assign pixelCounter1[13] = \pixelCounter1[13]~output_o ;

assign pixelCounter1[14] = \pixelCounter1[14]~output_o ;

assign pixelCounter1[15] = \pixelCounter1[15]~output_o ;

assign pixelCounter1[16] = \pixelCounter1[16]~output_o ;

assign pixelCounter1[17] = \pixelCounter1[17]~output_o ;

assign pixelCounter1[18] = \pixelCounter1[18]~output_o ;

assign pixelRowCounter1[0] = \pixelRowCounter1[0]~output_o ;

assign pixelRowCounter1[1] = \pixelRowCounter1[1]~output_o ;

assign pixelRowCounter1[2] = \pixelRowCounter1[2]~output_o ;

assign pixelRowCounter1[3] = \pixelRowCounter1[3]~output_o ;

assign pixelRowCounter1[4] = \pixelRowCounter1[4]~output_o ;

assign pixelRowCounter1[5] = \pixelRowCounter1[5]~output_o ;

assign pixelRowCounter1[6] = \pixelRowCounter1[6]~output_o ;

assign pixelRowCounter1[7] = \pixelRowCounter1[7]~output_o ;

assign pixelRowCounter1[8] = \pixelRowCounter1[8]~output_o ;

assign pixelRowCounter1[9] = \pixelRowCounter1[9]~output_o ;

assign pixelStartUpCounter_check[0] = \pixelStartUpCounter_check[0]~output_o ;

assign pixelStartUpCounter_check[1] = \pixelStartUpCounter_check[1]~output_o ;

assign pixelStartUpCounter_check[2] = \pixelStartUpCounter_check[2]~output_o ;

assign pixelStartUpCounter_check[3] = \pixelStartUpCounter_check[3]~output_o ;

assign pixelStartUpCounter_check[4] = \pixelStartUpCounter_check[4]~output_o ;

assign pixelStartUpCounter_check[5] = \pixelStartUpCounter_check[5]~output_o ;

assign pixelStartUpCounter_check[6] = \pixelStartUpCounter_check[6]~output_o ;

assign pixelStartUpCounter_check[7] = \pixelStartUpCounter_check[7]~output_o ;

assign pixelStartUpCounter_check[8] = \pixelStartUpCounter_check[8]~output_o ;

assign pixelStartUpCounter_check[9] = \pixelStartUpCounter_check[9]~output_o ;

assign pixelStartUpCounter_check[10] = \pixelStartUpCounter_check[10]~output_o ;

assign pixelStartUpCounter_check[11] = \pixelStartUpCounter_check[11]~output_o ;

assign first_conv_check[0] = \first_conv_check[0]~output_o ;

assign first_conv_check[1] = \first_conv_check[1]~output_o ;

assign first_conv_check[2] = \first_conv_check[2]~output_o ;

assign first_conv_check[3] = \first_conv_check[3]~output_o ;

assign first_conv_check[4] = \first_conv_check[4]~output_o ;

assign first_conv_check[5] = \first_conv_check[5]~output_o ;

assign first_conv_check[6] = \first_conv_check[6]~output_o ;

assign first_conv_check[7] = \first_conv_check[7]~output_o ;

assign first_conv_check[8] = \first_conv_check[8]~output_o ;

assign first_conv_check[9] = \first_conv_check[9]~output_o ;

assign first_conv_check[10] = \first_conv_check[10]~output_o ;

assign first_conv_check[11] = \first_conv_check[11]~output_o ;

assign second_conv_check[0] = \second_conv_check[0]~output_o ;

assign second_conv_check[1] = \second_conv_check[1]~output_o ;

assign second_conv_check[2] = \second_conv_check[2]~output_o ;

assign second_conv_check[3] = \second_conv_check[3]~output_o ;

assign second_conv_check[4] = \second_conv_check[4]~output_o ;

assign second_conv_check[5] = \second_conv_check[5]~output_o ;

assign second_conv_check[6] = \second_conv_check[6]~output_o ;

assign second_conv_check[7] = \second_conv_check[7]~output_o ;

assign second_conv_check[8] = \second_conv_check[8]~output_o ;

assign second_conv_check[9] = \second_conv_check[9]~output_o ;

assign second_conv_check[10] = \second_conv_check[10]~output_o ;

assign second_conv_check[11] = \second_conv_check[11]~output_o ;

assign shift_out_check[0] = \shift_out_check[0]~output_o ;

assign shift_out_check[1] = \shift_out_check[1]~output_o ;

assign shift_out_check[2] = \shift_out_check[2]~output_o ;

assign shift_out_check[3] = \shift_out_check[3]~output_o ;

assign shift_out_check[4] = \shift_out_check[4]~output_o ;

assign shift_out_check[5] = \shift_out_check[5]~output_o ;

assign shift_out_check[6] = \shift_out_check[6]~output_o ;

assign shift_out_check[7] = \shift_out_check[7]~output_o ;

endmodule
