// Seed: 2129597908
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always $display(~id_3 && -1, 1, {id_1}, id_1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1 < id_1;
  always id_9 = id_3;
  if (id_3) always id_3 <= id_5;
  else assign id_5 = 1;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_7,
      id_7
  );
endmodule
