{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Warning" "WGTN_DEPRECATED_INSTANCE_ASSIGNMENT_STYLE_USED_WARNING" "atax:atax_inst atax_inst " "The instance assignment \"target atax:atax_inst\" uses deprecated \"entity:inst\" style and has been changed into \"atax_inst\"." {  } {  } 0 22779 "The instance assignment \"target %1!s!\" uses deprecated \"entity:inst\" style and has been changed into \"%2!s!\"." 0 0 "Design Software" 0 -1 1704256919586 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1704256926316 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "lpm_width dspba_library_ver.sv(445) " "Verilog HDL warning at dspba_library_ver.sv(445): initial value of parameter lpm_width is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 445 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "lpm_width_r dspba_library_ver.sv(446) " "Verilog HDL warning at dspba_library_ver.sv(446): initial value of parameter lpm_width_r is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 446 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "lpm_numwords dspba_library_ver.sv(447) " "Verilog HDL warning at dspba_library_ver.sv(447): initial value of parameter lpm_numwords is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 447 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "lpm_showahead dspba_library_ver.sv(448) " "Verilog HDL warning at dspba_library_ver.sv(448): initial value of parameter lpm_showahead is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 448 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "lpm_type dspba_library_ver.sv(449) " "Verilog HDL warning at dspba_library_ver.sv(449): initial value of parameter lpm_type is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 449 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "lpm_hint dspba_library_ver.sv(450) " "Verilog HDL warning at dspba_library_ver.sv(450): initial value of parameter lpm_hint is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 450 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "overflow_checking dspba_library_ver.sv(451) " "Verilog HDL warning at dspba_library_ver.sv(451): initial value of parameter overflow_checking is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 451 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "underflow_checking dspba_library_ver.sv(452) " "Verilog HDL warning at dspba_library_ver.sv(452): initial value of parameter underflow_checking is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 452 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "use_eab dspba_library_ver.sv(453) " "Verilog HDL warning at dspba_library_ver.sv(453): initial value of parameter use_eab is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 453 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "add_ram_output_register dspba_library_ver.sv(454) " "Verilog HDL warning at dspba_library_ver.sv(454): initial value of parameter add_ram_output_register is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 454 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "intended_device_family dspba_library_ver.sv(455) " "Verilog HDL warning at dspba_library_ver.sv(455): initial value of parameter intended_device_family is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 455 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "lpm_widthu dspba_library_ver.sv(456) " "Verilog HDL warning at dspba_library_ver.sv(456): initial value of parameter lpm_widthu is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 456 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "lpm_widthu_r dspba_library_ver.sv(457) " "Verilog HDL warning at dspba_library_ver.sv(457): initial value of parameter lpm_widthu_r is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 457 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "clocks_are_synchronized dspba_library_ver.sv(458) " "Verilog HDL warning at dspba_library_ver.sv(458): initial value of parameter clocks_are_synchronized is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 458 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "rdsync_delaypipe dspba_library_ver.sv(459) " "Verilog HDL warning at dspba_library_ver.sv(459): initial value of parameter rdsync_delaypipe is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 459 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "wrsync_delaypipe dspba_library_ver.sv(460) " "Verilog HDL warning at dspba_library_ver.sv(460): initial value of parameter wrsync_delaypipe is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/dspba_library_ver.sv" 460 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927108 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc.svh acl_altera_syncram_wrapped.sv(92) " "Verilog HDL info at acl_altera_syncram_wrapped.sv(92): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_altera_syncram_wrapped.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_altera_syncram_wrapped.sv" 92 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927111 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_altera_syncram_wrapped.sv acl_altera_syncram_wrapped.sv(92) " "Verilog HDL info at acl_altera_syncram_wrapped.sv(92): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_altera_syncram_wrapped.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_altera_syncram_wrapped.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_altera_syncram_wrapped.sv" 92 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927111 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc.svh acl_scfifo_wrapped.sv(56) " "Verilog HDL info at acl_scfifo_wrapped.sv(56): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_scfifo_wrapped.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_scfifo_wrapped.sv" 56 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927118 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_scfifo_wrapped.sv acl_scfifo_wrapped.sv(56) " "Verilog HDL info at acl_scfifo_wrapped.sv(56): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_scfifo_wrapped.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_scfifo_wrapped.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_scfifo_wrapped.sv" 56 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927118 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc.svh acl_ecc_decoder.sv(68) " "Verilog HDL info at acl_ecc_decoder.sv(68): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_decoder.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_decoder.sv" 68 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927119 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_decoder.sv acl_ecc_decoder.sv(68) " "Verilog HDL info at acl_ecc_decoder.sv(68): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_decoder.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_decoder.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_decoder.sv" 68 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927119 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DATA_WIDTH acl_ecc_decoder.sv(73) " "Verilog HDL warning at acl_ecc_decoder.sv(73): initial value of parameter DATA_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_decoder.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_decoder.sv" 73 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927119 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ECC_GROUP_SIZE acl_ecc_decoder.sv(74) " "Verilog HDL warning at acl_ecc_decoder.sv(74): initial value of parameter ECC_GROUP_SIZE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_decoder.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_decoder.sv" 74 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927119 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DATA_WIDTH acl_ecc_decoder.sv(209) " "Verilog HDL warning at acl_ecc_decoder.sv(209): initial value of parameter DATA_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_decoder.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_decoder.sv" 209 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927119 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc.svh acl_ecc_encoder.sv(68) " "Verilog HDL info at acl_ecc_encoder.sv(68): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_encoder.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_encoder.sv" 68 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927120 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_encoder.sv acl_ecc_encoder.sv(68) " "Verilog HDL info at acl_ecc_encoder.sv(68): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_encoder.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_encoder.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_encoder.sv" 68 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927120 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DATA_WIDTH acl_ecc_encoder.sv(73) " "Verilog HDL warning at acl_ecc_encoder.sv(73): initial value of parameter DATA_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_encoder.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_encoder.sv" 73 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927120 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ECC_GROUP_SIZE acl_ecc_encoder.sv(74) " "Verilog HDL warning at acl_ecc_encoder.sv(74): initial value of parameter ECC_GROUP_SIZE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_encoder.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_encoder.sv" 74 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927120 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DATA_WIDTH acl_ecc_encoder.sv(172) " "Verilog HDL warning at acl_ecc_encoder.sv(172): initial value of parameter DATA_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_encoder.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc_encoder.sv" 172 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927121 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_fifo.sv(146) " "Verilog HDL info at hld_fifo.sv(146): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_fifo.sv" 146 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927124 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_fifo.sv hld_fifo.sv(146) " "Verilog HDL info at hld_fifo.sv(146): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_fifo.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_fifo.sv" 146 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927124 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_fifo.sv(151) " "Verilog HDL warning at hld_fifo.sv(151): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_fifo.sv" 151 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927124 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH hld_fifo.sv(152) " "Verilog HDL warning at hld_fifo.sv(152): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_fifo.sv" 152 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927124 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh acl_mid_speed_fifo.sv(85) " "Verilog HDL info at acl_mid_speed_fifo.sv(85): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mid_speed_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mid_speed_fifo.sv" 85 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927126 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mid_speed_fifo.sv acl_mid_speed_fifo.sv(85) " "Verilog HDL info at acl_mid_speed_fifo.sv(85): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mid_speed_fifo.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mid_speed_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mid_speed_fifo.sv" 85 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927126 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH acl_mid_speed_fifo.sv(90) " "Verilog HDL warning at acl_mid_speed_fifo.sv(90): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mid_speed_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mid_speed_fifo.sv" 90 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927126 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH acl_mid_speed_fifo.sv(91) " "Verilog HDL warning at acl_mid_speed_fifo.sv(91): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mid_speed_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mid_speed_fifo.sv" 91 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927126 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH acl_latency_one_ram_fifo.sv(121) " "Verilog HDL warning at acl_latency_one_ram_fifo.sv(121): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_latency_one_ram_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_latency_one_ram_fifo.sv" 121 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927128 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH acl_latency_one_ram_fifo.sv(122) " "Verilog HDL warning at acl_latency_one_ram_fifo.sv(122): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_latency_one_ram_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_latency_one_ram_fifo.sv" 122 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927128 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH acl_latency_zero_ram_fifo.sv(58) " "Verilog HDL warning at acl_latency_zero_ram_fifo.sv(58): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_latency_zero_ram_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_latency_zero_ram_fifo.sv" 58 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927131 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH acl_latency_zero_ram_fifo.sv(59) " "Verilog HDL warning at acl_latency_zero_ram_fifo.sv(59): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_latency_zero_ram_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_latency_zero_ram_fifo.sv" 59 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927131 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH hld_fifo_zero_width.sv(28) " "Verilog HDL warning at hld_fifo_zero_width.sv(28): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_fifo_zero_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_fifo_zero_width.sv" 28 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927132 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "lpm_width acl_high_speed_fifo.sv(1306) " "Verilog HDL warning at acl_high_speed_fifo.sv(1306): initial value of parameter lpm_width is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_high_speed_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_high_speed_fifo.sv" 1306 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927135 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "lpm_numwords acl_high_speed_fifo.sv(1307) " "Verilog HDL warning at acl_high_speed_fifo.sv(1307): initial value of parameter lpm_numwords is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_high_speed_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_high_speed_fifo.sv" 1307 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927135 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH acl_low_latency_fifo.sv(88) " "Verilog HDL warning at acl_low_latency_fifo.sv(88): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_low_latency_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_low_latency_fifo.sv" 88 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927135 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH acl_low_latency_fifo.sv(89) " "Verilog HDL warning at acl_low_latency_fifo.sv(89): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_low_latency_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_low_latency_fifo.sv" 89 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927135 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH acl_zero_latency_fifo.sv(102) " "Verilog HDL warning at acl_zero_latency_fifo.sv(102): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_zero_latency_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_zero_latency_fifo.sv" 102 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927138 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH acl_zero_latency_fifo.sv(103) " "Verilog HDL warning at acl_zero_latency_fifo.sv(103): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_zero_latency_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_zero_latency_fifo.sv" 103 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927138 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "CAPACITY acl_tessellated_incr_decr_threshold.sv(41) " "Verilog HDL warning at acl_tessellated_incr_decr_threshold.sv(41): initial value of parameter CAPACITY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_threshold.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_threshold.sv" 41 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927140 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "THRESHOLD acl_tessellated_incr_decr_threshold.sv(42) " "Verilog HDL warning at acl_tessellated_incr_decr_threshold.sv(42): initial value of parameter THRESHOLD is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_threshold.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_threshold.sv" 42 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927140 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH acl_tessellated_incr_lookahead.sv(42) " "Verilog HDL warning at acl_tessellated_incr_lookahead.sv(42): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_lookahead.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_lookahead.sv" 42 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927141 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH acl_lfsr.sv(42) " "Verilog HDL warning at acl_lfsr.sv(42): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_lfsr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_lfsr.sv" 42 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927142 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH acl_lfsr.sv(1622) " "Verilog HDL warning at acl_lfsr.sv(1622): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_lfsr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_lfsr.sv" 1622 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927149 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "T1 acl_lfsr.sv(1623) " "Verilog HDL warning at acl_lfsr.sv(1623): initial value of parameter T1 is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_lfsr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_lfsr.sv" 1623 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927149 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "T2 acl_lfsr.sv(1624) " "Verilog HDL warning at acl_lfsr.sv(1624): initial value of parameter T2 is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_lfsr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_lfsr.sv" 1624 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927149 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "T3 acl_lfsr.sv(1625) " "Verilog HDL warning at acl_lfsr.sv(1625): initial value of parameter T3 is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_lfsr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_lfsr.sv" 1625 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927149 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH acl_lfsr.sv(1683) " "Verilog HDL warning at acl_lfsr.sv(1683): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_lfsr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_lfsr.sv" 1683 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927150 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "T1 acl_lfsr.sv(1684) " "Verilog HDL warning at acl_lfsr.sv(1684): initial value of parameter T1 is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_lfsr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_lfsr.sv" 1684 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927150 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh acl_mlab_fifo.sv(32) " "Verilog HDL info at acl_mlab_fifo.sv(32): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mlab_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mlab_fifo.sv" 32 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927150 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mlab_fifo.sv acl_mlab_fifo.sv(32) " "Verilog HDL info at acl_mlab_fifo.sv(32): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mlab_fifo.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mlab_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mlab_fifo.sv" 32 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927151 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH acl_mlab_fifo.sv(37) " "Verilog HDL warning at acl_mlab_fifo.sv(37): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mlab_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mlab_fifo.sv" 37 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927151 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH acl_mlab_fifo.sv(38) " "Verilog HDL warning at acl_mlab_fifo.sv(38): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mlab_fifo.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_mlab_fifo.sv" 38 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927151 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_iord.sv(34) " "Verilog HDL info at hld_iord.sv(34): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord.sv" 34 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927155 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord.sv hld_iord.sv(34) " "Verilog HDL info at hld_iord.sv(34): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord.sv" 34 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927155 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_memory_depth_quantization.svh hld_iord_stall_latency.sv(45) " "Verilog HDL info at hld_iord_stall_latency.sv(45): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_memory_depth_quantization.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 45 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927156 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv hld_iord_stall_latency.sv(45) " "Verilog HDL info at hld_iord_stall_latency.sv(45): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 45 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927156 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DATA_WIDTH hld_iord_stall_latency.sv(51) " "Verilog HDL warning at hld_iord_stall_latency.sv(51): initial value of parameter DATA_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 51 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927156 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "NON_BLOCKING hld_iord_stall_latency.sv(52) " "Verilog HDL warning at hld_iord_stall_latency.sv(52): initial value of parameter NON_BLOCKING is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 52 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927156 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_iord_stall_latency.sv(55) " "Verilog HDL warning at hld_iord_stall_latency.sv(55): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 55 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927156 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "SYNCHRONIZE_RESET hld_iord_stall_latency.sv(56) " "Verilog HDL warning at hld_iord_stall_latency.sv(56): initial value of parameter SYNCHRONIZE_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 56 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927156 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_STALL_LATENCY_UPSTREAM hld_iord_stall_latency.sv(59) " "Verilog HDL warning at hld_iord_stall_latency.sv(59): initial value of parameter USE_STALL_LATENCY_UPSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 59 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927156 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ALMOST_FULL_CUTOFF_UPSTREAM hld_iord_stall_latency.sv(60) " "Verilog HDL warning at hld_iord_stall_latency.sv(60): initial value of parameter ALMOST_FULL_CUTOFF_UPSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 60 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927156 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "NO_PREDICATION hld_iord_stall_latency.sv(61) " "Verilog HDL warning at hld_iord_stall_latency.sv(61): initial value of parameter NO_PREDICATION is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 61 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927156 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DISCONNECT_UPSTREAM hld_iord_stall_latency.sv(62) " "Verilog HDL warning at hld_iord_stall_latency.sv(62): initial value of parameter DISCONNECT_UPSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 62 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927156 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ADD_CAPACITY_UPSTREAM hld_iord_stall_latency.sv(63) " "Verilog HDL warning at hld_iord_stall_latency.sv(63): initial value of parameter ADD_CAPACITY_UPSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 63 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927156 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_STALL_LATENCY_DOWNSTREAM hld_iord_stall_latency.sv(66) " "Verilog HDL warning at hld_iord_stall_latency.sv(66): initial value of parameter USE_STALL_LATENCY_DOWNSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 66 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927156 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ALMOST_EMPTY_CUTOFF_DOWNSTREAM hld_iord_stall_latency.sv(67) " "Verilog HDL warning at hld_iord_stall_latency.sv(67): initial value of parameter ALMOST_EMPTY_CUTOFF_DOWNSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 67 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927156 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "STALL_IN_EARLINESS_DOWNSTREAM hld_iord_stall_latency.sv(68) " "Verilog HDL warning at hld_iord_stall_latency.sv(68): initial value of parameter STALL_IN_EARLINESS_DOWNSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 68 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927157 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_STALL_LATENCY_SIDEPATH hld_iord_stall_latency.sv(71) " "Verilog HDL warning at hld_iord_stall_latency.sv(71): initial value of parameter USE_STALL_LATENCY_SIDEPATH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 71 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927157 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ALMOST_FULL_CUTOFF_SIDEPATH hld_iord_stall_latency.sv(72) " "Verilog HDL warning at hld_iord_stall_latency.sv(72): initial value of parameter ALMOST_FULL_CUTOFF_SIDEPATH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 72 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927157 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "CAPACITY_FROM_CHANNEL hld_iord_stall_latency.sv(73) " "Verilog HDL warning at hld_iord_stall_latency.sv(73): initial value of parameter CAPACITY_FROM_CHANNEL is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 73 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927157 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "INTER_KERNEL_PIPELINING hld_iord_stall_latency.sv(74) " "Verilog HDL warning at hld_iord_stall_latency.sv(74): initial value of parameter INTER_KERNEL_PIPELINING is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 74 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927157 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ALLOW_HIGH_SPEED_FIFO_USAGE hld_iord_stall_latency.sv(77) " "Verilog HDL warning at hld_iord_stall_latency.sv(77): initial value of parameter ALLOW_HIGH_SPEED_FIFO_USAGE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 77 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927157 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "enable_ecc hld_iord_stall_latency.sv(78) " "Verilog HDL warning at hld_iord_stall_latency.sv(78): initial value of parameter enable_ecc is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_latency.sv" 78 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927157 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_memory_depth_quantization.svh hld_iord_stall_valid.sv(36) " "Verilog HDL info at hld_iord_stall_valid.sv(36): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_memory_depth_quantization.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" 36 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927158 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv hld_iord_stall_valid.sv(36) " "Verilog HDL info at hld_iord_stall_valid.sv(36): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" 36 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927158 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DATA_WIDTH hld_iord_stall_valid.sv(42) " "Verilog HDL warning at hld_iord_stall_valid.sv(42): initial value of parameter DATA_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" 42 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927158 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "NON_BLOCKING hld_iord_stall_valid.sv(43) " "Verilog HDL warning at hld_iord_stall_valid.sv(43): initial value of parameter NON_BLOCKING is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" 43 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927158 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_iord_stall_valid.sv(46) " "Verilog HDL warning at hld_iord_stall_valid.sv(46): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" 46 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927158 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "SYNCHRONIZE_RESET hld_iord_stall_valid.sv(47) " "Verilog HDL warning at hld_iord_stall_valid.sv(47): initial value of parameter SYNCHRONIZE_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" 47 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927158 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "NO_PREDICATION hld_iord_stall_valid.sv(50) " "Verilog HDL warning at hld_iord_stall_valid.sv(50): initial value of parameter NO_PREDICATION is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" 50 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927158 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DISCONNECT_UPSTREAM hld_iord_stall_valid.sv(51) " "Verilog HDL warning at hld_iord_stall_valid.sv(51): initial value of parameter DISCONNECT_UPSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" 51 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927158 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ADD_CAPACITY_UPSTREAM hld_iord_stall_valid.sv(52) " "Verilog HDL warning at hld_iord_stall_valid.sv(52): initial value of parameter ADD_CAPACITY_UPSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" 52 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927158 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "STAGING_CAPACITY hld_iord_stall_valid.sv(55) " "Verilog HDL warning at hld_iord_stall_valid.sv(55): initial value of parameter STAGING_CAPACITY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" 55 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927158 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ALLOW_HIGH_SPEED_FIFO_USAGE hld_iord_stall_valid.sv(58) " "Verilog HDL warning at hld_iord_stall_valid.sv(58): initial value of parameter ALLOW_HIGH_SPEED_FIFO_USAGE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" 58 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927158 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "enable_ecc hld_iord_stall_valid.sv(59) " "Verilog HDL warning at hld_iord_stall_valid.sv(59): initial value of parameter enable_ecc is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord_stall_valid.sv" 59 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927158 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH acl_shift_register_no_reset.sv(21) " "Verilog HDL warning at acl_shift_register_no_reset.sv(21): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_shift_register_no_reset.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_shift_register_no_reset.sv" 21 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927159 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "STAGES acl_shift_register_no_reset.sv(22) " "Verilog HDL warning at acl_shift_register_no_reset.sv(22): initial value of parameter STAGES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_shift_register_no_reset.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_shift_register_no_reset.sv" 22 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927159 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_global_load_store.sv(66) " "Verilog HDL info at hld_global_load_store.sv(66): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 66 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv hld_global_load_store.sv(66) " "Verilog HDL info at hld_global_load_store.sv(66): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 66 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "READ hld_global_load_store.sv(70) " "Verilog HDL warning at hld_global_load_store.sv(70): initial value of parameter READ is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 70 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_global_load_store.sv(73) " "Verilog HDL warning at hld_global_load_store.sv(73): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 73 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ADDR_WIDTH hld_global_load_store.sv(76) " "Verilog HDL warning at hld_global_load_store.sv(76): initial value of parameter ADDR_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 76 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ADDR_ALIGNMENT_BITS hld_global_load_store.sv(77) " "Verilog HDL warning at hld_global_load_store.sv(77): initial value of parameter ADDR_ALIGNMENT_BITS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 77 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_DATA_BYTES hld_global_load_store.sv(80) " "Verilog HDL warning at hld_global_load_store.sv(80): initial value of parameter KER_DATA_BYTES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 80 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_DATA_BYTES_INTERNAL hld_global_load_store.sv(81) " "Verilog HDL warning at hld_global_load_store.sv(81): initial value of parameter KER_DATA_BYTES_INTERNAL is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 81 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_DATA_BYTES hld_global_load_store.sv(84) " "Verilog HDL warning at hld_global_load_store.sv(84): initial value of parameter MEM_DATA_BYTES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 84 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_DATA_BYTES_INTERNAL hld_global_load_store.sv(85) " "Verilog HDL warning at hld_global_load_store.sv(85): initial value of parameter MEM_DATA_BYTES_INTERNAL is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 85 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BURSTCOUNT_WIDTH hld_global_load_store.sv(86) " "Verilog HDL warning at hld_global_load_store.sv(86): initial value of parameter BURSTCOUNT_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 86 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_UP_STALL_LATENCY hld_global_load_store.sv(90) " "Verilog HDL warning at hld_global_load_store.sv(90): initial value of parameter KER_UP_STALL_LATENCY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 90 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_DOWN_STALL_LATENCY hld_global_load_store.sv(91) " "Verilog HDL warning at hld_global_load_store.sv(91): initial value of parameter KER_DOWN_STALL_LATENCY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 91 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DATA_ALIGNER_MUX_PER_PIPE hld_global_load_store.sv(94) " "Verilog HDL warning at hld_global_load_store.sv(94): initial value of parameter DATA_ALIGNER_MUX_PER_PIPE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 94 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ENABLE_WORD_COALESCE hld_global_load_store.sv(97) " "Verilog HDL warning at hld_global_load_store.sv(97): initial value of parameter ENABLE_WORD_COALESCE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 97 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ENABLE_BURST_COALESCE hld_global_load_store.sv(98) " "Verilog HDL warning at hld_global_load_store.sv(98): initial value of parameter ENABLE_BURST_COALESCE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 98 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_PREDICATE hld_global_load_store.sv(101) " "Verilog HDL warning at hld_global_load_store.sv(101): initial value of parameter USE_PREDICATE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 101 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_BYTE_ENABLE hld_global_load_store.sv(102) " "Verilog HDL warning at hld_global_load_store.sv(102): initial value of parameter USE_BYTE_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 102 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_WRITE_ACK hld_global_load_store.sv(105) " "Verilog HDL warning at hld_global_load_store.sv(105): initial value of parameter USE_WRITE_ACK is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 105 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "HIGH_THROUGHPUT_MODE hld_global_load_store.sv(108) " "Verilog HDL warning at hld_global_load_store.sv(108): initial value of parameter HIGH_THROUGHPUT_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 108 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "CACHE_SIZE_BYTES hld_global_load_store.sv(109) " "Verilog HDL warning at hld_global_load_store.sv(109): initial value of parameter CACHE_SIZE_BYTES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_global_load_store.sv" 109 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927194 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "READ hld_lsu.sv(94) " "Verilog HDL warning at hld_lsu.sv(94): initial value of parameter READ is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 94 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927196 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_lsu.sv(97) " "Verilog HDL warning at hld_lsu.sv(97): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 97 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927196 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ADDR_WIDTH hld_lsu.sv(100) " "Verilog HDL warning at hld_lsu.sv(100): initial value of parameter ADDR_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 100 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927196 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ADDR_ALIGNMENT_BITS hld_lsu.sv(101) " "Verilog HDL warning at hld_lsu.sv(101): initial value of parameter ADDR_ALIGNMENT_BITS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 101 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927196 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "INTRA_ADDR_WIDTH hld_lsu.sv(102) " "Verilog HDL warning at hld_lsu.sv(102): initial value of parameter INTRA_ADDR_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 102 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927196 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WORD_ADDR_WIDTH hld_lsu.sv(103) " "Verilog HDL warning at hld_lsu.sv(103): initial value of parameter WORD_ADDR_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 103 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927196 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_DATA_BYTES hld_lsu.sv(106) " "Verilog HDL warning at hld_lsu.sv(106): initial value of parameter KER_DATA_BYTES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 106 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927196 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_DATA_BYTES_LAST hld_lsu.sv(107) " "Verilog HDL warning at hld_lsu.sv(107): initial value of parameter KER_DATA_BYTES_LAST is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 107 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927196 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_DATA_BYTES hld_lsu.sv(110) " "Verilog HDL warning at hld_lsu.sv(110): initial value of parameter MEM_DATA_BYTES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 110 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927196 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BURSTCOUNT_WIDTH hld_lsu.sv(111) " "Verilog HDL warning at hld_lsu.sv(111): initial value of parameter BURSTCOUNT_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 111 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927196 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_UP_STALL_LATENCY hld_lsu.sv(114) " "Verilog HDL warning at hld_lsu.sv(114): initial value of parameter KER_UP_STALL_LATENCY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 114 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927196 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_DOWN_STALL_LATENCY hld_lsu.sv(115) " "Verilog HDL warning at hld_lsu.sv(115): initial value of parameter KER_DOWN_STALL_LATENCY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 115 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927196 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DATA_ALIGNER_MUX_PER_PIPE hld_lsu.sv(118) " "Verilog HDL warning at hld_lsu.sv(118): initial value of parameter DATA_ALIGNER_MUX_PER_PIPE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 118 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927196 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ENABLE_WORD_COALESCE hld_lsu.sv(121) " "Verilog HDL warning at hld_lsu.sv(121): initial value of parameter ENABLE_WORD_COALESCE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 121 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927197 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ENABLE_BURST_COALESCE hld_lsu.sv(122) " "Verilog HDL warning at hld_lsu.sv(122): initial value of parameter ENABLE_BURST_COALESCE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 122 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927197 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_PREDICATE hld_lsu.sv(125) " "Verilog HDL warning at hld_lsu.sv(125): initial value of parameter USE_PREDICATE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 125 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927197 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_BYTE_ENABLE hld_lsu.sv(126) " "Verilog HDL warning at hld_lsu.sv(126): initial value of parameter USE_BYTE_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 126 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927197 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "HIGH_THROUGHPUT_MODE hld_lsu.sv(129) " "Verilog HDL warning at hld_lsu.sv(129): initial value of parameter HIGH_THROUGHPUT_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 129 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927197 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "CACHE_SIZE_BYTES hld_lsu.sv(130) " "Verilog HDL warning at hld_lsu.sv(130): initial value of parameter CACHE_SIZE_BYTES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 130 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927197 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MAX_MEM_WORDS_PER_KER_WORD hld_lsu.sv(133) " "Verilog HDL warning at hld_lsu.sv(133): initial value of parameter MAX_MEM_WORDS_PER_KER_WORD is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 133 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927197 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MLAB_FIFO_DEPTH hld_lsu.sv(136) " "Verilog HDL warning at hld_lsu.sv(136): initial value of parameter MLAB_FIFO_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 136 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927197 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "M20K_WIDE_FIFO_DEPTH hld_lsu.sv(137) " "Verilog HDL warning at hld_lsu.sv(137): initial value of parameter M20K_WIDE_FIFO_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 137 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927197 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "M20K_NARROW_FIFO_DEPTH hld_lsu.sv(138) " "Verilog HDL warning at hld_lsu.sv(138): initial value of parameter M20K_NARROW_FIFO_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 138 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927197 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "TOTAL_OCC_LIMIT hld_lsu.sv(139) " "Verilog HDL warning at hld_lsu.sv(139): initial value of parameter TOTAL_OCC_LIMIT is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 139 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927197 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WRITEACK_WIDTH hld_lsu.sv(140) " "Verilog HDL warning at hld_lsu.sv(140): initial value of parameter WRITEACK_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 140 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927197 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WORD_COAL_MAX_TIMEOUT_BIT hld_lsu.sv(141) " "Verilog HDL warning at hld_lsu.sv(141): initial value of parameter WORD_COAL_MAX_TIMEOUT_BIT is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 141 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927197 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BURST_COAL_MAX_TIMEOUT_BIT hld_lsu.sv(142) " "Verilog HDL warning at hld_lsu.sv(142): initial value of parameter BURST_COAL_MAX_TIMEOUT_BIT is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu.sv" 142 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927197 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_REPEATER hld_lsu_burst_coalescer.sv(47) " "Verilog HDL warning at hld_lsu_burst_coalescer.sv(47): initial value of parameter USE_REPEATER is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" 47 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927198 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "UPSTREAM_STALL_LATENCY hld_lsu_burst_coalescer.sv(48) " "Verilog HDL warning at hld_lsu_burst_coalescer.sv(48): initial value of parameter UPSTREAM_STALL_LATENCY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" 48 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927198 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "NO_AVM_WAITREQUEST hld_lsu_burst_coalescer.sv(49) " "Verilog HDL warning at hld_lsu_burst_coalescer.sv(49): initial value of parameter NO_AVM_WAITREQUEST is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" 49 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927198 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ADD_TO_ADDR_IS_ZERO hld_lsu_burst_coalescer.sv(50) " "Verilog HDL warning at hld_lsu_burst_coalescer.sv(50): initial value of parameter ADD_TO_ADDR_IS_ZERO is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" 50 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927198 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "EXTRA_WRITE_LATENCY hld_lsu_burst_coalescer.sv(51) " "Verilog HDL warning at hld_lsu_burst_coalescer.sv(51): initial value of parameter EXTRA_WRITE_LATENCY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" 51 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927198 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_lsu_burst_coalescer.sv(54) " "Verilog HDL warning at hld_lsu_burst_coalescer.sv(54): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" 54 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927198 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WORD_ADDR_WIDTH hld_lsu_burst_coalescer.sv(55) " "Verilog HDL warning at hld_lsu_burst_coalescer.sv(55): initial value of parameter WORD_ADDR_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" 55 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927198 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BURSTCOUNT_WIDTH hld_lsu_burst_coalescer.sv(56) " "Verilog HDL warning at hld_lsu_burst_coalescer.sv(56): initial value of parameter BURSTCOUNT_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" 56 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927198 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ENABLE_BURST_COALESCE hld_lsu_burst_coalescer.sv(57) " "Verilog HDL warning at hld_lsu_burst_coalescer.sv(57): initial value of parameter ENABLE_BURST_COALESCE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" 57 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927198 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MLAB_FIFO_DEPTH hld_lsu_burst_coalescer.sv(58) " "Verilog HDL warning at hld_lsu_burst_coalescer.sv(58): initial value of parameter MLAB_FIFO_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" 58 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927198 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "M20K_WIDE_FIFO_DEPTH hld_lsu_burst_coalescer.sv(59) " "Verilog HDL warning at hld_lsu_burst_coalescer.sv(59): initial value of parameter M20K_WIDE_FIFO_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" 59 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927198 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BURST_COAL_MAX_TIMEOUT_BIT hld_lsu_burst_coalescer.sv(60) " "Verilog HDL warning at hld_lsu_burst_coalescer.sv(60): initial value of parameter BURST_COAL_MAX_TIMEOUT_BIT is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_burst_coalescer.sv" 60 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927198 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_lsu_coalescer_dynamic_timeout.sv(27) " "Verilog HDL warning at hld_lsu_coalescer_dynamic_timeout.sv(27): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_coalescer_dynamic_timeout.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_coalescer_dynamic_timeout.sv" 27 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927199 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MAX_TIMEOUT_BIT hld_lsu_coalescer_dynamic_timeout.sv(28) " "Verilog HDL warning at hld_lsu_coalescer_dynamic_timeout.sv(28): initial value of parameter MAX_TIMEOUT_BIT is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_coalescer_dynamic_timeout.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_coalescer_dynamic_timeout.sv" 28 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927199 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "LATENCY hld_lsu_data_aligner.sv(38) " "Verilog HDL warning at hld_lsu_data_aligner.sv(38): initial value of parameter LATENCY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_data_aligner.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_data_aligner.sv" 38 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927200 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DIRECTION hld_lsu_data_aligner.sv(39) " "Verilog HDL warning at hld_lsu_data_aligner.sv(39): initial value of parameter DIRECTION is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_data_aligner.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_data_aligner.sv" 39 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927200 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "SECTION_WIDTH hld_lsu_data_aligner.sv(40) " "Verilog HDL warning at hld_lsu_data_aligner.sv(40): initial value of parameter SECTION_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_data_aligner.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_data_aligner.sv" 40 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927200 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WRAP_AROUND hld_lsu_data_aligner.sv(41) " "Verilog HDL warning at hld_lsu_data_aligner.sv(41): initial value of parameter WRAP_AROUND is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_data_aligner.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_data_aligner.sv" 41 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927200 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "I_DATA_WIDTH hld_lsu_data_aligner.sv(42) " "Verilog HDL warning at hld_lsu_data_aligner.sv(42): initial value of parameter I_DATA_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_data_aligner.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_data_aligner.sv" 42 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927200 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "I_SHIFT_WIDTH hld_lsu_data_aligner.sv(43) " "Verilog HDL warning at hld_lsu_data_aligner.sv(43): initial value of parameter I_SHIFT_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_data_aligner.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_data_aligner.sv" 43 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927200 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "O_DATA_WIDTH hld_lsu_data_aligner.sv(44) " "Verilog HDL warning at hld_lsu_data_aligner.sv(44): initial value of parameter O_DATA_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_data_aligner.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_data_aligner.sv" 44 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927200 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "CACHE_NEVER_OVERFLOWS hld_lsu_read_cache.sv(73) " "Verilog HDL warning at hld_lsu_read_cache.sv(73): initial value of parameter CACHE_NEVER_OVERFLOWS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 73 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BYPASS_BURST_SPLITTER hld_lsu_read_cache.sv(74) " "Verilog HDL warning at hld_lsu_read_cache.sv(74): initial value of parameter BYPASS_BURST_SPLITTER is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 74 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BYPASS_LSU_DATA_FIFO hld_lsu_read_cache.sv(75) " "Verilog HDL warning at hld_lsu_read_cache.sv(75): initial value of parameter BYPASS_LSU_DATA_FIFO is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 75 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "PIPELINE_UPDATE_TO_CACHE hld_lsu_read_cache.sv(76) " "Verilog HDL warning at hld_lsu_read_cache.sv(76): initial value of parameter PIPELINE_UPDATE_TO_CACHE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 76 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "PIPELINE_READ_FROM_CACHE hld_lsu_read_cache.sv(77) " "Verilog HDL warning at hld_lsu_read_cache.sv(77): initial value of parameter PIPELINE_READ_FROM_CACHE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 77 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_lsu_read_cache.sv(80) " "Verilog HDL warning at hld_lsu_read_cache.sv(80): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 80 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ADDR_WIDTH hld_lsu_read_cache.sv(81) " "Verilog HDL warning at hld_lsu_read_cache.sv(81): initial value of parameter ADDR_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 81 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "INTRA_ADDR_WIDTH hld_lsu_read_cache.sv(82) " "Verilog HDL warning at hld_lsu_read_cache.sv(82): initial value of parameter INTRA_ADDR_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 82 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WORD_ADDR_WIDTH hld_lsu_read_cache.sv(83) " "Verilog HDL warning at hld_lsu_read_cache.sv(83): initial value of parameter WORD_ADDR_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 83 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_DATA_BYTES hld_lsu_read_cache.sv(84) " "Verilog HDL warning at hld_lsu_read_cache.sv(84): initial value of parameter MEM_DATA_BYTES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 84 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BURSTCOUNT_WIDTH hld_lsu_read_cache.sv(85) " "Verilog HDL warning at hld_lsu_read_cache.sv(85): initial value of parameter BURSTCOUNT_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 85 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ENABLE_BURST_COALESCE hld_lsu_read_cache.sv(86) " "Verilog HDL warning at hld_lsu_read_cache.sv(86): initial value of parameter ENABLE_BURST_COALESCE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 86 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "CACHE_SIZE_BYTES hld_lsu_read_cache.sv(87) " "Verilog HDL warning at hld_lsu_read_cache.sv(87): initial value of parameter CACHE_SIZE_BYTES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 87 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MLAB_FIFO_DEPTH hld_lsu_read_cache.sv(88) " "Verilog HDL warning at hld_lsu_read_cache.sv(88): initial value of parameter MLAB_FIFO_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 88 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "M20K_WIDE_FIFO_DEPTH hld_lsu_read_cache.sv(89) " "Verilog HDL warning at hld_lsu_read_cache.sv(89): initial value of parameter M20K_WIDE_FIFO_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 89 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BURST_COAL_MAX_TIMEOUT_BIT hld_lsu_read_cache.sv(90) " "Verilog HDL warning at hld_lsu_read_cache.sv(90): initial value of parameter BURST_COAL_MAX_TIMEOUT_BIT is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 90 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927201 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_lsu_read_cache.sv(743) " "Verilog HDL warning at hld_lsu_read_cache.sv(743): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 743 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927202 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ADDR hld_lsu_read_cache.sv(744) " "Verilog HDL warning at hld_lsu_read_cache.sv(744): initial value of parameter ADDR is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_cache.sv" 744 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927202 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "CACHE_BYPASS_DATA_FIFO hld_lsu_read_data_alignment.sv(30) " "Verilog HDL warning at hld_lsu_read_data_alignment.sv(30): initial value of parameter CACHE_BYPASS_DATA_FIFO is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" 30 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927202 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_lsu_read_data_alignment.sv(33) " "Verilog HDL warning at hld_lsu_read_data_alignment.sv(33): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" 33 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927202 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ADDR_ALIGNMENT_BITS hld_lsu_read_data_alignment.sv(34) " "Verilog HDL warning at hld_lsu_read_data_alignment.sv(34): initial value of parameter ADDR_ALIGNMENT_BITS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" 34 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927202 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "INTRA_ADDR_WIDTH hld_lsu_read_data_alignment.sv(35) " "Verilog HDL warning at hld_lsu_read_data_alignment.sv(35): initial value of parameter INTRA_ADDR_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" 35 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927202 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_DATA_BYTES hld_lsu_read_data_alignment.sv(36) " "Verilog HDL warning at hld_lsu_read_data_alignment.sv(36): initial value of parameter KER_DATA_BYTES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" 36 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927202 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_DATA_BYTES hld_lsu_read_data_alignment.sv(37) " "Verilog HDL warning at hld_lsu_read_data_alignment.sv(37): initial value of parameter MEM_DATA_BYTES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" 37 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927202 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_DOWN_STALL_LATENCY hld_lsu_read_data_alignment.sv(38) " "Verilog HDL warning at hld_lsu_read_data_alignment.sv(38): initial value of parameter KER_DOWN_STALL_LATENCY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" 38 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927202 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DATA_ALIGNER_MUX_PER_PIPE hld_lsu_read_data_alignment.sv(39) " "Verilog HDL warning at hld_lsu_read_data_alignment.sv(39): initial value of parameter DATA_ALIGNER_MUX_PER_PIPE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" 39 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927202 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ENABLE_WORD_COALESCE hld_lsu_read_data_alignment.sv(40) " "Verilog HDL warning at hld_lsu_read_data_alignment.sv(40): initial value of parameter ENABLE_WORD_COALESCE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" 40 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927202 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "HIGH_THROUGHPUT_MODE hld_lsu_read_data_alignment.sv(41) " "Verilog HDL warning at hld_lsu_read_data_alignment.sv(41): initial value of parameter HIGH_THROUGHPUT_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" 41 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927202 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MAX_MEM_WORDS_PER_KER_WORD hld_lsu_read_data_alignment.sv(42) " "Verilog HDL warning at hld_lsu_read_data_alignment.sv(42): initial value of parameter MAX_MEM_WORDS_PER_KER_WORD is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" 42 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927203 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MLAB_FIFO_DEPTH hld_lsu_read_data_alignment.sv(43) " "Verilog HDL warning at hld_lsu_read_data_alignment.sv(43): initial value of parameter MLAB_FIFO_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" 43 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927203 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "M20K_WIDE_FIFO_DEPTH hld_lsu_read_data_alignment.sv(44) " "Verilog HDL warning at hld_lsu_read_data_alignment.sv(44): initial value of parameter M20K_WIDE_FIFO_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_read_data_alignment.sv" 44 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927203 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_lsu_unaligned_controller.sv(33) " "Verilog HDL warning at hld_lsu_unaligned_controller.sv(33): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_unaligned_controller.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_unaligned_controller.sv" 33 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927204 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MAX_MEM_WORDS_PER_KER_WORD hld_lsu_unaligned_controller.sv(34) " "Verilog HDL warning at hld_lsu_unaligned_controller.sv(34): initial value of parameter MAX_MEM_WORDS_PER_KER_WORD is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_unaligned_controller.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_unaligned_controller.sv" 34 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927204 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "HIGH_THROUGHPUT_MODE hld_lsu_unaligned_controller.sv(35) " "Verilog HDL warning at hld_lsu_unaligned_controller.sv(35): initial value of parameter HIGH_THROUGHPUT_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_unaligned_controller.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_unaligned_controller.sv" 35 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927204 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_lsu_word_coalescer.sv(28) " "Verilog HDL warning at hld_lsu_word_coalescer.sv(28): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" 28 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927204 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ADDR_WIDTH hld_lsu_word_coalescer.sv(29) " "Verilog HDL warning at hld_lsu_word_coalescer.sv(29): initial value of parameter ADDR_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" 29 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927204 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ADDR_ALIGNMENT_BITS hld_lsu_word_coalescer.sv(30) " "Verilog HDL warning at hld_lsu_word_coalescer.sv(30): initial value of parameter ADDR_ALIGNMENT_BITS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" 30 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927204 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "INTRA_ADDR_WIDTH hld_lsu_word_coalescer.sv(31) " "Verilog HDL warning at hld_lsu_word_coalescer.sv(31): initial value of parameter INTRA_ADDR_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" 31 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927204 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_DATA_BYTES hld_lsu_word_coalescer.sv(32) " "Verilog HDL warning at hld_lsu_word_coalescer.sv(32): initial value of parameter KER_DATA_BYTES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" 32 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927204 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_DATA_BYTES_LAST hld_lsu_word_coalescer.sv(33) " "Verilog HDL warning at hld_lsu_word_coalescer.sv(33): initial value of parameter KER_DATA_BYTES_LAST is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" 33 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927204 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ENABLE_WORD_COALESCE hld_lsu_word_coalescer.sv(34) " "Verilog HDL warning at hld_lsu_word_coalescer.sv(34): initial value of parameter ENABLE_WORD_COALESCE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" 34 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927204 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "HIGH_THROUGHPUT_MODE hld_lsu_word_coalescer.sv(35) " "Verilog HDL warning at hld_lsu_word_coalescer.sv(35): initial value of parameter HIGH_THROUGHPUT_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" 35 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927204 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MAX_MEM_WORDS_PER_KER_WORD hld_lsu_word_coalescer.sv(36) " "Verilog HDL warning at hld_lsu_word_coalescer.sv(36): initial value of parameter MAX_MEM_WORDS_PER_KER_WORD is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" 36 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927204 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MLAB_FIFO_DEPTH hld_lsu_word_coalescer.sv(37) " "Verilog HDL warning at hld_lsu_word_coalescer.sv(37): initial value of parameter MLAB_FIFO_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" 37 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927205 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WRITEACK_WIDTH hld_lsu_word_coalescer.sv(38) " "Verilog HDL warning at hld_lsu_word_coalescer.sv(38): initial value of parameter WRITEACK_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" 38 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927205 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WORD_COAL_MAX_TIMEOUT_BIT hld_lsu_word_coalescer.sv(39) " "Verilog HDL warning at hld_lsu_word_coalescer.sv(39): initial value of parameter WORD_COAL_MAX_TIMEOUT_BIT is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_word_coalescer.sv" 39 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927205 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_lsu_write_data_alignment.sv(32) " "Verilog HDL warning at hld_lsu_write_data_alignment.sv(32): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" 32 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927205 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ADDR_ALIGNMENT_BITS hld_lsu_write_data_alignment.sv(33) " "Verilog HDL warning at hld_lsu_write_data_alignment.sv(33): initial value of parameter ADDR_ALIGNMENT_BITS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" 33 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927206 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "INTRA_ADDR_WIDTH hld_lsu_write_data_alignment.sv(34) " "Verilog HDL warning at hld_lsu_write_data_alignment.sv(34): initial value of parameter INTRA_ADDR_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" 34 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927206 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_DATA_BYTES hld_lsu_write_data_alignment.sv(35) " "Verilog HDL warning at hld_lsu_write_data_alignment.sv(35): initial value of parameter KER_DATA_BYTES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" 35 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927206 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_DATA_BYTES_LAST hld_lsu_write_data_alignment.sv(36) " "Verilog HDL warning at hld_lsu_write_data_alignment.sv(36): initial value of parameter KER_DATA_BYTES_LAST is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" 36 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927206 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_DATA_BYTES hld_lsu_write_data_alignment.sv(37) " "Verilog HDL warning at hld_lsu_write_data_alignment.sv(37): initial value of parameter MEM_DATA_BYTES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" 37 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927206 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DATA_ALIGNER_MUX_PER_PIPE hld_lsu_write_data_alignment.sv(38) " "Verilog HDL warning at hld_lsu_write_data_alignment.sv(38): initial value of parameter DATA_ALIGNER_MUX_PER_PIPE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" 38 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927206 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_BYTE_ENABLE hld_lsu_write_data_alignment.sv(39) " "Verilog HDL warning at hld_lsu_write_data_alignment.sv(39): initial value of parameter USE_BYTE_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" 39 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927206 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "HIGH_THROUGHPUT_MODE hld_lsu_write_data_alignment.sv(40) " "Verilog HDL warning at hld_lsu_write_data_alignment.sv(40): initial value of parameter HIGH_THROUGHPUT_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" 40 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927206 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MAX_MEM_WORDS_PER_KER_WORD hld_lsu_write_data_alignment.sv(41) " "Verilog HDL warning at hld_lsu_write_data_alignment.sv(41): initial value of parameter MAX_MEM_WORDS_PER_KER_WORD is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" 41 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927206 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "M20K_WIDE_FIFO_DEPTH hld_lsu_write_data_alignment.sv(42) " "Verilog HDL warning at hld_lsu_write_data_alignment.sv(42): initial value of parameter M20K_WIDE_FIFO_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_data_alignment.sv" 42 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927206 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_lsu_write_kernel_downstream.sv(30) " "Verilog HDL warning at hld_lsu_write_kernel_downstream.sv(30): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" 30 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927207 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "KER_DOWN_STALL_LATENCY hld_lsu_write_kernel_downstream.sv(31) " "Verilog HDL warning at hld_lsu_write_kernel_downstream.sv(31): initial value of parameter KER_DOWN_STALL_LATENCY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" 31 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927207 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "HIGH_THROUGHPUT_MODE hld_lsu_write_kernel_downstream.sv(32) " "Verilog HDL warning at hld_lsu_write_kernel_downstream.sv(32): initial value of parameter HIGH_THROUGHPUT_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" 32 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927207 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MAX_MEM_WORDS_PER_KER_WORD hld_lsu_write_kernel_downstream.sv(33) " "Verilog HDL warning at hld_lsu_write_kernel_downstream.sv(33): initial value of parameter MAX_MEM_WORDS_PER_KER_WORD is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" 33 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927207 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MLAB_FIFO_DEPTH hld_lsu_write_kernel_downstream.sv(34) " "Verilog HDL warning at hld_lsu_write_kernel_downstream.sv(34): initial value of parameter MLAB_FIFO_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" 34 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927207 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "M20K_NARROW_FIFO_DEPTH hld_lsu_write_kernel_downstream.sv(35) " "Verilog HDL warning at hld_lsu_write_kernel_downstream.sv(35): initial value of parameter M20K_NARROW_FIFO_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" 35 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927207 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "TOTAL_OCC_LIMIT hld_lsu_write_kernel_downstream.sv(36) " "Verilog HDL warning at hld_lsu_write_kernel_downstream.sv(36): initial value of parameter TOTAL_OCC_LIMIT is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" 36 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927207 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WRITEACK_WIDTH hld_lsu_write_kernel_downstream.sv(37) " "Verilog HDL warning at hld_lsu_write_kernel_downstream.sv(37): initial value of parameter WRITEACK_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_lsu_write_kernel_downstream.sv" 37 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927207 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "CAPACITY acl_tessellated_incr_decr_decr.sv(48) " "Verilog HDL warning at acl_tessellated_incr_decr_decr.sv(48): initial value of parameter CAPACITY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_decr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_decr.sv" 48 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927208 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "THRESHOLD acl_tessellated_incr_decr_decr.sv(49) " "Verilog HDL warning at acl_tessellated_incr_decr_decr.sv(49): initial value of parameter THRESHOLD is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_decr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_decr.sv" 49 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927208 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH acl_tessellated_incr_decr_decr.sv(413) " "Verilog HDL warning at acl_tessellated_incr_decr_decr.sv(413): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_decr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_decr.sv" 413 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927210 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "STAGES acl_tessellated_incr_decr_decr.sv(414) " "Verilog HDL warning at acl_tessellated_incr_decr_decr.sv(414): initial value of parameter STAGES is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_decr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_decr.sv" 414 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927210 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RESET_VALUE acl_tessellated_incr_decr_decr.sv(415) " "Verilog HDL warning at acl_tessellated_incr_decr_decr.sv(415): initial value of parameter RESET_VALUE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_decr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_decr.sv" 415 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927210 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RESET_EVERYTHING acl_tessellated_incr_decr_decr.sv(416) " "Verilog HDL warning at acl_tessellated_incr_decr_decr.sv(416): initial value of parameter RESET_EVERYTHING is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_decr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_tessellated_incr_decr_decr.sv" 416 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927210 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_iowr.sv(34) " "Verilog HDL info at hld_iowr.sv(34): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr.sv" 34 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927211 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr.sv hld_iowr.sv(34) " "Verilog HDL info at hld_iowr.sv(34): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr.sv" 34 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927211 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_memory_depth_quantization.svh hld_iowr_stall_latency.sv(45) " "Verilog HDL info at hld_iowr_stall_latency.sv(45): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_memory_depth_quantization.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 45 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv hld_iowr_stall_latency.sv(45) " "Verilog HDL info at hld_iowr_stall_latency.sv(45): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 45 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DATA_WIDTH hld_iowr_stall_latency.sv(51) " "Verilog HDL warning at hld_iowr_stall_latency.sv(51): initial value of parameter DATA_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 51 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "NON_BLOCKING hld_iowr_stall_latency.sv(52) " "Verilog HDL warning at hld_iowr_stall_latency.sv(52): initial value of parameter NON_BLOCKING is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 52 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_iowr_stall_latency.sv(55) " "Verilog HDL warning at hld_iowr_stall_latency.sv(55): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 55 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "SYNCHRONIZE_RESET hld_iowr_stall_latency.sv(56) " "Verilog HDL warning at hld_iowr_stall_latency.sv(56): initial value of parameter SYNCHRONIZE_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 56 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_STALL_LATENCY_UPSTREAM hld_iowr_stall_latency.sv(59) " "Verilog HDL warning at hld_iowr_stall_latency.sv(59): initial value of parameter USE_STALL_LATENCY_UPSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 59 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ALMOST_FULL_CUTOFF_UPSTREAM hld_iowr_stall_latency.sv(60) " "Verilog HDL warning at hld_iowr_stall_latency.sv(60): initial value of parameter ALMOST_FULL_CUTOFF_UPSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 60 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "NO_PREDICATION hld_iowr_stall_latency.sv(61) " "Verilog HDL warning at hld_iowr_stall_latency.sv(61): initial value of parameter NO_PREDICATION is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 61 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_STALL_LATENCY_DOWNSTREAM hld_iowr_stall_latency.sv(64) " "Verilog HDL warning at hld_iowr_stall_latency.sv(64): initial value of parameter USE_STALL_LATENCY_DOWNSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 64 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ALMOST_EMPTY_CUTOFF_DOWNSTREAM hld_iowr_stall_latency.sv(65) " "Verilog HDL warning at hld_iowr_stall_latency.sv(65): initial value of parameter ALMOST_EMPTY_CUTOFF_DOWNSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 65 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "STALL_IN_EARLINESS_DOWNSTREAM hld_iowr_stall_latency.sv(66) " "Verilog HDL warning at hld_iowr_stall_latency.sv(66): initial value of parameter STALL_IN_EARLINESS_DOWNSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 66 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_STALL_LATENCY_SIDEPATH hld_iowr_stall_latency.sv(69) " "Verilog HDL warning at hld_iowr_stall_latency.sv(69): initial value of parameter USE_STALL_LATENCY_SIDEPATH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 69 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ALMOST_FULL_CUTOFF_SIDEPATH hld_iowr_stall_latency.sv(70) " "Verilog HDL warning at hld_iowr_stall_latency.sv(70): initial value of parameter ALMOST_FULL_CUTOFF_SIDEPATH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 70 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DISCONNECT_DOWNSTREAM hld_iowr_stall_latency.sv(71) " "Verilog HDL warning at hld_iowr_stall_latency.sv(71): initial value of parameter DISCONNECT_DOWNSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 71 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "CAPACITY_FROM_CHANNEL hld_iowr_stall_latency.sv(72) " "Verilog HDL warning at hld_iowr_stall_latency.sv(72): initial value of parameter CAPACITY_FROM_CHANNEL is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 72 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927212 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "INTER_KERNEL_PIPELINING hld_iowr_stall_latency.sv(73) " "Verilog HDL warning at hld_iowr_stall_latency.sv(73): initial value of parameter INTER_KERNEL_PIPELINING is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 73 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927213 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ALLOW_HIGH_SPEED_FIFO_USAGE hld_iowr_stall_latency.sv(76) " "Verilog HDL warning at hld_iowr_stall_latency.sv(76): initial value of parameter ALLOW_HIGH_SPEED_FIFO_USAGE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 76 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927213 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "enable_ecc hld_iowr_stall_latency.sv(77) " "Verilog HDL warning at hld_iowr_stall_latency.sv(77): initial value of parameter enable_ecc is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_latency.sv" 77 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927213 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DATA_WIDTH hld_iowr_stall_valid.sv(78) " "Verilog HDL warning at hld_iowr_stall_valid.sv(78): initial value of parameter DATA_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_valid.sv" 78 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927213 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "NON_BLOCKING hld_iowr_stall_valid.sv(79) " "Verilog HDL warning at hld_iowr_stall_valid.sv(79): initial value of parameter NON_BLOCKING is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_valid.sv" 79 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927214 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_iowr_stall_valid.sv(82) " "Verilog HDL warning at hld_iowr_stall_valid.sv(82): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_valid.sv" 82 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927214 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "SYNCHRONIZE_RESET hld_iowr_stall_valid.sv(83) " "Verilog HDL warning at hld_iowr_stall_valid.sv(83): initial value of parameter SYNCHRONIZE_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_valid.sv" 83 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927214 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DISCONNECT_DOWNSTREAM hld_iowr_stall_valid.sv(86) " "Verilog HDL warning at hld_iowr_stall_valid.sv(86): initial value of parameter DISCONNECT_DOWNSTREAM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_valid.sv" 86 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927214 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ENABLED hld_iowr_stall_valid.sv(87) " "Verilog HDL warning at hld_iowr_stall_valid.sv(87): initial value of parameter ENABLED is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_valid.sv" 87 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927214 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ACK_AS_VALID hld_iowr_stall_valid.sv(88) " "Verilog HDL warning at hld_iowr_stall_valid.sv(88): initial value of parameter ACK_AS_VALID is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_valid.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr_stall_valid.sv" 88 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927214 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "LOOP_NAME hld_loop_profiler.sv(64) " "Verilog HDL warning at hld_loop_profiler.sv(64): initial value of parameter LOOP_NAME is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_loop_profiler.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_loop_profiler.sv" 64 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927215 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "NAME hld_sim_latency_tracker.sv(45) " "Verilog HDL warning at hld_sim_latency_tracker.sv(45): initial value of parameter NAME is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_sim_latency_tracker.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_sim_latency_tracker.sv" 45 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927215 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_ram.sv(50) " "Verilog HDL info at hld_ram.sv(50): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 50 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927322 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv hld_ram.sv(50) " "Verilog HDL info at hld_ram.sv(50): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 50 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927328 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH hld_ram.sv(54) " "Verilog HDL warning at hld_ram.sv(54): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 54 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_ram.sv(55) " "Verilog HDL warning at hld_ram.sv(55): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 55 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BE_WIDTH hld_ram.sv(56) " "Verilog HDL warning at hld_ram.sv(56): initial value of parameter BE_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 56 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MINIMIZE_MEMORY_USAGE hld_ram.sv(59) " "Verilog HDL warning at hld_ram.sv(59): initial value of parameter MINIMIZE_MEMORY_USAGE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 59 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "SIM_ONLY_MIN_PHYSICAL_DEPTH hld_ram.sv(60) " "Verilog HDL warning at hld_ram.sv(60): initial value of parameter SIM_ONLY_MIN_PHYSICAL_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 60 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_MEM_INIT_FILE hld_ram.sv(63) " "Verilog HDL warning at hld_ram.sv(63): initial value of parameter USE_MEM_INIT_FILE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 63 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ZERO_INITIALIZE_MEM hld_ram.sv(64) " "Verilog HDL warning at hld_ram.sv(64): initial value of parameter ZERO_INITIALIZE_MEM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 64 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_INIT_NAME hld_ram.sv(65) " "Verilog HDL warning at hld_ram.sv(65): initial value of parameter MEM_INIT_NAME is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 65 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ENABLE_ECC hld_ram.sv(68) " "Verilog HDL warning at hld_ram.sv(68): initial value of parameter ENABLE_ECC is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 68 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ECC_STATUS_TIME_STRETCH hld_ram.sv(69) " "Verilog HDL warning at hld_ram.sv(69): initial value of parameter ECC_STATUS_TIME_STRETCH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 69 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_ram.sv(70) " "Verilog HDL warning at hld_ram.sv(70): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 70 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "SYNCHRONIZE_RESET hld_ram.sv(71) " "Verilog HDL warning at hld_ram.sv(71): initial value of parameter SYNCHRONIZE_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 71 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_BLOCK_TYPE hld_ram.sv(74) " "Verilog HDL warning at hld_ram.sv(74): initial value of parameter RAM_BLOCK_TYPE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 74 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_OPERATION_MODE hld_ram.sv(75) " "Verilog HDL warning at hld_ram.sv(75): initial value of parameter RAM_OPERATION_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 75 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEVICE_FAMILY hld_ram.sv(76) " "Verilog HDL warning at hld_ram.sv(76): initial value of parameter DEVICE_FAMILY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 76 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "READ_DURING_WRITE hld_ram.sv(77) " "Verilog HDL warning at hld_ram.sv(77): initial value of parameter READ_DURING_WRITE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 77 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_A_READDATA hld_ram.sv(78) " "Verilog HDL warning at hld_ram.sv(78): initial value of parameter REGISTER_A_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 78 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_ADDRESS hld_ram.sv(79) " "Verilog HDL warning at hld_ram.sv(79): initial value of parameter REGISTER_B_ADDRESS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 79 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_READDATA hld_ram.sv(80) " "Verilog HDL warning at hld_ram.sv(80): initial value of parameter REGISTER_B_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 80 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_ENABLE hld_ram.sv(83) " "Verilog HDL warning at hld_ram.sv(83): initial value of parameter USE_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 83 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_IN_CLOCK_EN hld_ram.sv(84) " "Verilog HDL warning at hld_ram.sv(84): initial value of parameter COMMON_IN_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 84 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_OUT_CLOCK_EN hld_ram.sv(85) " "Verilog HDL warning at hld_ram.sv(85): initial value of parameter COMMON_OUT_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram.sv" 85 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927335 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_ram_ecc.sv(25) " "Verilog HDL info at hld_ram_ecc.sv(25): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 25 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927336 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv hld_ram_ecc.sv(25) " "Verilog HDL info at hld_ram_ecc.sv(25): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 25 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927336 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc.svh hld_ram_ecc.sv(26) " "Verilog HDL info at hld_ram_ecc.sv(26): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ecc.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927336 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv hld_ram_ecc.sv(26) " "Verilog HDL info at hld_ram_ecc.sv(26): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH hld_ram_ecc.sv(30) " "Verilog HDL warning at hld_ram_ecc.sv(30): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 30 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_ram_ecc.sv(31) " "Verilog HDL warning at hld_ram_ecc.sv(31): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 31 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BE_WIDTH hld_ram_ecc.sv(32) " "Verilog HDL warning at hld_ram_ecc.sv(32): initial value of parameter BE_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 32 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MINIMIZE_MEMORY_USAGE hld_ram_ecc.sv(35) " "Verilog HDL warning at hld_ram_ecc.sv(35): initial value of parameter MINIMIZE_MEMORY_USAGE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 35 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MIN_PHYSICAL_DEPTH hld_ram_ecc.sv(36) " "Verilog HDL warning at hld_ram_ecc.sv(36): initial value of parameter MIN_PHYSICAL_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 36 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_MEM_INIT_FILE hld_ram_ecc.sv(39) " "Verilog HDL warning at hld_ram_ecc.sv(39): initial value of parameter USE_MEM_INIT_FILE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 39 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ZERO_INITIALIZE_MEM hld_ram_ecc.sv(40) " "Verilog HDL warning at hld_ram_ecc.sv(40): initial value of parameter ZERO_INITIALIZE_MEM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 40 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_INIT_NAME hld_ram_ecc.sv(41) " "Verilog HDL warning at hld_ram_ecc.sv(41): initial value of parameter MEM_INIT_NAME is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 41 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ENABLE_ECC hld_ram_ecc.sv(44) " "Verilog HDL warning at hld_ram_ecc.sv(44): initial value of parameter ENABLE_ECC is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 44 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ECC_STATUS_TIME_STRETCH hld_ram_ecc.sv(45) " "Verilog HDL warning at hld_ram_ecc.sv(45): initial value of parameter ECC_STATUS_TIME_STRETCH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 45 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_ram_ecc.sv(46) " "Verilog HDL warning at hld_ram_ecc.sv(46): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 46 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "SYNCHRONIZE_RESET hld_ram_ecc.sv(47) " "Verilog HDL warning at hld_ram_ecc.sv(47): initial value of parameter SYNCHRONIZE_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 47 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_BLOCK_TYPE hld_ram_ecc.sv(50) " "Verilog HDL warning at hld_ram_ecc.sv(50): initial value of parameter RAM_BLOCK_TYPE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 50 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_OPERATION_MODE hld_ram_ecc.sv(51) " "Verilog HDL warning at hld_ram_ecc.sv(51): initial value of parameter RAM_OPERATION_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 51 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEVICE_FAMILY hld_ram_ecc.sv(52) " "Verilog HDL warning at hld_ram_ecc.sv(52): initial value of parameter DEVICE_FAMILY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 52 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "READ_DURING_WRITE hld_ram_ecc.sv(53) " "Verilog HDL warning at hld_ram_ecc.sv(53): initial value of parameter READ_DURING_WRITE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 53 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_A_READDATA hld_ram_ecc.sv(54) " "Verilog HDL warning at hld_ram_ecc.sv(54): initial value of parameter REGISTER_A_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 54 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_ADDRESS hld_ram_ecc.sv(55) " "Verilog HDL warning at hld_ram_ecc.sv(55): initial value of parameter REGISTER_B_ADDRESS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 55 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_READDATA hld_ram_ecc.sv(56) " "Verilog HDL warning at hld_ram_ecc.sv(56): initial value of parameter REGISTER_B_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 56 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_ENABLE hld_ram_ecc.sv(59) " "Verilog HDL warning at hld_ram_ecc.sv(59): initial value of parameter USE_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 59 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_IN_CLOCK_EN hld_ram_ecc.sv(60) " "Verilog HDL warning at hld_ram_ecc.sv(60): initial value of parameter COMMON_IN_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 60 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_OUT_CLOCK_EN hld_ram_ecc.sv(61) " "Verilog HDL warning at hld_ram_ecc.sv(61): initial value of parameter COMMON_OUT_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 61 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927337 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ASYNC_RESET hld_ram_ecc.sv(347) " "Verilog HDL warning at hld_ram_ecc.sv(347): initial value of parameter ASYNC_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 347 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927338 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "SYNCHRONIZE_RESET hld_ram_ecc.sv(348) " "Verilog HDL warning at hld_ram_ecc.sv(348): initial value of parameter SYNCHRONIZE_RESET is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 348 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927338 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "SINGLE_ERROR_PULSE_STRETCH hld_ram_ecc.sv(349) " "Verilog HDL warning at hld_ram_ecc.sv(349): initial value of parameter SINGLE_ERROR_PULSE_STRETCH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_ecc.sv" 349 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927338 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_ram_tall_depth_stitch.sv(26) " "Verilog HDL info at hld_ram_tall_depth_stitch.sv(26): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv hld_ram_tall_depth_stitch.sv(26) " "Verilog HDL info at hld_ram_tall_depth_stitch.sv(26): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH hld_ram_tall_depth_stitch.sv(30) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(30): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 30 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_ram_tall_depth_stitch.sv(31) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(31): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 31 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BE_WIDTH hld_ram_tall_depth_stitch.sv(32) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(32): initial value of parameter BE_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 32 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MINIMIZE_MEMORY_USAGE hld_ram_tall_depth_stitch.sv(35) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(35): initial value of parameter MINIMIZE_MEMORY_USAGE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 35 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MIN_PHYSICAL_DEPTH hld_ram_tall_depth_stitch.sv(36) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(36): initial value of parameter MIN_PHYSICAL_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 36 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_MEM_INIT_FILE hld_ram_tall_depth_stitch.sv(39) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(39): initial value of parameter USE_MEM_INIT_FILE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 39 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ZERO_INITIALIZE_MEM hld_ram_tall_depth_stitch.sv(40) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(40): initial value of parameter ZERO_INITIALIZE_MEM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 40 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_INIT_NAME hld_ram_tall_depth_stitch.sv(41) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(41): initial value of parameter MEM_INIT_NAME is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 41 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_BLOCK_TYPE hld_ram_tall_depth_stitch.sv(44) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(44): initial value of parameter RAM_BLOCK_TYPE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 44 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_OPERATION_MODE hld_ram_tall_depth_stitch.sv(45) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(45): initial value of parameter RAM_OPERATION_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 45 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEVICE_FAMILY hld_ram_tall_depth_stitch.sv(46) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(46): initial value of parameter DEVICE_FAMILY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 46 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "READ_DURING_WRITE hld_ram_tall_depth_stitch.sv(47) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(47): initial value of parameter READ_DURING_WRITE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 47 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_A_READDATA hld_ram_tall_depth_stitch.sv(48) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(48): initial value of parameter REGISTER_A_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 48 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_ADDRESS hld_ram_tall_depth_stitch.sv(49) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(49): initial value of parameter REGISTER_B_ADDRESS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 49 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_READDATA hld_ram_tall_depth_stitch.sv(50) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(50): initial value of parameter REGISTER_B_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 50 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_ENABLE hld_ram_tall_depth_stitch.sv(53) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(53): initial value of parameter USE_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 53 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_IN_CLOCK_EN hld_ram_tall_depth_stitch.sv(54) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(54): initial value of parameter COMMON_IN_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 54 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_OUT_CLOCK_EN hld_ram_tall_depth_stitch.sv(55) " "Verilog HDL warning at hld_ram_tall_depth_stitch.sv(55): initial value of parameter COMMON_OUT_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_tall_depth_stitch.sv" 55 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927339 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_ram_remaining_width.sv(29) " "Verilog HDL info at hld_ram_remaining_width.sv(29): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 29 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv hld_ram_remaining_width.sv(29) " "Verilog HDL info at hld_ram_remaining_width.sv(29): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 29 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH hld_ram_remaining_width.sv(33) " "Verilog HDL warning at hld_ram_remaining_width.sv(33): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 33 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_ram_remaining_width.sv(34) " "Verilog HDL warning at hld_ram_remaining_width.sv(34): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 34 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BE_WIDTH hld_ram_remaining_width.sv(35) " "Verilog HDL warning at hld_ram_remaining_width.sv(35): initial value of parameter BE_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 35 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MINIMIZE_MEMORY_USAGE hld_ram_remaining_width.sv(38) " "Verilog HDL warning at hld_ram_remaining_width.sv(38): initial value of parameter MINIMIZE_MEMORY_USAGE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 38 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MIN_PHYSICAL_DEPTH hld_ram_remaining_width.sv(39) " "Verilog HDL warning at hld_ram_remaining_width.sv(39): initial value of parameter MIN_PHYSICAL_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 39 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_MEM_INIT_FILE hld_ram_remaining_width.sv(42) " "Verilog HDL warning at hld_ram_remaining_width.sv(42): initial value of parameter USE_MEM_INIT_FILE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 42 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ZERO_INITIALIZE_MEM hld_ram_remaining_width.sv(43) " "Verilog HDL warning at hld_ram_remaining_width.sv(43): initial value of parameter ZERO_INITIALIZE_MEM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 43 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_INIT_NAME hld_ram_remaining_width.sv(44) " "Verilog HDL warning at hld_ram_remaining_width.sv(44): initial value of parameter MEM_INIT_NAME is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 44 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_BLOCK_TYPE hld_ram_remaining_width.sv(47) " "Verilog HDL warning at hld_ram_remaining_width.sv(47): initial value of parameter RAM_BLOCK_TYPE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 47 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_OPERATION_MODE hld_ram_remaining_width.sv(48) " "Verilog HDL warning at hld_ram_remaining_width.sv(48): initial value of parameter RAM_OPERATION_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 48 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEVICE_FAMILY hld_ram_remaining_width.sv(49) " "Verilog HDL warning at hld_ram_remaining_width.sv(49): initial value of parameter DEVICE_FAMILY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 49 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "READ_DURING_WRITE hld_ram_remaining_width.sv(50) " "Verilog HDL warning at hld_ram_remaining_width.sv(50): initial value of parameter READ_DURING_WRITE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 50 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_A_READDATA hld_ram_remaining_width.sv(51) " "Verilog HDL warning at hld_ram_remaining_width.sv(51): initial value of parameter REGISTER_A_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 51 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_ADDRESS hld_ram_remaining_width.sv(52) " "Verilog HDL warning at hld_ram_remaining_width.sv(52): initial value of parameter REGISTER_B_ADDRESS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 52 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_READDATA hld_ram_remaining_width.sv(53) " "Verilog HDL warning at hld_ram_remaining_width.sv(53): initial value of parameter REGISTER_B_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 53 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927340 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_ENABLE hld_ram_remaining_width.sv(56) " "Verilog HDL warning at hld_ram_remaining_width.sv(56): initial value of parameter USE_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 56 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927341 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_IN_CLOCK_EN hld_ram_remaining_width.sv(57) " "Verilog HDL warning at hld_ram_remaining_width.sv(57): initial value of parameter COMMON_IN_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 57 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927341 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_OUT_CLOCK_EN hld_ram_remaining_width.sv(58) " "Verilog HDL warning at hld_ram_remaining_width.sv(58): initial value of parameter COMMON_OUT_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_remaining_width.sv" 58 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927341 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_ram_bits_per_enable.sv(25) " "Verilog HDL info at hld_ram_bits_per_enable.sv(25): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 25 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv hld_ram_bits_per_enable.sv(25) " "Verilog HDL info at hld_ram_bits_per_enable.sv(25): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 25 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH hld_ram_bits_per_enable.sv(29) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(29): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 29 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_ram_bits_per_enable.sv(30) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(30): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 30 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BE_WIDTH hld_ram_bits_per_enable.sv(31) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(31): initial value of parameter BE_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 31 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MINIMIZE_MEMORY_USAGE hld_ram_bits_per_enable.sv(34) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(34): initial value of parameter MINIMIZE_MEMORY_USAGE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 34 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MIN_PHYSICAL_DEPTH hld_ram_bits_per_enable.sv(35) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(35): initial value of parameter MIN_PHYSICAL_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 35 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_MEM_INIT_FILE hld_ram_bits_per_enable.sv(38) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(38): initial value of parameter USE_MEM_INIT_FILE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 38 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ZERO_INITIALIZE_MEM hld_ram_bits_per_enable.sv(39) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(39): initial value of parameter ZERO_INITIALIZE_MEM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 39 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_INIT_NAME hld_ram_bits_per_enable.sv(40) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(40): initial value of parameter MEM_INIT_NAME is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 40 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_BLOCK_TYPE hld_ram_bits_per_enable.sv(43) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(43): initial value of parameter RAM_BLOCK_TYPE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 43 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_OPERATION_MODE hld_ram_bits_per_enable.sv(44) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(44): initial value of parameter RAM_OPERATION_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 44 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEVICE_FAMILY hld_ram_bits_per_enable.sv(45) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(45): initial value of parameter DEVICE_FAMILY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 45 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "READ_DURING_WRITE hld_ram_bits_per_enable.sv(46) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(46): initial value of parameter READ_DURING_WRITE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 46 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_A_READDATA hld_ram_bits_per_enable.sv(47) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(47): initial value of parameter REGISTER_A_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 47 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_ADDRESS hld_ram_bits_per_enable.sv(48) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(48): initial value of parameter REGISTER_B_ADDRESS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 48 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_READDATA hld_ram_bits_per_enable.sv(49) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(49): initial value of parameter REGISTER_B_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 49 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_ENABLE hld_ram_bits_per_enable.sv(52) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(52): initial value of parameter USE_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 52 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_IN_CLOCK_EN hld_ram_bits_per_enable.sv(53) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(53): initial value of parameter COMMON_IN_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 53 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_OUT_CLOCK_EN hld_ram_bits_per_enable.sv(54) " "Verilog HDL warning at hld_ram_bits_per_enable.sv(54): initial value of parameter COMMON_OUT_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bits_per_enable.sv" 54 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927342 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_ram_generic_two_way_depth_stitch.sv(30) " "Verilog HDL info at hld_ram_generic_two_way_depth_stitch.sv(30): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" 30 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927343 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv hld_ram_generic_two_way_depth_stitch.sv(30) " "Verilog HDL info at hld_ram_generic_two_way_depth_stitch.sv(30): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" 30 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927343 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "TOP_DEPTH hld_ram_generic_two_way_depth_stitch.sv(33) " "Verilog HDL warning at hld_ram_generic_two_way_depth_stitch.sv(33): initial value of parameter TOP_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" 33 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927343 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BOT_DEPTH hld_ram_generic_two_way_depth_stitch.sv(34) " "Verilog HDL warning at hld_ram_generic_two_way_depth_stitch.sv(34): initial value of parameter BOT_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" 34 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927343 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_ram_generic_two_way_depth_stitch.sv(35) " "Verilog HDL warning at hld_ram_generic_two_way_depth_stitch.sv(35): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" 35 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927343 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_A_ADDRESS hld_ram_generic_two_way_depth_stitch.sv(36) " "Verilog HDL warning at hld_ram_generic_two_way_depth_stitch.sv(36): initial value of parameter REGISTER_A_ADDRESS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" 36 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927343 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_ADDRESS hld_ram_generic_two_way_depth_stitch.sv(37) " "Verilog HDL warning at hld_ram_generic_two_way_depth_stitch.sv(37): initial value of parameter REGISTER_B_ADDRESS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" 37 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927343 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_A_READDATA hld_ram_generic_two_way_depth_stitch.sv(38) " "Verilog HDL warning at hld_ram_generic_two_way_depth_stitch.sv(38): initial value of parameter REGISTER_A_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" 38 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927343 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_READDATA hld_ram_generic_two_way_depth_stitch.sv(39) " "Verilog HDL warning at hld_ram_generic_two_way_depth_stitch.sv(39): initial value of parameter REGISTER_B_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv" 39 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927343 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_ram_generic_three_way_depth_stitch.sv(24) " "Verilog HDL info at hld_ram_generic_three_way_depth_stitch.sv(24): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" 24 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927344 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv hld_ram_generic_three_way_depth_stitch.sv(24) " "Verilog HDL info at hld_ram_generic_three_way_depth_stitch.sv(24): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" 24 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927344 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "TOP_DEPTH hld_ram_generic_three_way_depth_stitch.sv(27) " "Verilog HDL warning at hld_ram_generic_three_way_depth_stitch.sv(27): initial value of parameter TOP_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" 27 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927344 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MID_DEPTH hld_ram_generic_three_way_depth_stitch.sv(28) " "Verilog HDL warning at hld_ram_generic_three_way_depth_stitch.sv(28): initial value of parameter MID_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" 28 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927344 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BOT_DEPTH hld_ram_generic_three_way_depth_stitch.sv(29) " "Verilog HDL warning at hld_ram_generic_three_way_depth_stitch.sv(29): initial value of parameter BOT_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" 29 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927344 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_ram_generic_three_way_depth_stitch.sv(30) " "Verilog HDL warning at hld_ram_generic_three_way_depth_stitch.sv(30): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" 30 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927344 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_A_ADDRESS hld_ram_generic_three_way_depth_stitch.sv(31) " "Verilog HDL warning at hld_ram_generic_three_way_depth_stitch.sv(31): initial value of parameter REGISTER_A_ADDRESS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" 31 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927344 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_ADDRESS hld_ram_generic_three_way_depth_stitch.sv(32) " "Verilog HDL warning at hld_ram_generic_three_way_depth_stitch.sv(32): initial value of parameter REGISTER_B_ADDRESS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" 32 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927344 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_A_READDATA hld_ram_generic_three_way_depth_stitch.sv(33) " "Verilog HDL warning at hld_ram_generic_three_way_depth_stitch.sv(33): initial value of parameter REGISTER_A_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" 33 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927344 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_READDATA hld_ram_generic_three_way_depth_stitch.sv(34) " "Verilog HDL warning at hld_ram_generic_three_way_depth_stitch.sv(34): initial value of parameter REGISTER_B_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv" 34 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927344 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_ram_short_depth_stitch.sv(26) " "Verilog HDL info at hld_ram_short_depth_stitch.sv(26): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv hld_ram_short_depth_stitch.sv(26) " "Verilog HDL info at hld_ram_short_depth_stitch.sv(26): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH hld_ram_short_depth_stitch.sv(30) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(30): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 30 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_ram_short_depth_stitch.sv(31) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(31): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 31 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BE_WIDTH hld_ram_short_depth_stitch.sv(32) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(32): initial value of parameter BE_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 32 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BITS_PER_ENABLE hld_ram_short_depth_stitch.sv(33) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(33): initial value of parameter BITS_PER_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 33 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MINIMIZE_MEMORY_USAGE hld_ram_short_depth_stitch.sv(36) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(36): initial value of parameter MINIMIZE_MEMORY_USAGE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 36 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MIN_PHYSICAL_DEPTH hld_ram_short_depth_stitch.sv(37) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(37): initial value of parameter MIN_PHYSICAL_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 37 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_MEM_INIT_FILE hld_ram_short_depth_stitch.sv(40) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(40): initial value of parameter USE_MEM_INIT_FILE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 40 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ZERO_INITIALIZE_MEM hld_ram_short_depth_stitch.sv(41) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(41): initial value of parameter ZERO_INITIALIZE_MEM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 41 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_INIT_NAME hld_ram_short_depth_stitch.sv(42) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(42): initial value of parameter MEM_INIT_NAME is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 42 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_BLOCK_TYPE hld_ram_short_depth_stitch.sv(45) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(45): initial value of parameter RAM_BLOCK_TYPE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 45 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_OPERATION_MODE hld_ram_short_depth_stitch.sv(46) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(46): initial value of parameter RAM_OPERATION_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 46 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEVICE_FAMILY hld_ram_short_depth_stitch.sv(47) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(47): initial value of parameter DEVICE_FAMILY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 47 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "READ_DURING_WRITE hld_ram_short_depth_stitch.sv(48) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(48): initial value of parameter READ_DURING_WRITE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 48 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_A_READDATA hld_ram_short_depth_stitch.sv(49) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(49): initial value of parameter REGISTER_A_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 49 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_ADDRESS hld_ram_short_depth_stitch.sv(50) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(50): initial value of parameter REGISTER_B_ADDRESS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 50 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_READDATA hld_ram_short_depth_stitch.sv(51) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(51): initial value of parameter REGISTER_B_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 51 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_ENABLE hld_ram_short_depth_stitch.sv(54) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(54): initial value of parameter USE_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 54 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_IN_CLOCK_EN hld_ram_short_depth_stitch.sv(55) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(55): initial value of parameter COMMON_IN_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 55 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_OUT_CLOCK_EN hld_ram_short_depth_stitch.sv(56) " "Verilog HDL warning at hld_ram_short_depth_stitch.sv(56): initial value of parameter COMMON_OUT_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_short_depth_stitch.sv" 56 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927345 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_ram_bottom_width_stitch.sv(28) " "Verilog HDL info at hld_ram_bottom_width_stitch.sv(28): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 28 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927346 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv hld_ram_bottom_width_stitch.sv(28) " "Verilog HDL info at hld_ram_bottom_width_stitch.sv(28): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 28 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927346 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH hld_ram_bottom_width_stitch.sv(32) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(32): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 32 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927346 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_ram_bottom_width_stitch.sv(33) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(33): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 33 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927346 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BE_WIDTH hld_ram_bottom_width_stitch.sv(34) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(34): initial value of parameter BE_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 34 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927346 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BITS_PER_ENABLE hld_ram_bottom_width_stitch.sv(35) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(35): initial value of parameter BITS_PER_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 35 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927346 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MINIMIZE_MEMORY_USAGE hld_ram_bottom_width_stitch.sv(38) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(38): initial value of parameter MINIMIZE_MEMORY_USAGE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 38 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MIN_PHYSICAL_DEPTH hld_ram_bottom_width_stitch.sv(39) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(39): initial value of parameter MIN_PHYSICAL_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 39 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_MEM_INIT_FILE hld_ram_bottom_width_stitch.sv(42) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(42): initial value of parameter USE_MEM_INIT_FILE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 42 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ZERO_INITIALIZE_MEM hld_ram_bottom_width_stitch.sv(43) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(43): initial value of parameter ZERO_INITIALIZE_MEM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 43 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_INIT_NAME hld_ram_bottom_width_stitch.sv(44) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(44): initial value of parameter MEM_INIT_NAME is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 44 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_BLOCK_TYPE hld_ram_bottom_width_stitch.sv(47) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(47): initial value of parameter RAM_BLOCK_TYPE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 47 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_OPERATION_MODE hld_ram_bottom_width_stitch.sv(48) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(48): initial value of parameter RAM_OPERATION_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 48 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEVICE_FAMILY hld_ram_bottom_width_stitch.sv(49) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(49): initial value of parameter DEVICE_FAMILY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 49 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "READ_DURING_WRITE hld_ram_bottom_width_stitch.sv(50) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(50): initial value of parameter READ_DURING_WRITE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 50 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_A_READDATA hld_ram_bottom_width_stitch.sv(51) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(51): initial value of parameter REGISTER_A_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 51 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_ADDRESS hld_ram_bottom_width_stitch.sv(52) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(52): initial value of parameter REGISTER_B_ADDRESS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 52 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_READDATA hld_ram_bottom_width_stitch.sv(53) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(53): initial value of parameter REGISTER_B_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 53 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_ENABLE hld_ram_bottom_width_stitch.sv(56) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(56): initial value of parameter USE_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 56 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_IN_CLOCK_EN hld_ram_bottom_width_stitch.sv(57) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(57): initial value of parameter COMMON_IN_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 57 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_OUT_CLOCK_EN hld_ram_bottom_width_stitch.sv(58) " "Verilog HDL warning at hld_ram_bottom_width_stitch.sv(58): initial value of parameter COMMON_OUT_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_width_stitch.sv" 58 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927347 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_ram_bottom_depth_stitch.sv(26) " "Verilog HDL info at hld_ram_bottom_depth_stitch.sv(26): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv hld_ram_bottom_depth_stitch.sv(26) " "Verilog HDL info at hld_ram_bottom_depth_stitch.sv(26): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH hld_ram_bottom_depth_stitch.sv(30) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(30): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 30 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_ram_bottom_depth_stitch.sv(31) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(31): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 31 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BE_WIDTH hld_ram_bottom_depth_stitch.sv(32) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(32): initial value of parameter BE_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 32 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BITS_PER_ENABLE hld_ram_bottom_depth_stitch.sv(33) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(33): initial value of parameter BITS_PER_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 33 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MINIMIZE_MEMORY_USAGE hld_ram_bottom_depth_stitch.sv(36) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(36): initial value of parameter MINIMIZE_MEMORY_USAGE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 36 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MIN_PHYSICAL_DEPTH hld_ram_bottom_depth_stitch.sv(37) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(37): initial value of parameter MIN_PHYSICAL_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 37 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_MEM_INIT_FILE hld_ram_bottom_depth_stitch.sv(40) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(40): initial value of parameter USE_MEM_INIT_FILE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 40 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ZERO_INITIALIZE_MEM hld_ram_bottom_depth_stitch.sv(41) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(41): initial value of parameter ZERO_INITIALIZE_MEM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 41 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_INIT_NAME hld_ram_bottom_depth_stitch.sv(42) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(42): initial value of parameter MEM_INIT_NAME is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 42 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_BLOCK_TYPE hld_ram_bottom_depth_stitch.sv(45) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(45): initial value of parameter RAM_BLOCK_TYPE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 45 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_OPERATION_MODE hld_ram_bottom_depth_stitch.sv(46) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(46): initial value of parameter RAM_OPERATION_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 46 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEVICE_FAMILY hld_ram_bottom_depth_stitch.sv(47) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(47): initial value of parameter DEVICE_FAMILY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 47 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "READ_DURING_WRITE hld_ram_bottom_depth_stitch.sv(48) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(48): initial value of parameter READ_DURING_WRITE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 48 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_A_READDATA hld_ram_bottom_depth_stitch.sv(49) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(49): initial value of parameter REGISTER_A_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 49 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_ADDRESS hld_ram_bottom_depth_stitch.sv(50) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(50): initial value of parameter REGISTER_B_ADDRESS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 50 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_READDATA hld_ram_bottom_depth_stitch.sv(51) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(51): initial value of parameter REGISTER_B_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 51 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_ENABLE hld_ram_bottom_depth_stitch.sv(54) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(54): initial value of parameter USE_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 54 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_IN_CLOCK_EN hld_ram_bottom_depth_stitch.sv(55) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(55): initial value of parameter COMMON_IN_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 55 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_OUT_CLOCK_EN hld_ram_bottom_depth_stitch.sv(56) " "Verilog HDL warning at hld_ram_bottom_depth_stitch.sv(56): initial value of parameter COMMON_OUT_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_bottom_depth_stitch.sv" 56 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927348 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_ram_lower.sv(28) " "Verilog HDL info at hld_ram_lower.sv(28): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 28 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv hld_ram_lower.sv(28) " "Verilog HDL info at hld_ram_lower.sv(28): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 28 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH hld_ram_lower.sv(32) " "Verilog HDL warning at hld_ram_lower.sv(32): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 32 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_ram_lower.sv(33) " "Verilog HDL warning at hld_ram_lower.sv(33): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 33 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BE_WIDTH hld_ram_lower.sv(34) " "Verilog HDL warning at hld_ram_lower.sv(34): initial value of parameter BE_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 34 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BITS_PER_ENABLE hld_ram_lower.sv(35) " "Verilog HDL warning at hld_ram_lower.sv(35): initial value of parameter BITS_PER_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 35 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MINIMIZE_MEMORY_USAGE hld_ram_lower.sv(38) " "Verilog HDL warning at hld_ram_lower.sv(38): initial value of parameter MINIMIZE_MEMORY_USAGE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 38 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MIN_PHYSICAL_DEPTH hld_ram_lower.sv(39) " "Verilog HDL warning at hld_ram_lower.sv(39): initial value of parameter MIN_PHYSICAL_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 39 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_MEM_INIT_FILE hld_ram_lower.sv(42) " "Verilog HDL warning at hld_ram_lower.sv(42): initial value of parameter USE_MEM_INIT_FILE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 42 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ZERO_INITIALIZE_MEM hld_ram_lower.sv(43) " "Verilog HDL warning at hld_ram_lower.sv(43): initial value of parameter ZERO_INITIALIZE_MEM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 43 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_INIT_NAME hld_ram_lower.sv(44) " "Verilog HDL warning at hld_ram_lower.sv(44): initial value of parameter MEM_INIT_NAME is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 44 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_BLOCK_TYPE hld_ram_lower.sv(47) " "Verilog HDL warning at hld_ram_lower.sv(47): initial value of parameter RAM_BLOCK_TYPE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 47 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "RAM_OPERATION_MODE hld_ram_lower.sv(48) " "Verilog HDL warning at hld_ram_lower.sv(48): initial value of parameter RAM_OPERATION_MODE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 48 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEVICE_FAMILY hld_ram_lower.sv(49) " "Verilog HDL warning at hld_ram_lower.sv(49): initial value of parameter DEVICE_FAMILY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 49 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "READ_DURING_WRITE hld_ram_lower.sv(50) " "Verilog HDL warning at hld_ram_lower.sv(50): initial value of parameter READ_DURING_WRITE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 50 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927349 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_A_READDATA hld_ram_lower.sv(51) " "Verilog HDL warning at hld_ram_lower.sv(51): initial value of parameter REGISTER_A_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 51 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927350 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_ADDRESS hld_ram_lower.sv(52) " "Verilog HDL warning at hld_ram_lower.sv(52): initial value of parameter REGISTER_B_ADDRESS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 52 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927350 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_READDATA hld_ram_lower.sv(53) " "Verilog HDL warning at hld_ram_lower.sv(53): initial value of parameter REGISTER_B_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 53 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927350 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_ENABLE hld_ram_lower.sv(56) " "Verilog HDL warning at hld_ram_lower.sv(56): initial value of parameter USE_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 56 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927350 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_IN_CLOCK_EN hld_ram_lower.sv(57) " "Verilog HDL warning at hld_ram_lower.sv(57): initial value of parameter COMMON_IN_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 57 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927350 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_OUT_CLOCK_EN hld_ram_lower.sv(58) " "Verilog HDL warning at hld_ram_lower.sv(58): initial value of parameter COMMON_OUT_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower.sv" 58 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927350 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_ram_lower_mlab_simple_dual_port.sv(25) " "Verilog HDL info at hld_ram_lower_mlab_simple_dual_port.sv(25): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" 25 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927351 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv hld_ram_lower_mlab_simple_dual_port.sv(25) " "Verilog HDL info at hld_ram_lower_mlab_simple_dual_port.sv(25): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" 25 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927351 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH hld_ram_lower_mlab_simple_dual_port.sv(29) " "Verilog HDL warning at hld_ram_lower_mlab_simple_dual_port.sv(29): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" 29 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927351 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_ram_lower_mlab_simple_dual_port.sv(30) " "Verilog HDL warning at hld_ram_lower_mlab_simple_dual_port.sv(30): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" 30 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927351 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BE_WIDTH hld_ram_lower_mlab_simple_dual_port.sv(31) " "Verilog HDL warning at hld_ram_lower_mlab_simple_dual_port.sv(31): initial value of parameter BE_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" 31 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927351 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEVICE_FAMILY hld_ram_lower_mlab_simple_dual_port.sv(34) " "Verilog HDL warning at hld_ram_lower_mlab_simple_dual_port.sv(34): initial value of parameter DEVICE_FAMILY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" 34 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927351 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "READ_DURING_WRITE hld_ram_lower_mlab_simple_dual_port.sv(35) " "Verilog HDL warning at hld_ram_lower_mlab_simple_dual_port.sv(35): initial value of parameter READ_DURING_WRITE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" 35 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927351 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_ADDRESS hld_ram_lower_mlab_simple_dual_port.sv(38) " "Verilog HDL warning at hld_ram_lower_mlab_simple_dual_port.sv(38): initial value of parameter REGISTER_B_ADDRESS is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" 38 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927351 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_READDATA hld_ram_lower_mlab_simple_dual_port.sv(39) " "Verilog HDL warning at hld_ram_lower_mlab_simple_dual_port.sv(39): initial value of parameter REGISTER_B_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" 39 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927351 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_MEM_INIT_FILE hld_ram_lower_mlab_simple_dual_port.sv(42) " "Verilog HDL warning at hld_ram_lower_mlab_simple_dual_port.sv(42): initial value of parameter USE_MEM_INIT_FILE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" 42 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927351 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_INIT_FILE_NAME hld_ram_lower_mlab_simple_dual_port.sv(44) " "Verilog HDL warning at hld_ram_lower_mlab_simple_dual_port.sv(44): initial value of parameter MEM_INIT_FILE_NAME is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv" 44 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927351 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_ram_lower_m20k_simple_dual_port.sv(25) " "Verilog HDL info at hld_ram_lower_m20k_simple_dual_port.sv(25): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" 25 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927352 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv hld_ram_lower_m20k_simple_dual_port.sv(25) " "Verilog HDL info at hld_ram_lower_m20k_simple_dual_port.sv(25): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" 25 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927352 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH hld_ram_lower_m20k_simple_dual_port.sv(29) " "Verilog HDL warning at hld_ram_lower_m20k_simple_dual_port.sv(29): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" 29 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927352 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_ram_lower_m20k_simple_dual_port.sv(30) " "Verilog HDL warning at hld_ram_lower_m20k_simple_dual_port.sv(30): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" 30 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927352 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BE_WIDTH hld_ram_lower_m20k_simple_dual_port.sv(31) " "Verilog HDL warning at hld_ram_lower_m20k_simple_dual_port.sv(31): initial value of parameter BE_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" 31 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927352 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MAXIMUM_DEPTH hld_ram_lower_m20k_simple_dual_port.sv(32) " "Verilog HDL warning at hld_ram_lower_m20k_simple_dual_port.sv(32): initial value of parameter MAXIMUM_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" 32 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927352 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEVICE_FAMILY hld_ram_lower_m20k_simple_dual_port.sv(35) " "Verilog HDL warning at hld_ram_lower_m20k_simple_dual_port.sv(35): initial value of parameter DEVICE_FAMILY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" 35 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927352 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "READ_DURING_WRITE hld_ram_lower_m20k_simple_dual_port.sv(36) " "Verilog HDL warning at hld_ram_lower_m20k_simple_dual_port.sv(36): initial value of parameter READ_DURING_WRITE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" 36 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927352 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_ENABLE hld_ram_lower_m20k_simple_dual_port.sv(39) " "Verilog HDL warning at hld_ram_lower_m20k_simple_dual_port.sv(39): initial value of parameter USE_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" 39 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927352 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_IN_CLOCK_EN hld_ram_lower_m20k_simple_dual_port.sv(40) " "Verilog HDL warning at hld_ram_lower_m20k_simple_dual_port.sv(40): initial value of parameter COMMON_IN_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" 40 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927352 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_READDATA hld_ram_lower_m20k_simple_dual_port.sv(43) " "Verilog HDL warning at hld_ram_lower_m20k_simple_dual_port.sv(43): initial value of parameter REGISTER_B_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" 43 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927352 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_MEM_INIT_FILE hld_ram_lower_m20k_simple_dual_port.sv(46) " "Verilog HDL warning at hld_ram_lower_m20k_simple_dual_port.sv(46): initial value of parameter USE_MEM_INIT_FILE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" 46 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927352 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ZERO_INITIALIZE_MEM hld_ram_lower_m20k_simple_dual_port.sv(47) " "Verilog HDL warning at hld_ram_lower_m20k_simple_dual_port.sv(47): initial value of parameter ZERO_INITIALIZE_MEM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" 47 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927352 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_INIT_FILE_NAME hld_ram_lower_m20k_simple_dual_port.sv(48) " "Verilog HDL warning at hld_ram_lower_m20k_simple_dual_port.sv(48): initial value of parameter MEM_INIT_FILE_NAME is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv" 48 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927352 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh hld_ram_lower_m20k_true_dual_port.sv(26) " "Verilog HDL info at hld_ram_lower_m20k_true_dual_port.sv(26): analyzing included file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_parameter_assert.svh" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv hld_ram_lower_m20k_true_dual_port.sv(26) " "Verilog HDL info at hld_ram_lower_m20k_true_dual_port.sv(26): back to file '/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv'" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEPTH hld_ram_lower_m20k_true_dual_port.sv(30) " "Verilog HDL warning at hld_ram_lower_m20k_true_dual_port.sv(30): initial value of parameter DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 30 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "WIDTH hld_ram_lower_m20k_true_dual_port.sv(31) " "Verilog HDL warning at hld_ram_lower_m20k_true_dual_port.sv(31): initial value of parameter WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 31 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "BE_WIDTH hld_ram_lower_m20k_true_dual_port.sv(32) " "Verilog HDL warning at hld_ram_lower_m20k_true_dual_port.sv(32): initial value of parameter BE_WIDTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 32 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MAXIMUM_DEPTH hld_ram_lower_m20k_true_dual_port.sv(33) " "Verilog HDL warning at hld_ram_lower_m20k_true_dual_port.sv(33): initial value of parameter MAXIMUM_DEPTH is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 33 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "DEVICE_FAMILY hld_ram_lower_m20k_true_dual_port.sv(36) " "Verilog HDL warning at hld_ram_lower_m20k_true_dual_port.sv(36): initial value of parameter DEVICE_FAMILY is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 36 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "READ_DURING_WRITE hld_ram_lower_m20k_true_dual_port.sv(37) " "Verilog HDL warning at hld_ram_lower_m20k_true_dual_port.sv(37): initial value of parameter READ_DURING_WRITE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 37 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_ENABLE hld_ram_lower_m20k_true_dual_port.sv(40) " "Verilog HDL warning at hld_ram_lower_m20k_true_dual_port.sv(40): initial value of parameter USE_ENABLE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 40 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_IN_CLOCK_EN hld_ram_lower_m20k_true_dual_port.sv(41) " "Verilog HDL warning at hld_ram_lower_m20k_true_dual_port.sv(41): initial value of parameter COMMON_IN_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 41 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "COMMON_OUT_CLOCK_EN hld_ram_lower_m20k_true_dual_port.sv(42) " "Verilog HDL warning at hld_ram_lower_m20k_true_dual_port.sv(42): initial value of parameter COMMON_OUT_CLOCK_EN is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 42 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_A_READDATA hld_ram_lower_m20k_true_dual_port.sv(45) " "Verilog HDL warning at hld_ram_lower_m20k_true_dual_port.sv(45): initial value of parameter REGISTER_A_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 45 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "REGISTER_B_READDATA hld_ram_lower_m20k_true_dual_port.sv(46) " "Verilog HDL warning at hld_ram_lower_m20k_true_dual_port.sv(46): initial value of parameter REGISTER_B_READDATA is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 46 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "USE_MEM_INIT_FILE hld_ram_lower_m20k_true_dual_port.sv(49) " "Verilog HDL warning at hld_ram_lower_m20k_true_dual_port.sv(49): initial value of parameter USE_MEM_INIT_FILE is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 49 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "ZERO_INITIALIZE_MEM hld_ram_lower_m20k_true_dual_port.sv(50) " "Verilog HDL warning at hld_ram_lower_m20k_true_dual_port.sv(50): initial value of parameter ZERO_INITIALIZE_MEM is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 50 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Warning" "WVRFX2_VERI_1818_UNCONVERTED" "MEM_INIT_FILE_NAME hld_ram_lower_m20k_true_dual_port.sv(51) " "Verilog HDL warning at hld_ram_lower_m20k_true_dual_port.sv(51): initial value of parameter MEM_INIT_FILE_NAME is omitted" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv" 51 0 0 0 } }  } 0 17377 "Verilog HDL warning at %2!s!: initial value of parameter %1!s! is omitted" 0 0 "Design Software" 0 -1 1704256927353 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"quartus_compile\"" {  } {  } 0 0 "Elaborating from top-level entity \"quartus_compile\"" 0 0 "0" 0 0 1704256927382 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "atax_internal_10; atax " "Library search order is as follows: \"atax_internal_10; atax\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Design Software" 0 -1 1704256927386 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(174) " "Verilog HDL assignment warning at acl_full_detector.v(174): truncated value with size 2 to match size of target (1)" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_full_detector.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_full_detector.v" 174 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704256927632 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(185) " "Verilog HDL assignment warning at acl_full_detector.v(185): truncated value with size 2 to match size of target (1)" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_full_detector.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_full_detector.v" 185 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704256927632 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(187) " "Verilog HDL assignment warning at acl_full_detector.v(187): truncated value with size 2 to match size of target (1)" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_full_detector.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_full_detector.v" 187 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704256927632 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "usedw_true_width\[4\] lsu_pipelined.v(156) " "Net \"usedw_true_width\[4\]\" does not have a driver at lsu_pipelined.v(156)" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/lsu_pipelined.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/lsu_pipelined.v" 156 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1704256927717 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_enable_sink.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_enable_sink.v" 91 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704256927822 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 2 to match size of target (1)" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_enable_sink.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_enable_sink.v" 109 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704256927822 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_token_fifo_counter.v(131) " "Verilog HDL assignment warning at acl_token_fifo_counter.v(131): truncated value with size 2 to match size of target (1)" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_token_fifo_counter.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_token_fifo_counter.v" 131 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704256928047 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_token_fifo_counter.v(147) " "Verilog HDL assignment warning at acl_token_fifo_counter.v(147): truncated value with size 2 to match size of target (1)" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_token_fifo_counter.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_token_fifo_counter.v" 147 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704256928047 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 acl_token_fifo_counter.v(156) " "Verilog HDL assignment warning at acl_token_fifo_counter.v(156): truncated value with size 3 to match size of target (2)" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_token_fifo_counter.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_token_fifo_counter.v" 156 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704256928047 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "4 3 i_data hld_iowr.sv(413) " "Verilog HDL warning at hld_iowr.sv(413): actual bit length 4 differs from formal bit length 3 for port \"i_data\"" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr.sv" 413 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1704256928048 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "4 3 o_fifodata hld_iowr.sv(423) " "Verilog HDL warning at hld_iowr.sv(423): actual bit length 4 differs from formal bit length 3 for port \"o_fifodata\"" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iowr.sv" 423 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1704256928048 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "195 194 o_data hld_iord.sv(435) " "Verilog HDL warning at hld_iord.sv(435): actual bit length 195 differs from formal bit length 194 for port \"o_data\"" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord.sv" 435 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1704256928062 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "195 194 i_fifodata hld_iord.sv(440) " "Verilog HDL warning at hld_iord.sv(440): actual bit length 195 differs from formal bit length 194 for port \"i_fifodata\"" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord.sv" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/hld_iord.sv" 440 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1704256928062 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_enable_sink.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_enable_sink.v" 91 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704256928065 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 2 to match size of target (1)" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_enable_sink.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_enable_sink.v" 109 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704256928065 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_slave_rrp.v(219) " "Verilog HDL assignment warning at acl_ic_slave_rrp.v(219): truncated value with size 32 to match size of target (1)" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ic_slave_rrp.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ic_slave_rrp.v" 219 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704256928122 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "10 28 ic_arb_address atax_internal.v(580) " "Verilog HDL warning at atax_internal.v(580): actual bit length 10 differs from formal bit length 28 for port \"ic_arb_address\"" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/atax_internal.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/atax_internal.v" 580 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1704256928143 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "10 28 ic_arb_address atax_internal.v(580) " "Verilog HDL warning at atax_internal.v(580): actual bit length 10 differs from formal bit length 28 for port \"ic_arb_address\"" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/atax_internal.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/atax_internal.v" 580 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1704256928143 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "10 28 ic_arb_address atax_internal.v(580) " "Verilog HDL warning at atax_internal.v(580): actual bit length 10 differs from formal bit length 28 for port \"ic_arb_address\"" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/atax_internal.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/atax_internal.v" 580 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1704256928144 ""}
{ "Warning" "WVRFX2_VERI_2371_UNCONVERTED" "acl_ic_local_mem_router.v(120) " "Verilog HDL warning at acl_ic_local_mem_router.v(120): delay control is not supported for synthesis" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ic_local_mem_router.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/acl_ic_local_mem_router.v" 120 0 0 0 } }  } 0 21398 "Verilog HDL warning at %1!s!: delay control is not supported for synthesis" 0 0 "Design Software" 0 -1 1704256928158 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "6 30 ic_arb_address atax_internal.v(943) " "Verilog HDL warning at atax_internal.v(943): actual bit length 6 differs from formal bit length 30 for port \"ic_arb_address\"" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/atax_internal.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/atax_internal.v" 943 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1704256928186 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "6 30 ic_arb_address atax_internal.v(943) " "Verilog HDL warning at atax_internal.v(943): actual bit length 6 differs from formal bit length 30 for port \"ic_arb_address\"" {  } { { "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/atax_internal.v" "" { Text "/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/components/atax/atax/atax_internal_10/synth/atax_internal.v" 943 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1704256928186 ""}