Determining the location of the ModelSim executable...

Using: /home/guileb/intelFPGA_lite/16.1/modelsim_ase/linuxaloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off oac2 -c oac2 --vector_source="/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2.vwf" --testbench_file="/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim/oac2.vwf.vht"

Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel MegaCore Function License Agreement, or other     Info: applicable license agreement, including, without limitation,     Info: that your use is for the sole purpose of programming logic     Info: devices manufactured by Intel and sold by Intel or its     Info: authorized distributors.  Please refer to the applicable     Info: agreement for further details.    Info: Processing started: Tue Jul  2 11:48:56 2019Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off oac2 -c oac2 --vector_source=/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2.vwf --testbench_file=/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim/oac2.vwf.vhtWarning (125092): Tcl Script File reg_ra_31.qip not found    Info (125063): set_global_assignment -name QIP_FILE reg_ra_31.qipWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 file when writing test bench files
 file when writing test bench files
h files
Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim/" oac2 -c oac2

Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel MegaCore Function License Agreement, or other     Info: applicable license agreement, including, without limitation,     Info: that your use is for the sole purpose of programming logic     Info: devices manufactured by Intel and sold by Intel or its     Info: authorized distributors.  Please refer to the applicable     Info: agreement for further details.    Info: Processing started: Tue Jul  2 11:48:58 2019Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim/ oac2 -c oac2Warning (125092): Tcl Script File reg_ra_31.qip not found    Info (125063): set_global_assignment -name QIP_FILE reg_ra_31.qipWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file oac2_6_1200mv_85c_slow.vho in folder "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file oac2_6_1200mv_0c_slow.vho in folder "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file oac2_min_1200mv_0c_fast.vho in folder "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file oac2.vho in folder "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file oac2_6_1200mv_85c_vhd_slow.sdo in folder "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file oac2_6_1200mv_0c_vhd_slow.sdo in folder "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file oac2_min_1200mv_0c_vhd_fast.sdo in folder "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file oac2_vhd.sdo in folder "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings    Info: Peak virtual memory: 1113 megabytes    Info: Processing ended: Tue Jul  2 11:49:03 2019    Info: Elapsed time: 00:00:05    Info: Total CPU time (on all processors): 00:00:05
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim/oac2.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/guileb/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/vsim -c -do oac2.do

Reading pref.tcl
# 10.5b
# do oac2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:04 on Jul 02,2019# vcom -work work oac2.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO# -- Loading package std_logic_1164# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components# -- Compiling entity oac2
# -- Compiling architecture structure of oac2
# End time: 11:49:05 on Jul 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:05 on Jul 02,2019# vcom -work work oac2.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oac2_vhd_vec_tst
# -- Compiling architecture oac2_arch of oac2_vhd_vec_tst
# End time: 11:49:05 on Jul 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -sdfmax oac2_vhd_vec_tst/i1=oac2_vhd.sdo -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.oac2_vhd_vec_tst # Start time: 11:49:05 on Jul 02,2019# Loading std.standard# Loading std.textio(body)# Loading ieee.std_logic_1164(body)# Loading work.oac2_vhd_vec_tst(oac2_arch)# SDF 10.5b Compiler 2016.10 Oct  5 2016# Loading ieee.vital_timing(body)# Loading ieee.vital_primitives(body)# Loading altera.dffeas_pack# Loading altera.altera_primitives_components# Loading cycloneive.cycloneive_atom_pack(body)# Loading cycloneive.cycloneive_components# Loading work.oac2(structure)# Loading work.hard_block(structure)# Loading ieee.std_logic_arith(body)# Loading cycloneive.cycloneive_io_obuf(arch)# Loading cycloneive.cycloneive_io_ibuf(arch)# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)# Loading cycloneive.cycloneive_ena_reg(behave)# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)# Loading altera.dffeas(vital_dffeas)# Loading cycloneive.cycloneive_ram_block(block_arch)# Loading cycloneive.cycloneive_ram_register(reg_arch)# Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)# Loading instances from oac2_vhd.sdo# Loading timing data from oac2_vhd.sdo# ** Warning: Design size of 587875 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.#    Time: 0 ps  Iteration: 0  Instance: /oac2_vhd_vec_tst File: oac2.vwf.vht
# after#35
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 1742867 ps
# Simulation time: 1742867 ps
# Simulation time: 1742867 ps
# Simulation time: 1742867 ps
# Simulation time: 1742867 ps
# Simulation time: 1742867 ps
# Simulation time: 1742867 ps
# Simulation time: 1742867 ps
# Simulation time: 3581454 ps
# Simulation time: 3581454 ps
# Simulation time: 3581454 ps
# Simulation time: 3581454 ps
# Simulation time: 3581454 ps
# Simulation time: 3581454 ps
# Simulation time: 3581454 ps
# Simulation time: 3581454 ps
# Simulation time: 5481454 ps
# Simulation time: 5481454 ps
# Simulation time: 5481454 ps
# Simulation time: 5481454 ps
# Simulation time: 5481454 ps
# Simulation time: 5481454 ps
# Simulation time: 5481454 ps
# Simulation time: 5481454 ps
# Simulation time: 7392751 ps
# Simulation time: 7392751 ps
# Simulation time: 7392751 ps
# Simulation time: 7392751 ps
# Simulation time: 7392751 ps
# Simulation time: 7392751 ps
# Simulation time: 7392751 ps
# Simulation time: 7392751 ps
# Simulation time: 9332797 ps
# Simulation time: 9332797 ps
# End time: 11:50:54 on Jul 02,2019, Elapsed time: 0:01:49# Errors: 0, Warnings: 1
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2.vwf...

Reading /home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim/oac2.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim/oac2_20190702115055.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.