set_location N_62_i 5 9 1 # SB_LUT4 (LogicCell: N_62_i_LC_0)
set_location uut.ALU_main.ALU_Out_0[0] 9 16 3 # SB_LUT4 (LogicCell: uut.ALU_main.ALU_Out_0[0]_LC_1)
set_location uut.ALU_main.ALU_Out_0[1] 11 9 0 # SB_LUT4 (LogicCell: uut.ALU_main.ALU_Out_0[1]_LC_2)
set_location uut.ALU_main.ALU_Out_0[2] 7 11 0 # SB_LUT4 (LogicCell: uut.ALU_main.ALU_Out_0[2]_LC_3)
set_location uut.ALU_main.ALU_Out_0[3] 11 12 6 # SB_LUT4 (LogicCell: uut.ALU_main.ALU_Out_0[3]_LC_4)
set_location uut.ALU_main.ALU_Out_0[4] 7 12 2 # SB_LUT4 (LogicCell: uut.ALU_main.ALU_Out_0[4]_LC_5)
set_location uut.ALU_main.ALU_Out_0[5] 6 12 4 # SB_LUT4 (LogicCell: uut.ALU_main.ALU_Out_0[5]_LC_6)
set_location uut.ALU_main.ALU_Out_0[6] 6 11 3 # SB_LUT4 (LogicCell: uut.ALU_main.ALU_Out_0[6]_LC_7)
set_location uut.ALU_main.ALU_Out_0[7] 7 14 4 # SB_LUT4 (LogicCell: uut.ALU_main.ALU_Out_0[7]_LC_8)
set_location uut.ALU_main.g0 11 12 1 # SB_LUT4 (LogicCell: uut.ALU_main.g0_LC_9)
set_location uut.ALU_main.g0_0 11 9 7 # SB_LUT4 (LogicCell: uut.ALU_main.g0_0_LC_10)
set_location uut.ALU_main.g0_1 8 11 2 # SB_LUT4 (LogicCell: uut.ALU_main.g0_1_LC_11)
set_location uut.ALU_main.un1_A_axb_0_l_ofx 9 13 5 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_axb_0_l_ofx_LC_12)
set_location uut.ALU_main.un1_A_axb_1_l_ofx 9 13 1 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_axb_1_l_ofx_LC_13)
set_location uut.ALU_main.un1_A_axb_2_l_ofx 9 13 7 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_axb_2_l_ofx_LC_14)
set_location uut.ALU_main.un1_A_axb_3_l_ofx 9 11 0 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_axb_3_l_ofx_LC_15)
set_location uut.ALU_main.un1_A_axb_4_l_ofx 7 12 7 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_axb_4_l_ofx_LC_16)
set_location uut.ALU_main.un1_A_axb_5_l_ofx 9 13 3 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_axb_5_l_ofx_LC_17)
set_location uut.ALU_main.un1_A_axb_6_l_ofx 9 13 2 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_axb_6_l_ofx_LC_18)
set_location uut.ALU_main.un1_A_axb_7 9 13 6 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_axb_7_LC_19)
set_location uut.ALU_main.un1_A_cry_0_c_RNI3CH45 9 12 2 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_0_c_RNI3CH45_LC_20)
set_location uut.ALU_main.un1_A_cry_1_c 9 12 2 # SB_CARRY (LogicCell: uut.ALU_main.un1_A_cry_0_c_RNI3CH45_LC_20)
set_location uut.ALU_main.un1_A_cry_0_c_RNIUP3DE 11 9 1 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_0_c_RNIUP3DE_LC_21)
set_location uut.ALU_main.un1_A_cry_0_s 9 12 1 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_0_s_LC_22)
set_location uut.ALU_main.un1_A_cry_0_c 9 12 1 # SB_CARRY (LogicCell: uut.ALU_main.un1_A_cry_0_s_LC_22)
set_location uut.ALU_main.un1_A_cry_1_c_RNI46ADE 8 11 3 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_1_c_RNI46ADE_LC_23)
set_location uut.ALU_main.un1_A_cry_1_c_RNI46ADE_0 7 10 2 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_1_c_RNI46ADE_0_LC_24)
set_location uut.ALU_main.un1_A_cry_1_c_RNI7KL45 9 12 3 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_1_c_RNI7KL45_LC_25)
set_location uut.ALU_main.un1_A_cry_2_c 9 12 3 # SB_CARRY (LogicCell: uut.ALU_main.un1_A_cry_1_c_RNI7KL45_LC_25)
set_location uut.ALU_main.un1_A_cry_2_c_RNIAIGDE 11 12 5 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_2_c_RNIAIGDE_LC_26)
set_location uut.ALU_main.un1_A_cry_2_c_RNIAIGDE_0 11 12 7 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_2_c_RNIAIGDE_0_LC_27)
set_location uut.ALU_main.un1_A_cry_2_c_RNIBSP45 9 12 4 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_2_c_RNIBSP45_LC_28)
set_location uut.ALU_main.un1_A_cry_3_c 9 12 4 # SB_CARRY (LogicCell: uut.ALU_main.un1_A_cry_2_c_RNIBSP45_LC_28)
set_location uut.ALU_main.un1_A_cry_3_c_RNIF4U45 9 12 5 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_3_c_RNIF4U45_LC_29)
set_location uut.ALU_main.un1_A_cry_4_c 9 12 5 # SB_CARRY (LogicCell: uut.ALU_main.un1_A_cry_3_c_RNIF4U45_LC_29)
set_location uut.ALU_main.un1_A_cry_3_c_RNIGUMDE 7 12 3 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_3_c_RNIGUMDE_LC_30)
set_location uut.ALU_main.un1_A_cry_4_c_RNIJC255 9 12 6 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_4_c_RNIJC255_LC_31)
set_location uut.ALU_main.un1_A_cry_5_c 9 12 6 # SB_CARRY (LogicCell: uut.ALU_main.un1_A_cry_4_c_RNIJC255_LC_31)
set_location uut.ALU_main.un1_A_cry_4_c_RNIMATDE 6 12 5 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_4_c_RNIMATDE_LC_32)
set_location uut.ALU_main.un1_A_cry_5_c_RNINK655 9 12 7 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_5_c_RNINK655_LC_33)
set_location uut.ALU_main.un1_A_cry_6_c 9 12 7 # SB_CARRY (LogicCell: uut.ALU_main.un1_A_cry_5_c_RNINK655_LC_33)
set_location uut.ALU_main.un1_A_cry_5_c_RNISM3EE 6 11 4 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_5_c_RNISM3EE_LC_34)
set_location uut.ALU_main.un1_A_cry_6_c_RNINIMN4 9 13 0 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_6_c_RNINIMN4_LC_35)
set_location uut.ALU_main.un1_A_cry_6_c_RNIUOL0E 6 13 0 # SB_LUT4 (LogicCell: uut.ALU_main.un1_A_cry_6_c_RNIUOL0E_LC_36)
set_location uut.AR.ff2.q_RNO 6 10 5 # SB_LUT4 (LogicCell: uut.AR.ff2.q_LC_37)
set_location uut.AR.ff2.q 6 10 5 # SB_DFFN (LogicCell: uut.AR.ff2.q_LC_37)
set_location uut.AR.ff3.q_RNO 12 10 3 # SB_LUT4 (LogicCell: uut.AR.ff3.q_LC_38)
set_location uut.AR.ff3.q 12 10 3 # SB_DFFN (LogicCell: uut.AR.ff3.q_LC_38)
set_location uut.AR_BUF.g0_0 12 12 4 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_0_LC_39)
set_location uut.AR_BUF.g0_0_0 7 10 6 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_0_0_LC_40)
set_location uut.AR_BUF.g0_0_0_1 7 9 2 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_0_0_1_LC_41)
set_location uut.AR_BUF.g0_0_a5 7 9 4 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_0_a5_LC_42)
set_location uut.AR_BUF.g0_0_a5_0 7 16 2 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_0_a5_0_LC_43)
set_location uut.AR_BUF.g0_0_a5_0_2 7 16 1 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_0_a5_0_2_LC_44)
set_location uut.AR_BUF.g0_0_o5_0_0 8 8 3 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_0_o5_0_0_LC_45)
set_location uut.AR_BUF.g0_1 12 14 0 # SB_LUT4 (LogicCell: uut.mar.ff4.q_ne_LC_46)
set_location uut.mar.ff4.q_ne 12 14 0 # SB_DFFNE (LogicCell: uut.mar.ff4.q_ne_LC_46)
set_location uut.AR_BUF.g0_1_0_1 8 8 0 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_1_0_1_LC_47)
set_location uut.AR_BUF.g0_1_0_2 8 10 0 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_1_0_2_LC_48)
set_location uut.AR_BUF.g0_1_0_5 8 9 1 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_1_0_5_LC_49)
set_location uut.AR_BUF.g0_1_0_6 8 9 6 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_1_0_6_LC_50)
set_location uut.AR_BUF.g0_1_1 8 9 2 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_1_1_LC_51)
set_location uut.AR_BUF.g0_1_a10 8 8 7 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_1_a10_LC_52)
set_location uut.AR_BUF.g0_1_a10_3_0 8 8 6 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_1_a10_3_0_LC_53)
set_location uut.AR_BUF.g0_1_a10_3_2 7 8 2 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_1_a10_3_2_LC_54)
set_location uut.AR_BUF.g0_1_a10_4 8 9 0 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_1_a10_4_LC_55)
set_location uut.AR_BUF.g0_1_a10_4_1 9 9 7 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_1_a10_4_1_LC_56)
set_location uut.AR_BUF.g0_1_a8_3 8 9 7 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_1_a8_3_LC_57)
set_location uut.AR_BUF.g0_2 12 12 6 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_2_LC_58)
set_location uut.AR_BUF.g0_3 8 13 0 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_3_LC_59)
set_location uut.AR_BUF.g0_3_0 9 9 2 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_3_0_LC_60)
set_location uut.AR_BUF.g0_3_2 9 10 0 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_3_2_LC_61)
set_location uut.AR_BUF.g0_3_3 9 8 1 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_3_3_LC_62)
set_location uut.AR_BUF.g0_3_6 9 10 1 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_3_6_LC_63)
set_location uut.AR_BUF.g0_3_a10_0_2 9 9 1 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_3_a10_0_2_LC_64)
set_location uut.AR_BUF.g0_3_a10_1_1 8 9 5 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_3_a10_1_1_LC_65)
set_location uut.AR_BUF.g0_4 12 14 5 # SB_LUT4 (LogicCell: uut.mar.ff1.q_ne_LC_66)
set_location uut.mar.ff1.q_ne 12 14 5 # SB_DFFNE (LogicCell: uut.mar.ff1.q_ne_LC_66)
set_location uut.AR_BUF.g0_5 12 11 1 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_5_LC_67)
set_location uut.AR_BUF.g0_9 12 10 2 # SB_LUT4 (LogicCell: uut.AR_BUF.g0_9_LC_68)
set_location uut.AR_BUF.out_1_0_iv_2_0 7 10 1 # SB_LUT4 (LogicCell: uut.AR_BUF.out_1_0_iv_2_0_LC_69)
set_location uut.AR_BUF.out_1_0_iv_2_1 7 14 1 # SB_LUT4 (LogicCell: uut.AR_BUF.out_1_0_iv_2_1_LC_70)
set_location uut.AR_BUF.out_1_0_iv_2_1_1 7 14 7 # SB_LUT4 (LogicCell: uut.AR_BUF.out_1_0_iv_2_1_1_LC_71)
set_location uut.AR_BUF.out_1_0_ivdup 8 11 1 # SB_LUT4 (LogicCell: uut.b_reg.ff3.q_LC_72)
set_location uut.b_reg.ff3.q 8 11 1 # SB_DFFNE (LogicCell: uut.b_reg.ff3.q_LC_72)
set_location uut.AR_BUF.out_1_1_iv_0 6 10 3 # SB_LUT4 (LogicCell: uut.AR_BUF.out_1_1_iv_0_LC_73)
set_location uut.AR_BUF.out_1_1_iv_2 6 10 4 # SB_LUT4 (LogicCell: uut.AR_BUF.out_1_1_iv_2_LC_74)
set_location uut.AR_BUF.out_1_1_iv_3_1_0 6 10 2 # SB_LUT4 (LogicCell: uut.AR_BUF.out_1_1_iv_3_1_0_LC_75)
set_location uut.AR_BUF.out_1_1_ivdup 11 11 1 # SB_LUT4 (LogicCell: uut.mar.ff2.q_ne_LC_76)
set_location uut.mar.ff2.q_ne 11 11 1 # SB_DFFNE (LogicCell: uut.mar.ff2.q_ne_LC_76)
set_location uut.AR_BUF.out_1_2_iv_1 9 8 4 # SB_LUT4 (LogicCell: uut.AR_BUF.out_1_2_iv_1_LC_77)
set_location uut.AR_BUF.out_1_2_iv_2 9 9 5 # SB_LUT4 (LogicCell: uut.AR_BUF.out_1_2_iv_2_LC_78)
set_location uut.AR_BUF.out_1_2_iv_3 7 8 6 # SB_LUT4 (LogicCell: uut.AR_BUF.out_1_2_iv_3_LC_79)
set_location uut.AR_BUF.out_1_iv_0 12 13 0 # SB_LUT4 (LogicCell: uut.AR_BUF.out_1_iv_0_LC_80)
set_location uut.AR_BUF.out_1_iv_2 12 11 5 # SB_LUT4 (LogicCell: uut.AR_BUF.out_1_iv_2_LC_81)
set_location uut.AR_BUF.out_1_iv_2_1 12 13 1 # SB_LUT4 (LogicCell: uut.AR_BUF.out_1_iv_2_1_LC_82)
set_location uut.AR_BUF.out_1_iv_3 12 13 4 # SB_LUT4 (LogicCell: uut.AR_BUF.out_1_iv_3_LC_83)
set_location uut.AR_BUF.out_1_ivdup_0 12 12 3 # SB_LUT4 (LogicCell: uut.AR_BUF.out_1_ivdup_0_LC_84)
set_location uut.IR.ff1.q_ne_RNI2QSE5 7 11 3 # SB_LUT4 (LogicCell: uut.IR.ff1.q_ne_RNI2QSE5_LC_85)
set_location uut.IR.ff1.q_ne_RNIKEQ11 9 9 4 # SB_LUT4 (LogicCell: uut.IR.ff1.q_ne_RNIKEQ11_LC_86)
set_location uut.IR.ff1.q_ne_RNIMP2B1 9 10 5 # SB_LUT4 (LogicCell: uut.IR.ff1.q_ne_RNIMP2B1_LC_87)
set_location uut.IR.ff2.q_ne_RNI3V695 7 11 4 # SB_LUT4 (LogicCell: uut.IR.ff2.q_ne_RNI3V695_LC_88)
set_location uut.IR.ff3.q_RNIILCK5 7 14 0 # SB_LUT4 (LogicCell: uut.IR.ff3.q_RNIILCK5_LC_89)
set_location uut.IR.ff3.q_RNO 11 16 0 # SB_LUT4 (LogicCell: uut.IR.ff3.q_LC_90)
set_location uut.IR.ff3.q 11 16 0 # SB_DFFN (LogicCell: uut.IR.ff3.q_LC_90)
set_location uut.IR.ff4.q_ne_RNI59RD5 12 11 3 # SB_LUT4 (LogicCell: uut.IR.ff4.q_ne_RNI59RD5_LC_91)
set_location uut.IR.ff4.q_ne_RNINTO01 8 13 2 # SB_LUT4 (LogicCell: uut.IR.ff4.q_ne_RNINTO01_LC_92)
set_location uut.IR.ff5.q_0_ne_RNINJRHK 7 12 5 # SB_LUT4 (LogicCell: uut.IR.ff5.q_0_ne_RNINJRHK_LC_93)
set_location uut.IR.ff5.q_0_rep1_RNIIHI7 8 13 1 # SB_LUT4 (LogicCell: uut.IR.ff5.q_0_rep1_RNIIHI7_LC_94)
set_location uut.IR.ff6.q_0_ne_RNIV8OLK 6 12 7 # SB_LUT4 (LogicCell: uut.IR.ff6.q_0_ne_RNIV8OLK_LC_95)
set_location uut.IR.ff6.q_ret_1_RNO 8 16 6 # SB_LUT4 (LogicCell: uut.IR.ff6.q_ret_1_LC_96)
set_location uut.IR.ff6.q_ret_1 8 16 6 # SB_DFFN (LogicCell: uut.IR.ff6.q_ret_1_LC_96)
set_location uut.IR.ff6.q_ret_1_fast_RNO 8 15 4 # SB_LUT4 (LogicCell: uut.IR.ff6.q_ret_1_fast_LC_97)
set_location uut.IR.ff6.q_ret_1_fast 8 15 4 # SB_DFFN (LogicCell: uut.IR.ff6.q_ret_1_fast_LC_97)
set_location uut.IR.ff7.q_0_ne_RNI7UKPK 7 11 7 # SB_LUT4 (LogicCell: uut.IR.ff7.q_0_ne_RNI7UKPK_LC_98)
set_location uut.IR.ff7.q_ret_1_RNO 8 14 6 # SB_LUT4 (LogicCell: uut.IR.ff7.q_ret_1_LC_99)
set_location uut.IR.ff7.q_ret_1 8 14 6 # SB_DFFN (LogicCell: uut.IR.ff7.q_ret_1_LC_99)
set_location uut.IR.ff7.q_ret_1_fast_RNO 8 14 3 # SB_LUT4 (LogicCell: uut.IR.ff7.q_ret_1_fast_LC_100)
set_location uut.IR.ff7.q_ret_1_fast 8 14 3 # SB_DFFN (LogicCell: uut.IR.ff7.q_ret_1_fast_LC_100)
set_location uut.IR.ff8.q_0_ne_RNIB9TFK 6 14 4 # SB_LUT4 (LogicCell: uut.IR.ff8.q_0_ne_RNIB9TFK_LC_101)
set_location uut.acc.ff5.q_RNIDGA71 7 12 0 # SB_LUT4 (LogicCell: uut.acc.ff5.q_RNIDGA71_LC_102)
set_location uut.acc.ff6.q_RNIEIB71 6 11 2 # SB_LUT4 (LogicCell: uut.acc.ff6.q_RNIEIB71_LC_103)
set_location uut.acc.ff7.q_RNIFKC71 7 14 6 # SB_LUT4 (LogicCell: uut.acc.ff7.q_RNIFKC71_LC_104)
set_location uut.acc.ff8.q_RNIGMD71 6 14 2 # SB_LUT4 (LogicCell: uut.acc.ff8.q_RNIGMD71_LC_105)
set_location uut.buf_clk_1_inferred_clock_0_RNO 5 9 2 # SB_LUT4 (LogicCell: uut.buf_clk_1_inferred_clock_0_RNO_LC_106)
set_location uut.mar.ff1.q_sbtinv 12 13 5 # SB_LUT4 (LogicCell: uut.mar.ff1.q_sbtinv_LC_107)
set_location uut.mar.ff3.q_RNO 12 13 6 # SB_LUT4 (LogicCell: uut.mar.ff3.q_LC_108)
set_location uut.mar.ff3.q 12 13 6 # SB_DFFN (LogicCell: uut.mar.ff3.q_LC_108)
set_location uut.mem.data_1_0_iv 7 11 6 # SB_LUT4 (LogicCell: uut.mem.data_1_0_iv_LC_109)
set_location uut.mem.data_1_1_iv 6 12 6 # SB_LUT4 (LogicCell: uut.mem.data_1_1_iv_LC_110)
set_location uut.mem.data_1_2_iv_0 7 12 6 # SB_LUT4 (LogicCell: uut.mem.data_1_2_iv_0_LC_111)
set_location uut.mem.data_1_2_ivdup 7 12 4 # SB_LUT4 (LogicCell: uut.mem.data_1_2_ivdup_LC_112)
set_location uut.mem.data_1_iv 6 14 3 # SB_LUT4 (LogicCell: uut.mem.data_1_iv_LC_113)
set_location uut.mem.data_2_7_0_.N_11_i_m 11 14 7 # SB_LUT4 (LogicCell: uut.mem.data_2_7_0_.N_11_i_m_LC_114)
set_location uut.mem.data_2_7_0_.N_7_i_m 12 14 4 # SB_LUT4 (LogicCell: uut.mem.data_2_7_0_.N_7_i_m_LC_115)
set_location uut.mem.data_2_7_0_.N_7_i_m_sx 12 14 3 # SB_LUT4 (LogicCell: uut.mem.data_2_7_0_.N_7_i_m_sx_LC_116)
set_location uut.mem.data_2_7_0_.g0 11 12 4 # SB_LUT4 (LogicCell: uut.mem.data_2_7_0_.g0_LC_117)
set_location uut.mem.data_2_7_0_.g0_0 11 12 0 # SB_LUT4 (LogicCell: uut.mem.data_2_7_0_.g0_0_LC_118)
set_location uut.mem.data_2_7_0_.g1 12 13 7 # SB_LUT4 (LogicCell: uut.mem.data_2_7_0_.g1_LC_119)
set_location uut.mem.data_2_7_0_.m10 11 14 6 # SB_LUT4 (LogicCell: uut.mem.data_2_7_0_.m10_LC_120)
set_location uut.mem.data_2_7_0_.m13 11 11 0 # SB_LUT4 (LogicCell: uut.mem.data_2_7_0_.m13_LC_121)
set_location uut.mem.data_2_7_0_.m15 12 13 3 # SB_LUT4 (LogicCell: uut.mem.data_2_7_0_.m15_LC_122)
set_location uut.mem.data_2_7_0_.m18 11 11 5 # SB_LUT4 (LogicCell: uut.mem.data_2_7_0_.m18_LC_123)
set_location uut.mem.data_2_7_0_.m20 11 11 2 # SB_LUT4 (LogicCell: uut.mem.data_2_7_0_.m20_LC_124)
set_location uut.mem.data_2_7_0_.m22 11 11 3 # SB_LUT4 (LogicCell: uut.mem.data_2_7_0_.m22_LC_125)
set_location uut.mem.data_2_7_0_.m26 11 14 3 # SB_LUT4 (LogicCell: uut.mem.data_2_7_0_.m26_LC_126)
set_location uut.mem.data_2_7_0_.m6 12 14 1 # SB_LUT4 (LogicCell: uut.mem.data_2_7_0_.m6_LC_127)
set_location uut.out_reg.ff1.q_RNO 7 8 7 # SB_LUT4 (LogicCell: uut.out_reg.ff1.q_LC_128)
set_location uut.out_reg.ff1.q 7 8 7 # SB_DFFN (LogicCell: uut.out_reg.ff1.q_LC_128)
set_location uut.out_reg.ff3.q_RNO 11 14 4 # SB_LUT4 (LogicCell: uut.out_reg.ff3.q_LC_129)
set_location uut.out_reg.ff3.q 11 14 4 # SB_DFFN (LogicCell: uut.out_reg.ff3.q_LC_129)
set_location uut.out_reg.ff4.q_RNO 12 13 2 # SB_LUT4 (LogicCell: uut.out_reg.ff4.q_LC_130)
set_location uut.out_reg.ff4.q 12 13 2 # SB_DFFN (LogicCell: uut.out_reg.ff4.q_LC_130)
set_location uut.out_reg.ff5.q_RNO 6 14 7 # SB_LUT4 (LogicCell: uut.out_reg.ff5.q_LC_131)
set_location uut.out_reg.ff5.q 6 14 7 # SB_DFFN (LogicCell: uut.out_reg.ff5.q_LC_131)
set_location uut.pc.g0_2 11 10 2 # SB_LUT4 (LogicCell: uut.pc.g0_2_LC_132)
set_location uut.pc.program_counter_RNO[0] 8 10 6 # SB_LUT4 (LogicCell: uut.pc.program_counter[0]_LC_133)
set_location uut.pc.program_counter[0] 8 10 6 # SB_DFF (LogicCell: uut.pc.program_counter[0]_LC_133)
set_location uut.pc.program_counter_RNO_0[0] 8 10 5 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_0[0]_LC_134)
set_location uut.pc.program_counter_RNO_0[1] 9 11 6 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_0[1]_LC_135)
set_location uut.pc.program_counter_RNO_0[2] 11 10 7 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_0[2]_LC_136)
set_location uut.pc.program_counter_RNO_0[3] 11 12 2 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_0[3]_LC_137)
set_location uut.pc.program_counter_RNO[1] 8 10 4 # SB_LUT4 (LogicCell: uut.pc.program_counter[1]_LC_138)
set_location uut.pc.program_counter[1] 8 10 4 # SB_DFF (LogicCell: uut.pc.program_counter[1]_LC_138)
set_location uut.pc.program_counter_RNO_1[0] 9 10 4 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_1[0]_LC_139)
set_location uut.pc.program_counter_RNO_1[1] 8 10 2 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_1[1]_LC_140)
set_location uut.pc.program_counter_RNO_1[2] 11 11 7 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_1[2]_LC_141)
set_location uut.pc.program_counter_RNO_1[3] 11 10 3 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_1[3]_LC_142)
set_location uut.pc.program_counter_RNO[2] 7 10 7 # SB_LUT4 (LogicCell: uut.pc.program_counter[2]_LC_143)
set_location uut.pc.program_counter[2] 7 10 7 # SB_DFF (LogicCell: uut.pc.program_counter[2]_LC_143)
set_location uut.pc.program_counter_RNO_2[0] 8 11 5 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_2[0]_LC_144)
set_location uut.pc.program_counter_RNO_2[1] 9 11 5 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_2[1]_LC_145)
set_location uut.pc.program_counter_RNO_2[3] 12 11 4 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_2[3]_LC_146)
set_location uut.pc.program_counter_RNO[3] 11 12 3 # SB_LUT4 (LogicCell: uut.pc.program_counter[3]_LC_147)
set_location uut.pc.program_counter[3] 11 12 3 # SB_DFF (LogicCell: uut.pc.program_counter[3]_LC_147)
set_location uut.pc.program_counter_RNO_3[0] 9 10 3 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_3[0]_LC_148)
set_location uut.pc.program_counter_RNO_3[1] 8 10 1 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_3[1]_LC_149)
set_location uut.pc.program_counter_RNO_3[3] 11 10 1 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_3[3]_LC_150)
set_location uut.pc.program_counter_RNO_4[0] 9 16 6 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_4[0]_LC_151)
set_location uut.pc.program_counter_RNO_4[1] 9 11 4 # SB_LUT4 (LogicCell: uut.pc.program_counter_RNO_4[1]_LC_152)
set_location uut.pc.un1_inc 11 10 6 # SB_LUT4 (LogicCell: uut.pc.un1_inc_LC_153)
set_location uut.seq.B_LD_1_tz 11 14 1 # SB_LUT4 (LogicCell: uut.seq.B_LD_1_tz_LC_154)
set_location uut.seq.B_LD_2_tz 9 14 2 # SB_LUT4 (LogicCell: uut.seq.B_LD_2_tz_LC_155)
set_location uut.seq.counter.T_1_RNI0KMT[0] 12 12 5 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_RNI0KMT[0]_LC_156)
set_location uut.seq.counter.T_1_RNI215E1[0] 11 10 0 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_RNI215E1[0]_LC_157)
set_location uut.seq.counter.T_1_RNI2G205[0] 12 10 7 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_RNI2G205[0]_LC_158)
set_location uut.seq.counter.T_1_RNI33MC3[3] 8 12 2 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_RNI33MC3[3]_LC_159)
set_location uut.seq.counter.T_1_RNI4F1C2[3] 8 16 2 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_RNI4F1C2[3]_LC_160)
set_location uut.seq.counter.T_1_RNI5ENL7[3] 6 13 7 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_RNI5ENL7[3]_LC_161)
set_location uut.seq.counter.T_1_RNICCTC1[0] 8 10 3 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_RNICCTC1[0]_LC_162)
set_location uut.seq.counter.T_1_RNIEETC1[0] 7 10 0 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_RNIEETC1[0]_LC_163)
set_location uut.seq.counter.T_1_RNIFFTC1[0] 12 12 7 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_RNIFFTC1[0]_LC_164)
set_location uut.seq.counter.T_1_RNIFRTJ2[3] 11 14 0 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_RNIFRTJ2[3]_LC_165)
set_location uut.seq.counter.T_1_RNII3T14[3] 11 14 2 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_RNII3T14[3]_LC_166)
set_location uut.seq.counter.T_1_RNIT9ANK[1] 6 12 1 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_RNIT9ANK[1]_LC_167)
set_location uut.seq.counter.T_1_RNIU1302[3] 11 10 5 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_RNIU1302[3]_LC_168)
set_location uut.seq.counter.T_1_RNIVVKI3[3] 8 12 6 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_RNIVVKI3[3]_LC_169)
set_location uut.seq.counter.T_1_fast_RNI28LI1[0] 9 16 2 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast_RNI28LI1[0]_LC_170)
set_location uut.seq.counter.T_1_fast_RNI28LI1_0[0] 9 14 4 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast_RNI28LI1_0[0]_LC_171)
set_location uut.seq.counter.T_1_fast_RNI38VD1[1] 12 14 2 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast_RNI38VD1[1]_LC_172)
set_location uut.seq.counter.T_1_fast_RNI4JTR1[0] 8 16 1 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast_RNI4JTR1[0]_LC_173)
set_location uut.seq.counter.T_1_fast_RNI4JTR1_0[0] 9 15 2 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast_RNI4JTR1_0[0]_LC_174)
set_location uut.seq.counter.T_1_fast_RNI6J9S[3] 8 16 7 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast_RNI6J9S[3]_LC_175)
set_location uut.seq.counter.T_1_fast_RNI6RIE3[0] 9 11 7 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast_RNI6RIE3[0]_LC_176)
set_location uut.seq.counter.T_1_fast_RNI874E2[0] 8 15 3 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast_RNI874E2[0]_LC_177)
set_location uut.seq.counter.T_1_fast_RNIFJ9BG[0] 9 10 6 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast_RNIFJ9BG[0]_LC_178)
set_location uut.seq.counter.T_1_fast_RNIFJ9BG_0[0] 9 10 7 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast_RNIFJ9BG_0[0]_LC_179)
set_location uut.seq.counter.T_1_fast_RNITEB42[0] 8 14 1 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast_RNITEB42[0]_LC_180)
set_location uut.seq.counter.T_1_fast_RNIU5S31[0] 9 15 1 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast_RNIU5S31[0]_LC_181)
set_location uut.seq.counter.T_1_fast_RNIVM0N3[0] 8 11 4 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast_RNIVM0N3[0]_LC_182)
set_location uut.seq.counter.T_2_rep1_RNI48EP1 12 10 6 # SB_LUT4 (LogicCell: uut.seq.counter.T_2_rep1_RNI48EP1_LC_183)
set_location uut.seq.counter.T_2_rep1_RNI51JC1 8 12 1 # SB_LUT4 (LogicCell: uut.seq.counter.T_2_rep1_RNI51JC1_LC_184)
set_location uut.seq.counter.T_2_rep1_RNI6BLF1 8 12 5 # SB_LUT4 (LogicCell: uut.seq.counter.T_2_rep1_RNI6BLF1_LC_185)
set_location uut.seq.counter.T_2_rep1_RNI8TE81 8 12 0 # SB_LUT4 (LogicCell: uut.seq.counter.T_2_rep1_RNI8TE81_LC_186)
set_location uut.seq.counter.T_2_rep1_RNIGC8C1 8 13 5 # SB_LUT4 (LogicCell: uut.seq.counter.T_2_rep1_RNIGC8C1_LC_187)
set_location uut.seq.counter.T_2_rep1_RNIHU2O 9 14 1 # SB_LUT4 (LogicCell: uut.seq.counter.T_2_rep1_RNIHU2O_LC_188)
set_location uut.seq.counter.T_2_rep1_RNIJ9B11 9 14 5 # SB_LUT4 (LogicCell: uut.seq.counter.T_2_rep1_RNIJ9B11_LC_189)
set_location uut.seq.counter.T_2_rep1_RNIJDGJ 9 14 0 # SB_LUT4 (LogicCell: uut.seq.counter.T_2_rep1_RNIJDGJ_LC_190)
set_location uut.seq.counter.T_2_rep1_RNIV9NU 9 15 3 # SB_LUT4 (LogicCell: uut.seq.counter.T_2_rep1_RNIV9NU_LC_191)
set_location uut.seq.counter.T_RNI3K4S[2] 12 10 0 # SB_LUT4 (LogicCell: uut.seq.counter.T_RNI3K4S[2]_LC_192)
set_location uut.seq.counter.T_RNIEDK31[2] 8 12 4 # SB_LUT4 (LogicCell: uut.seq.counter.T_RNIEDK31[2]_LC_193)
set_location uut.seq.counter.T_RNIEPQK[2] 9 14 7 # SB_LUT4 (LogicCell: uut.seq.counter.T_RNIEPQK[2]_LC_194)
set_location uut.seq.counter.T_fast_RNICCPP[2] 9 16 5 # SB_LUT4 (LogicCell: uut.seq.counter.T_fast_RNICCPP[2]_LC_195)
set_location uut.seq.counter.T_fast_RNIH09P[2] 9 16 4 # SB_LUT4 (LogicCell: uut.seq.counter.T_fast_RNIH09P[2]_LC_196)
set_location uut.seq.decoder.D_0_1 8 12 3 # SB_LUT4 (LogicCell: uut.seq.decoder.D_0_1_LC_197)
set_location uut.seq.decoder.D_0_2 9 14 3 # SB_LUT4 (LogicCell: uut.seq.decoder.D_0_2_LC_198)
set_location uut.seq.decoder.D_1_0_2 9 16 0 # SB_LUT4 (LogicCell: uut.seq.decoder.D_1_0_2_LC_199)
set_location uut.seq.decoder.D_2_0 9 14 6 # SB_LUT4 (LogicCell: uut.seq.decoder.D_2_0_LC_200)
set_location uut.seq.decoder.D_2_0_x 8 15 2 # SB_LUT4 (LogicCell: uut.seq.decoder.D_2_0_x_LC_201)
set_location uut.seq.decoder.D_4_0 8 15 5 # SB_LUT4 (LogicCell: uut.seq.decoder.D_4_0_LC_202)
set_location uut.seq.decoder.D_6 8 14 2 # SB_LUT4 (LogicCell: uut.seq.decoder.D_6_LC_203)
set_location uut.seq.q_ret_1_RNO 6 12 2 # SB_LUT4 (LogicCell: uut.seq.q_ret_1_LC_204)
set_location uut.seq.q_ret_1 6 12 2 # SB_DFFN (LogicCell: uut.seq.q_ret_1_LC_204)
set_location uut.seq.q_ret_RNI52E81 8 12 7 # SB_LUT4 (LogicCell: uut.seq.q_ret_RNI52E81_LC_205)
set_location uut.seq.q_ret_RNI52E81_0 7 13 3 # SB_LUT4 (LogicCell: uut.seq.q_ret_RNI52E81_0_LC_206)
set_location uut.seq.q_ret_RNIAFH51 8 14 5 # SB_LUT4 (LogicCell: uut.seq.q_ret_RNIAFH51_LC_207)
set_location uut.seq.un10_ACC_LD_x1 9 16 1 # SB_LUT4 (LogicCell: uut.seq.un10_ACC_LD_x1_LC_208)
set_location uut.seq.un13_ACC_LD_x1 8 14 0 # SB_LUT4 (LogicCell: uut.seq.un13_ACC_LD_x1_LC_209)
set_location uut.AR_BUF.g0_1_uut.AR.ff4.q_ne_REP_LUT4_0 12 11 2 # SB_LUT4 (LogicCell: uut.AR.ff4.q_ne_LC_210)
set_location uut.AR.ff4.q_ne 12 11 2 # SB_DFFNE (LogicCell: uut.AR.ff4.q_ne_LC_210)
set_location uut.AR_BUF.g0_1_uut.IR.ff4.q_ne_REP_LUT4_0 8 13 3 # SB_LUT4 (LogicCell: uut.IR.ff4.q_ne_LC_211)
set_location uut.IR.ff4.q_ne 8 13 3 # SB_DFFNE (LogicCell: uut.IR.ff4.q_ne_LC_211)
set_location uut.AR_BUF.g0_1_uut.acc.ff4.q_REP_LUT4_0 11 13 0 # SB_LUT4 (LogicCell: uut.acc.ff4.q_LC_212)
set_location uut.acc.ff4.q 11 13 0 # SB_DFFNE (LogicCell: uut.acc.ff4.q_LC_212)
set_location uut.AR_BUF.g0_1_uut.b_reg.ff4.q_REP_LUT4_0 9 11 1 # SB_LUT4 (LogicCell: uut.b_reg.ff4.q_LC_213)
set_location uut.b_reg.ff4.q 9 11 1 # SB_DFFNE (LogicCell: uut.b_reg.ff4.q_LC_213)
set_location uut.AR_BUF.g0_4_uut.AR.ff1.q_ne_REP_LUT4_0 9 10 2 # SB_LUT4 (LogicCell: uut.AR.ff1.q_ne_LC_214)
set_location uut.AR.ff1.q_ne 9 10 2 # SB_DFFNE (LogicCell: uut.AR.ff1.q_ne_LC_214)
set_location uut.AR_BUF.g0_4_uut.IR.ff1.q_ne_REP_LUT4_0 7 15 0 # SB_LUT4 (LogicCell: uut.IR.ff1.q_ne_LC_215)
set_location uut.IR.ff1.q_ne 7 15 0 # SB_DFFNE (LogicCell: uut.IR.ff1.q_ne_LC_215)
set_location uut.AR_BUF.g0_4_uut.acc.ff1.q_REP_LUT4_0 9 8 2 # SB_LUT4 (LogicCell: uut.acc.ff1.q_LC_216)
set_location uut.acc.ff1.q 9 8 2 # SB_DFFNE (LogicCell: uut.acc.ff1.q_LC_216)
set_location uut.AR_BUF.g0_4_uut.b_reg.ff1.q_REP_LUT4_0 11 15 0 # SB_LUT4 (LogicCell: uut.b_reg.ff1.q_LC_217)
set_location uut.b_reg.ff1.q 11 15 0 # SB_DFFNE (LogicCell: uut.b_reg.ff1.q_LC_217)
set_location uut.AR_BUF.out_1_0_ivdup_uut.acc.ff3.q_REP_LUT4_0 7 9 1 # SB_LUT4 (LogicCell: uut.acc.ff3.q_LC_218)
set_location uut.acc.ff3.q 7 9 1 # SB_DFFNE (LogicCell: uut.acc.ff3.q_LC_218)
set_location uut.AR_BUF.out_1_1_ivdup_uut.IR.ff2.q_ne_REP_LUT4_0 7 15 4 # SB_LUT4 (LogicCell: uut.IR.ff2.q_ne_LC_219)
set_location uut.IR.ff2.q_ne 7 15 4 # SB_DFFNE (LogicCell: uut.IR.ff2.q_ne_LC_219)
set_location uut.AR_BUF.out_1_1_ivdup_uut.acc.ff2.q_REP_LUT4_0 6 9 0 # SB_LUT4 (LogicCell: uut.acc.ff2.q_LC_220)
set_location uut.acc.ff2.q 6 9 0 # SB_DFFNE (LogicCell: uut.acc.ff2.q_LC_220)
set_location uut.AR_BUF.out_1_1_ivdup_uut.b_reg.ff2.q_REP_LUT4_0 11 15 1 # SB_LUT4 (LogicCell: uut.b_reg.ff2.q_LC_221)
set_location uut.b_reg.ff2.q 11 15 1 # SB_DFFNE (LogicCell: uut.b_reg.ff2.q_LC_221)
set_location uut.IR.ff5.q_0_ne_RNINJRHK_uut.IR.ff5.q_0_fast_REP_LUT4_0 8 15 6 # SB_LUT4 (LogicCell: uut.IR.ff5.q_0_fast_LC_222)
set_location uut.IR.ff5.q_0_fast 8 15 6 # SB_DFFN (LogicCell: uut.IR.ff5.q_0_fast_LC_222)
set_location uut.IR.ff5.q_0_ne_RNINJRHK_uut.IR.ff5.q_0_rep1_REP_LUT4_0 8 15 0 # SB_LUT4 (LogicCell: uut.IR.ff5.q_0_rep1_LC_223)
set_location uut.IR.ff5.q_0_rep1 8 15 0 # SB_DFFN (LogicCell: uut.IR.ff5.q_0_rep1_LC_223)
set_location uut.IR.ff6.q_0_ne_RNIV8OLK_uut.IR.ff6.q_0_fast_REP_LUT4_0 9 15 4 # SB_LUT4 (LogicCell: uut.IR.ff6.q_0_fast_LC_224)
set_location uut.IR.ff6.q_0_fast 9 15 4 # SB_DFFN (LogicCell: uut.IR.ff6.q_0_fast_LC_224)
set_location uut.IR.ff7.q_0_ne_RNI7UKPK_uut.IR.ff7.q_0_fast_REP_LUT4_0 8 14 7 # SB_LUT4 (LogicCell: uut.IR.ff7.q_0_fast_LC_225)
set_location uut.IR.ff7.q_0_fast 8 14 7 # SB_DFFN (LogicCell: uut.IR.ff7.q_0_fast_LC_225)
set_location uut.IR.ff8.q_0_ne_RNIB9TFK_uut.IR.ff8.q_0_fast_REP_LUT4_0 8 15 1 # SB_LUT4 (LogicCell: uut.IR.ff8.q_0_fast_LC_226)
set_location uut.IR.ff8.q_0_fast 8 15 1 # SB_DFFN (LogicCell: uut.IR.ff8.q_0_fast_LC_226)
set_location uut.mem.data_1_0_iv_uut.IR.ff7.q_0_ne_REP_LUT4_0 7 13 4 # SB_LUT4 (LogicCell: uut.IR.ff7.q_0_ne_LC_227)
set_location uut.IR.ff7.q_0_ne 7 13 4 # SB_DFFNE (LogicCell: uut.IR.ff7.q_0_ne_LC_227)
set_location uut.mem.data_1_0_iv_uut.acc.ff7.q_REP_LUT4_0 11 13 1 # SB_LUT4 (LogicCell: uut.acc.ff7.q_LC_228)
set_location uut.acc.ff7.q 11 13 1 # SB_DFFNE (LogicCell: uut.acc.ff7.q_LC_228)
set_location uut.mem.data_1_0_iv_uut.b_reg.ff7.q_REP_LUT4_0 5 13 1 # SB_LUT4 (LogicCell: uut.b_reg.ff7.q_LC_229)
set_location uut.b_reg.ff7.q 5 13 1 # SB_DFFNE (LogicCell: uut.b_reg.ff7.q_LC_229)
set_location uut.mem.data_1_1_iv_uut.IR.ff6.q_0_ne_REP_LUT4_0 8 13 4 # SB_LUT4 (LogicCell: uut.IR.ff6.q_0_ne_LC_230)
set_location uut.IR.ff6.q_0_ne 8 13 4 # SB_DFFNE (LogicCell: uut.IR.ff6.q_0_ne_LC_230)
set_location uut.mem.data_1_1_iv_uut.acc.ff6.q_REP_LUT4_0 11 13 3 # SB_LUT4 (LogicCell: uut.acc.ff6.q_LC_231)
set_location uut.acc.ff6.q 11 13 3 # SB_DFFNE (LogicCell: uut.acc.ff6.q_LC_231)
set_location uut.mem.data_1_1_iv_uut.b_reg.ff6.q_REP_LUT4_0 5 12 1 # SB_LUT4 (LogicCell: uut.b_reg.ff6.q_LC_232)
set_location uut.b_reg.ff6.q 5 12 1 # SB_DFFNE (LogicCell: uut.b_reg.ff6.q_LC_232)
set_location uut.mem.data_1_2_ivdup_uut.IR.ff5.q_0_ne_REP_LUT4_0 7 13 2 # SB_LUT4 (LogicCell: uut.IR.ff5.q_0_ne_LC_233)
set_location uut.IR.ff5.q_0_ne 7 13 2 # SB_DFFNE (LogicCell: uut.IR.ff5.q_0_ne_LC_233)
set_location uut.mem.data_1_2_ivdup_uut.acc.ff5.q_REP_LUT4_0 11 13 4 # SB_LUT4 (LogicCell: uut.acc.ff5.q_LC_234)
set_location uut.acc.ff5.q 11 13 4 # SB_DFFNE (LogicCell: uut.acc.ff5.q_LC_234)
set_location uut.mem.data_1_2_ivdup_uut.b_reg.ff5.q_REP_LUT4_0 7 12 1 # SB_LUT4 (LogicCell: uut.b_reg.ff5.q_LC_235)
set_location uut.b_reg.ff5.q 7 12 1 # SB_DFFNE (LogicCell: uut.b_reg.ff5.q_LC_235)
set_location uut.mem.data_1_iv_uut.IR.ff8.q_0_ne_REP_LUT4_0 7 13 5 # SB_LUT4 (LogicCell: uut.IR.ff8.q_0_ne_LC_236)
set_location uut.IR.ff8.q_0_ne 7 13 5 # SB_DFFNE (LogicCell: uut.IR.ff8.q_0_ne_LC_236)
set_location uut.mem.data_1_iv_uut.acc.ff8.q_REP_LUT4_0 11 13 2 # SB_LUT4 (LogicCell: uut.acc.ff8.q_LC_237)
set_location uut.acc.ff8.q 11 13 2 # SB_DFFNE (LogicCell: uut.acc.ff8.q_LC_237)
set_location uut.mem.data_1_iv_uut.b_reg.ff8.q_REP_LUT4_0 6 13 1 # SB_LUT4 (LogicCell: uut.b_reg.ff8.q_LC_238)
set_location uut.b_reg.ff8.q 6 13 1 # SB_DFFNE (LogicCell: uut.b_reg.ff8.q_LC_238)
set_location uut.seq.counter.T_1_0_THRU_LUT4_0 12 12 2 # SB_LUT4 (LogicCell: uut.seq.counter.T_1[0]_LC_239)
set_location uut.seq.counter.T_1[0] 12 12 2 # SB_DFFN (LogicCell: uut.seq.counter.T_1[0]_LC_239)
set_location uut.seq.counter.T_1_1_THRU_LUT4_0 11 10 4 # SB_LUT4 (LogicCell: uut.seq.counter.T_1[1]_LC_240)
set_location uut.seq.counter.T_1[1] 11 10 4 # SB_DFFN (LogicCell: uut.seq.counter.T_1[1]_LC_240)
set_location uut.seq.counter.T_1_3_THRU_LUT4_0 11 14 5 # SB_LUT4 (LogicCell: uut.seq.counter.T_1[3]_LC_241)
set_location uut.seq.counter.T_1[3] 11 14 5 # SB_DFFN (LogicCell: uut.seq.counter.T_1[3]_LC_241)
set_location uut.seq.counter.T_1_4_THRU_LUT4_0 11 9 6 # SB_LUT4 (LogicCell: uut.seq.counter.T_1[4]_LC_242)
set_location uut.seq.counter.T_1[4] 11 9 6 # SB_DFFN (LogicCell: uut.seq.counter.T_1[4]_LC_242)
set_location uut.seq.counter.T_1_RNIT9ANK_1_uut.seq.q_ret_REP_LUT4_0 7 14 2 # SB_LUT4 (LogicCell: uut.seq.q_ret_LC_243)
set_location uut.seq.q_ret 7 14 2 # SB_DFFN (LogicCell: uut.seq.q_ret_LC_243)
set_location uut.seq.counter.T_1_fast_0_THRU_LUT4_0 9 15 7 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast[0]_LC_244)
set_location uut.seq.counter.T_1_fast[0] 9 15 7 # SB_DFFN (LogicCell: uut.seq.counter.T_1_fast[0]_LC_244)
set_location uut.seq.counter.T_1_fast_1_THRU_LUT4_0 9 15 6 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast[1]_LC_245)
set_location uut.seq.counter.T_1_fast[1] 9 15 6 # SB_DFFN (LogicCell: uut.seq.counter.T_1_fast[1]_LC_245)
set_location uut.seq.counter.T_1_fast_3_THRU_LUT4_0 8 16 0 # SB_LUT4 (LogicCell: uut.seq.counter.T_1_fast[3]_LC_246)
set_location uut.seq.counter.T_1_fast[3] 8 16 0 # SB_DFFN (LogicCell: uut.seq.counter.T_1_fast[3]_LC_246)
set_location uut.seq.counter.T_2_THRU_LUT4_0 8 15 7 # SB_LUT4 (LogicCell: uut.seq.counter.T[2]_LC_247)
set_location uut.seq.counter.T[2] 8 15 7 # SB_DFFN (LogicCell: uut.seq.counter.T[2]_LC_247)
set_location uut.seq.counter.T_2_rep1_THRU_LUT4_0 8 14 4 # SB_LUT4 (LogicCell: uut.seq.counter.T_2_rep1_LC_248)
set_location uut.seq.counter.T_2_rep1 8 14 4 # SB_DFFN (LogicCell: uut.seq.counter.T_2_rep1_LC_248)
set_location uut.seq.counter.T_fast_2_THRU_LUT4_0 9 15 5 # SB_LUT4 (LogicCell: uut.seq.counter.T_fast[2]_LC_249)
set_location uut.seq.counter.T_fast[2] 9 15 5 # SB_DFFN (LogicCell: uut.seq.counter.T_fast[2]_LC_249)
set_location uut.ALU_main.un1_A_cry_0_c_THRU_CRY_0 9 12 0 # SB_CARRY (LogicCell: uut.ALU_main.un1_A_cry_0_c_THRU_CRY_0_LC_250)
set_location GND -1 -1 -1 # GND
set_io LED1_obuf 13 12 1 # ICE_IO
set_io LED2_obuf 13 12 0 # ICE_IO
set_io LED3_obuf 13 11 1 # ICE_IO
set_io LED4_obuf 13 11 0 # ICE_IO
set_io LED5_obuf 13 9 1 # ICE_IO
set_io uut.buf_clk_1_inferred_clock_0_RNIQBSF 0 9 0 # ICE_GB
set_location INV_uut.buf_clk_1_g -1 -1 -1 # INV
