{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639576417540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 15 13:53:37 2021 " "Processing started: Wed Dec 15 13:53:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639576417555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1639576417555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off MuxDemo -c MuxDemo --vector_source=C:/Users/tiago/DiscoD/UA/ISD/PL/Guiao7/Mux2_1_Treino/Mux8_1_Test.vwf --testbench_file=C:/Users/tiago/DiscoD/UA/ISD/PL/Guiao7/Mux2_1_Treino/simulation/qsim/Mux8_1_Test.vwf.vt " "Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off MuxDemo -c MuxDemo --vector_source=C:/Users/tiago/DiscoD/UA/ISD/PL/Guiao7/Mux2_1_Treino/Mux8_1_Test.vwf --testbench_file=C:/Users/tiago/DiscoD/UA/ISD/PL/Guiao7/Mux2_1_Treino/simulation/qsim/Mux8_1_Test.vwf.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1639576417556 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MuxDemo EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design MuxDemo" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1639576417912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1639576417993 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "s 2 3 " "Bus port \"s\" specified in vector source file has width of 2, which does not match width 3 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1639576417997 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "x 4 8 " "Bus port \"x\" specified in vector source file has width of 4, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1639576417997 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "s 2 3 " "Bus port \"s\" specified in vector source file has width of 2, which does not match width 3 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1639576417997 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "x 4 8 " "Bus port \"x\" specified in vector source file has width of 4, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1639576417997 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "s 2 3 " "Bus port \"s\" specified in vector source file has width of 2, which does not match width 3 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1639576417997 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "x 4 8 " "Bus port \"x\" specified in vector source file has width of 4, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1639576417997 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "y " "Ignoring output pin \"y\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1639576417997 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "C:/Users/tiago/DiscoD/UA/ISD/PL/Guiao7/Mux2_1_Treino/simulation/qsim/Mux8_1_Test.vwf.vt " "Generated Verilog Test Bench File C:/Users/tiago/DiscoD/UA/ISD/PL/Guiao7/Mux2_1_Treino/simulation/qsim/Mux8_1_Test.vwf.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "EDA Netlist Writer" 0 -1 1639576417998 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 6 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639576418047 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 15 13:53:38 2021 " "Processing ended: Wed Dec 15 13:53:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639576418047 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639576418047 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639576418047 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1639576418047 ""}
