# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 449 \
    name connectivity_mask_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_0 \
    op interface \
    ports { connectivity_mask_0_address1 { O 7 vector } connectivity_mask_0_ce1 { O 1 bit } connectivity_mask_0_we1 { O 1 bit } connectivity_mask_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 450 \
    name connectivity_mask_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_1 \
    op interface \
    ports { connectivity_mask_1_address1 { O 7 vector } connectivity_mask_1_ce1 { O 1 bit } connectivity_mask_1_we1 { O 1 bit } connectivity_mask_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 451 \
    name connectivity_mask_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_2 \
    op interface \
    ports { connectivity_mask_2_address1 { O 7 vector } connectivity_mask_2_ce1 { O 1 bit } connectivity_mask_2_we1 { O 1 bit } connectivity_mask_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 452 \
    name connectivity_mask_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_3 \
    op interface \
    ports { connectivity_mask_3_address1 { O 7 vector } connectivity_mask_3_ce1 { O 1 bit } connectivity_mask_3_we1 { O 1 bit } connectivity_mask_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 453 \
    name connectivity_mask_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_4 \
    op interface \
    ports { connectivity_mask_4_address1 { O 7 vector } connectivity_mask_4_ce1 { O 1 bit } connectivity_mask_4_we1 { O 1 bit } connectivity_mask_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 454 \
    name connectivity_mask_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_5 \
    op interface \
    ports { connectivity_mask_5_address1 { O 7 vector } connectivity_mask_5_ce1 { O 1 bit } connectivity_mask_5_we1 { O 1 bit } connectivity_mask_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 455 \
    name connectivity_mask_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_6 \
    op interface \
    ports { connectivity_mask_6_address1 { O 7 vector } connectivity_mask_6_ce1 { O 1 bit } connectivity_mask_6_we1 { O 1 bit } connectivity_mask_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 456 \
    name connectivity_mask_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_7 \
    op interface \
    ports { connectivity_mask_7_address1 { O 7 vector } connectivity_mask_7_ce1 { O 1 bit } connectivity_mask_7_we1 { O 1 bit } connectivity_mask_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 457 \
    name connectivity_mask_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_8 \
    op interface \
    ports { connectivity_mask_8_address1 { O 7 vector } connectivity_mask_8_ce1 { O 1 bit } connectivity_mask_8_we1 { O 1 bit } connectivity_mask_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 458 \
    name connectivity_mask_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_9 \
    op interface \
    ports { connectivity_mask_9_address1 { O 7 vector } connectivity_mask_9_ce1 { O 1 bit } connectivity_mask_9_we1 { O 1 bit } connectivity_mask_9_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 459 \
    name connectivity_mask_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_10 \
    op interface \
    ports { connectivity_mask_10_address1 { O 7 vector } connectivity_mask_10_ce1 { O 1 bit } connectivity_mask_10_we1 { O 1 bit } connectivity_mask_10_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 460 \
    name connectivity_mask_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_11 \
    op interface \
    ports { connectivity_mask_11_address1 { O 7 vector } connectivity_mask_11_ce1 { O 1 bit } connectivity_mask_11_we1 { O 1 bit } connectivity_mask_11_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 461 \
    name connectivity_mask_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_12 \
    op interface \
    ports { connectivity_mask_12_address1 { O 7 vector } connectivity_mask_12_ce1 { O 1 bit } connectivity_mask_12_we1 { O 1 bit } connectivity_mask_12_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 462 \
    name connectivity_mask_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_13 \
    op interface \
    ports { connectivity_mask_13_address1 { O 7 vector } connectivity_mask_13_ce1 { O 1 bit } connectivity_mask_13_we1 { O 1 bit } connectivity_mask_13_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 463 \
    name connectivity_mask_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_14 \
    op interface \
    ports { connectivity_mask_14_address1 { O 7 vector } connectivity_mask_14_ce1 { O 1 bit } connectivity_mask_14_we1 { O 1 bit } connectivity_mask_14_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 464 \
    name connectivity_mask_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_15 \
    op interface \
    ports { connectivity_mask_15_address1 { O 7 vector } connectivity_mask_15_ce1 { O 1 bit } connectivity_mask_15_we1 { O 1 bit } connectivity_mask_15_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 465 \
    name connectivity_mask_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_16 \
    op interface \
    ports { connectivity_mask_16_address1 { O 7 vector } connectivity_mask_16_ce1 { O 1 bit } connectivity_mask_16_we1 { O 1 bit } connectivity_mask_16_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 466 \
    name connectivity_mask_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_17 \
    op interface \
    ports { connectivity_mask_17_address1 { O 7 vector } connectivity_mask_17_ce1 { O 1 bit } connectivity_mask_17_we1 { O 1 bit } connectivity_mask_17_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 467 \
    name connectivity_mask_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_18 \
    op interface \
    ports { connectivity_mask_18_address1 { O 7 vector } connectivity_mask_18_ce1 { O 1 bit } connectivity_mask_18_we1 { O 1 bit } connectivity_mask_18_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 468 \
    name connectivity_mask_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_19 \
    op interface \
    ports { connectivity_mask_19_address1 { O 7 vector } connectivity_mask_19_ce1 { O 1 bit } connectivity_mask_19_we1 { O 1 bit } connectivity_mask_19_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 469 \
    name connectivity_mask_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_20 \
    op interface \
    ports { connectivity_mask_20_address1 { O 7 vector } connectivity_mask_20_ce1 { O 1 bit } connectivity_mask_20_we1 { O 1 bit } connectivity_mask_20_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 470 \
    name connectivity_mask_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_21 \
    op interface \
    ports { connectivity_mask_21_address1 { O 7 vector } connectivity_mask_21_ce1 { O 1 bit } connectivity_mask_21_we1 { O 1 bit } connectivity_mask_21_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 471 \
    name connectivity_mask_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_22 \
    op interface \
    ports { connectivity_mask_22_address1 { O 7 vector } connectivity_mask_22_ce1 { O 1 bit } connectivity_mask_22_we1 { O 1 bit } connectivity_mask_22_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 472 \
    name connectivity_mask_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_23 \
    op interface \
    ports { connectivity_mask_23_address1 { O 7 vector } connectivity_mask_23_ce1 { O 1 bit } connectivity_mask_23_we1 { O 1 bit } connectivity_mask_23_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 473 \
    name connectivity_mask_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_24 \
    op interface \
    ports { connectivity_mask_24_address1 { O 7 vector } connectivity_mask_24_ce1 { O 1 bit } connectivity_mask_24_we1 { O 1 bit } connectivity_mask_24_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 474 \
    name connectivity_mask_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_25 \
    op interface \
    ports { connectivity_mask_25_address1 { O 7 vector } connectivity_mask_25_ce1 { O 1 bit } connectivity_mask_25_we1 { O 1 bit } connectivity_mask_25_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 475 \
    name connectivity_mask_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_26 \
    op interface \
    ports { connectivity_mask_26_address1 { O 7 vector } connectivity_mask_26_ce1 { O 1 bit } connectivity_mask_26_we1 { O 1 bit } connectivity_mask_26_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 476 \
    name connectivity_mask_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_27 \
    op interface \
    ports { connectivity_mask_27_address1 { O 7 vector } connectivity_mask_27_ce1 { O 1 bit } connectivity_mask_27_we1 { O 1 bit } connectivity_mask_27_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 477 \
    name connectivity_mask_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_28 \
    op interface \
    ports { connectivity_mask_28_address1 { O 7 vector } connectivity_mask_28_ce1 { O 1 bit } connectivity_mask_28_we1 { O 1 bit } connectivity_mask_28_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 478 \
    name connectivity_mask_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_29 \
    op interface \
    ports { connectivity_mask_29_address1 { O 7 vector } connectivity_mask_29_ce1 { O 1 bit } connectivity_mask_29_we1 { O 1 bit } connectivity_mask_29_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 479 \
    name connectivity_mask_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_30 \
    op interface \
    ports { connectivity_mask_30_address1 { O 7 vector } connectivity_mask_30_ce1 { O 1 bit } connectivity_mask_30_we1 { O 1 bit } connectivity_mask_30_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 480 \
    name connectivity_mask_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_31 \
    op interface \
    ports { connectivity_mask_31_address1 { O 7 vector } connectivity_mask_31_ce1 { O 1 bit } connectivity_mask_31_we1 { O 1 bit } connectivity_mask_31_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 481 \
    name connectivity_mask_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_32 \
    op interface \
    ports { connectivity_mask_32_address1 { O 7 vector } connectivity_mask_32_ce1 { O 1 bit } connectivity_mask_32_we1 { O 1 bit } connectivity_mask_32_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 482 \
    name connectivity_mask_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_33 \
    op interface \
    ports { connectivity_mask_33_address1 { O 7 vector } connectivity_mask_33_ce1 { O 1 bit } connectivity_mask_33_we1 { O 1 bit } connectivity_mask_33_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 483 \
    name connectivity_mask_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_34 \
    op interface \
    ports { connectivity_mask_34_address1 { O 7 vector } connectivity_mask_34_ce1 { O 1 bit } connectivity_mask_34_we1 { O 1 bit } connectivity_mask_34_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 484 \
    name connectivity_mask_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_35 \
    op interface \
    ports { connectivity_mask_35_address1 { O 7 vector } connectivity_mask_35_ce1 { O 1 bit } connectivity_mask_35_we1 { O 1 bit } connectivity_mask_35_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 485 \
    name connectivity_mask_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_36 \
    op interface \
    ports { connectivity_mask_36_address1 { O 7 vector } connectivity_mask_36_ce1 { O 1 bit } connectivity_mask_36_we1 { O 1 bit } connectivity_mask_36_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 486 \
    name connectivity_mask_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_37 \
    op interface \
    ports { connectivity_mask_37_address1 { O 7 vector } connectivity_mask_37_ce1 { O 1 bit } connectivity_mask_37_we1 { O 1 bit } connectivity_mask_37_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 487 \
    name connectivity_mask_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_38 \
    op interface \
    ports { connectivity_mask_38_address1 { O 7 vector } connectivity_mask_38_ce1 { O 1 bit } connectivity_mask_38_we1 { O 1 bit } connectivity_mask_38_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 488 \
    name connectivity_mask_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_39 \
    op interface \
    ports { connectivity_mask_39_address1 { O 7 vector } connectivity_mask_39_ce1 { O 1 bit } connectivity_mask_39_we1 { O 1 bit } connectivity_mask_39_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 489 \
    name connectivity_mask_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_40 \
    op interface \
    ports { connectivity_mask_40_address1 { O 7 vector } connectivity_mask_40_ce1 { O 1 bit } connectivity_mask_40_we1 { O 1 bit } connectivity_mask_40_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 490 \
    name connectivity_mask_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_41 \
    op interface \
    ports { connectivity_mask_41_address1 { O 7 vector } connectivity_mask_41_ce1 { O 1 bit } connectivity_mask_41_we1 { O 1 bit } connectivity_mask_41_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 491 \
    name connectivity_mask_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_42 \
    op interface \
    ports { connectivity_mask_42_address1 { O 7 vector } connectivity_mask_42_ce1 { O 1 bit } connectivity_mask_42_we1 { O 1 bit } connectivity_mask_42_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 492 \
    name connectivity_mask_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_43 \
    op interface \
    ports { connectivity_mask_43_address1 { O 7 vector } connectivity_mask_43_ce1 { O 1 bit } connectivity_mask_43_we1 { O 1 bit } connectivity_mask_43_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 493 \
    name connectivity_mask_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_44 \
    op interface \
    ports { connectivity_mask_44_address1 { O 7 vector } connectivity_mask_44_ce1 { O 1 bit } connectivity_mask_44_we1 { O 1 bit } connectivity_mask_44_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 494 \
    name connectivity_mask_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_45 \
    op interface \
    ports { connectivity_mask_45_address1 { O 7 vector } connectivity_mask_45_ce1 { O 1 bit } connectivity_mask_45_we1 { O 1 bit } connectivity_mask_45_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 495 \
    name connectivity_mask_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_46 \
    op interface \
    ports { connectivity_mask_46_address1 { O 7 vector } connectivity_mask_46_ce1 { O 1 bit } connectivity_mask_46_we1 { O 1 bit } connectivity_mask_46_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 496 \
    name connectivity_mask_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_47 \
    op interface \
    ports { connectivity_mask_47_address1 { O 7 vector } connectivity_mask_47_ce1 { O 1 bit } connectivity_mask_47_we1 { O 1 bit } connectivity_mask_47_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 497 \
    name connectivity_mask_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_48 \
    op interface \
    ports { connectivity_mask_48_address1 { O 7 vector } connectivity_mask_48_ce1 { O 1 bit } connectivity_mask_48_we1 { O 1 bit } connectivity_mask_48_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 498 \
    name connectivity_mask_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_49 \
    op interface \
    ports { connectivity_mask_49_address1 { O 7 vector } connectivity_mask_49_ce1 { O 1 bit } connectivity_mask_49_we1 { O 1 bit } connectivity_mask_49_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 499 \
    name connectivity_mask_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_50 \
    op interface \
    ports { connectivity_mask_50_address1 { O 7 vector } connectivity_mask_50_ce1 { O 1 bit } connectivity_mask_50_we1 { O 1 bit } connectivity_mask_50_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 500 \
    name connectivity_mask_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_51 \
    op interface \
    ports { connectivity_mask_51_address1 { O 7 vector } connectivity_mask_51_ce1 { O 1 bit } connectivity_mask_51_we1 { O 1 bit } connectivity_mask_51_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 501 \
    name connectivity_mask_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_52 \
    op interface \
    ports { connectivity_mask_52_address1 { O 7 vector } connectivity_mask_52_ce1 { O 1 bit } connectivity_mask_52_we1 { O 1 bit } connectivity_mask_52_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 502 \
    name connectivity_mask_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_53 \
    op interface \
    ports { connectivity_mask_53_address1 { O 7 vector } connectivity_mask_53_ce1 { O 1 bit } connectivity_mask_53_we1 { O 1 bit } connectivity_mask_53_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 503 \
    name connectivity_mask_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_54 \
    op interface \
    ports { connectivity_mask_54_address1 { O 7 vector } connectivity_mask_54_ce1 { O 1 bit } connectivity_mask_54_we1 { O 1 bit } connectivity_mask_54_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 504 \
    name connectivity_mask_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_55 \
    op interface \
    ports { connectivity_mask_55_address1 { O 7 vector } connectivity_mask_55_ce1 { O 1 bit } connectivity_mask_55_we1 { O 1 bit } connectivity_mask_55_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 505 \
    name connectivity_mask_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_56 \
    op interface \
    ports { connectivity_mask_56_address1 { O 7 vector } connectivity_mask_56_ce1 { O 1 bit } connectivity_mask_56_we1 { O 1 bit } connectivity_mask_56_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 506 \
    name connectivity_mask_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_57 \
    op interface \
    ports { connectivity_mask_57_address1 { O 7 vector } connectivity_mask_57_ce1 { O 1 bit } connectivity_mask_57_we1 { O 1 bit } connectivity_mask_57_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 507 \
    name connectivity_mask_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_58 \
    op interface \
    ports { connectivity_mask_58_address1 { O 7 vector } connectivity_mask_58_ce1 { O 1 bit } connectivity_mask_58_we1 { O 1 bit } connectivity_mask_58_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 508 \
    name connectivity_mask_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_59 \
    op interface \
    ports { connectivity_mask_59_address1 { O 7 vector } connectivity_mask_59_ce1 { O 1 bit } connectivity_mask_59_we1 { O 1 bit } connectivity_mask_59_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 509 \
    name connectivity_mask_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_60 \
    op interface \
    ports { connectivity_mask_60_address1 { O 7 vector } connectivity_mask_60_ce1 { O 1 bit } connectivity_mask_60_we1 { O 1 bit } connectivity_mask_60_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 510 \
    name connectivity_mask_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_61 \
    op interface \
    ports { connectivity_mask_61_address1 { O 7 vector } connectivity_mask_61_ce1 { O 1 bit } connectivity_mask_61_we1 { O 1 bit } connectivity_mask_61_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 511 \
    name connectivity_mask_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_62 \
    op interface \
    ports { connectivity_mask_62_address1 { O 7 vector } connectivity_mask_62_ce1 { O 1 bit } connectivity_mask_62_we1 { O 1 bit } connectivity_mask_62_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 512 \
    name connectivity_mask_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_63 \
    op interface \
    ports { connectivity_mask_63_address1 { O 7 vector } connectivity_mask_63_ce1 { O 1 bit } connectivity_mask_63_we1 { O 1 bit } connectivity_mask_63_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 513 \
    name connectivity_mask_64 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_64 \
    op interface \
    ports { connectivity_mask_64_address1 { O 7 vector } connectivity_mask_64_ce1 { O 1 bit } connectivity_mask_64_we1 { O 1 bit } connectivity_mask_64_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_64'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 514 \
    name connectivity_mask_65 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_65 \
    op interface \
    ports { connectivity_mask_65_address1 { O 7 vector } connectivity_mask_65_ce1 { O 1 bit } connectivity_mask_65_we1 { O 1 bit } connectivity_mask_65_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_65'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 515 \
    name connectivity_mask_66 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_66 \
    op interface \
    ports { connectivity_mask_66_address1 { O 7 vector } connectivity_mask_66_ce1 { O 1 bit } connectivity_mask_66_we1 { O 1 bit } connectivity_mask_66_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_66'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 516 \
    name connectivity_mask_67 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_67 \
    op interface \
    ports { connectivity_mask_67_address1 { O 7 vector } connectivity_mask_67_ce1 { O 1 bit } connectivity_mask_67_we1 { O 1 bit } connectivity_mask_67_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_67'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 517 \
    name connectivity_mask_68 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_68 \
    op interface \
    ports { connectivity_mask_68_address1 { O 7 vector } connectivity_mask_68_ce1 { O 1 bit } connectivity_mask_68_we1 { O 1 bit } connectivity_mask_68_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_68'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 518 \
    name connectivity_mask_69 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_69 \
    op interface \
    ports { connectivity_mask_69_address1 { O 7 vector } connectivity_mask_69_ce1 { O 1 bit } connectivity_mask_69_we1 { O 1 bit } connectivity_mask_69_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_69'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 519 \
    name connectivity_mask_70 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_70 \
    op interface \
    ports { connectivity_mask_70_address1 { O 7 vector } connectivity_mask_70_ce1 { O 1 bit } connectivity_mask_70_we1 { O 1 bit } connectivity_mask_70_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_70'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 520 \
    name connectivity_mask_71 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_71 \
    op interface \
    ports { connectivity_mask_71_address1 { O 7 vector } connectivity_mask_71_ce1 { O 1 bit } connectivity_mask_71_we1 { O 1 bit } connectivity_mask_71_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_71'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 521 \
    name connectivity_mask_72 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_72 \
    op interface \
    ports { connectivity_mask_72_address1 { O 7 vector } connectivity_mask_72_ce1 { O 1 bit } connectivity_mask_72_we1 { O 1 bit } connectivity_mask_72_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_72'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 522 \
    name connectivity_mask_73 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_73 \
    op interface \
    ports { connectivity_mask_73_address1 { O 7 vector } connectivity_mask_73_ce1 { O 1 bit } connectivity_mask_73_we1 { O 1 bit } connectivity_mask_73_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_73'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 523 \
    name connectivity_mask_74 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_74 \
    op interface \
    ports { connectivity_mask_74_address1 { O 7 vector } connectivity_mask_74_ce1 { O 1 bit } connectivity_mask_74_we1 { O 1 bit } connectivity_mask_74_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_74'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 524 \
    name connectivity_mask_75 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_75 \
    op interface \
    ports { connectivity_mask_75_address1 { O 7 vector } connectivity_mask_75_ce1 { O 1 bit } connectivity_mask_75_we1 { O 1 bit } connectivity_mask_75_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_75'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 525 \
    name connectivity_mask_76 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_76 \
    op interface \
    ports { connectivity_mask_76_address1 { O 7 vector } connectivity_mask_76_ce1 { O 1 bit } connectivity_mask_76_we1 { O 1 bit } connectivity_mask_76_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_76'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 526 \
    name connectivity_mask_77 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_77 \
    op interface \
    ports { connectivity_mask_77_address1 { O 7 vector } connectivity_mask_77_ce1 { O 1 bit } connectivity_mask_77_we1 { O 1 bit } connectivity_mask_77_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_77'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 527 \
    name connectivity_mask_78 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_78 \
    op interface \
    ports { connectivity_mask_78_address1 { O 7 vector } connectivity_mask_78_ce1 { O 1 bit } connectivity_mask_78_we1 { O 1 bit } connectivity_mask_78_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_78'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 528 \
    name connectivity_mask_79 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_79 \
    op interface \
    ports { connectivity_mask_79_address1 { O 7 vector } connectivity_mask_79_ce1 { O 1 bit } connectivity_mask_79_we1 { O 1 bit } connectivity_mask_79_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_79'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 529 \
    name connectivity_mask_80 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_80 \
    op interface \
    ports { connectivity_mask_80_address1 { O 7 vector } connectivity_mask_80_ce1 { O 1 bit } connectivity_mask_80_we1 { O 1 bit } connectivity_mask_80_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_80'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 530 \
    name connectivity_mask_81 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_81 \
    op interface \
    ports { connectivity_mask_81_address1 { O 7 vector } connectivity_mask_81_ce1 { O 1 bit } connectivity_mask_81_we1 { O 1 bit } connectivity_mask_81_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_81'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 531 \
    name connectivity_mask_82 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_82 \
    op interface \
    ports { connectivity_mask_82_address1 { O 7 vector } connectivity_mask_82_ce1 { O 1 bit } connectivity_mask_82_we1 { O 1 bit } connectivity_mask_82_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_82'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 532 \
    name connectivity_mask_83 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_83 \
    op interface \
    ports { connectivity_mask_83_address1 { O 7 vector } connectivity_mask_83_ce1 { O 1 bit } connectivity_mask_83_we1 { O 1 bit } connectivity_mask_83_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_83'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 533 \
    name connectivity_mask_84 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_84 \
    op interface \
    ports { connectivity_mask_84_address1 { O 7 vector } connectivity_mask_84_ce1 { O 1 bit } connectivity_mask_84_we1 { O 1 bit } connectivity_mask_84_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_84'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 534 \
    name connectivity_mask_85 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_85 \
    op interface \
    ports { connectivity_mask_85_address1 { O 7 vector } connectivity_mask_85_ce1 { O 1 bit } connectivity_mask_85_we1 { O 1 bit } connectivity_mask_85_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_85'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 535 \
    name connectivity_mask_86 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_86 \
    op interface \
    ports { connectivity_mask_86_address1 { O 7 vector } connectivity_mask_86_ce1 { O 1 bit } connectivity_mask_86_we1 { O 1 bit } connectivity_mask_86_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_86'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 536 \
    name connectivity_mask_87 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_87 \
    op interface \
    ports { connectivity_mask_87_address1 { O 7 vector } connectivity_mask_87_ce1 { O 1 bit } connectivity_mask_87_we1 { O 1 bit } connectivity_mask_87_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_87'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 537 \
    name connectivity_mask_88 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_88 \
    op interface \
    ports { connectivity_mask_88_address1 { O 7 vector } connectivity_mask_88_ce1 { O 1 bit } connectivity_mask_88_we1 { O 1 bit } connectivity_mask_88_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_88'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 538 \
    name connectivity_mask_89 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_89 \
    op interface \
    ports { connectivity_mask_89_address1 { O 7 vector } connectivity_mask_89_ce1 { O 1 bit } connectivity_mask_89_we1 { O 1 bit } connectivity_mask_89_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_89'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 539 \
    name connectivity_mask_90 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_90 \
    op interface \
    ports { connectivity_mask_90_address1 { O 7 vector } connectivity_mask_90_ce1 { O 1 bit } connectivity_mask_90_we1 { O 1 bit } connectivity_mask_90_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_90'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 540 \
    name connectivity_mask_91 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_91 \
    op interface \
    ports { connectivity_mask_91_address1 { O 7 vector } connectivity_mask_91_ce1 { O 1 bit } connectivity_mask_91_we1 { O 1 bit } connectivity_mask_91_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_91'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 541 \
    name connectivity_mask_92 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_92 \
    op interface \
    ports { connectivity_mask_92_address1 { O 7 vector } connectivity_mask_92_ce1 { O 1 bit } connectivity_mask_92_we1 { O 1 bit } connectivity_mask_92_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_92'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 542 \
    name connectivity_mask_93 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_93 \
    op interface \
    ports { connectivity_mask_93_address1 { O 7 vector } connectivity_mask_93_ce1 { O 1 bit } connectivity_mask_93_we1 { O 1 bit } connectivity_mask_93_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_93'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 543 \
    name connectivity_mask_94 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_94 \
    op interface \
    ports { connectivity_mask_94_address1 { O 7 vector } connectivity_mask_94_ce1 { O 1 bit } connectivity_mask_94_we1 { O 1 bit } connectivity_mask_94_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_94'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 544 \
    name connectivity_mask_95 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_95 \
    op interface \
    ports { connectivity_mask_95_address1 { O 7 vector } connectivity_mask_95_ce1 { O 1 bit } connectivity_mask_95_we1 { O 1 bit } connectivity_mask_95_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_95'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 545 \
    name connectivity_mask_96 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_96 \
    op interface \
    ports { connectivity_mask_96_address1 { O 7 vector } connectivity_mask_96_ce1 { O 1 bit } connectivity_mask_96_we1 { O 1 bit } connectivity_mask_96_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_96'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 546 \
    name connectivity_mask_97 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_97 \
    op interface \
    ports { connectivity_mask_97_address1 { O 7 vector } connectivity_mask_97_ce1 { O 1 bit } connectivity_mask_97_we1 { O 1 bit } connectivity_mask_97_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_97'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 547 \
    name connectivity_mask_98 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_98 \
    op interface \
    ports { connectivity_mask_98_address1 { O 7 vector } connectivity_mask_98_ce1 { O 1 bit } connectivity_mask_98_we1 { O 1 bit } connectivity_mask_98_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_98'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 548 \
    name connectivity_mask_99 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename connectivity_mask_99 \
    op interface \
    ports { connectivity_mask_99_address1 { O 7 vector } connectivity_mask_99_ce1 { O 1 bit } connectivity_mask_99_we1 { O 1 bit } connectivity_mask_99_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_99'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName GAT_compute_one_graph_flow_control_loop_pipe_sequential_init_U
set CompName GAT_compute_one_graph_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix GAT_compute_one_graph_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


