/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2024 MediaTek Inc.
 */

/****************************************************************
 * Auto generated by DE, please DO NOT modify this file directly.
 ***************************************************************/

#ifndef __SPM_REG_H__
#define __SPM_REG_H__

/**************************************
 * Define and Declare
 **************************************/
 /* Do not change the SPM_BASE
  * The following definition is only for offset,
  * base address is from DTS with iomem.
  */
#define SPM_BASE	0

#define POWERON_CONFIG_EN              (SPM_BASE + 0x0000)
#define SPM_POWER_ON_VAL0              (SPM_BASE + 0x0004)
#define SPM_POWER_ON_VAL1              (SPM_BASE + 0x0008)
#define SPM_POWER_ON_VAL2              (SPM_BASE + 0x000C)
#define SPM_POWER_ON_VAL3              (SPM_BASE + 0x0010)
#define PCM_PWR_IO_EN                  (SPM_BASE + 0x0014)
#define PCM_CON0                       (SPM_BASE + 0x0018)
#define PCM_CON1                       (SPM_BASE + 0x001C)
#define SPM_SRAM_SLEEP_CTRL            (SPM_BASE + 0x0020)
#define SPM_CLK_CON                    (SPM_BASE + 0x0024)
#define SPM_CLK_SETTLE                 (SPM_BASE + 0x0028)
#define SPM_POWER_ON_VAL4              (SPM_BASE + 0x002C)
#define SPM_EXT_IRQ_SAMPLE_TYPE        (SPM_BASE + 0x0030)
#define SPM_EXT_IRQ_SAMPLE_CLEAR       (SPM_BASE + 0x0034)
#define SPM_EXT_IRQ_SAMPLE_MASK_B      (SPM_BASE + 0x0038)
#define SPM_EXT_IRQ_STA                (SPM_BASE + 0x003C)
#define SPM_SW_RST_CON                 (SPM_BASE + 0x0040)
#define SPM_SW_RST_CON_SET             (SPM_BASE + 0x0044)
#define SPM_SW_RST_CON_CLR             (SPM_BASE + 0x0048)
#define R_SEC_READ_MASK                (SPM_BASE + 0x0050)
#define R_ONE_TIME_LOCK_L              (SPM_BASE + 0x0054)
#define R_ONE_TIME_LOCK_M              (SPM_BASE + 0x0058)
#define R_ONE_TIME_LOCK_H              (SPM_BASE + 0x005C)
#define SCP_CLK_CON                    (SPM_BASE + 0x0088)
#define SPM_SWINT                      (SPM_BASE + 0x0090)
#define SPM_SWINT_SET                  (SPM_BASE + 0x0094)
#define SPM_SWINT_CLR                  (SPM_BASE + 0x0098)
#define SPM_CPU_WAKEUP_EVENT           (SPM_BASE + 0x00B0)
#define SPM_IRQ_MASK                   (SPM_BASE + 0x00B4)
#define MD32PCM_WAKEUP_H_STA           (SPM_BASE + 0x00B8)
#define MD32PCM_SCU_CTRL0              (SPM_BASE + 0x0100)
#define MD32PCM_SCU_CTRL1              (SPM_BASE + 0x0104)
#define MD32PCM_SCU_CTRL2              (SPM_BASE + 0x0108)
#define MD32PCM_SCU_CTRL3              (SPM_BASE + 0x010C)
#define MD32PCM_SCU_STA0               (SPM_BASE + 0x0110)
#define SPM_IRQ_STA                    (SPM_BASE + 0x0128)
#define MD32PCM_WAKEUP_L_STA           (SPM_BASE + 0x0130)
#define MD32PCM_EVENT_STA              (SPM_BASE + 0x0134)
#define SPM_WAKEUP_MISC                (SPM_BASE + 0x0140)
#define SPM_CK_STA                     (SPM_BASE + 0x0164)
#define MD32PCM_STA                    (SPM_BASE + 0x0190)
#define MD32PCM_PC                     (SPM_BASE + 0x0194)
#define SPM_ULPOSC_EN_CG_CON           (SPM_BASE + 0x0198)
#define SPM_RESOURCE_ULPOSC_ACK_CON    (SPM_BASE + 0x019C)
#define SPM_ULPOSC_OFF_MODE_CON        (SPM_BASE + 0x01A0)
#define SPM_ULPOSC_ACK_STA             (SPM_BASE + 0x01A4)
#define SPM_REOSURCE_ULPOSC_MASK       (SPM_BASE + 0x01A8)
#define SPM_REQ_BLOCK                  (SPM_BASE + 0x01AC)
#define TOP_CKSYS_CON                  (SPM_BASE + 0x01B4)
#define OCLA_CLK_CON                   (SPM_BASE + 0x01B8)
#define EXT_INT_WAKEUP_REQ             (SPM_BASE + 0x0210)
#define EXT_INT_WAKEUP_REQ_SET         (SPM_BASE + 0x0214)
#define EXT_INT_WAKEUP_REQ_CLR         (SPM_BASE + 0x0218)
#define CPU_PWR_STATUS                 (SPM_BASE + 0x0220)
#define SW2SPM_WAKEUP                  (SPM_BASE + 0x0224)
#define SW2SPM_WAKEUP_SET              (SPM_BASE + 0x0228)
#define SW2SPM_WAKEUP_CLR              (SPM_BASE + 0x022C)
#define SW2SPM_MAILBOX_0               (SPM_BASE + 0x0230)
#define SW2SPM_MAILBOX_1               (SPM_BASE + 0x0234)
#define SW2SPM_MAILBOX_2               (SPM_BASE + 0x0238)
#define SW2SPM_MAILBOX_3               (SPM_BASE + 0x023C)
#define SPM2SW_MAILBOX_0               (SPM_BASE + 0x0240)
#define SPM2SW_MAILBOX_1               (SPM_BASE + 0x0244)
#define SPM2SW_MAILBOX_2               (SPM_BASE + 0x0248)
#define SPM2SW_MAILBOX_3               (SPM_BASE + 0x024C)
#define SPM2MCUPM_CON                  (SPM_BASE + 0x0250)
#define SPM_MCUPM_SPMC_CON             (SPM_BASE + 0x0288)
#define SODI5_MCUSYS_CON               (SPM_BASE + 0x028C)
#define SPM_DPM_P2P_STA                (SPM_BASE + 0x02A0)
#define SPM_DPM_P2P_CON                (SPM_BASE + 0x02A4)
#define SPM_DPM_INTF_STA               (SPM_BASE + 0x02A8)
#define SPM_DPM_WB_CON                 (SPM_BASE + 0x02AC)
#define SPM_PWRAP_CON                  (SPM_BASE + 0x0300)
#define SPM_PMIC_SPMI_CON              (SPM_BASE + 0x0308)
#define SPM_SPMI_RDATA                 (SPM_BASE + 0x030C)
#define SPM_PWRAP_CMD0                 (SPM_BASE + 0x0310)
#define SPM_PWRAP_CMD1                 (SPM_BASE + 0x0314)
#define SPM_PWRAP_CMD2                 (SPM_BASE + 0x0318)
#define SPM_PWRAP_CMD3                 (SPM_BASE + 0x031C)
#define SPM_PWRAP_CMD4                 (SPM_BASE + 0x0320)
#define SPM_PWRAP_CMD5                 (SPM_BASE + 0x0324)
#define SPM_PWRAP_CMD6                 (SPM_BASE + 0x0328)
#define SPM_PWRAP_CMD7                 (SPM_BASE + 0x032C)
#define SPM_PWRAP_CMD8                 (SPM_BASE + 0x0330)
#define SPM_PWRAP_CMD9                 (SPM_BASE + 0x0334)
#define SPM_PWRAP_CMD10                (SPM_BASE + 0x0338)
#define SPM_PWRAP_CMD11                (SPM_BASE + 0x033C)
#define SPM_PWRAP_CMD12                (SPM_BASE + 0x0340)
#define SPM_PWRAP_CMD13                (SPM_BASE + 0x0344)
#define SPM_PWRAP_CMD14                (SPM_BASE + 0x0348)
#define SPM_PWRAP_CMD15                (SPM_BASE + 0x034C)
#define SPM_PWRAP_CMD16                (SPM_BASE + 0x0350)
#define SPM_PWRAP_CMD17                (SPM_BASE + 0x0354)
#define SPM_PWRAP_CMD18                (SPM_BASE + 0x0358)
#define SPM_PWRAP_CMD19                (SPM_BASE + 0x035C)
#define SPM_PWRAP_CMD20                (SPM_BASE + 0x0360)
#define SPM_PWRAP_CMD21                (SPM_BASE + 0x0364)
#define SPM_PWRAP_CMD22                (SPM_BASE + 0x0368)
#define SPM_PWRAP_CMD23                (SPM_BASE + 0x036C)
#define SPM_PWRAP_CMD24                (SPM_BASE + 0x0370)
#define SPM_PWRAP_CMD25                (SPM_BASE + 0x0374)
#define SPM_PWRAP_CMD26                (SPM_BASE + 0x0378)
#define SPM_PWRAP_CMD27                (SPM_BASE + 0x037C)
#define SPM_PWRAP_CMD28                (SPM_BASE + 0x0380)
#define SPM_PWRAP_CMD29                (SPM_BASE + 0x0384)
#define SPM_PWRAP_CMD30                (SPM_BASE + 0x0388)
#define SPM_PWRAP_CMD31                (SPM_BASE + 0x038C)
#define DVFSRC_EVENT_STA               (SPM_BASE + 0x0390)
#define SPM_FORCE_DVFS                 (SPM_BASE + 0x0394)
#define SPM_DVFS_STA                   (SPM_BASE + 0x0398)
#define SPM2AVS_VCORE_LEVEL            (SPM_BASE + 0x039C)
#define SPM_DVFS_LEVEL                 (SPM_BASE + 0x03A0)
#define SPM_DVFS_OPP                   (SPM_BASE + 0x03A4)
#define SPM_ULTRA_REQ                  (SPM_BASE + 0x03A8)
#define SPM_DVFS_CON                   (SPM_BASE + 0x03AC)
#define SPM_SRAMRC_CON                 (SPM_BASE + 0x03B0)
#define SPM_SRCLKENRC_CON              (SPM_BASE + 0x03B4)
#define DVFSRC_EVENT_DCS_STA           (SPM_BASE + 0x03B8)
#define HVS_VOTER_CON                  (SPM_BASE + 0x03BC)
#define DVFS_IPS_CTRL                  (SPM_BASE + 0x03C0)
#define SPM_SMAP_CON                   (SPM_BASE + 0x03C4)
#define SPM2EMI_DRAM_LEVEL             (SPM_BASE + 0x03C8)
#define SPM2EMI_EMI_LEVEL              (SPM_BASE + 0x03CC)
#define SPM2AVS_DRAM_LEVEL             (SPM_BASE + 0x03D0)
#define ULPOSC_CON                     (SPM_BASE + 0x0400)
#define AP_MDSRC_REQ                   (SPM_BASE + 0x0404)
#define SPM2MD_SWITCH_CTRL             (SPM_BASE + 0x0408)
#define RC_SPM_CTRL                    (SPM_BASE + 0x040C)
#define SPM2GPUPM_CON                  (SPM_BASE + 0x0410)
#define SPM2APU_CON                    (SPM_BASE + 0x0414)
#define SPM2EFUSE_CON                  (SPM_BASE + 0x0418)
#define SPM2DFD_CON                    (SPM_BASE + 0x041C)
#define RSV_PLL_CON                    (SPM_BASE + 0x0420)
#define EMI_SLB_CON                    (SPM_BASE + 0x0424)
#define SPM_SUSPEND_FLAG_CON           (SPM_BASE + 0x0428)
#define SPM2PMSR_CON                   (SPM_BASE + 0x042C)
#define SPM_TOPCK_RTFF_CON             (SPM_BASE + 0x0430)
#define EMI_SHF_CON                    (SPM_BASE + 0x0434)
#define CIRQ_BYPASS_CON                (SPM_BASE + 0x0438)
#define AOC_VCORE_SRAM_CON             (SPM_BASE + 0x043C)
#define SPM2EMI_PDN_CTRL               (SPM_BASE + 0x0440)
#define VLP_RTFF_CTRL_MASK             (SPM_BASE + 0x0444)
#define VLP_RTFF_CTRL_MASK_SET         (SPM_BASE + 0x0448)
#define VLP_RTFF_CTRL_MASK_CLR         (SPM_BASE + 0x044C)
#define VLP_RTFF_CTRL_MASK_2           (SPM_BASE + 0x0450)
#define VLP_RTFF_CTRL_MASK_2_SET       (SPM_BASE + 0x0454)
#define VLP_RTFF_CTRL_MASK_2_CLR       (SPM_BASE + 0x0458)
#define REG_MODULE_SW_CG_DDREN_REQ_MASK_0 (SPM_BASE + 0x0460)
#define REG_MODULE_SW_CG_DDREN_REQ_MASK_1 (SPM_BASE + 0x0464)
#define REG_MODULE_SW_CG_DDREN_REQ_MASK_2 (SPM_BASE + 0x0468)
#define REG_MODULE_SW_CG_DDREN_REQ_MASK_3 (SPM_BASE + 0x046C)
#define REG_MODULE_SW_CG_VRF18_REQ_MASK_0 (SPM_BASE + 0x0470)
#define REG_MODULE_SW_CG_VRF18_REQ_MASK_1 (SPM_BASE + 0x0474)
#define REG_MODULE_SW_CG_VRF18_REQ_MASK_2 (SPM_BASE + 0x0478)
#define REG_MODULE_SW_CG_VRF18_REQ_MASK_3 (SPM_BASE + 0x047C)
#define REG_MODULE_SW_CG_INFRA_REQ_MASK_0 (SPM_BASE + 0x0480)
#define REG_MODULE_SW_CG_INFRA_REQ_MASK_1 (SPM_BASE + 0x0484)
#define REG_MODULE_SW_CG_INFRA_REQ_MASK_2 (SPM_BASE + 0x0488)
#define REG_MODULE_SW_CG_INFRA_REQ_MASK_3 (SPM_BASE + 0x048C)
#define REG_MODULE_SW_CG_F26M_REQ_MASK_0 (SPM_BASE + 0x0490)
#define REG_MODULE_SW_CG_F26M_REQ_MASK_1 (SPM_BASE + 0x0494)
#define REG_MODULE_SW_CG_F26M_REQ_MASK_2 (SPM_BASE + 0x0498)
#define REG_MODULE_SW_CG_F26M_REQ_MASK_3 (SPM_BASE + 0x049C)
#define REG_MODULE_SW_CG_VCORE_REQ_MASK_0 (SPM_BASE + 0x04A0)
#define REG_MODULE_SW_CG_VCORE_REQ_MASK_1 (SPM_BASE + 0x04A4)
#define REG_MODULE_SW_CG_VCORE_REQ_MASK_2 (SPM_BASE + 0x04A8)
#define REG_MODULE_SW_CG_VCORE_REQ_MASK_3 (SPM_BASE + 0x04AC)
#define REG_PWR_STATUS_DDREN_REQ_MASK  (SPM_BASE + 0x04B0)
#define REG_PWR_STATUS_VRF18_REQ_MASK  (SPM_BASE + 0x04B4)
#define REG_PWR_STATUS_INFRA_REQ_MASK  (SPM_BASE + 0x04B8)
#define REG_PWR_STATUS_F26M_REQ_MASK   (SPM_BASE + 0x04BC)
#define REG_PWR_STATUS_PMIC_REQ_MASK   (SPM_BASE + 0x04C0)
#define REG_PWR_STATUS_VCORE_REQ_MASK  (SPM_BASE + 0x04C4)
#define REG_PWR_STATUS_MSB_DDREN_REQ_MASK (SPM_BASE + 0x04C8)
#define REG_PWR_STATUS_MSB_VRF18_REQ_MASK (SPM_BASE + 0x04CC)
#define REG_PWR_STATUS_MSB_INFRA_REQ_MASK (SPM_BASE + 0x04D0)
#define REG_PWR_STATUS_MSB_F26M_REQ_MASK (SPM_BASE + 0x04D4)
#define REG_PWR_STATUS_MSB_PMIC_REQ_MASK (SPM_BASE + 0x04D8)
#define REG_PWR_STATUS_MSB_VCORE_REQ_MASK (SPM_BASE + 0x04DC)
#define REG_MODULE_BUSY_DDREN_REQ_MASK (SPM_BASE + 0x04E0)
#define REG_MODULE_BUSY_VRF18_REQ_MASK (SPM_BASE + 0x04E4)
#define REG_MODULE_BUSY_INFRA_REQ_MASK (SPM_BASE + 0x04E8)
#define REG_MODULE_BUSY_F26M_REQ_MASK  (SPM_BASE + 0x04EC)
#define REG_MODULE_BUSY_PMIC_REQ_MASK  (SPM_BASE + 0x04F0)
#define REG_MODULE_BUSY_VCORE_REQ_MASK (SPM_BASE + 0x04F4)
#define SYS_TIMER_CON                  (SPM_BASE + 0x0500)
#define SYS_TIMER_VALUE_L              (SPM_BASE + 0x0504)
#define SYS_TIMER_VALUE_H              (SPM_BASE + 0x0508)
#define SYS_TIMER_START_L              (SPM_BASE + 0x050C)
#define SYS_TIMER_START_H              (SPM_BASE + 0x0510)
#define SYS_TIMER_LATCH_L_00           (SPM_BASE + 0x0514)
#define SYS_TIMER_LATCH_H_00           (SPM_BASE + 0x0518)
#define SYS_TIMER_LATCH_L_01           (SPM_BASE + 0x051C)
#define SYS_TIMER_LATCH_H_01           (SPM_BASE + 0x0520)
#define SYS_TIMER_LATCH_L_02           (SPM_BASE + 0x0524)
#define SYS_TIMER_LATCH_H_02           (SPM_BASE + 0x0528)
#define SYS_TIMER_LATCH_L_03           (SPM_BASE + 0x052C)
#define SYS_TIMER_LATCH_H_03           (SPM_BASE + 0x0530)
#define SYS_TIMER_LATCH_L_04           (SPM_BASE + 0x0534)
#define SYS_TIMER_LATCH_H_04           (SPM_BASE + 0x0538)
#define SYS_TIMER_LATCH_L_05           (SPM_BASE + 0x053C)
#define SYS_TIMER_LATCH_H_05           (SPM_BASE + 0x0540)
#define SYS_TIMER_LATCH_L_06           (SPM_BASE + 0x0544)
#define SYS_TIMER_LATCH_H_06           (SPM_BASE + 0x0548)
#define SYS_TIMER_LATCH_L_07           (SPM_BASE + 0x054C)
#define SYS_TIMER_LATCH_H_07           (SPM_BASE + 0x0550)
#define SYS_TIMER_LATCH_L_08           (SPM_BASE + 0x0554)
#define SYS_TIMER_LATCH_H_08           (SPM_BASE + 0x0558)
#define SYS_TIMER_LATCH_L_09           (SPM_BASE + 0x055C)
#define SYS_TIMER_LATCH_H_09           (SPM_BASE + 0x0560)
#define SYS_TIMER_LATCH_L_10           (SPM_BASE + 0x0564)
#define SYS_TIMER_LATCH_H_10           (SPM_BASE + 0x0568)
#define SYS_TIMER_LATCH_L_11           (SPM_BASE + 0x056C)
#define SYS_TIMER_LATCH_H_11           (SPM_BASE + 0x0570)
#define SYS_TIMER_LATCH_L_12           (SPM_BASE + 0x0574)
#define SYS_TIMER_LATCH_H_12           (SPM_BASE + 0x0578)
#define SYS_TIMER_LATCH_L_13           (SPM_BASE + 0x057C)
#define SYS_TIMER_LATCH_H_13           (SPM_BASE + 0x0580)
#define SYS_TIMER_LATCH_L_14           (SPM_BASE + 0x0584)
#define SYS_TIMER_LATCH_H_14           (SPM_BASE + 0x0588)
#define SYS_TIMER_LATCH_L_15           (SPM_BASE + 0x058C)
#define SYS_TIMER_LATCH_H_15           (SPM_BASE + 0x0590)
#define PCM_TIMER_VAL                  (SPM_BASE + 0x0594)
#define PCM_TIMER_OUT                  (SPM_BASE + 0x0598)
#define SPM_COUNTER_0                  (SPM_BASE + 0x059C)
#define SPM_COUNTER_1                  (SPM_BASE + 0x05A0)
#define SPM_COUNTER_2                  (SPM_BASE + 0x05A4)
#define PCM_WDT_VAL                    (SPM_BASE + 0x05A8)
#define PCM_WDT_OUT                    (SPM_BASE + 0x05AC)
#define SPM_SW_FLAG_0                  (SPM_BASE + 0x0600)
#define SPM_SW_DEBUG_0                 (SPM_BASE + 0x0604)
#define SPM_SW_FLAG_1                  (SPM_BASE + 0x0608)
#define SPM_SW_DEBUG_1                 (SPM_BASE + 0x060C)
#define SPM_SW_RSV_0                   (SPM_BASE + 0x0610)
#define SPM_SW_RSV_1                   (SPM_BASE + 0x0614)
#define SPM_SW_RSV_2                   (SPM_BASE + 0x0618)
#define SPM_SW_RSV_3                   (SPM_BASE + 0x061C)
#define SPM_SW_RSV_4                   (SPM_BASE + 0x0620)
#define SPM_SW_RSV_5                   (SPM_BASE + 0x0624)
#define SPM_SW_RSV_6                   (SPM_BASE + 0x0628)
#define SPM_SW_RSV_7                   (SPM_BASE + 0x062C)
#define SPM_SW_RSV_8                   (SPM_BASE + 0x0630)
#define SPM_BK_WAKE_EVENT_L            (SPM_BASE + 0x0634)
#define SPM_BK_VTCXO_DUR               (SPM_BASE + 0x0638)
#define SPM_BK_WAKE_MISC               (SPM_BASE + 0x063C)
#define SPM_BK_PCM_TIMER               (SPM_BASE + 0x0640)
#define SPM_BK_WAKE_EVENT_H            (SPM_BASE + 0x0644)
#define SPM_RSV_CON_0                  (SPM_BASE + 0x0650)
#define SPM_RSV_CON_1                  (SPM_BASE + 0x0654)
#define SPM_RSV_STA_0                  (SPM_BASE + 0x0658)
#define SPM_RSV_STA_1                  (SPM_BASE + 0x065C)
#define SPM_SPARE_CON                  (SPM_BASE + 0x0660)
#define SPM_SPARE_CON_SET              (SPM_BASE + 0x0664)
#define SPM_SPARE_CON_CLR              (SPM_BASE + 0x0668)
#define SPM_CROSS_WAKE_M00_REQ         (SPM_BASE + 0x066C)
#define SPM_CROSS_WAKE_M01_REQ         (SPM_BASE + 0x0670)
#define SPM_CROSS_WAKE_M02_REQ         (SPM_BASE + 0x0674)
#define SPM_CROSS_WAKE_M03_REQ         (SPM_BASE + 0x0678)
#define SCP_VCORE_LEVEL                (SPM_BASE + 0x067C)
#define SPM_SW_FLAG_2                  (SPM_BASE + 0x0684)
#define SPM_SW_DEBUG_2                 (SPM_BASE + 0x0688)
#define SPM_DV_CON_0                   (SPM_BASE + 0x068C)
#define SPM_DV_CON_1                   (SPM_BASE + 0x0690)
#define SPM_SEMA_M0                    (SPM_BASE + 0x069C)
#define SPM_SEMA_M1                    (SPM_BASE + 0x06A0)
#define SPM_SEMA_M2                    (SPM_BASE + 0x06A4)
#define SPM_SEMA_M3                    (SPM_BASE + 0x06A8)
#define SPM_SEMA_M4                    (SPM_BASE + 0x06AC)
#define SPM_SEMA_M5                    (SPM_BASE + 0x06B0)
#define SPM_SEMA_M6                    (SPM_BASE + 0x06B4)
#define SPM_SEMA_M7                    (SPM_BASE + 0x06B8)
#define SPM2ADSP_MAILBOX               (SPM_BASE + 0x06BC)
#define ADSP2SPM_MAILBOX               (SPM_BASE + 0x06C0)
#define SPM2PMCU_MAILBOX_0             (SPM_BASE + 0x06C4)
#define SPM2PMCU_MAILBOX_1             (SPM_BASE + 0x06C8)
#define SPM2PMCU_MAILBOX_2             (SPM_BASE + 0x06CC)
#define SPM2PMCU_MAILBOX_3             (SPM_BASE + 0x06D0)
#define PMCU2SPM_MAILBOX_0             (SPM_BASE + 0x06D4)
#define PMCU2SPM_MAILBOX_1             (SPM_BASE + 0x06D8)
#define PMCU2SPM_MAILBOX_2             (SPM_BASE + 0x06DC)
#define PMCU2SPM_MAILBOX_3             (SPM_BASE + 0x06E0)
#define SPM2SCP_MAILBOX                (SPM_BASE + 0x06E4)
#define SCP2SPM_MAILBOX                (SPM_BASE + 0x06E8)
#define VCORE_RTFF_CTRL_MASK           (SPM_BASE + 0x06F0)
#define VCORE_RTFF_CTRL_MASK_SET       (SPM_BASE + 0x06F4)
#define VCORE_RTFF_CTRL_MASK_CLR       (SPM_BASE + 0x06F8)
#define SPM_SRAM_SRCLKENO_MASK         (SPM_BASE + 0x06FC)
#define SPM_WAKEUP_L_STA               (SPM_BASE + 0x0800)
#define SPM_WAKEUP_EXT_STA             (SPM_BASE + 0x0804)
#define SPM_WAKEUP_EVENT_L_MASK        (SPM_BASE + 0x0808)
#define SPM_WAKEUP_EVENT_EXT_MASK      (SPM_BASE + 0x080C)
#define SPM_WAKEUP_EVENT_L_SENS        (SPM_BASE + 0x0810)
#define SPM_WAKEUP_EVENT_L_CLEAR       (SPM_BASE + 0x0814)
#define SPM_SRC_REQ_0                  (SPM_BASE + 0x0818)
#define SPM_SRC_REQ_1                  (SPM_BASE + 0x081C)
#define SPM_SRC_MASK_0                 (SPM_BASE + 0x0820)
#define SPM_SRC_MASK_1                 (SPM_BASE + 0x0824)
#define SPM_SRC_MASK_2                 (SPM_BASE + 0x0828)
#define SPM_SRC_MASK_3                 (SPM_BASE + 0x082C)
#define SPM_SRC_MASK_4                 (SPM_BASE + 0x0830)
#define SPM_SRC_MASK_5                 (SPM_BASE + 0x0834)
#define SPM_SRC_MASK_6                 (SPM_BASE + 0x0838)
#define SPM_SRC_MASK_7                 (SPM_BASE + 0x083C)
#define SPM_SRC_MASK_8                 (SPM_BASE + 0x0840)
#define SPM_SRC_MASK_9                 (SPM_BASE + 0x0844)
#define SPM_SRC_MASK_10                (SPM_BASE + 0x0848)
#define SPM_SRC_MASK_11                (SPM_BASE + 0x084C)
#define SPM_SRC_MASK_12                (SPM_BASE + 0x0850)
#define SPM_SRC_MASK_13                (SPM_BASE + 0x0854)
#define SPM_SRC_MASK_14                (SPM_BASE + 0x0858)
#define SPM_SRC_MASK_15                (SPM_BASE + 0x085C)
#define SPM_SRC_MASK_16                (SPM_BASE + 0x0860)
#define SPM_SRC_MASK_17                (SPM_BASE + 0x0864)
#define SPM_REQ_STA_0                  (SPM_BASE + 0x0868)
#define SPM_REQ_STA_1                  (SPM_BASE + 0x086C)
#define SPM_REQ_STA_2                  (SPM_BASE + 0x0870)
#define SPM_REQ_STA_3                  (SPM_BASE + 0x0874)
#define SPM_REQ_STA_4                  (SPM_BASE + 0x0878)
#define SPM_REQ_STA_5                  (SPM_BASE + 0x087C)
#define SPM_REQ_STA_6                  (SPM_BASE + 0x0880)
#define SPM_REQ_STA_7                  (SPM_BASE + 0x0884)
#define SPM_REQ_STA_8                  (SPM_BASE + 0x0888)
#define SPM_REQ_STA_9                  (SPM_BASE + 0x088C)
#define SPM_REQ_STA_10                 (SPM_BASE + 0x0890)
#define SPM_REQ_STA_11                 (SPM_BASE + 0x0894)
#define SPM_REQ_STA_12                 (SPM_BASE + 0x0898)
#define SPM_REQ_STA_13                 (SPM_BASE + 0x089C)
#define SPM_REQ_STA_14                 (SPM_BASE + 0x08A0)
#define SPM_REQ_STA_15                 (SPM_BASE + 0x08A4)
#define SPM_REQ_STA_16                 (SPM_BASE + 0x08A8)
#define SPM_REQ_STA_17                 (SPM_BASE + 0x08AC)
#define SPM_IPC_WAKEUP_REQ             (SPM_BASE + 0x08B0)
#define IPC_WAKEUP_REQ_MASK_STA        (SPM_BASE + 0x08B4)
#define SPM_EVENT_CON_MISC             (SPM_BASE + 0x08B8)
#define SPM_RESOURCE_ACK_CON_0         (SPM_BASE + 0x08BC)
#define SPM_RESOURCE_ACK_CON_1         (SPM_BASE + 0x08C0)
#define SPM_RESOURCE_ACK_CON_2         (SPM_BASE + 0x08C4)
#define SPM_RESOURCE_ACK_CON_3         (SPM_BASE + 0x08C8)
#define SPM_RESOURCE_ACK_MASK_0        (SPM_BASE + 0x08CC)
#define SPM_RESOURCE_ACK_MASK_1        (SPM_BASE + 0x08D0)
#define SPM_RESOURCE_ACK_MASK_2        (SPM_BASE + 0x08D4)
#define SPM_RESOURCE_ACK_MASK_3        (SPM_BASE + 0x08D8)
#define SPM_RESOURCE_ACK_MASK_4        (SPM_BASE + 0x08DC)
#define SPM_RESOURCE_ACK_MASK_5        (SPM_BASE + 0x08E0)
#define SPM_RESOURCE_ACK_MASK_6        (SPM_BASE + 0x08E4)
#define SPM_RESOURCE_ACK_MASK_7        (SPM_BASE + 0x08E8)
#define SPM_RESOURCE_ACK_MASK_8        (SPM_BASE + 0x08EC)
#define SPM_RESOURCE_ACK_MASK_9        (SPM_BASE + 0x08F0)
#define SPM_RESOURCE_ACK_MASK_10       (SPM_BASE + 0x08F4)
#define SPM_RESOURCE_ACK_MASK_11       (SPM_BASE + 0x08F8)
#define SPM_RESOURCE_ACK_MASK_12       (SPM_BASE + 0x08FC)
#define MD1_PWR_CON                    (SPM_BASE + 0x0E00)
#define ADSP_CORE1_PWR_CON             (SPM_BASE + 0x0E04)
#define SCP_PWR_CON                    (SPM_BASE + 0x0E08)
#define VLP_PWR_CON                    (SPM_BASE + 0x0E10)
#define MFG0_PWR_CON                   (SPM_BASE + 0x0E1C)
#define RSV_0_PWR_CON                  (SPM_BASE + 0x0E28)
#define RSV_1_PWR_CON                  (SPM_BASE + 0x0E2C)
#define UNIPRO0_PDN_SRAM_CON           (SPM_BASE + 0x0E30)
#define UNIPRO1_PDN_SRAM_CON           (SPM_BASE + 0x0E34)
#define UFS0_SLEEP_SRAM_CON            (SPM_BASE + 0x0E38)
#define UFS1_SLEEP_SRAM_CON            (SPM_BASE + 0x0E3C)
#define ADSP_HRE_SRAM_CON              (SPM_BASE + 0x0EAC)
#define EFUSE_SRAM_CON                 (SPM_BASE + 0x0EB4)
#define EMI_HRE_SRAM_CON               (SPM_BASE + 0x0EB8)
#define INFRA_HRE_SRAM_CON             (SPM_BASE + 0x0EBC)
#define INFRA_SLEEP_SRAM_CON           (SPM_BASE + 0x0EC0)
#define NTH_EMI_SLB_SRAM_CON           (SPM_BASE + 0x0ED0)
#define PERI_SLEEP_SRAM_CON            (SPM_BASE + 0x0ED4)
#define SPM_SRAM_CON                   (SPM_BASE + 0x0ED8)
#define SPU_HWROT_SLEEP_SRAM_CON       (SPM_BASE + 0x0EDC)
#define SPU_ISE_SLEEP_SRAM_CON         (SPM_BASE + 0x0EE0)
#define SSPM_SRAM_CON                  (SPM_BASE + 0x0EE4)
#define SSR_SLEEP_SRAM_CON             (SPM_BASE + 0x0EE8)
#define STH_EMI_SLB_SRAM_CON           (SPM_BASE + 0x0EEC)
#define AOC_BUCK_ISO_CON               (SPM_BASE + 0x0F24)
#define AOC_BUCK_ISO_CON_SET           (SPM_BASE + 0x0F28)
#define AOC_BUCK_ISO_CON_CLR           (SPM_BASE + 0x0F2C)
#define GPU_BUCK_ISO_CON               (SPM_BASE + 0x0F30)
#define GPU_BUCK_ISO_CON_SET           (SPM_BASE + 0x0F34)
#define GPU_BUCK_ISO_CON_CLR           (SPM_BASE + 0x0F38)
#define MCU_BUCK_ISO_CON               (SPM_BASE + 0x0F3C)
#define MCU_BUCK_ISO_CON_SET           (SPM_BASE + 0x0F40)
#define MCU_BUCK_ISO_CON_CLR           (SPM_BASE + 0x0F44)
#define SOC_BUCK_ISO_CON               (SPM_BASE + 0x0F48)
#define SOC_BUCK_ISO_CON_SET           (SPM_BASE + 0x0F4C)
#define SOC_BUCK_ISO_CON_CLR           (SPM_BASE + 0x0F50)
#define PWR_STATUS                     (SPM_BASE + 0x0F54)
#define PWR_STATUS_2ND                 (SPM_BASE + 0x0F58)
#define PWR_STATUS_MSB                 (SPM_BASE + 0x0F5C)
#define PWR_STATUS_MSB_2ND             (SPM_BASE + 0x0F60)
#define XPU_PWR_STATUS                 (SPM_BASE + 0x0F64)
#define XPU_PWR_STATUS_2ND             (SPM_BASE + 0x0F68)
#define DFD_SOC_PWR_LATCH              (SPM_BASE + 0x0F6C)
#define NTH_EMI_SLB_SRAM_ACK           (SPM_BASE + 0x0F70)
#define STH_EMI_SLB_SRAM_ACK           (SPM_BASE + 0x0F74)
#define RSV_0_SLEEP_SRAM_CON           (SPM_BASE + 0x0F78)
#define RSV_1_SLEEP_SRAM_CON           (SPM_BASE + 0x0F7C)
#define APIFR_MEM_SLEEP_SRAM_CON       (SPM_BASE + 0x0F80)
#define SPM_TWAM_CON                   (SPM_BASE + 0x0FD0)
#define SPM_TWAM_WINDOW_LEN            (SPM_BASE + 0x0FD4)
#define SPM_TWAM_IDLE_SEL              (SPM_BASE + 0x0FD8)
#define SPM_TWAM_LAST_STA_0            (SPM_BASE + 0x0FDC)
#define SPM_TWAM_LAST_STA_1            (SPM_BASE + 0x0FE0)
#define SPM_TWAM_LAST_STA_2            (SPM_BASE + 0x0FE4)
#define SPM_TWAM_LAST_STA_3            (SPM_BASE + 0x0FE8)
#define SPM_TWAM_CURR_STA_0            (SPM_BASE + 0x0FEC)
#define SPM_TWAM_CURR_STA_1            (SPM_BASE + 0x0FF0)
#define SPM_TWAM_CURR_STA_2            (SPM_BASE + 0x0FF4)
#define SPM_TWAM_CURR_STA_3            (SPM_BASE + 0x0FF8)
#define SPM_TWAM_TIMER_OUT             (SPM_BASE + 0x0FFC)
#define CONN_SSYSPM_CON                (SPM_BASE + 0x9000)
#define APIFR_IO_SSYSPM_CON            (SPM_BASE + 0x9004)
#define APIFR_MEM_SSYSPM_CON           (SPM_BASE + 0x9008)
#define APIFR_HASH_SSYSPM_CON          (SPM_BASE + 0x900C)
#define PERI_SSYSPM_CON                (SPM_BASE + 0x9010)
#define SSUSB_DP_PHY_P0_SSYSPM_CON     (SPM_BASE + 0x9014)
#define SSUSB_P0_SSYSPM_CON            (SPM_BASE + 0x9018)
#define UFS0_SSYSPM_CON                (SPM_BASE + 0x901C)
#define UFS1_SSYSPM_CON                (SPM_BASE + 0x9020)
#define UFS0_PHY_SSYSPM_CON            (SPM_BASE + 0x9024)
#define UFS1_PHY_SSYSPM_CON            (SPM_BASE + 0x9028)
#define PEXTP_MAC0_SSYSPM_CON          (SPM_BASE + 0x902C)
#define PEXTP_MAC1_SSYSPM_CON          (SPM_BASE + 0x9030)
#define PEXTP_PHY0_SSYSPM_CON          (SPM_BASE + 0x9034)
#define PEXTP_PHY1_SSYSPM_CON          (SPM_BASE + 0x9038)
#define AUDIO_SSYSPM_CON               (SPM_BASE + 0x903C)
#define ADSP_TOP_SSYSPM_CON            (SPM_BASE + 0x9040)
#define ADSP_INFRA_SSYSPM_CON          (SPM_BASE + 0x9044)
#define ADSP_AO_SSYSPM_CON             (SPM_BASE + 0x9048)
#define MM_PROC_SSYSPM_CON             (SPM_BASE + 0x904C)
#define DPM0_SSYSPM_CON                (SPM_BASE + 0x9050)
#define DPM1_SSYSPM_CON                (SPM_BASE + 0x9054)
#define DPM2_SSYSPM_CON                (SPM_BASE + 0x9058)
#define DPM3_SSYSPM_CON                (SPM_BASE + 0x905C)
#define EMI0_SSYSPM_CON                (SPM_BASE + 0x9060)
#define EMI1_SSYSPM_CON                (SPM_BASE + 0x9064)
#define EMI_INFRA_SSYSPM_CON           (SPM_BASE + 0x9068)
#define EMI_INFRA_RV33_SSYSPM_CON      (SPM_BASE + 0x906C)
#define SSRSYS_SSYSPM_CON              (SPM_BASE + 0x9070)
#define SPU_ISE_SSYSPM_CON             (SPM_BASE + 0x9074)
#define SPU_HWROT_SSYSPM_CON           (SPM_BASE + 0x9078)
#define CH_INFRA_BUS_A_SSYSPM_CON      (SPM_BASE + 0x907C)
#define CH_INFRA_OFF_A_SSYSPM_CON      (SPM_BASE + 0x9080)
#define CH_INFRA_BUS_B_SSYSPM_CON      (SPM_BASE + 0x9084)
#define CH_INFRA_OFF_B_SSYSPM_CON      (SPM_BASE + 0x9088)
#define CH_INFRA_BUS_C_SSYSPM_CON      (SPM_BASE + 0x908C)
#define CH_INFRA_OFF_C_SSYSPM_CON      (SPM_BASE + 0x9090)
#define CH_INFRA_BUS_D_SSYSPM_CON      (SPM_BASE + 0x9094)
#define CH_INFRA_OFF_D_SSYSPM_CON      (SPM_BASE + 0x9098)
#define APIFR_IO_EST_SSYSPM_CON        (SPM_BASE + 0x909C)
#define ZRAM_SSYSPM_CON                (SPM_BASE + 0x90A0)
#define BUS_PROTECT_CON                (SPM_BASE + 0x90D8)
#define BUS_PROTECT_CON_SET            (SPM_BASE + 0x90DC)
#define BUS_PROTECT_CON_CLR            (SPM_BASE + 0x90E0)
#define BUS_PROTECT_MSB_CON            (SPM_BASE + 0x90E4)
#define BUS_PROTECT_MSB_CON_SET        (SPM_BASE + 0x90E8)
#define BUS_PROTECT_MSB_CON_CLR        (SPM_BASE + 0x90EC)
#define BUS_PROTECT_CG_CON             (SPM_BASE + 0x90F0)
#define BUS_PROTECT_CG_CON_SET         (SPM_BASE + 0x90F4)
#define BUS_PROTECT_CG_CON_CLR         (SPM_BASE + 0x90F8)
#define BUS_PROTECT_CG_MSB_CON         (SPM_BASE + 0x90FC)
#define OCLA_EN                        (SPM_BASE + 0x9100)
#define OCLA_SW_RST                    (SPM_BASE + 0x9104)
#define OCLA_CONFIG_0                  (SPM_BASE + 0x9108)
#define OCLA_CAND_MUX_SEL              (SPM_BASE + 0x910C)
#define OCLA_SLEEP_SRAM_CON            (SPM_BASE + 0x9110)
#define OCLA_COMP_VAL                  (SPM_BASE + 0x9114)
#define OCLA_VCORE_REQ_SEL             (SPM_BASE + 0x9118)
#define OCLA_VCORE_ACK_SEL             (SPM_BASE + 0x911C)
#define OCLA_PMIC_REQ_SEL              (SPM_BASE + 0x9120)
#define OCLA_PMIC_ACK_SEL              (SPM_BASE + 0x9124)
#define OCLA_26M_REQ_SEL               (SPM_BASE + 0x9128)
#define OCLA_26M_ACK_SEL               (SPM_BASE + 0x912C)
#define OCLA_INFRA_REQ_SEL             (SPM_BASE + 0x9130)
#define OCLA_INFRA_ACK_SEL             (SPM_BASE + 0x9134)
#define OCLA_BUSPLL_REQ_SEL            (SPM_BASE + 0x9138)
#define OCLA_BUSPLL_ACK_SEL            (SPM_BASE + 0x913C)
#define OCLA_EMI_REQ_SEL               (SPM_BASE + 0x9140)
#define OCLA_EMI_ACK_SEL               (SPM_BASE + 0x9144)
#define OCLA_APSRC_REQ_SEL             (SPM_BASE + 0x9148)
#define OCLA_APSRC_ACK_SEL             (SPM_BASE + 0x914C)
#define OCLA_CHIFR_DATA_COH_REQ_SEL    (SPM_BASE + 0x9150)
#define OCLA_CHIFR_DATA_COH_ACK_SEL    (SPM_BASE + 0x9154)
#define OCLA_MTCMOS_PWR_ON_SEL         (SPM_BASE + 0x9158)
#define OCLA_MTCMOS_PWR_ACK_SEL        (SPM_BASE + 0x915C)
#define OCLA_MON_MODE_0                (SPM_BASE + 0x9160)
#define OCLA_MON_MODE_1                (SPM_BASE + 0x9164)
#define OCLA_BIT_SEQ_0                 (SPM_BASE + 0x9168)
#define OCLA_BIT_SEQ_1                 (SPM_BASE + 0x916C)
#define OCLA_BIT_EN                    (SPM_BASE + 0x9170)
#define OCLA_TIMER_LSB                 (SPM_BASE + 0x9174)
#define OCLA_TIMER_MSB                 (SPM_BASE + 0x9178)
#define OCLA_TRIG_ADDR                 (SPM_BASE + 0x917C)
#define OCLA_STA                       (SPM_BASE + 0x9180)
#define OCLA_LEVEL_MAX_TIME            (SPM_BASE + 0x9184)
#define OCLA_RSV_0                     (SPM_BASE + 0x9188)
#define OCLA_RSV_1                     (SPM_BASE + 0x918C)
#define OCLA_RSV_2                     (SPM_BASE + 0x9190)
#define OCLA_RSV_3                     (SPM_BASE + 0x9194)
#define OCLA_RSV_4                     (SPM_BASE + 0x9198)
#define OCLA_RSV_5                     (SPM_BASE + 0x919C)
#define OCLA_CHIFR_TCU_COH_REQ_SEL     (SPM_BASE + 0x91A0)
#define OCLA_CHIFR_TCU_COH_ACK_SEL     (SPM_BASE + 0x91A4)
#define OCLA_ULPOSC_REQ_SEL            (SPM_BASE + 0x91A8)
#define OCLA_ULPOSC_ACK_SEL            (SPM_BASE + 0x91AC)
#define OCLA_FIFO_DEBUG_ADDR           (SPM_BASE + 0x91B0)
#define OCLA_FIFO_DEBUG_DATA_0         (SPM_BASE + 0x91B4)
#define OCLA_FIFO_DEBUG_DATA_1         (SPM_BASE + 0x91B8)
#define OCLA_FIFO_DEBUG_DATA_2         (SPM_BASE + 0x91BC)
#define OCLA_26M_MONITOR               (SPM_BASE + 0x91C0)
#define BUS_PROTECT_CG_MSB_CON_SET     (SPM_BASE + 0x9200)
#define BUS_PROTECT_CG_MSB_CON_CLR     (SPM_BASE + 0x9204)
#define BUS_PROTECT_RDY                (SPM_BASE + 0x9208)
#define BUS_PROTECT_RDY_MSB            (SPM_BASE + 0x920C)
#define SPM_RSV_ULPOSC_REQ             (SPM_BASE + 0x9210)
#define SPM_SW_RSV_VCORE_REQ_CON       (SPM_BASE + 0x9214)
#define SPM_SW_RSV_VCORE_REQ_CON_SET   (SPM_BASE + 0x9218)
#define SPM_SW_RSV_VCORE_REQ_CON_CLR   (SPM_BASE + 0x921C)
#define SPM_LTECLKSQ_BG_OFF            (SPM_BASE + 0x9220)
#define SUBSYSPM_GRST_CON              (SPM_BASE + 0x9224)
#define SUBSYSPM_XRST_CON              (SPM_BASE + 0x9228)
#define PBUS_VCORE_PKT_CTRL            (SPM_BASE + 0x9300)
#define PBUS_VLP_PKT_CTRL              (SPM_BASE + 0x9304)
#define PBUS_VLP_PKT_DATA_0            (SPM_BASE + 0x9310)
#define PBUS_VLP_PKT_DATA_1            (SPM_BASE + 0x9314)
#define PBUS_VLP_PKT_DATA_2            (SPM_BASE + 0x9318)
#define PBUS_VLP_PKT_DATA_3            (SPM_BASE + 0x931C)
#define PBUS_VCORE_PKT_DATA_0          (SPM_BASE + 0x9320)
#define PBUS_VCORE_PKT_DATA_1          (SPM_BASE + 0x9324)
#define PBUS_VCORE_PKT_DATA_2          (SPM_BASE + 0x9328)
#define PBUS_VCORE_PKT_DATA_3          (SPM_BASE + 0x932C)
#define PBUS_VCORE_CTRL                (SPM_BASE + 0x9330)
#define PBUS_VLP_CTRL                  (SPM_BASE + 0x9334)
#define PBUS_VCORE_RX_PKT_CTRL         (SPM_BASE + 0x9340)
#define PBUS_VLP_RX_PKT_CTRL           (SPM_BASE + 0x9344)
#define PBUS_VLP_RX_PKT_DATA_0         (SPM_BASE + 0x9350)
#define PBUS_VLP_RX_PKT_DATA_1         (SPM_BASE + 0x9354)
#define PBUS_VLP_RX_PKT_DATA_2         (SPM_BASE + 0x9358)
#define PBUS_VLP_RX_PKT_DATA_3         (SPM_BASE + 0x935C)
#define PBUS_VCORE_RX_PKT_DATA_0       (SPM_BASE + 0x9360)
#define PBUS_VCORE_RX_PKT_DATA_1       (SPM_BASE + 0x9364)
#define PBUS_VCORE_RX_PKT_DATA_2       (SPM_BASE + 0x9368)
#define PBUS_VCORE_RX_PKT_DATA_3       (SPM_BASE + 0x936C)
#define PCM_WDT_LATCH_0                (SPM_BASE + 0x9500)
#define PCM_WDT_LATCH_1                (SPM_BASE + 0x9504)
#define PCM_WDT_LATCH_2                (SPM_BASE + 0x9508)
#define PCM_WDT_LATCH_3                (SPM_BASE + 0x950C)
#define PCM_WDT_LATCH_4                (SPM_BASE + 0x9510)
#define PCM_WDT_LATCH_5                (SPM_BASE + 0x9514)
#define PCM_WDT_LATCH_6                (SPM_BASE + 0x9518)
#define PCM_WDT_LATCH_7                (SPM_BASE + 0x951C)
#define PCM_WDT_LATCH_8                (SPM_BASE + 0x9520)
#define PCM_WDT_LATCH_9                (SPM_BASE + 0x9524)
#define PCM_WDT_LATCH_10               (SPM_BASE + 0x9528)
#define PCM_WDT_LATCH_11               (SPM_BASE + 0x952C)
#define PCM_WDT_LATCH_12               (SPM_BASE + 0x9530)
#define PCM_WDT_LATCH_13               (SPM_BASE + 0x9534)
#define PCM_WDT_LATCH_14               (SPM_BASE + 0x9538)
#define PCM_WDT_LATCH_15               (SPM_BASE + 0x953C)
#define PCM_WDT_LATCH_16               (SPM_BASE + 0x9540)
#define PCM_WDT_LATCH_17               (SPM_BASE + 0x9544)
#define PCM_WDT_LATCH_18               (SPM_BASE + 0x9548)
#define PCM_WDT_LATCH_19               (SPM_BASE + 0x954C)
#define PCM_WDT_LATCH_20               (SPM_BASE + 0x9550)
#define PCM_WDT_LATCH_21               (SPM_BASE + 0x9554)
#define PCM_WDT_LATCH_22               (SPM_BASE + 0x9558)
#define PCM_WDT_LATCH_23               (SPM_BASE + 0x955C)
#define PCM_WDT_LATCH_24               (SPM_BASE + 0x9560)
#define PCM_WDT_LATCH_25               (SPM_BASE + 0x9564)
#define PCM_WDT_LATCH_26               (SPM_BASE + 0x9568)
#define PCM_WDT_LATCH_27               (SPM_BASE + 0x956C)
#define PCM_WDT_LATCH_28               (SPM_BASE + 0x9570)
#define PCM_WDT_LATCH_29               (SPM_BASE + 0x9574)
#define PCM_WDT_LATCH_30               (SPM_BASE + 0x9578)
#define PCM_WDT_LATCH_31               (SPM_BASE + 0x957C)
#define PCM_WDT_LATCH_32               (SPM_BASE + 0x9580)
#define PCM_WDT_LATCH_33               (SPM_BASE + 0x9584)
#define PCM_WDT_LATCH_34               (SPM_BASE + 0x9588)
#define PCM_WDT_LATCH_35               (SPM_BASE + 0x958C)
#define PCM_WDT_LATCH_36               (SPM_BASE + 0x9590)
#define PCM_WDT_LATCH_37               (SPM_BASE + 0x9594)
#define PCM_WDT_LATCH_38               (SPM_BASE + 0x9598)
#define PCM_WDT_LATCH_SPARE_0          (SPM_BASE + 0x959C)
#define PCM_WDT_LATCH_SPARE_1          (SPM_BASE + 0x95A0)
#define PCM_WDT_LATCH_SPARE_2          (SPM_BASE + 0x95A4)
#define PCM_WDT_LATCH_SPARE_3          (SPM_BASE + 0x95A8)
#define PCM_WDT_LATCH_SPARE_4          (SPM_BASE + 0x95AC)
#define PCM_WDT_LATCH_SPARE_5          (SPM_BASE + 0x95B0)
#define PCM_WDT_LATCH_SPARE_6          (SPM_BASE + 0x95B4)
#define PCM_WDT_LATCH_SPARE_7          (SPM_BASE + 0x95B8)
#define PCM_WDT_LATCH_SPARE_8          (SPM_BASE + 0x95BC)
#define PCM_WDT_LATCH_SPARE_9          (SPM_BASE + 0x95C0)
#define DRAMC_GATING_ERR_LATCH_0       (SPM_BASE + 0x95C4)
#define DRAMC_GATING_ERR_LATCH_1       (SPM_BASE + 0x95C8)
#define DRAMC_GATING_ERR_LATCH_2       (SPM_BASE + 0x95CC)
#define DRAMC_GATING_ERR_LATCH_3       (SPM_BASE + 0x95D0)
#define DRAMC_GATING_ERR_LATCH_4       (SPM_BASE + 0x95D4)
#define DRAMC_GATING_ERR_LATCH_5       (SPM_BASE + 0x95D8)
#define DRAMC_GATING_ERR_LATCH_SPARE_0 (SPM_BASE + 0x95DC)
#define SPM_DEBUG_CON                  (SPM_BASE + 0x95E0)
#define SPM_ACK_CHK_CON_0              (SPM_BASE + 0x95E4)
#define SPM_ACK_CHK_SEL_0              (SPM_BASE + 0x95E8)
#define SPM_ACK_CHK_TIMER_0            (SPM_BASE + 0x95EC)
#define SPM_ACK_CHK_TIMEOUT_LATCH_0    (SPM_BASE + 0x95F0)
#define SPM_ACK_CHK_CON_1              (SPM_BASE + 0x95F4)
#define SPM_ACK_CHK_SEL_1              (SPM_BASE + 0x95F8)
#define SPM_ACK_CHK_TIMER_1            (SPM_BASE + 0x95FC)
#define SPM_ACK_CHK_TIMEOUT_LATCH_1    (SPM_BASE + 0x9600)
#define SPM_ACK_CHK_CON_2              (SPM_BASE + 0x9604)
#define SPM_ACK_CHK_SEL_2              (SPM_BASE + 0x9608)
#define SPM_ACK_CHK_TIMER_2            (SPM_BASE + 0x960C)
#define SPM_ACK_CHK_TIMEOUT_LATCH_2    (SPM_BASE + 0x9610)
#define SPM_ACK_CHK_CON_3              (SPM_BASE + 0x9614)
#define SPM_ACK_CHK_SEL_3              (SPM_BASE + 0x9618)
#define SPM_ACK_CHK_TIMER_3            (SPM_BASE + 0x961C)
#define SPM_ACK_CHK_TIMEOUT_LATCH_3    (SPM_BASE + 0x9620)
#define PCM_WDT_LATCH_59               (SPM_BASE + 0x9624)
#define PCM_APWDT_LATCH_59             (SPM_BASE + 0x9628)
#define PCM_APWDT_LATCH_0              (SPM_BASE + 0x9630)
#define PCM_APWDT_LATCH_1              (SPM_BASE + 0x9634)
#define PCM_APWDT_LATCH_2              (SPM_BASE + 0x9638)
#define PCM_APWDT_LATCH_3              (SPM_BASE + 0x963C)
#define PCM_APWDT_LATCH_4              (SPM_BASE + 0x9640)
#define PCM_APWDT_LATCH_5              (SPM_BASE + 0x9644)
#define PCM_APWDT_LATCH_6              (SPM_BASE + 0x9648)
#define PCM_APWDT_LATCH_7              (SPM_BASE + 0x964C)
#define PCM_APWDT_LATCH_8              (SPM_BASE + 0x9650)
#define PCM_APWDT_LATCH_9              (SPM_BASE + 0x9654)
#define PCM_APWDT_LATCH_10             (SPM_BASE + 0x9658)
#define PCM_APWDT_LATCH_11             (SPM_BASE + 0x965C)
#define PCM_APWDT_LATCH_12             (SPM_BASE + 0x9660)
#define PCM_APWDT_LATCH_13             (SPM_BASE + 0x9664)
#define PCM_APWDT_LATCH_14             (SPM_BASE + 0x9668)
#define PCM_APWDT_LATCH_15             (SPM_BASE + 0x966C)
#define PCM_APWDT_LATCH_16             (SPM_BASE + 0x9670)
#define PCM_APWDT_LATCH_17             (SPM_BASE + 0x9674)
#define PCM_APWDT_LATCH_18             (SPM_BASE + 0x9678)
#define PCM_APWDT_LATCH_19             (SPM_BASE + 0x967C)
#define PCM_APWDT_LATCH_20             (SPM_BASE + 0x9680)
#define PCM_APWDT_LATCH_21             (SPM_BASE + 0x9684)
#define PCM_APWDT_LATCH_22             (SPM_BASE + 0x9688)
#define PCM_APWDT_LATCH_23             (SPM_BASE + 0x968C)
#define PCM_APWDT_LATCH_24             (SPM_BASE + 0x9690)
#define PCM_APWDT_LATCH_25             (SPM_BASE + 0x9694)
#define PCM_APWDT_LATCH_26             (SPM_BASE + 0x9698)
#define PCM_APWDT_LATCH_27             (SPM_BASE + 0x96A4)
#define PCM_APWDT_LATCH_28             (SPM_BASE + 0x96A8)
#define PCM_APWDT_LATCH_29             (SPM_BASE + 0x96AC)
#define PCM_APWDT_LATCH_30             (SPM_BASE + 0x96B0)
#define PCM_APWDT_LATCH_31             (SPM_BASE + 0x96B4)
#define PCM_APWDT_LATCH_32             (SPM_BASE + 0x96B8)
#define PCM_APWDT_LATCH_33             (SPM_BASE + 0x96BC)
#define PCM_APWDT_LATCH_34             (SPM_BASE + 0x96C0)
#define PCM_APWDT_LATCH_35             (SPM_BASE + 0x96C4)
#define PCM_APWDT_LATCH_36             (SPM_BASE + 0x96C8)
#define PCM_APWDT_LATCH_37             (SPM_BASE + 0x96CC)
#define PCM_APWDT_LATCH_38             (SPM_BASE + 0x96D0)
#define PCM_WDT_LATCH_39               (SPM_BASE + 0x96D4)
#define PCM_APWDT_LATCH_39             (SPM_BASE + 0x96D8)
#define PCM_WDT_LATCH_40               (SPM_BASE + 0x96DC)
#define PCM_APWDT_LATCH_40             (SPM_BASE + 0x96E0)
#define PCM_WDT_LATCH_41               (SPM_BASE + 0x96E4)
#define PCM_APWDT_LATCH_41             (SPM_BASE + 0x96E8)
#define PCM_WDT_LATCH_42               (SPM_BASE + 0x96EC)
#define PCM_APWDT_LATCH_42             (SPM_BASE + 0x96F0)
#define PCM_WDT_LATCH_43               (SPM_BASE + 0x96F4)
#define PCM_APWDT_LATCH_43             (SPM_BASE + 0x96F8)
#define PCM_WDT_LATCH_44               (SPM_BASE + 0x96FC)
#define PCM_APWDT_LATCH_44             (SPM_BASE + 0x9700)
#define PCM_WDT_LATCH_45               (SPM_BASE + 0x9704)
#define PCM_APWDT_LATCH_45             (SPM_BASE + 0x9708)
#define PCM_WDT_LATCH_46               (SPM_BASE + 0x970C)
#define PCM_APWDT_LATCH_46             (SPM_BASE + 0x9710)
#define PCM_WDT_LATCH_47               (SPM_BASE + 0x9714)
#define PCM_APWDT_LATCH_47             (SPM_BASE + 0x9718)
#define PCM_WDT_LATCH_48               (SPM_BASE + 0x971C)
#define PCM_APWDT_LATCH_48             (SPM_BASE + 0x9720)
#define PCM_WDT_LATCH_49               (SPM_BASE + 0x9724)
#define PCM_APWDT_LATCH_49             (SPM_BASE + 0x9728)
#define PCM_WDT_LATCH_50               (SPM_BASE + 0x972C)
#define PCM_APWDT_LATCH_50             (SPM_BASE + 0x9730)
#define PCM_WDT_LATCH_51               (SPM_BASE + 0x9734)
#define PCM_APWDT_LATCH_51             (SPM_BASE + 0x9738)
#define PCM_WDT_LATCH_52               (SPM_BASE + 0x973C)
#define PCM_APWDT_LATCH_52             (SPM_BASE + 0x9740)
#define PCM_WDT_LATCH_53               (SPM_BASE + 0x9744)
#define PCM_APWDT_LATCH_53             (SPM_BASE + 0x9748)
#define SPM_ACK_CHK_STA_0              (SPM_BASE + 0x974C)
#define SPM_ACK_CHK_STA_1              (SPM_BASE + 0x9750)
#define SPM_ACK_CHK_STA_2              (SPM_BASE + 0x9754)
#define SPM_ACK_CHK_STA_3              (SPM_BASE + 0x9758)
#define SPM_MD_ASSERT_TIME_0           (SPM_BASE + 0x975C)
#define SPM_MD_ASSERT_TIME_1           (SPM_BASE + 0x9760)
#define SPM_MD_ASSERT_TIME_2           (SPM_BASE + 0x9764)
#define SPM_MD_ASSERT_TIME_3           (SPM_BASE + 0x9768)
#define SPM_MD_ASSERT_TIME_4           (SPM_BASE + 0x976C)
#define SPM_MD_ASSERT_TIME_5           (SPM_BASE + 0x9770)
#define SPM_MD_ASSERT_TIME_6           (SPM_BASE + 0x9774)
#define SPM_MD_ASSERT_TIME_7           (SPM_BASE + 0x9778)
#define SPM_ACK_CHK_CON_4              (SPM_BASE + 0x977C)
#define SPM_ACK_CHK_SEL_4              (SPM_BASE + 0x9780)
#define SPM_ACK_CHK_TIMER_4            (SPM_BASE + 0x9784)
#define SPM_ACK_CHK_TIMEOUT_LATCH_4    (SPM_BASE + 0x9788)
#define SPM_ACK_CHK_CON_5              (SPM_BASE + 0x978C)
#define SPM_ACK_CHK_SEL_5              (SPM_BASE + 0x9790)
#define SPM_ACK_CHK_TIMER_5            (SPM_BASE + 0x9794)
#define SPM_ACK_CHK_TIMEOUT_LATCH_5    (SPM_BASE + 0x9798)
#define SPM_ACK_CHK_CON_6              (SPM_BASE + 0x979C)
#define SPM_ACK_CHK_SEL_6              (SPM_BASE + 0x97A0)
#define SPM_ACK_CHK_TIMER_6            (SPM_BASE + 0x97A4)
#define SPM_ACK_CHK_TIMEOUT_LATCH_6    (SPM_BASE + 0x97A8)
#define SPM_ACK_CHK_CON_7              (SPM_BASE + 0x97AC)
#define SPM_ACK_CHK_SEL_7              (SPM_BASE + 0x97B0)
#define SPM_ACK_CHK_TIMER_7            (SPM_BASE + 0x97B4)
#define SPM_ACK_CHK_TIMEOUT_LATCH_7    (SPM_BASE + 0x97B8)
#define PCM_WDT_LATCH_SPARE_10         (SPM_BASE + 0x97BC)
#define PCM_WDT_LATCH_SPARE_11         (SPM_BASE + 0x97C0)
#define PCM_WDT_LATCH_SPARE_12         (SPM_BASE + 0x97C4)
#define PCM_WDT_LATCH_SPARE_13         (SPM_BASE + 0x97C8)
#define PCM_WDT_LATCH_SPARE_14         (SPM_BASE + 0x97CC)
#define PCM_WDT_LATCH_SPARE_15         (SPM_BASE + 0x97D0)
#define PCM_WDT_LATCH_54               (SPM_BASE + 0x97D4)
#define PCM_APWDT_LATCH_54             (SPM_BASE + 0x97D8)
#define PCM_WDT_LATCH_55               (SPM_BASE + 0x97DC)
#define PCM_APWDT_LATCH_55             (SPM_BASE + 0x97E0)
#define PCM_WDT_LATCH_56               (SPM_BASE + 0x97E4)
#define PCM_APWDT_LATCH_56             (SPM_BASE + 0x97E8)
#define PCM_WDT_LATCH_57               (SPM_BASE + 0x97EC)
#define PCM_APWDT_LATCH_57             (SPM_BASE + 0x97F0)
#define PCM_WDT_LATCH_58               (SPM_BASE + 0x97F4)
#define PCM_APWDT_LATCH_58             (SPM_BASE + 0x97F8)
#define SPM_DPSW_CON                   (SPM_BASE + 0x9800)
#define SPM_DPSW_CON_SET               (SPM_BASE + 0x9804)
#define SPM_DPSW_CON_CLR               (SPM_BASE + 0x9808)
#define SPM_LRTFF_LDPSW_CON            (SPM_BASE + 0x980C)
#define SPM_LRTFF_LDPSW_CON_SET        (SPM_BASE + 0x9810)
#define SPM_LRTFF_LDPSW_CON_CLR        (SPM_BASE + 0x9814)
#define SPM_LDPSW_ISO2LOGIC_CON        (SPM_BASE + 0x9824)
#define SPM_LDPSW_ISO2LOGIC_CON_SET    (SPM_BASE + 0x9828)
#define SPM_LDPSW_ISO2LOGIC_CON_CLR    (SPM_BASE + 0x982C)
#define SPM_DPSW_FORCE_SWITCH_CON      (SPM_BASE + 0x9830)
#define SPM_DPSW_FORCE_SWITCH_CON_SET  (SPM_BASE + 0x9834)
#define SPM_DPSW_FORCE_SWITCH_CON_CLR  (SPM_BASE + 0x9838)
#define SPM2DPSW_CTRL_ACK              (SPM_BASE + 0x983C)
#define SPM2LDPSW_CTRL_ACK             (SPM_BASE + 0x9840)
#define SPM_DPSW_BUCK_ISO_CON          (SPM_BASE + 0x9844)
#define CHINFRA_NORMAL_CON             (SPM_BASE + 0x9900)
#define CHINFRA_BACKUP_CON             (SPM_BASE + 0x9904)
#define CPU_RST_SEL_SODI_SUSPEND       (SPM_BASE + 0x9908)
#define PMRC_CON                       (SPM_BASE + 0x990C)
#define SSPM_PWR_STA                   (SPM_BASE + 0x9910)
#define EMI_RV33_PWR_STA               (SPM_BASE + 0x9914)
#define ILLEGAL_TRANS_ASSERT_CON       (SPM_BASE + 0x9918)
#define PCIE_BACKUP_CON                (SPM_BASE + 0x991C)
#define IDLE_GOVERNOR_CONA_1           (SPM_BASE + 0x9920)
#define IDLE_GOVERNOR_CONB_1           (SPM_BASE + 0x9924)
#define IDLE_GOVERNOR_CONA_2           (SPM_BASE + 0x9928)
#define IDLE_GOVERNOR_CONB_2           (SPM_BASE + 0x992C)
#define IDLE_GOVERNOR_CONA_3           (SPM_BASE + 0x9930)
#define IDLE_GOVERNOR_CONB_3           (SPM_BASE + 0x9934)
#define IDLE_GOVERNOR_CONA_4           (SPM_BASE + 0x9938)
#define IDLE_GOVERNOR_CONB_4           (SPM_BASE + 0x993C)
#define IDLE_GOVERNOR_CONA_5           (SPM_BASE + 0x9940)
#define IDLE_GOVERNOR_CONB_5           (SPM_BASE + 0x9944)
#define IDLE_GOVERNOR_CONA_6           (SPM_BASE + 0x9948)
#define IDLE_GOVERNOR_CONB_6           (SPM_BASE + 0x994C)
#define IDLE_GOVERNOR_CONA_7           (SPM_BASE + 0x9950)
#define IDLE_GOVERNOR_CONB_7           (SPM_BASE + 0x9954)
#define IDLE_GOVERNOR_CONA_8           (SPM_BASE + 0x9958)
#define IDLE_GOVERNOR_CONB_8           (SPM_BASE + 0x995C)
#define IDLE_GOVERNOR_CONA_9           (SPM_BASE + 0x9960)
#define IDLE_GOVERNOR_CONB_9           (SPM_BASE + 0x9964)
#define IDLE_GOVERNOR_CONA_10          (SPM_BASE + 0x9968)
#define IDLE_GOVERNOR_CONB_10          (SPM_BASE + 0x996C)
#define IDLE_GOVERNOR_CONA_11          (SPM_BASE + 0x9970)
#define IDLE_GOVERNOR_CONB_11          (SPM_BASE + 0x9974)
#define IDLE_GOVERNOR_CONA_12          (SPM_BASE + 0x9978)
#define IDLE_GOVERNOR_CONB_12          (SPM_BASE + 0x997C)
#define IDLE_GOVERNOR_CONA_0           (SPM_BASE + 0x9980)
#define IDLE_GOVERNOR_CONB_0           (SPM_BASE + 0x9984)
#define IDLE_GOVERNOR_CON              (SPM_BASE + 0x9988)
#define IDLE_GOVERNOR_MONA_1           (SPM_BASE + 0x9998)
#define IDLE_GOVERNOR_MONB_1           (SPM_BASE + 0x999C)
#define IDLE_GOVERNOR_MONC_1           (SPM_BASE + 0x99A0)
#define IDLE_GOVERNOR_MONA_2           (SPM_BASE + 0x99A4)
#define IDLE_GOVERNOR_MONB_2           (SPM_BASE + 0x99A8)
#define IDLE_GOVERNOR_MONC_2           (SPM_BASE + 0x99AC)
#define IDLE_GOVERNOR_MONA_3           (SPM_BASE + 0x99B0)
#define IDLE_GOVERNOR_MONB_3           (SPM_BASE + 0x99B4)
#define IDLE_GOVERNOR_MONC_3           (SPM_BASE + 0x99B8)
#define IDLE_GOVERNOR_MONA_4           (SPM_BASE + 0x99BC)
#define IDLE_GOVERNOR_MONB_4           (SPM_BASE + 0x99C0)
#define IDLE_GOVERNOR_MONC_4           (SPM_BASE + 0x99C4)
#define IDLE_GOVERNOR_MONA_5           (SPM_BASE + 0x99C8)
#define IDLE_GOVERNOR_MONB_5           (SPM_BASE + 0x99CC)
#define IDLE_GOVERNOR_MONC_5           (SPM_BASE + 0x99D0)
#define IDLE_GOVERNOR_MONA_6           (SPM_BASE + 0x99D4)
#define IDLE_GOVERNOR_MONB_6           (SPM_BASE + 0x99D8)
#define IDLE_GOVERNOR_MONC_6           (SPM_BASE + 0x99DC)
#define IDLE_GOVERNOR_MONA_7           (SPM_BASE + 0x99E0)
#define IDLE_GOVERNOR_MONB_7           (SPM_BASE + 0x99E4)
#define IDLE_GOVERNOR_MONC_7           (SPM_BASE + 0x99E8)
#define IDLE_GOVERNOR_MONA_8           (SPM_BASE + 0x99EC)
#define IDLE_GOVERNOR_MONB_8           (SPM_BASE + 0x99F0)
#define IDLE_GOVERNOR_MONC_8           (SPM_BASE + 0x99F4)
#define IDLE_GOVERNOR_MONA_9           (SPM_BASE + 0x99F8)
#define IDLE_GOVERNOR_MONB_9           (SPM_BASE + 0x99FC)
#define SPM_RESOURCE_ACK_MASK_13       (SPM_BASE + 0x9A00)
#define SPM_RESOURCE_ACK_MASK_14       (SPM_BASE + 0x9A04)
#define SPM_RESOURCE_ACK_MASK_15       (SPM_BASE + 0x9A08)
#define SPM_RESOURCE_ACK_MASK_16       (SPM_BASE + 0x9A0C)
#define SPM_RESOURCE_ACK_MASK_17       (SPM_BASE + 0x9A10)
#define SPM_EVENT_COUNTER_CLEAR        (SPM_BASE + 0x9A14)
#define SPM_VCORE_EVENT_COUNT_STA      (SPM_BASE + 0x9A18)
#define SPM_PMIC_EVENT_COUNT_STA       (SPM_BASE + 0x9A1C)
#define SPM_SRCCLKENA_EVENT_COUNT_STA  (SPM_BASE + 0x9A20)
#define SPM_INFRA_EVENT_COUNT_STA      (SPM_BASE + 0x9A24)
#define SPM_VRF18_EVENT_COUNT_STA      (SPM_BASE + 0x9A28)
#define SPM_EMI_EVENT_COUNT_STA        (SPM_BASE + 0x9A2C)
#define SPM_APSRC_EVENT_COUNT_STA      (SPM_BASE + 0x9A30)
#define SPM_AOV_EVENT_COUNT_STA        (SPM_BASE + 0x9A34)
#define SPM_DCS_EVENT_COUNT_STA        (SPM_BASE + 0x9A38)
#define SPM_SYSCO_EVENT_COUNT_STA      (SPM_BASE + 0x9A3C)
#define SPM_ADSP_DPSW_EVENT_COUNT_STA  (SPM_BASE + 0x9A40)
#define SPM_CHIFR_DATA_COH_EVENT_COUNT_STA (SPM_BASE + 0x9A44)
#define SPM_CHIFR_TCU_COH_EVENT_COUNT_STA (SPM_BASE + 0x9A48)
#define SPM_INTERNAL_ACK_STA           (SPM_BASE + 0x9A4C)
#define SPM_WAKEUP_H_STA               (SPM_BASE + 0x9A50)
#define SPM_WAKEUP_EVENT_H_MASK        (SPM_BASE + 0x9A54)
#define SPM_WAKEUP_EVENT_H_SENS        (SPM_BASE + 0x9A58)
#define SPM_WAKEUP_EVENT_H_CLEAR       (SPM_BASE + 0x9A5C)
#define SPM_SRC_MASK_RSV_0             (SPM_BASE + 0x9A60)
#define SPM_SRC_MASK_RSV_1             (SPM_BASE + 0x9A64)
#define SPM_SRC_MASK_RSV_2             (SPM_BASE + 0x9A68)
#define SPM_SRC_MASK_RSV_3             (SPM_BASE + 0x9A6C)
#define SPM_SRC_MASK_RSV_4             (SPM_BASE + 0x9A70)
#define SPM_SRC_MASK_RSV_5             (SPM_BASE + 0x9A74)
#define SPM_SRC_MASK_RSV_6             (SPM_BASE + 0x9A78)
#define SPM_SRC_MASK_RSV_7             (SPM_BASE + 0x9A7C)
#define SPM_SRC_MASK_RSV_8             (SPM_BASE + 0x9A80)
#define SPM_SRC_MASK_RSV_9             (SPM_BASE + 0x9A84)
#define SPM_SRC_MASK_RSV_10            (SPM_BASE + 0x9A88)
#define SPM_REQ_STA_RSV_0              (SPM_BASE + 0x9A8C)
#define SPM_REQ_STA_RSV_1              (SPM_BASE + 0x9A90)
#define SPM_REQ_STA_RSV_2              (SPM_BASE + 0x9A94)
#define SPM_REQ_STA_RSV_3              (SPM_BASE + 0x9A98)
#define SPM_REQ_STA_RSV_4              (SPM_BASE + 0x9A9C)
#define SPM_REQ_STA_RSV_5              (SPM_BASE + 0x9AA0)
#define SPM_REQ_STA_RSV_6              (SPM_BASE + 0x9AA4)
#define SPM_REQ_STA_RSV_7              (SPM_BASE + 0x9AA8)
#define SPM_REQ_STA_RSV_8              (SPM_BASE + 0x9AAC)
#define SPM_REQ_STA_RSV_9              (SPM_BASE + 0x9AB0)
#define SPM_REQ_STA_RSV_10             (SPM_BASE + 0x9AB4)
#define SPM_RESOURCE_ACK_MASK_RSV_0    (SPM_BASE + 0x9AB8)
#define SPM_RESOURCE_ACK_MASK_RSV_1    (SPM_BASE + 0x9ABC)
#define SPM_RESOURCE_ACK_MASK_RSV_2    (SPM_BASE + 0x9AC0)
#define SPM_RESOURCE_ACK_MASK_RSV_3    (SPM_BASE + 0x9AC4)
#define SPM_RESOURCE_ACK_MASK_RSV_4    (SPM_BASE + 0x9AC8)
#define SPM_RESOURCE_ACK_MASK_RSV_5    (SPM_BASE + 0x9AD0)
#define SPM_RESOURCE_ACK_MASK_RSV_6    (SPM_BASE + 0x9AD4)
#define SPM_RESOURCE_ACK_MASK_RSV_7    (SPM_BASE + 0x9AD8)
#define SPM_RESOURCE_ACK_MASK_RSV_8    (SPM_BASE + 0x9ADC)
#define SPM_RESOURCE_ACK_MASK_RSV_9    (SPM_BASE + 0x9AE0)
#define IDLE_GOVERNOR_MONC_9           (SPM_BASE + 0x9B00)
#define IDLE_GOVERNOR_MONA_10          (SPM_BASE + 0x9B04)
#define IDLE_GOVERNOR_MONB_10          (SPM_BASE + 0x9B08)
#define IDLE_GOVERNOR_MONC_10          (SPM_BASE + 0x9B0C)
#define IDLE_GOVERNOR_MONA_11          (SPM_BASE + 0x9B10)
#define IDLE_GOVERNOR_MONB_11          (SPM_BASE + 0x9B14)
#define IDLE_GOVERNOR_MONC_11          (SPM_BASE + 0x9B18)
#define IDLE_GOVERNOR_MONA_12          (SPM_BASE + 0x9B1C)
#define IDLE_GOVERNOR_MONB_12          (SPM_BASE + 0x9B20)
#define IDLE_GOVERNOR_MONC_12          (SPM_BASE + 0x9B24)
#define SPM_HWCCF_CON                  (SPM_BASE + 0x9B28)
#define OCLA_RSV_IN                    (SPM_BASE + 0x9B2C)
#define CHINFRA_SYSCO_STA              (SPM_BASE + 0x9B30)
#define SPM_PARALLEL_ACK_STA_0         (SPM_BASE + 0x9B34)
#define SPM_PARALLEL_ACK_STA_1         (SPM_BASE + 0x9B38)
#define PCM_WDT_LATCH_60               (SPM_BASE + 0x9C00)
#define PCM_APWDT_LATCH_60             (SPM_BASE + 0x9C04)
#define PCM_WDT_LATCH_61               (SPM_BASE + 0x9C08)
#define PCM_APWDT_LATCH_61             (SPM_BASE + 0x9C0C)
#define PCM_WDT_LATCH_62               (SPM_BASE + 0x9C10)
#define PCM_APWDT_LATCH_62             (SPM_BASE + 0x9C14)
#define PCM_WDT_LATCH_63               (SPM_BASE + 0x9C18)
#define PCM_APWDT_LATCH_63             (SPM_BASE + 0x9C1C)
#define PCM_WDT_LATCH_64               (SPM_BASE + 0x9C20)
#define PCM_APWDT_LATCH_64             (SPM_BASE + 0x9C24)
#define PCM_WDT_LATCH_65               (SPM_BASE + 0x9C28)
#define PCM_APWDT_LATCH_65             (SPM_BASE + 0x9C2C)
#define PCM_WDT_LATCH_66               (SPM_BASE + 0x9C30)
#define PCM_APWDT_LATCH_66             (SPM_BASE + 0x9C34)
#define PCM_WDT_LATCH_67               (SPM_BASE + 0x9C38)
#define PCM_APWDT_LATCH_67             (SPM_BASE + 0x9C3C)
#define PCM_WDT_LATCH_68               (SPM_BASE + 0x9C40)
#define PCM_APWDT_LATCH_68             (SPM_BASE + 0x9C44)
#define PCM_WDT_LATCH_69               (SPM_BASE + 0x9C48)
#define PCM_APWDT_LATCH_69             (SPM_BASE + 0x9C4C)

#define SPM_SRAM_BASE                  (SPM_BASE + 0x1000)
#define SPM_SRAM_D7X_APSRC_CNT         (SPM_SRAM_BASE + 0x7F00)
#define SPM_SRAM_D7X_INFRA_CNT         (SPM_SRAM_BASE + 0x7F04)
#define SPM_SRAM_D7X_VCORE_CNT         (SPM_SRAM_BASE + 0x7F08)
#define SPM_SRAM_COMM_CLK_MON_0        (SPM_SRAM_BASE + 0x7F0C)
#define SPM_SRAM_COMM_CLK_MON_1        (SPM_SRAM_BASE + 0x7F10)
#define SPM_SRAM_COMM_CLK_MON_2        (SPM_SRAM_BASE + 0x7F14)
#define SPM_SRAM_COMM_VLP_MON_0        (SPM_SRAM_BASE + 0x7F18)
#define SPM_SRAM_COMM_CLKSYS2_MON_0    (SPM_SRAM_BASE + 0x7F1C)
#define SPM_SRAM_LP_CLK_MON_0          (SPM_SRAM_BASE + 0x7F20)
#define SPM_SRAM_LP_CLK_MON_1          (SPM_SRAM_BASE + 0x7F24)
#define SPM_SRAM_LP_CLK_MON_2          (SPM_SRAM_BASE + 0x7F28)
#define SPM_SRAM_LP_VLP_MON_0          (SPM_SRAM_BASE + 0x7F2C)
#define SPM_SRAM_LP_CLKSYS2_MON_0      (SPM_SRAM_BASE + 0x7F30)

/* POWERON_CONFIG_EN (0x1C004000+0x0) */
#define BCLK_CG_EN_LSB                      (1U << 0)       /* 1b */
#define PROJECT_CODE_LSB                    (1U << 16)      /* 16b */
/* SPM_POWER_ON_VAL0 (0x1C004000+0x4) */
#define POWER_ON_VAL0_LSB                   (1U << 0)       /* 32b */
/* SPM_POWER_ON_VAL1 (0x1C004000+0x8) */
#define POWER_ON_VAL1_LSB                   (1U << 0)       /* 32b */
/* SPM_POWER_ON_VAL2 (0x1C004000+0xC) */
#define POWER_ON_VAL2_LSB                   (1U << 0)       /* 32b */
/* SPM_POWER_ON_VAL3 (0x1C004000+0x10) */
#define POWER_ON_VAL3_LSB                   (1U << 0)       /* 32b */
/* PCM_PWR_IO_EN (0x1C004000+0x14) */
#define PCM_PWR_IO_EN_LSB                   (1U << 0)       /* 8b */
/* PCM_CON0 (0x1C004000+0x18) */
#define PCM_CK_EN_LSB                       (1U << 2)       /* 1b */
#define PCM_SW_RESET_LSB                    (1U << 15)      /* 1b */
#define PCM_CON0_PROJECT_CODE_LSB           (1U << 16)      /* 16b */
/* PCM_CON1 (0x1C004000+0x1C) */
#define REG_SPM_APB_INTERNAL_EN_LSB         (1U << 3)       /* 1b */
#define REG_PCM_TIMER_EN_LSB                (1U << 5)       /* 1b */
#define REG_PCM_WDT_EN_LSB                  (1U << 8)       /* 1b */
#define REG_PCM_WDT_WAKE_LSB                (1U << 9)       /* 1b */
#define REG_SSPM_APB_P2P_EN_LSB             (1U << 10)      /* 1b */
#define REG_MCUPM_APB_P2P_EN_LSB            (1U << 11)      /* 1b */
#define REG_RSV_APB_P2P_EN_LSB              (1U << 12)      /* 1b */
#define RG_PCM_IRQ_MSK_LSB                  (1U << 15)      /* 1b */
#define PCM_CON1_PROJECT_CODE_LSB           (1U << 16)      /* 16b */
/* SPM_SRAM_SLEEP_CTRL (0x1C004000+0x20) */
#define REG_SRAM_ISO_ACTIVE_LSB             (1U << 0)       /* 8b */
#define REG_SRAM_SLP2ISO_TIME_LSB           (1U << 8)       /* 8b */
#define REG_SPM_SRAM_CTRL_MUX_LSB           (1U << 16)      /* 1b */
#define REG_SRAM_SLEEP_TIME_LSB             (1U << 24)      /* 8b */
/* SPM_CLK_CON (0x1C004000+0x24) */
#define REG_SPM_LOCK_INFRA_DCM_LSB          (1U << 0)       /* 1b */
#define REG_CXO32K_REMOVE_EN_LSB            (1U << 1)       /* 1b */
#define REG_SPM_LEAVE_SUSPEND_MERGE_MASK_LSB (1U << 4)       /* 3b */
#define REG_SRCLKENO0_SRC_MASK_B_LSB        (1U << 8)       /* 8b */
#define REG_SRCLKENO1_SRC_MASK_B_LSB        (1U << 16)      /* 8b */
#define REG_SRCLKENO2_SRC_MASK_B_LSB        (1U << 24)      /* 8b */
/* SPM_CLK_SETTLE (0x1C004000+0x28) */
#define SYSCLK_SETTLE_LSB                   (1U << 0)       /* 28b */
/* SPM_POWER_ON_VAL4 (0x1C004000+0x2C) */
#define POWER_ON_VAL4_LSB                   (1U << 0)       /* 32b */
/* SPM_EXT_IRQ_SAMPLE_TYPE (0x1C004000+0x30) */
#define REG_EXT_IRQ_SAMPLE_TYPE_LSB         (1U << 0)       /* 32b */
/* SPM_EXT_IRQ_SAMPLE_CLEAR (0x1C004000+0x34) */
#define REG_EXT_IRQ_SAMPLE_CLEAR_LSB        (1U << 0)       /* 32b */
/* SPM_EXT_IRQ_SAMPLE_MASK_B (0x1C004000+0x38) */
#define REG_EXT_IRQ_SAMPLE_MASK_B_LSB       (1U << 0)       /* 32b */
/* SPM_EXT_IRQ_STA (0x1C004000+0x3C) */
#define SPM_EXT_IRQ_SAMPLED_LSB             (1U << 0)       /* 32b */
/* SPM_SW_RST_CON (0x1C004000+0x40) */
#define SPM_SW_RST_CON_LSB                  (1U << 0)       /* 16b */
#define SPM_SW_RST_CON_PROJECT_CODE_LSB     (1U << 16)      /* 16b */
/* SPM_SW_RST_CON_SET (0x1C004000+0x44) */
#define SPM_SW_RST_CON_SET_LSB              (1U << 0)       /* 16b */
#define SPM_SW_RST_CON_SET_PROJECT_CODE_LSB (1U << 16)      /* 16b */
/* SPM_SW_RST_CON_CLR (0x1C004000+0x48) */
#define SPM_SW_RST_CON_CLR_LSB              (1U << 0)       /* 16b */
#define SPM_SW_RST_CON_CLR_PROJECT_CODE_LSB (1U << 16)      /* 16b */
/* R_SEC_READ_MASK (0x1C004000+0x50) */
#define SPM_SEC_READ_MASK_LSB               (1U << 0)       /* 1b */
/* R_ONE_TIME_LOCK_L (0x1C004000+0x54) */
#define SPM_ONE_TIME_LOCK_L_LSB             (1U << 0)       /* 32b */
/* R_ONE_TIME_LOCK_M (0x1C004000+0x58) */
#define SPM_ONE_TIME_LOCK_M_LSB             (1U << 0)       /* 32b */
/* R_ONE_TIME_LOCK_H (0x1C004000+0x5C) */
#define SPM_ONE_TIME_LOCK_H_LSB             (1U << 0)       /* 32b */
/* SCP_CLK_CON (0x1C004000+0x88) */
#define SCP_SECURE_VREQ_MASK_LSB            (1U << 2)       /* 1b */
#define SCP_SLP_REQ_LSB                     (1U << 3)       /* 1b */
#define SCP_SLP_ACK_LSB                     (1U << 4)       /* 1b */
/* SPM_SWINT (0x1C004000+0x90) */
#define SPM_SWINT_LSB                       (1U << 0)       /* 32b */
/* SPM_SWINT_SET (0x1C004000+0x94) */
#define SPM_SWINT_SET_LSB                   (1U << 0)       /* 32b */
/* SPM_SWINT_CLR (0x1C004000+0x98) */
#define SPM_SWINT_CLR_LSB                   (1U << 0)       /* 32b */
/* SPM_CPU_WAKEUP_EVENT (0x1C004000+0xB0) */
#define REG_CPU_WAKEUP_LSB                  (1U << 0)       /* 1b */
/* SPM_IRQ_MASK (0x1C004000+0xB4) */
#define REG_SPM_IRQ_MASK_LSB                (1U << 0)       /* 32b */
/* MD32PCM_WAKEUP_H_STA (0x1C004000+0xB8) */
#define MD32PCM_WAKEUP_H_STA_LSB            (1U << 0)       /* 32b */
/* MD32PCM_SCU_CTRL0 (0x1C004000+0x100) */
#define MD32PCM_CTRL0_LSB                   (1U << 0)       /* 32b */
/* MD32PCM_SCU_CTRL1 (0x1C004000+0x104) */
#define MD32PCM_CTRL1_LSB                   (1U << 0)       /* 32b */
/* MD32PCM_SCU_CTRL2 (0x1C004000+0x108) */
#define MD32PCM_CTRL2_LSB                   (1U << 0)       /* 32b */
/* MD32PCM_SCU_CTRL3 (0x1C004000+0x10C) */
#define MD32PCM_CTRL3_LSB                   (1U << 0)       /* 32b */
/* MD32PCM_SCU_STA0 (0x1C004000+0x110) */
#define MD32PCM_STA0_LSB                    (1U << 0)       /* 32b */
/* SPM_IRQ_STA (0x1C004000+0x128) */
#define PCM_IRQ_LSB                         (1U << 3)       /* 1b */
/* MD32PCM_WAKEUP_L_STA (0x1C004000+0x130) */
#define MD32PCM_WAKEUP_L_STA_LSB            (1U << 0)       /* 32b */
/* MD32PCM_EVENT_STA (0x1C004000+0x134) */
#define MD32PCM_EVENT_STA_LSB               (1U << 0)       /* 32b */
/* SPM_WAKEUP_MISC (0x1C004000+0x140) */
#define SRCLKEN_RC_ERR_INT_LSB              (1U << 0)       /* 1b */
#define SPM_TIMEOUT_WAKEUP_0_LSB            (1U << 1)       /* 1b */
#define SPM_TIMEOUT_WAKEUP_1_LSB            (1U << 2)       /* 1b */
#define SPM_TIMEOUT_WAKEUP_2_LSB            (1U << 3)       /* 1b */
#define DVFSRC_IRQ_LSB                      (1U << 4)       /* 1b */
#define TWAM_IRQ_B_LSB                      (1U << 5)       /* 1b */
#define SPM_ACK_CHK_WAKEUP_0_LSB            (1U << 6)       /* 1b */
#define SPM_ACK_CHK_WAKEUP_1_LSB            (1U << 7)       /* 1b */
#define SPM_ACK_CHK_WAKEUP_2_LSB            (1U << 8)       /* 1b */
#define SPM_ACK_CHK_WAKEUP_3_LSB            (1U << 9)       /* 1b */
#define SPM_ACK_CHK_WAKEUP_ALL_LSB          (1U << 10)      /* 1b */
#define VLP_BUS_TIMEOUT_IRQ_LSB             (1U << 11)      /* 1b */
#define PCM_TIMER_EVENT_LSB                 (1U << 16)      /* 1b */
#define PMIC_EINT_OUT_LSB                   (1U << 19)      /* 2b */
#define PMIC_IRQ_ACK_LSB                    (1U << 30)      /* 1b */
#define PMIC_SCP_IRQ_LSB                    (1U << 31)      /* 1b */
/* SPM_CK_STA (0x1C004000+0x164) */
#define PCM_CK_SEL_O_LSB                    (1U << 0)       /* 4b */
#define EXT_SRC_STA_LSB                     (1U << 4)       /* 3b */
#define CK_SLEEP_EN_LSB                     (1U << 8)       /* 1b */
#define SPM_SRAM_CTRL_CK_SEL_LSB            (1U << 9)       /* 1b */
/* MD32PCM_STA (0x1C004000+0x190) */
#define MD32PCM_HALT_LSB                    (1U << 0)       /* 1b */
#define MD32PCM_GATED_LSB                   (1U << 1)       /* 1b */
/* MD32PCM_PC (0x1C004000+0x194) */
#define MON_PC_LSB                          (1U << 0)       /* 32b */
/* SPM_ULPOSC_EN_CG_CON (0x1C004000+0x198) */
#define REG_ULPOSC_EN_CG_SLOW_MODE_LSB      (1U << 0)       /* 1b */
#define REG_ULPOSC_EN_CG_LEN_LSB            (1U << 4)       /* 8b */
#define REG_PCM_ULPOSC_REQ_MASK_B_LSB       (1U << 16)      /* 1b */
/* SPM_RESOURCE_ULPOSC_ACK_CON (0x1C004000+0x19C) */
#define REG_ULPOSC_ACK_LEN_LSB              (1U << 0)       /* 32b */
/* SPM_ULPOSC_OFF_MODE_CON (0x1C004000+0x1A0) */
#define SC_REG_UPLOSC_MODE_SEL_LSB          (1U << 0)       /* 1b */
#define DA_OSC_EN_32K_LSB                   (1U << 4)       /* 1b */
/* SPM_ULPOSC_ACK_STA (0x1C004000+0x1A4) */
#define ULPOSC_ACK_LSB                      (1U << 0)       /* 12b */
#define SPM_ULPOSC_INTERNAL_ACK_LSB         (1U << 16)      /* 1b */
/* SPM_REOSURCE_ULPOSC_MASK (0x1C004000+0x1A8) */
#define REG_ULPOSC_REQ_MASK_B_LSB           (1U << 0)       /* 12b */
#define REG_ULPOSC_ACK_MASK_LSB             (1U << 16)      /* 12b */
/* SPM_REQ_BLOCK (0x1C004000+0x1AC) */
#define SPM_APSRC_REQ_BLOCK_LSB             (1U << 0)       /* 1b */
#define SPM_VRF18_REQ_BLOCK_LSB             (1U << 2)       /* 1b */
#define SPM_INFRA_REQ_BLOCK_LSB             (1U << 3)       /* 1b */
#define SPM_EMI_REQ_BLOCK_LSB               (1U << 4)       /* 1b */
#define SPM_SRCCLKENA_REQ_BLOCK_LSB         (1U << 5)       /* 1b */
#define SPM_PMIC_REQ_BLOCK_LSB              (1U << 6)       /* 1b */
#define SPM_VCORE_REQ_BLOCK_LSB             (1U << 7)       /* 1b */
#define SPM_CHIFR_DATA_COH_REQ_BLOCK_LSB    (1U << 8)       /* 1b */
#define SPM_CHIFR_TCU_COH_REQ_BLOCK_LSB     (1U << 9)       /* 1b */
#define SPM_AOV_REQ_BLOCK_LSB               (1U << 10)      /* 1b */
#define SPM_DCS_REQ_BLOCK_LSB               (1U << 11)      /* 1b */
#define SPM_SYSCO_REQ_BLOCK_LSB             (1U << 12)      /* 1b */
#define SPM_ADSP_DPSW_REQ_BLOCK_LSB         (1U << 13)      /* 1b */
#define SPM_MCU_MEM_REQ_BLOCK_LSB           (1U << 14)      /* 1b */
/* TOP_CKSYS_CON (0x1C004000+0x1B4) */
#define SPM_AXI_CK_EN_LSB                   (1U << 0)       /* 1b */
#define SPM_MEM_SUB_CK_EN_LSB               (1U << 1)       /* 1b */
#define SPM_IO_NOC_CK_EN_LSB                (1U << 2)       /* 1b */
#define TOP_CKSYS_RSV_CON_LSB               (1U << 3)       /* 29b */
/* OCLA_CLK_CON (0x1C004000+0x1B8) */
#define REG_OCLA_SRCLKENO1_SRC_MASK_B_LSB   (1U << 0)       /* 1b */
#define REG_OCLA_SRCLKENO2_SRC_MASK_B_LSB   (1U << 1)       /* 1b */
/* EXT_INT_WAKEUP_REQ (0x1C004000+0x210) */
#define EXT_INT_WAKEUP_REQ_LSB              (1U << 0)       /* 10b */
/* EXT_INT_WAKEUP_REQ_SET (0x1C004000+0x214) */
#define EXT_INT_WAKEUP_REQ_SET_LSB          (1U << 0)       /* 10b */
/* EXT_INT_WAKEUP_REQ_CLR (0x1C004000+0x218) */
#define EXT_INT_WAKEUP_REQ_CLR_LSB          (1U << 0)       /* 10b */
/* CPU_PWR_STATUS (0x1C004000+0x220) */
#define MP0_SPMC_PWR_ON_ACK_CPU0_LSB        (1U << 0)       /* 1b */
#define MP0_SPMC_PWR_ON_ACK_CPU1_LSB        (1U << 1)       /* 1b */
#define MP0_SPMC_PWR_ON_ACK_CPU2_LSB        (1U << 2)       /* 1b */
#define MP0_SPMC_PWR_ON_ACK_CPU3_LSB        (1U << 3)       /* 1b */
#define MP0_SPMC_PWR_ON_ACK_CPU4_LSB        (1U << 4)       /* 1b */
#define MP0_SPMC_PWR_ON_ACK_CPU5_LSB        (1U << 5)       /* 1b */
#define MP0_SPMC_PWR_ON_ACK_CPU6_LSB        (1U << 6)       /* 1b */
#define MP0_SPMC_PWR_ON_ACK_CPU7_LSB        (1U << 7)       /* 1b */
#define MP0_SPMC_PWR_ON_ACK_CPUTOP_LSB      (1U << 8)       /* 1b */
#define MCUSYS_SPMC_PWR_ON_ACK_LSB          (1U << 9)       /* 1b */
#define MP0_SPMC_PWR_ON_ACK_CPU8_LSB        (1U << 10)      /* 1b */
#define MP0_SPMC_PWR_ON_ACK_CPU9_LSB        (1U << 11)      /* 1b */
#define MP0_SPMC_PWR_ON_ACK_CPU10_LSB       (1U << 12)      /* 1b */
#define MP0_SPMC_PWR_ON_ACK_CPU11_LSB       (1U << 13)      /* 1b */
/* SW2SPM_WAKEUP (0x1C004000+0x224) */
#define SW2SPM_WAKEUP_LSB                   (1U << 0)       /* 4b */
/* SW2SPM_WAKEUP_SET (0x1C004000+0x228) */
#define SW2SPM_WAKEUP_SET_LSB               (1U << 0)       /* 4b */
/* SW2SPM_WAKEUP_CLR (0x1C004000+0x22C) */
#define SW2SPM_WAKEUP_CLR_LSB               (1U << 0)       /* 4b */
/* SW2SPM_MAILBOX_0 (0x1C004000+0x230) */
#define SW2SPM_MAILBOX_0_LSB                (1U << 0)       /* 32b */
/* SW2SPM_MAILBOX_1 (0x1C004000+0x234) */
#define SW2SPM_MAILBOX_1_LSB                (1U << 0)       /* 32b */
/* SW2SPM_MAILBOX_2 (0x1C004000+0x238) */
#define SW2SPM_MAILBOX_2_LSB                (1U << 0)       /* 32b */
/* SW2SPM_MAILBOX_3 (0x1C004000+0x23C) */
#define SW2SPM_MAILBOX_3_LSB                (1U << 0)       /* 32b */
/* SPM2SW_MAILBOX_0 (0x1C004000+0x240) */
#define SPM2SW_MAILBOX_0_LSB                (1U << 0)       /* 32b */
/* SPM2SW_MAILBOX_1 (0x1C004000+0x244) */
#define SPM2SW_MAILBOX_1_LSB                (1U << 0)       /* 32b */
/* SPM2SW_MAILBOX_2 (0x1C004000+0x248) */
#define SPM2SW_MAILBOX_2_LSB                (1U << 0)       /* 32b */
/* SPM2SW_MAILBOX_3 (0x1C004000+0x24C) */
#define SPM2SW_MAILBOX_3_LSB                (1U << 0)       /* 32b */
/* SPM2MCUPM_CON (0x1C004000+0x250) */
#define CPU_PMIC_MST_REQ_LSB                (1U << 0)       /* 1b */
#define MCUPM_WFI_LSB                       (1U << 16)      /* 1b */
#define VPROC_SRAM_STA_LSB                  (1U << 17)      /* 1b */
#define CPU_PMIC_MST_ACK_LSB                (1U << 18)      /* 1b */
#define CPU_PMIC_MST_IRQ_LSB                (1U << 19)      /* 1b */
/* SPM_MCUPM_SPMC_CON (0x1C004000+0x288) */
#define MCUPM_STATE_VALID_LSB               (1U << 0)       /* 1b */
#define REQ_PWR_ON_LSB                      (1U << 1)       /* 1b */
#define REQ_MEM_RET_LSB                     (1U << 2)       /* 1b */
#define RESET_PWR_ON_LSB                    (1U << 4)       /* 1b */
#define RESET_MEM_RET_LSB                   (1U << 5)       /* 1b */
#define MCUPM_STATE_FINISH_ACK_LSB          (1U << 31)      /* 1b */
/* SODI5_MCUSYS_CON (0x1C004000+0x28C) */
#define MCUSYS_D7X_STATUS_LSB               (1U << 0)       /* 1b */
#define MCUSYS_VCORE_DEBUG_LSB              (1U << 1)       /* 1b */
#define DPSW_MCUSYS_ISO_LSB                 (1U << 2)       /* 1b */
/* SPM_DPM_P2P_STA (0x1C004000+0x2A0) */
#define P2P_TX_STA_LSB                      (1U << 0)       /* 32b */
/* SPM_DPM_P2P_CON (0x1C004000+0x2A4) */
#define REG_P2P_TX_ERROR_FLAG_EN_LSB        (1U << 0)       /* 1b */
/* SPM_DPM_INTF_STA (0x1C004000+0x2A8) */
#define SC_DPM2SPM_PST_ACK_LSB              (1U << 16)      /* 4b */
#define SC_DPM_WFI_STA_LSB                  (1U << 20)      /* 4b */
#define SC_SPM_WLA_MEMSYS_DDREN_REQ_LSB     (1U << 24)      /* 1b */
#define SC_SPM_WLA_MEMSYS_DDREN_URGENT_LSB  (1U << 25)      /* 1b */
#define SC_SPM_WLA_MEMSYS_DDREN_ACK_LSB     (1U << 28)      /* 1b */
#define SC_SPM_WLA_MEMSYS_DDREN_ALL_ACK_LSB (1U << 29)      /* 1b */
/* SPM_DPM_WB_CON (0x1C004000+0x2AC) */
#define REG_DPM_WB_EN_LSB                   (1U << 0)       /* 1b */
/* SPM_PWRAP_CON (0x1C004000+0x300) */
#define SPM_PWRAP_CON_LSB                   (1U << 0)       /* 32b */
/* SPM_PMIC_SPMI_CON (0x1C004000+0x308) */
#define SPM_SPMI_CMD_LSB                    (1U << 0)       /* 2b */
#define SPM_SPMI_WRITE_LSB                  (1U << 2)       /* 1b */
#define SPM_SPMI_PMIFID_LSB                 (1U << 3)       /* 2b */
#define SPM_SPMI_SLVID_LSB                  (1U << 5)       /* 4b */
#define SPM_SPMI_BYTECNT_LSB                (1U << 9)       /* 2b */
#define SPM_SPMI_RETRY_LSB                  (1U << 11)      /* 1b */
#define SPM_GIP_REQ_LSB                     (1U << 12)      /* 1b */
#define SPM_PMIF_REQ_LSB                    (1U << 13)      /* 1b */
#define SPM_SPMI_ERR_LSB                    (1U << 30)      /* 1b */
#define SPM_SPMI_ACK_LSB                    (1U << 31)      /* 1b */
/* SPM_SPMI_RDATA (0x1C004000+0x30C) */
#define SPM_SPMI_RDATA_LSB                  (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD0 (0x1C004000+0x310) */
#define SPM_PWRAP_CMD0_LSB                  (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD1 (0x1C004000+0x314) */
#define SPM_PWRAP_CMD1_LSB                  (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD2 (0x1C004000+0x318) */
#define SPM_PWRAP_CMD2_LSB                  (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD3 (0x1C004000+0x31C) */
#define SPM_PWRAP_CMD3_LSB                  (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD4 (0x1C004000+0x320) */
#define SPM_PWRAP_CMD4_LSB                  (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD5 (0x1C004000+0x324) */
#define SPM_PWRAP_CMD5_LSB                  (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD6 (0x1C004000+0x328) */
#define SPM_PWRAP_CMD6_LSB                  (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD7 (0x1C004000+0x32C) */
#define SPM_PWRAP_CMD7_LSB                  (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD8 (0x1C004000+0x330) */
#define SPM_PWRAP_CMD8_LSB                  (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD9 (0x1C004000+0x334) */
#define SPM_PWRAP_CMD9_LSB                  (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD10 (0x1C004000+0x338) */
#define SPM_PWRAP_CMD10_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD11 (0x1C004000+0x33C) */
#define SPM_PWRAP_CMD11_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD12 (0x1C004000+0x340) */
#define SPM_PWRAP_CMD12_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD13 (0x1C004000+0x344) */
#define SPM_PWRAP_CMD13_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD14 (0x1C004000+0x348) */
#define SPM_PWRAP_CMD14_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD15 (0x1C004000+0x34C) */
#define SPM_PWRAP_CMD15_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD16 (0x1C004000+0x350) */
#define SPM_PWRAP_CMD16_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD17 (0x1C004000+0x354) */
#define SPM_PWRAP_CMD17_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD18 (0x1C004000+0x358) */
#define SPM_PWRAP_CMD18_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD19 (0x1C004000+0x35C) */
#define SPM_PWRAP_CMD19_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD20 (0x1C004000+0x360) */
#define SPM_PWRAP_CMD20_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD21 (0x1C004000+0x364) */
#define SPM_PWRAP_CMD21_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD22 (0x1C004000+0x368) */
#define SPM_PWRAP_CMD22_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD23 (0x1C004000+0x36C) */
#define SPM_PWRAP_CMD23_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD24 (0x1C004000+0x370) */
#define SPM_PWRAP_CMD24_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD25 (0x1C004000+0x374) */
#define SPM_PWRAP_CMD25_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD26 (0x1C004000+0x378) */
#define SPM_PWRAP_CMD26_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD27 (0x1C004000+0x37C) */
#define SPM_PWRAP_CMD27_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD28 (0x1C004000+0x380) */
#define SPM_PWRAP_CMD28_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD29 (0x1C004000+0x384) */
#define SPM_PWRAP_CMD29_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD30 (0x1C004000+0x388) */
#define SPM_PWRAP_CMD30_LSB                 (1U << 0)       /* 32b */
/* SPM_PWRAP_CMD31 (0x1C004000+0x38C) */
#define SPM_PWRAP_CMD31_LSB                 (1U << 0)       /* 32b */
/* DVFSRC_EVENT_STA (0x1C004000+0x390) */
#define DVFSRC_EVENT_LSB                    (1U << 0)       /* 32b */
/* SPM_FORCE_DVFS (0x1C004000+0x394) */
#define FORCE_DVFS_LEVEL_LSB                (1U << 0)       /* 32b */
/* SPM_DVFS_STA (0x1C004000+0x398) */
#define TARGET_DVFS_LEVEL_LSB               (1U << 0)       /* 32b */
/* SPM2AVS_VCORE_LEVEL (0x1C004000+0x39C) */
#define SPM2AVS_VCORE_LEVEL_LSB             (1U << 0)       /* 32b */
/* SPM_DVFS_LEVEL (0x1C004000+0x3A0) */
#define SPM_DVFS_LEVEL_LSB                  (1U << 0)       /* 32b */
/* SPM_DVFS_OPP (0x1C004000+0x3A4) */
#define SPM_DVFS_OPP_LSB                    (1U << 0)       /* 5b */
/* SPM_ULTRA_REQ (0x1C004000+0x3A8) */
#define SPM2MM_ULTRAREQ_LSB                 (1U << 2)       /* 1b */
#define SPM2MD_ULTRAREQ_LSB                 (1U << 3)       /* 1b */
#define SPM2ISP_ULTRAREQ_LSB                (1U << 4)       /* 1b */
#define SPM2ISP_ULTRAACK_D2T_LSB            (1U << 18)      /* 1b */
#define SPM2MM_ULTRAACK_D2T_LSB             (1U << 19)      /* 1b */
#define SPM2MD_ULTRAACK_D2T_LSB             (1U << 20)      /* 1b */
/* SPM_DVFS_CON (0x1C004000+0x3AC) */
#define SPM_DVFS_FORCE_ENABLE_LSB           (1U << 2)       /* 1b */
#define FORCE_DVFS_WAKE_LSB                 (1U << 3)       /* 1b */
#define SPM_DVFSRC_ENABLE_LSB               (1U << 4)       /* 1b */
#define DVFSRC_WAKEUP_EVENT_MASK_LSB        (1U << 6)       /* 1b */
#define SPM2RC_EVENT_ABORT_LSB              (1U << 7)       /* 1b */
#define DVFSRC_LEVEL_ACK_LSB                (1U << 8)       /* 1b */
/* SPM_SRAMRC_CON (0x1C004000+0x3B0) */
#define VSRAM_GEAR_REQ_LSB                  (1U << 0)       /* 1b */
#define VSRAM_GEAR_RDY_LSB                  (1U << 4)       /* 1b */
#define VSRAM_VAL_LEVEL_LSB                 (1U << 16)      /* 8b */
/* SPM_SRCLKENRC_CON (0x1C004000+0x3B4) */
#define SPM_PMIF_VALID_LSB                  (1U << 0)       /* 1b */
#define SPM_PMIF_ACK_LSB                    (1U << 4)       /* 1b */
/* DVFSRC_EVENT_DCS_STA (0x1C004000+0x3B8) */
#define DVFSRC_EVENT_DCS_STA_LSB            (1U << 0)       /* 32b */
/* HVS_VOTER_CON (0x1C004000+0x3BC) */
#define HVS_GET_VSEL_REQ_LSB                (1U << 0)       /* 1b */
#define HVS_VCORE_STA_LSB                   (1U << 1)       /* 4b */
#define HVS_CONSERVATIVE_FLAG_LSB           (1U << 5)       /* 1b */
#define HVS_VSEL_VAL_LSB                    (1U << 6)       /* 8b */
#define HVS_GET_VSEL_ACK_LSB                (1U << 14)      /* 1b */
/* DVFS_IPS_CTRL (0x1C004000+0x3C0) */
#define IPS_DVFS_DELTA_LSB                  (1U << 0)       /* 4b */
/* SPM_SMAP_CON (0x1C004000+0x3C4) */
#define SMAP_VCORE_ONE_HOT_STA_LSB          (1U << 0)       /* 16b */
/* SPM2EMI_DRAM_LEVEL (0x1C004000+0x3C8) */
#define SPM2EMI_DRAM_LEVEL_LSB              (1U << 0)       /* 32b */
/* SPM2EMI_EMI_LEVEL (0x1C004000+0x3CC) */
#define SPM2EMI_EMI_LEVEL_LSB               (1U << 0)       /* 32b */
/* SPM2AVS_DRAM_LEVEL (0x1C004000+0x3D0) */
#define SPM2AVS_DRAM_LEVEL_LSB              (1U << 0)       /* 32b */
/* ULPOSC_CON (0x1C004000+0x400) */
#define ULPOSC_EN_LSB                       (1U << 0)       /* 1b */
#define ULPOSC_RST_LSB                      (1U << 1)       /* 1b */
#define ULPOSC_CG_EN_LSB                    (1U << 2)       /* 1b */
#define ULPOSC_CLK_SEL_LSB                  (1U << 3)       /* 1b */
/* AP_MDSRC_REQ (0x1C004000+0x404) */
#define AP_MDSMSRC_REQ_LSB                  (1U << 0)       /* 1b */
#define AP_L1SMSRC_REQ_LSB                  (1U << 1)       /* 1b */
#define AP2MD_PEER_WAKEUP_LSB               (1U << 3)       /* 1b */
#define AP_MDSMSRC_ACK_LSB                  (1U << 4)       /* 1b */
#define AP_L1SMSRC_ACK_LSB                  (1U << 5)       /* 1b */
/* SPM2MD_SWITCH_CTRL (0x1C004000+0x408) */
#define SPM2MD_SWITCH_CTRL_LSB              (1U << 0)       /* 10b */
/* RC_SPM_CTRL (0x1C004000+0x40C) */
#define SPM_AP_26M_RDY_LSB                  (1U << 0)       /* 1b */
#define SPM2RC_DMY_CTRL_LSB                 (1U << 2)       /* 6b */
#define RC2SPM_SRCCLKENO_0_ACK_LSB          (1U << 16)      /* 1b */
/* SPM2GPUPM_CON (0x1C004000+0x410) */
#define SPM2GPUEB_SW_RST_B_LSB              (1U << 0)       /* 1b */
#define SPM2GPUEB_SW_INT_LSB                (1U << 1)       /* 1b */
#define SC_MFG_PLL_EN_LSB                   (1U << 4)       /* 1b */
#define GPUEB_WFI_LSB                       (1U << 16)      /* 1b */
/* SPM2APU_CON (0x1C004000+0x414) */
#define APU_VCORE_OFF_ISO_EN_LSB            (1U << 1)       /* 1b */
#define APU_ARE_REQ_LSB                     (1U << 4)       /* 1b */
#define APU_ARE_ACK_LSB                     (1U << 8)       /* 1b */
#define APU_ACTIVE_STATE_LSB                (1U << 9)       /* 1b */
#define APU_AOV_WAKEUP_LSB                  (1U << 16)      /* 1b */
/* SPM2EFUSE_CON (0x1C004000+0x418) */
#define AOC_EFUSE_EN_LSB                    (1U << 0)       /* 1b */
#define AOC_EFUSE_RESTORE_RDY_LSB           (1U << 1)       /* 1b */
/* SPM2DFD_CON (0x1C004000+0x41C) */
#define DFD_SOC_MTCMOS_ACK_LSB              (1U << 0)       /* 1b */
#define DFD_SOC_MTCMOS_REQ_LSB              (1U << 1)       /* 1b */
/* RSV_PLL_CON (0x1C004000+0x420) */
#define SC_UNIVPLL_EN_LSB                   (1U << 0)       /* 1b */
#define SC_MMPLL_EN_LSB                     (1U << 1)       /* 1b */
#define SC_RSV_PLL_EN_LSB                   (1U << 2)       /* 14b */
#define APU_26M_CLK_EN_LSB                  (1U << 16)      /* 1b */
#define IFR_26M_CLK_EN_LSB                  (1U << 17)      /* 1b */
#define VLP_26M2ULPOSC_EN_LSB               (1U << 18)      /* 1b */
#define SC_RSV_CLK_EN_LSB                   (1U << 20)      /* 12b */
/* EMI_SLB_CON (0x1C004000+0x424) */
#define SPM2EMI_SLP_PROT_EN_LSB             (1U << 1)       /* 1b */
#define SPM2EMI_SLP_PROT_SRC_LSB            (1U << 2)       /* 1b */
#define EMI_DRAMC_MD32_SLEEP_IDLE_LSB       (1U << 4)       /* 2b */
#define EMI_SLB_ONLY_MODE_LSB               (1U << 8)       /* 2b */
#define SPM2SLC_SLP_LSB                     (1U << 10)      /* 2b */
#define SPM2SLC_SLP_DLY_LSB                 (1U << 12)      /* 2b */
/* SPM_SUSPEND_FLAG_CON (0x1C004000+0x428) */
#define SPM_SUSPEND_RESUME_FLAG_LSB         (1U << 0)       /* 1b */
/* SPM2PMSR_CON (0x1C004000+0x42C) */
#define SPM2PMSR_DRAMC_S0_FLAG_LSB          (1U << 0)       /* 1b */
#define SPM2PMSR_SYSTEM_POWER_STATE_LSB     (1U << 4)       /* 8b */
/* SPM_TOPCK_RTFF_CON (0x1C004000+0x430) */
#define SPM_CKSYS_RTFF_DIVIDER_RST_LSB      (1U << 0)       /* 1b */
#define SPM_32K_VCORE_CLK_EN_LSB            (1U << 1)       /* 1b */
#define SPM_ULPOSC_VCORE_CLK_EN_LSB         (1U << 2)       /* 1b */
/* EMI_SHF_CON (0x1C004000+0x434) */
#define SPM2EMI_SHF_REQ_LSB                 (1U << 0)       /* 2b */
#define SPM2EMI_SHF_REQ_ACK_LSB             (1U << 4)       /* 2b */
/* CIRQ_BYPASS_CON (0x1C004000+0x438) */
#define SPM_CIRQ_BYPASS_MODE_EN_LSB         (1U << 0)       /* 1b */
/* AOC_VCORE_SRAM_CON (0x1C004000+0x43C) */
#define AOC_VCORE_SRAM_PDN_EN_LSB           (1U << 0)       /* 1b */
#define AOC_VCORE_SRAM_PDN_SHIFT_LSB        (1U << 1)       /* 1b */
/* SPM2EMI_PDN_CTRL (0x1C004000+0x440) */
#define SPM2EMI_PDN_REQ_LSB                 (1U << 0)       /* 2b */
#define SPM2EMI_PDN_RDY_LSB                 (1U << 4)       /* 2b */
/* VLP_RTFF_CTRL_MASK (0x1C004000+0x444) */
#define VLP_RTFF_CTRL_MASK_LSB              (1U << 0)       /* 32b */
/* VLP_RTFF_CTRL_MASK_SET (0x1C004000+0x448) */
#define VLP_RTFF_CTRL_MASK_SET_VLP_RTFF_CTRL_MASK_LSB (1U << 0)       /* 32b */
/* VLP_RTFF_CTRL_MASK_CLR (0x1C004000+0x44C) */
#define VLP_RTFF_CTRL_MASK_CLR_VLP_RTFF_CTRL_MASK_LSB (1U << 0)       /* 32b */
/* VLP_RTFF_CTRL_MASK_2 (0x1C004000+0x450) */
#define VLP_RTFF_CTRL_MASK_2_LSB            (1U << 0)       /* 32b */
/* VLP_RTFF_CTRL_MASK_2_SET (0x1C004000+0x454) */
#define VLP_RTFF_CTRL_MASK_2_SET_VLP_RTFF_CTRL_MASK_2_LSB (1U << 0)       /* 32b */
/* VLP_RTFF_CTRL_MASK_2_CLR (0x1C004000+0x458) */
#define VLP_RTFF_CTRL_MASK_2_CLR_VLP_RTFF_CTRL_MASK_2_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_DDREN_REQ_MASK_0 (0x1C004000+0x460) */
#define REG_MODULE_SW_CG_DDREN_REQ_MASK_0_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_DDREN_REQ_MASK_1 (0x1C004000+0x464) */
#define REG_MODULE_SW_CG_DDREN_REQ_MASK_1_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_DDREN_REQ_MASK_2 (0x1C004000+0x468) */
#define REG_MODULE_SW_CG_DDREN_REQ_MASK_2_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_DDREN_REQ_MASK_3 (0x1C004000+0x46C) */
#define REG_MODULE_SW_CG_DDREN_REQ_MASK_3_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_VRF18_REQ_MASK_0 (0x1C004000+0x470) */
#define REG_MODULE_SW_CG_VRF18_REQ_MASK_0_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_VRF18_REQ_MASK_1 (0x1C004000+0x474) */
#define REG_MODULE_SW_CG_VRF18_REQ_MASK_1_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_VRF18_REQ_MASK_2 (0x1C004000+0x478) */
#define REG_MODULE_SW_CG_VRF18_REQ_MASK_2_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_VRF18_REQ_MASK_3 (0x1C004000+0x47C) */
#define REG_MODULE_SW_CG_VRF18_REQ_MASK_3_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_INFRA_REQ_MASK_0 (0x1C004000+0x480) */
#define REG_MODULE_SW_CG_INFRA_REQ_MASK_0_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_INFRA_REQ_MASK_1 (0x1C004000+0x484) */
#define REG_MODULE_SW_CG_INFRA_REQ_MASK_1_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_INFRA_REQ_MASK_2 (0x1C004000+0x488) */
#define REG_MODULE_SW_CG_INFRA_REQ_MASK_2_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_INFRA_REQ_MASK_3 (0x1C004000+0x48C) */
#define REG_MODULE_SW_CG_INFRA_REQ_MASK_3_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_F26M_REQ_MASK_0 (0x1C004000+0x490) */
#define REG_MODULE_SW_CG_F26M_REQ_MASK_0_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_F26M_REQ_MASK_1 (0x1C004000+0x494) */
#define REG_MODULE_SW_CG_F26M_REQ_MASK_1_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_F26M_REQ_MASK_2 (0x1C004000+0x498) */
#define REG_MODULE_SW_CG_F26M_REQ_MASK_2_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_F26M_REQ_MASK_3 (0x1C004000+0x49C) */
#define REG_MODULE_SW_CG_F26M_REQ_MASK_3_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_VCORE_REQ_MASK_0 (0x1C004000+0x4A0) */
#define REG_MODULE_SW_CG_VCORE_REQ_MASK_0_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_VCORE_REQ_MASK_1 (0x1C004000+0x4A4) */
#define REG_MODULE_SW_CG_VCORE_REQ_MASK_1_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_VCORE_REQ_MASK_2 (0x1C004000+0x4A8) */
#define REG_MODULE_SW_CG_VCORE_REQ_MASK_2_LSB (1U << 0)       /* 32b */
/* REG_MODULE_SW_CG_VCORE_REQ_MASK_3 (0x1C004000+0x4AC) */
#define REG_MODULE_SW_CG_VCORE_REQ_MASK_3_LSB (1U << 0)       /* 32b */
/* REG_PWR_STATUS_DDREN_REQ_MASK (0x1C004000+0x4B0) */
#define REG_PWR_STATUS_DDREN_REQ_MASK_LSB   (1U << 0)       /* 32b */
/* REG_PWR_STATUS_VRF18_REQ_MASK (0x1C004000+0x4B4) */
#define REG_PWR_STATUS_VRF18_REQ_MASK_LSB   (1U << 0)       /* 32b */
/* REG_PWR_STATUS_INFRA_REQ_MASK (0x1C004000+0x4B8) */
#define REG_PWR_STATUS_INFRA_REQ_MASK_LSB   (1U << 0)       /* 32b */
/* REG_PWR_STATUS_F26M_REQ_MASK (0x1C004000+0x4BC) */
#define REG_PWR_STATUS_F26M_REQ_MASK_LSB    (1U << 0)       /* 32b */
/* REG_PWR_STATUS_PMIC_REQ_MASK (0x1C004000+0x4C0) */
#define REG_PWR_STATUS_PMIC_REQ_MASK_LSB    (1U << 0)       /* 32b */
/* REG_PWR_STATUS_VCORE_REQ_MASK (0x1C004000+0x4C4) */
#define REG_PWR_STATUS_VCORE_REQ_MASK_LSB   (1U << 0)       /* 32b */
/* REG_PWR_STATUS_MSB_DDREN_REQ_MASK (0x1C004000+0x4C8) */
#define REG_PWR_STATUS_MSB_DDREN_REQ_MASK_LSB (1U << 0)       /* 32b */
/* REG_PWR_STATUS_MSB_VRF18_REQ_MASK (0x1C004000+0x4CC) */
#define REG_PWR_STATUS_MSB_VRF18_REQ_MASK_LSB (1U << 0)       /* 32b */
/* REG_PWR_STATUS_MSB_INFRA_REQ_MASK (0x1C004000+0x4D0) */
#define REG_PWR_STATUS_MSB_INFRA_REQ_MASK_LSB (1U << 0)       /* 32b */
/* REG_PWR_STATUS_MSB_F26M_REQ_MASK (0x1C004000+0x4D4) */
#define REG_PWR_STATUS_MSB_F26M_REQ_MASK_LSB (1U << 0)       /* 32b */
/* REG_PWR_STATUS_MSB_PMIC_REQ_MASK (0x1C004000+0x4D8) */
#define REG_PWR_STATUS_MSB_PMIC_REQ_MASK_LSB (1U << 0)       /* 32b */
/* REG_PWR_STATUS_MSB_VCORE_REQ_MASK (0x1C004000+0x4DC) */
#define REG_PWR_STATUS_MSB_VCORE_REQ_MASK_LSB (1U << 0)       /* 32b */
/* REG_MODULE_BUSY_DDREN_REQ_MASK (0x1C004000+0x4E0) */
#define REG_MODULE_BUSY_DDREN_REQ_MASK_LSB  (1U << 0)       /* 32b */
/* REG_MODULE_BUSY_VRF18_REQ_MASK (0x1C004000+0x4E4) */
#define REG_MODULE_BUSY_VRF18_REQ_MASK_LSB  (1U << 0)       /* 32b */
/* REG_MODULE_BUSY_INFRA_REQ_MASK (0x1C004000+0x4E8) */
#define REG_MODULE_BUSY_INFRA_REQ_MASK_LSB  (1U << 0)       /* 32b */
/* REG_MODULE_BUSY_F26M_REQ_MASK (0x1C004000+0x4EC) */
#define REG_MODULE_BUSY_F26M_REQ_MASK_LSB   (1U << 0)       /* 32b */
/* REG_MODULE_BUSY_PMIC_REQ_MASK (0x1C004000+0x4F0) */
#define REG_MODULE_BUSY_PMIC_REQ_MASK_LSB   (1U << 0)       /* 32b */
/* REG_MODULE_BUSY_VCORE_REQ_MASK (0x1C004000+0x4F4) */
#define REG_MODULE_BUSY_VCORE_REQ_MASK_LSB  (1U << 0)       /* 32b */
/* SYS_TIMER_CON (0x1C004000+0x500) */
#define SYS_TIMER_START_EN_LSB              (1U << 0)       /* 1b */
#define SYS_TIMER_LATCH_EN_LSB              (1U << 1)       /* 1b */
#define SYS_TIMER_ID_LSB                    (1U << 8)       /* 8b */
#define SYS_TIMER_VALID_LSB                 (1U << 31)      /* 1b */
/* SYS_TIMER_VALUE_L (0x1C004000+0x504) */
#define SYS_TIMER_VALUE_L_LSB               (1U << 0)       /* 32b */
/* SYS_TIMER_VALUE_H (0x1C004000+0x508) */
#define SYS_TIMER_VALUE_H_LSB               (1U << 0)       /* 32b */
/* SYS_TIMER_START_L (0x1C004000+0x50C) */
#define SYS_TIMER_START_L_LSB               (1U << 0)       /* 32b */
/* SYS_TIMER_START_H (0x1C004000+0x510) */
#define SYS_TIMER_START_H_LSB               (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_00 (0x1C004000+0x514) */
#define SYS_TIMER_LATCH_L_00_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_00 (0x1C004000+0x518) */
#define SYS_TIMER_LATCH_H_00_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_01 (0x1C004000+0x51C) */
#define SYS_TIMER_LATCH_L_01_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_01 (0x1C004000+0x520) */
#define SYS_TIMER_LATCH_H_01_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_02 (0x1C004000+0x524) */
#define SYS_TIMER_LATCH_L_02_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_02 (0x1C004000+0x528) */
#define SYS_TIMER_LATCH_H_02_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_03 (0x1C004000+0x52C) */
#define SYS_TIMER_LATCH_L_03_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_03 (0x1C004000+0x530) */
#define SYS_TIMER_LATCH_H_03_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_04 (0x1C004000+0x534) */
#define SYS_TIMER_LATCH_L_04_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_04 (0x1C004000+0x538) */
#define SYS_TIMER_LATCH_H_04_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_05 (0x1C004000+0x53C) */
#define SYS_TIMER_LATCH_L_05_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_05 (0x1C004000+0x540) */
#define SYS_TIMER_LATCH_H_05_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_06 (0x1C004000+0x544) */
#define SYS_TIMER_LATCH_L_06_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_06 (0x1C004000+0x548) */
#define SYS_TIMER_LATCH_H_06_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_07 (0x1C004000+0x54C) */
#define SYS_TIMER_LATCH_L_07_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_07 (0x1C004000+0x550) */
#define SYS_TIMER_LATCH_H_07_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_08 (0x1C004000+0x554) */
#define SYS_TIMER_LATCH_L_08_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_08 (0x1C004000+0x558) */
#define SYS_TIMER_LATCH_H_08_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_09 (0x1C004000+0x55C) */
#define SYS_TIMER_LATCH_L_09_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_09 (0x1C004000+0x560) */
#define SYS_TIMER_LATCH_H_09_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_10 (0x1C004000+0x564) */
#define SYS_TIMER_LATCH_L_10_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_10 (0x1C004000+0x568) */
#define SYS_TIMER_LATCH_H_10_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_11 (0x1C004000+0x56C) */
#define SYS_TIMER_LATCH_L_11_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_11 (0x1C004000+0x570) */
#define SYS_TIMER_LATCH_H_11_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_12 (0x1C004000+0x574) */
#define SYS_TIMER_LATCH_L_12_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_12 (0x1C004000+0x578) */
#define SYS_TIMER_LATCH_H_12_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_13 (0x1C004000+0x57C) */
#define SYS_TIMER_LATCH_L_13_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_13 (0x1C004000+0x580) */
#define SYS_TIMER_LATCH_H_13_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_14 (0x1C004000+0x584) */
#define SYS_TIMER_LATCH_L_14_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_14 (0x1C004000+0x588) */
#define SYS_TIMER_LATCH_H_14_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_L_15 (0x1C004000+0x58C) */
#define SYS_TIMER_LATCH_L_15_LSB            (1U << 0)       /* 32b */
/* SYS_TIMER_LATCH_H_15 (0x1C004000+0x590) */
#define SYS_TIMER_LATCH_H_15_LSB            (1U << 0)       /* 32b */
/* PCM_TIMER_VAL (0x1C004000+0x594) */
#define REG_PCM_TIMER_VAL_LSB               (1U << 0)       /* 32b */
/* PCM_TIMER_OUT (0x1C004000+0x598) */
#define PCM_TIMER_LSB                       (1U << 0)       /* 32b */
/* SPM_COUNTER_0 (0x1C004000+0x59C) */
#define SPM_COUNTER_VAL_0_LSB               (1U << 0)       /* 14b */
#define SPM_COUNTER_OUT_0_LSB               (1U << 14)      /* 14b */
#define SPM_COUNTER_EN_0_LSB                (1U << 28)      /* 1b */
#define SPM_COUNTER_CLR_0_LSB               (1U << 29)      /* 1b */
#define SPM_COUNTER_TIMEOUT_0_LSB           (1U << 30)      /* 1b */
#define SPM_COUNTER_WAKEUP_EN_0_LSB         (1U << 31)      /* 1b */
/* SPM_COUNTER_1 (0x1C004000+0x5A0) */
#define SPM_COUNTER_VAL_1_LSB               (1U << 0)       /* 14b */
#define SPM_COUNTER_OUT_1_LSB               (1U << 14)      /* 14b */
#define SPM_COUNTER_EN_1_LSB                (1U << 28)      /* 1b */
#define SPM_COUNTER_CLR_1_LSB               (1U << 29)      /* 1b */
#define SPM_COUNTER_TIMEOUT_1_LSB           (1U << 30)      /* 1b */
#define SPM_COUNTER_WAKEUP_EN_1_LSB         (1U << 31)      /* 1b */
/* SPM_COUNTER_2 (0x1C004000+0x5A4) */
#define SPM_COUNTER_VAL_2_LSB               (1U << 0)       /* 14b */
#define SPM_COUNTER_OUT_2_LSB               (1U << 14)      /* 14b */
#define SPM_COUNTER_EN_2_LSB                (1U << 28)      /* 1b */
#define SPM_COUNTER_CLR_2_LSB               (1U << 29)      /* 1b */
#define SPM_COUNTER_TIMEOUT_2_LSB           (1U << 30)      /* 1b */
#define SPM_COUNTER_WAKEUP_EN_2_LSB         (1U << 31)      /* 1b */
/* PCM_WDT_VAL (0x1C004000+0x5A8) */
#define REG_PCM_WDT_VAL_LSB                 (1U << 0)       /* 32b */
/* PCM_WDT_OUT (0x1C004000+0x5AC) */
#define PCM_WDT_TIMER_VAL_OUT_LSB           (1U << 0)       /* 32b */
/* SPM_SW_FLAG_0 (0x1C004000+0x600) */
#define SPM_SW_FLAG_LSB                     (1U << 0)       /* 32b */
/* SPM_SW_DEBUG_0 (0x1C004000+0x604) */
#define SPM_SW_DEBUG_0_LSB                  (1U << 0)       /* 32b */
/* SPM_SW_FLAG_1 (0x1C004000+0x608) */
#define SPM_SW_FLAG_1_LSB                   (1U << 0)       /* 32b */
/* SPM_SW_DEBUG_1 (0x1C004000+0x60C) */
#define SPM_SW_DEBUG_1_LSB                  (1U << 0)       /* 32b */
/* SPM_SW_RSV_0 (0x1C004000+0x610) */
#define SPM_SW_RSV_0_LSB                    (1U << 0)       /* 32b */
/* SPM_SW_RSV_1 (0x1C004000+0x614) */
#define SPM_SW_RSV_1_LSB                    (1U << 0)       /* 32b */
/* SPM_SW_RSV_2 (0x1C004000+0x618) */
#define SPM_SW_RSV_2_LSB                    (1U << 0)       /* 32b */
/* SPM_SW_RSV_3 (0x1C004000+0x61C) */
#define SPM_SW_RSV_3_LSB                    (1U << 0)       /* 32b */
/* SPM_SW_RSV_4 (0x1C004000+0x620) */
#define SPM_SW_RSV_4_LSB                    (1U << 0)       /* 32b */
/* SPM_SW_RSV_5 (0x1C004000+0x624) */
#define SPM_SW_RSV_5_LSB                    (1U << 0)       /* 32b */
/* SPM_SW_RSV_6 (0x1C004000+0x628) */
#define SPM_SW_RSV_6_LSB                    (1U << 0)       /* 32b */
/* SPM_SW_RSV_7 (0x1C004000+0x62C) */
#define SPM_SW_RSV_7_LSB                    (1U << 0)       /* 32b */
/* SPM_SW_RSV_8 (0x1C004000+0x630) */
#define SPM_SW_RSV_8_LSB                    (1U << 0)       /* 32b */
/* SPM_BK_WAKE_EVENT_L (0x1C004000+0x634) */
#define SPM_BK_WAKE_EVENT_L_LSB             (1U << 0)       /* 32b */
/* SPM_BK_VTCXO_DUR (0x1C004000+0x638) */
#define SPM_BK_VTCXO_DUR_LSB                (1U << 0)       /* 32b */
/* SPM_BK_WAKE_MISC (0x1C004000+0x63C) */
#define SPM_BK_WAKE_MISC_LSB                (1U << 0)       /* 32b */
/* SPM_BK_PCM_TIMER (0x1C004000+0x640) */
#define SPM_BK_PCM_TIMER_LSB                (1U << 0)       /* 32b */
/* SPM_BK_WAKE_EVENT_H (0x1C004000+0x644) */
#define SPM_BK_WAKE_EVENT_H_LSB             (1U << 0)       /* 32b */
/* SPM_RSV_CON_0 (0x1C004000+0x650) */
#define SPM_RSV_CON_0_LSB                   (1U << 0)       /* 32b */
/* SPM_RSV_CON_1 (0x1C004000+0x654) */
#define SPM_RSV_CON_1_LSB                   (1U << 0)       /* 32b */
/* SPM_RSV_STA_0 (0x1C004000+0x658) */
#define SPM_RSV_STA_0_LSB                   (1U << 0)       /* 32b */
/* SPM_RSV_STA_1 (0x1C004000+0x65C) */
#define SPM_RSV_STA_1_LSB                   (1U << 0)       /* 32b */
/* SPM_SPARE_CON (0x1C004000+0x660) */
#define SPM_SPARE_CON_LSB                   (1U << 0)       /* 32b */
/* SPM_SPARE_CON_SET (0x1C004000+0x664) */
#define SPM_SPARE_CON_SET_LSB               (1U << 0)       /* 32b */
/* SPM_SPARE_CON_CLR (0x1C004000+0x668) */
#define SPM_SPARE_CON_CLR_LSB               (1U << 0)       /* 32b */
/* SPM_CROSS_WAKE_M00_REQ (0x1C004000+0x66C) */
#define SPM_M0_CROSS_WAKE_REQ_LSB           (1U << 0)       /* 4b */
#define SPM_CROSS_WAKE_M0_CHK_LSB           (1U << 4)       /* 4b */
/* SPM_CROSS_WAKE_M01_REQ (0x1C004000+0x670) */
#define SPM_M1_CROSS_WAKE_REQ_LSB           (1U << 0)       /* 4b */
#define SPM_CROSS_WAKE_M1_CHK_LSB           (1U << 4)       /* 4b */
/* SPM_CROSS_WAKE_M02_REQ (0x1C004000+0x674) */
#define SPM_M2_CROSS_WAKE_REQ_LSB           (1U << 0)       /* 4b */
#define SPM_CROSS_WAKE_M2_CHK_LSB           (1U << 4)       /* 4b */
/* SPM_CROSS_WAKE_M03_REQ (0x1C004000+0x678) */
#define SPM_M3_CROSS_WAKE_REQ_LSB           (1U << 0)       /* 4b */
#define SPM_CROSS_WAKE_M3_CHK_LSB           (1U << 4)       /* 4b */
/* SCP_VCORE_LEVEL (0x1C004000+0x67C) */
#define SCP_VCORE_LEVEL_LSB                 (1U << 0)       /* 16b */
/* SPM_SW_FLAG_2 (0x1C004000+0x684) */
#define SPM_SW_FLAG_2_LSB                   (1U << 0)       /* 32b */
/* SPM_SW_DEBUG_2 (0x1C004000+0x688) */
#define SPM_SW_DEBUG_2_LSB                  (1U << 0)       /* 32b */
/* SPM_DV_CON_0 (0x1C004000+0x68C) */
#define SPM_DV_CON_0_LSB                    (1U << 0)       /* 32b */
/* SPM_DV_CON_1 (0x1C004000+0x690) */
#define SPM_DV_CON_1_LSB                    (1U << 0)       /* 32b */
/* SPM_SEMA_M0 (0x1C004000+0x69C) */
#define SPM_SEMA_M0_LSB                     (1U << 0)       /* 8b */
/* SPM_SEMA_M1 (0x1C004000+0x6A0) */
#define SPM_SEMA_M1_LSB                     (1U << 0)       /* 8b */
/* SPM_SEMA_M2 (0x1C004000+0x6A4) */
#define SPM_SEMA_M2_LSB                     (1U << 0)       /* 8b */
/* SPM_SEMA_M3 (0x1C004000+0x6A8) */
#define SPM_SEMA_M3_LSB                     (1U << 0)       /* 8b */
/* SPM_SEMA_M4 (0x1C004000+0x6AC) */
#define SPM_SEMA_M4_LSB                     (1U << 0)       /* 8b */
/* SPM_SEMA_M5 (0x1C004000+0x6B0) */
#define SPM_SEMA_M5_LSB                     (1U << 0)       /* 8b */
/* SPM_SEMA_M6 (0x1C004000+0x6B4) */
#define SPM_SEMA_M6_LSB                     (1U << 0)       /* 8b */
/* SPM_SEMA_M7 (0x1C004000+0x6B8) */
#define SPM_SEMA_M7_LSB                     (1U << 0)       /* 8b */
/* SPM2ADSP_MAILBOX (0x1C004000+0x6BC) */
#define SPM2ADSP_MAILBOX_LSB                (1U << 0)       /* 32b */
/* ADSP2SPM_MAILBOX (0x1C004000+0x6C0) */
#define ADSP2SPM_MAILBOX_LSB                (1U << 0)       /* 32b */
/* SPM2PMCU_MAILBOX_0 (0x1C004000+0x6C4) */
#define SPM2PMCU_MAILBOX_0_LSB              (1U << 0)       /* 32b */
/* SPM2PMCU_MAILBOX_1 (0x1C004000+0x6C8) */
#define SPM2PMCU_MAILBOX_1_LSB              (1U << 0)       /* 32b */
/* SPM2PMCU_MAILBOX_2 (0x1C004000+0x6CC) */
#define SPM2PMCU_MAILBOX_2_LSB              (1U << 0)       /* 32b */
/* SPM2PMCU_MAILBOX_3 (0x1C004000+0x6D0) */
#define SPM2PMCU_MAILBOX_3_LSB              (1U << 0)       /* 32b */
/* PMCU2SPM_MAILBOX_0 (0x1C004000+0x6D4) */
#define PMCU2SPM_MAILBOX_0_LSB              (1U << 0)       /* 32b */
/* PMCU2SPM_MAILBOX_1 (0x1C004000+0x6D8) */
#define PMCU2SPM_MAILBOX_1_LSB              (1U << 0)       /* 32b */
/* PMCU2SPM_MAILBOX_2 (0x1C004000+0x6DC) */
#define PMCU2SPM_MAILBOX_2_LSB              (1U << 0)       /* 32b */
/* PMCU2SPM_MAILBOX_3 (0x1C004000+0x6E0) */
#define PMCU2SPM_MAILBOX_3_LSB              (1U << 0)       /* 32b */
/* SPM2SCP_MAILBOX (0x1C004000+0x6E4) */
#define SPM_SCP_MAILBOX_LSB                 (1U << 0)       /* 32b */
/* SCP2SPM_MAILBOX (0x1C004000+0x6E8) */
#define SCP_SPM_MAILBOX_LSB                 (1U << 0)       /* 32b */
/* VCORE_RTFF_CTRL_MASK (0x1C004000+0x6F0) */
#define VCORE_RTFF_CTRL_MASK_LSB            (1U << 0)       /* 32b */
/* VCORE_RTFF_CTRL_MASK_SET (0x1C004000+0x6F4) */
#define VCORE_RTFF_CTRL_MASK_SET_VCORE_RTFF_CTRL_MASK_LSB (1U << 0)       /* 32b */
/* VCORE_RTFF_CTRL_MASK_CLR (0x1C004000+0x6F8) */
#define VCORE_RTFF_CTRL_MASK_CLR_VCORE_RTFF_CTRL_MASK_LSB (1U << 0)       /* 32b */
/* SPM_SRAM_SRCLKENO_MASK (0x1C004000+0x6FC) */
#define SPM_SRAM_SRCLKENO_MASK_LSB          (1U << 0)       /* 1b */
/* SPM_WAKEUP_L_STA (0x1C004000+0x800) */
#define SPM_WAKEUP_EVENT_L_LSB              (1U << 0)       /* 32b */
/* SPM_WAKEUP_EXT_STA (0x1C004000+0x804) */
#define EXT_WAKEUP_EVENT_LSB                (1U << 0)       /* 32b */
/* SPM_WAKEUP_EVENT_L_MASK (0x1C004000+0x808) */
#define REG_WAKEUP_EVENT_L_MASK_LSB         (1U << 0)       /* 32b */
/* SPM_WAKEUP_EVENT_EXT_MASK (0x1C004000+0x80C) */
#define REG_EXT_WAKEUP_EVENT_MASK_LSB       (1U << 0)       /* 32b */
/* SPM_WAKEUP_EVENT_L_SENS (0x1C004000+0x810) */
#define REG_WAKEUP_EVENT_L_SENS_LSB         (1U << 0)       /* 32b */
/* SPM_WAKEUP_EVENT_L_CLEAR (0x1C004000+0x814) */
#define REG_WAKEUP_EVENT_L_CLR_LSB          (1U << 0)       /* 32b */
/* SPM_SRC_REQ_0 (0x1C004000+0x818) */
#define REG_SPM_ADSP_DPSW_REQ_LSB           (1U << 0)       /* 1b */
#define REG_SPM_ADSP_MAILBOX_REQ_LSB        (1U << 1)       /* 1b */
#define REG_SPM_AOV_REQ_LSB                 (1U << 2)       /* 1b */
#define REG_SPM_APSRC_REQ_LSB               (1U << 3)       /* 1b */
#define REG_SPM_CHIFR_DATA_COH_REQ_LSB      (1U << 4)       /* 1b */
#define REG_SPM_CHIFR_TCU_COH_REQ_LSB       (1U << 5)       /* 1b */
#define REG_SPM_DCS_REQ_LSB                 (1U << 6)       /* 1b */
#define REG_SPM_DVFS_REQ_LSB                (1U << 7)       /* 1b */
#define REG_SPM_EMI_REQ_LSB                 (1U << 8)       /* 1b */
#define REG_SPM_F26M_REQ_LSB                (1U << 9)       /* 1b */
#define REG_SPM_INFRA_REQ_LSB               (1U << 10)      /* 1b */
#define REG_SPM_PMIC_REQ_LSB                (1U << 11)      /* 1b */
#define REG_SPM_SCP_MAILBOX_REQ_LSB         (1U << 12)      /* 1b */
#define REG_SPM_SSPM_MAILBOX_REQ_LSB        (1U << 13)      /* 1b */
#define REG_SPM_SW_MAILBOX_REQ_LSB          (1U << 14)      /* 1b */
#define REG_SPM_SYSCO_REQ_LSB               (1U << 15)      /* 1b */
#define ADSP_DPSW_STATE_LSB                 (1U << 16)      /* 1b */
#define ADSP_MAILBOX_STATE_LSB              (1U << 17)      /* 1b */
#define AOV_STATE_LSB                       (1U << 18)      /* 1b */
#define APSRC_STATE_LSB                     (1U << 19)      /* 1b */
#define CHIFR_DATA_COH_STATE_LSB            (1U << 20)      /* 1b */
#define CHIFR_TCU_COH_STATE_LSB             (1U << 21)      /* 1b */
#define DCS_STATE_LSB                       (1U << 22)      /* 1b */
#define DVFS_STATE_LSB                      (1U << 23)      /* 1b */
#define EMI_STATE_LSB                       (1U << 24)      /* 1b */
#define F26M_STATE_LSB                      (1U << 25)      /* 1b */
#define INFRA_STATE_LSB                     (1U << 26)      /* 1b */
#define PMIC_STATE_LSB                      (1U << 27)      /* 1b */
#define SCP_MAILBOX_STATE_LSB               (1U << 28)      /* 1b */
#define SSPM_MAILBOX_STATE_LSB              (1U << 29)      /* 1b */
#define SW_MAILBOX_STATE_LSB                (1U << 30)      /* 1b */
#define SYSCO_STATE_LSB                     (1U << 31)      /* 1b */
/* SPM_SRC_REQ_1 (0x1C004000+0x81C) */
#define REG_SPM_VCORE_REQ_LSB               (1U << 0)       /* 1b */
#define REG_SPM_VRF18_REQ_LSB               (1U << 1)       /* 1b */
#define REG_SPM_MCU_MEM_REQ_LSB             (1U << 2)       /* 1b */
#define VCORE_STATE_LSB                     (1U << 16)      /* 1b */
#define VRF18_STATE_LSB                     (1U << 17)      /* 1b */
#define MCU_MEM_STATE_LSB                   (1U << 18)      /* 1b */
/* SPM_SRC_MASK_0 (0x1C004000+0x820) */
#define REG_ADSP_ADSP_DPSW_REQ_MASK_B_LSB   (1U << 0)       /* 1b */
#define REG_ADSP_APSRC_REQ_MASK_B_LSB       (1U << 1)       /* 1b */
#define REG_ADSP_EMI_REQ_MASK_B_LSB         (1U << 2)       /* 1b */
#define REG_ADSP_INFRA_REQ_MASK_B_LSB       (1U << 3)       /* 1b */
#define REG_ADSP_PMIC_REQ_MASK_B_LSB        (1U << 4)       /* 1b */
#define REG_ADSP_SRCCLKENA_MASK_B_LSB       (1U << 5)       /* 1b */
#define REG_ADSP_VCORE_REQ_MASK_B_LSB       (1U << 6)       /* 1b */
#define REG_ADSP_VRF18_REQ_MASK_B_LSB       (1U << 7)       /* 1b */
#define REG_APIFR_HASH_APSRC_REQ_MASK_B_LSB (1U << 8)       /* 1b */
#define REG_APIFR_HASH_EMI_REQ_MASK_B_LSB   (1U << 9)       /* 1b */
#define REG_APIFR_HASH_INFRA_REQ_MASK_B_LSB (1U << 10)      /* 1b */
#define REG_APIFR_HASH_PMIC_REQ_MASK_B_LSB  (1U << 11)      /* 1b */
#define REG_APIFR_HASH_SRCCLKENA_MASK_B_LSB (1U << 12)      /* 1b */
#define REG_APIFR_HASH_VCORE_REQ_MASK_B_LSB (1U << 13)      /* 1b */
#define REG_APIFR_HASH_VRF18_REQ_MASK_B_LSB (1U << 14)      /* 1b */
#define REG_APIFR_IO_APSRC_REQ_MASK_B_LSB   (1U << 15)      /* 1b */
#define REG_APIFR_IO_EMI_REQ_MASK_B_LSB     (1U << 16)      /* 1b */
#define REG_APIFR_IO_INFRA_REQ_MASK_B_LSB   (1U << 17)      /* 1b */
#define REG_APIFR_IO_PMIC_REQ_MASK_B_LSB    (1U << 18)      /* 1b */
#define REG_APIFR_IO_VCORE_REQ_MASK_B_LSB   (1U << 19)      /* 1b */
#define REG_APIFR_IO_VRF18_REQ_MASK_B_LSB   (1U << 20)      /* 1b */
#define REG_APIFR_MEM_APSRC_REQ_MASK_B_LSB  (1U << 21)      /* 1b */
#define REG_APIFR_MEM_EMI_REQ_MASK_B_LSB    (1U << 22)      /* 1b */
#define REG_APIFR_MEM_INFRA_REQ_MASK_B_LSB  (1U << 23)      /* 1b */
#define REG_APIFR_MEM_PMIC_REQ_MASK_B_LSB   (1U << 24)      /* 1b */
#define REG_APIFR_MEM_SRCCLKENA_MASK_B_LSB  (1U << 25)      /* 1b */
#define REG_APIFR_MEM_VCORE_REQ_MASK_B_LSB  (1U << 26)      /* 1b */
#define REG_APIFR_MEM_VRF18_REQ_MASK_B_LSB  (1U << 27)      /* 1b */
#define REG_APU_AOV_REQ_MASK_B_LSB          (1U << 28)      /* 1b */
#define REG_APU_APSRC_REQ_MASK_B_LSB        (1U << 29)      /* 1b */
#define REG_APU_CHIFR_DATA_COH_REQ_MASK_B_LSB (1U << 30)      /* 1b */
#define REG_APU_CHIFR_TCU_COH_REQ_MASK_B_LSB (1U << 31)      /* 1b */
/* SPM_SRC_MASK_1 (0x1C004000+0x824) */
#define REG_APU_EMI_REQ_MASK_B_LSB          (1U << 0)       /* 1b */
#define REG_APU_INFRA_REQ_MASK_B_LSB        (1U << 1)       /* 1b */
#define REG_APU_PMIC_REQ_MASK_B_LSB         (1U << 2)       /* 1b */
#define REG_APU_SRCCLKENA_MASK_B_LSB        (1U << 3)       /* 1b */
#define REG_APU_VCORE_REQ_MASK_B_LSB        (1U << 4)       /* 1b */
#define REG_APU_VRF18_REQ_MASK_B_LSB        (1U << 5)       /* 1b */
#define REG_AUDIO_APSRC_REQ_MASK_B_LSB      (1U << 6)       /* 1b */
#define REG_AUDIO_INFRA_REQ_MASK_B_LSB      (1U << 8)       /* 1b */
#define REG_AUDIO_PMIC_REQ_MASK_B_LSB       (1U << 9)       /* 1b */
#define REG_AUDIO_SRCCLKENA_MASK_B_LSB      (1U << 10)      /* 1b */
#define REG_AUDIO_VCORE_REQ_MASK_B_LSB      (1U << 11)      /* 1b */
#define REG_AUDIO_VRF18_REQ_MASK_B_LSB      (1U << 12)      /* 1b */
#define REG_CCIF_APSRC_REQ_MASK_B_LSB       (1U << 13)      /* 12b */
/* SPM_SRC_MASK_2 (0x1C004000+0x828) */
#define REG_CCIF_INFRA_REQ_MASK_B_LSB       (1U << 0)       /* 12b */
#define REG_CCIF_SRCCLKENA_MASK_B_LSB       (1U << 12)      /* 12b */
#define REG_CPU_SMMU_SYSCO_REQ_MASK_B_LSB   (1U << 24)      /* 4b */
#define REG_MCU_MCU_MEM_REQ_MASK_B_LSB      (1U << 28)      /* 1b */
/* SPM_SRC_MASK_3 (0x1C004000+0x82C) */
#define REG_CCIF_VCORE_REQ_MASK_B_LSB       (1U << 0)       /* 12b */
#define REG_CG_CHECK_APSRC_REQ_MASK_B_LSB   (1U << 12)      /* 1b */
#define REG_CG_CHECK_EMI_REQ_MASK_B_LSB     (1U << 13)      /* 1b */
#define REG_CG_CHECK_INFRA_REQ_MASK_B_LSB   (1U << 14)      /* 1b */
#define REG_CG_CHECK_PMIC_REQ_MASK_B_LSB    (1U << 15)      /* 1b */
#define REG_CG_CHECK_SRCCLKENA_MASK_B_LSB   (1U << 16)      /* 1b */
#define REG_CG_CHECK_VCORE_REQ_MASK_B_LSB   (1U << 17)      /* 1b */
#define REG_CG_CHECK_VRF18_REQ_MASK_B_LSB   (1U << 18)      /* 1b */
#define REG_CKSYS_SRCCLKENA_MASK_B_LSB      (1U << 19)      /* 1b */
#define REG_CKSYS1_PMIC_REQ_MASK_B_LSB      (1U << 20)      /* 1b */
#define REG_CKSYS1_SRCCLKENA_MASK_B_LSB     (1U << 21)      /* 1b */
#define REG_CKSYS1_VCORE_REQ_MASK_B_LSB     (1U << 22)      /* 1b */
#define REG_CKSYS2_PMIC_REQ_MASK_B_LSB      (1U << 23)      /* 1b */
#define REG_CKSYS2_SRCCLKENA_MASK_B_LSB     (1U << 24)      /* 1b */
#define REG_CKSYS2_VCORE_REQ_MASK_B_LSB     (1U << 25)      /* 1b */
#define REG_CONN_APSRC_REQ_MASK_B_LSB       (1U << 26)      /* 1b */
#define REG_CONN_EMI_REQ_MASK_B_LSB         (1U << 27)      /* 1b */
#define REG_CONN_INFRA_REQ_MASK_B_LSB       (1U << 28)      /* 1b */
#define REG_CONN_PMIC_REQ_MASK_B_LSB        (1U << 29)      /* 1b */
#define REG_CONN_SRCCLKENA_MASK_B_LSB       (1U << 30)      /* 1b */
#define REG_CONN_SRCCLKENB_MASK_B_LSB       (1U << 31)      /* 1b */
/* SPM_SRC_MASK_4 (0x1C004000+0x830) */
#define REG_CONN_VCORE_REQ_MASK_B_LSB       (1U << 0)       /* 1b */
#define REG_CONN_VRF18_REQ_MASK_B_LSB       (1U << 1)       /* 1b */
#define REG_MCUPM_APSRC_REQ_MASK_B_LSB      (1U << 2)       /* 1b */
#define REG_MCUPM_EMI_REQ_MASK_B_LSB        (1U << 3)       /* 1b */
#define REG_MCUPM_INFRA_REQ_MASK_B_LSB      (1U << 4)       /* 1b */
#define REG_MCUPM_PMIC_REQ_MASK_B_LSB       (1U << 5)       /* 1b */
#define REG_MCUPM_SRCCLKENA_MASK_B_LSB      (1U << 6)       /* 1b */
#define REG_MCUPM_VCORE_REQ_MASK_B_LSB      (1U << 7)       /* 1b */
#define REG_MCUPM_VRF18_REQ_MASK_B_LSB      (1U << 8)       /* 1b */
#define REG_DPM_APSRC_REQ_MASK_B_LSB        (1U << 9)       /* 4b */
#define REG_DPM_DCS_REQ_MASK_B_LSB          (1U << 13)      /* 4b */
#define REG_DPM_EMI_REQ_MASK_B_LSB          (1U << 17)      /* 4b */
#define REG_DPM_INFRA_REQ_MASK_B_LSB        (1U << 21)      /* 4b */
#define REG_DPM_PMIC_REQ_MASK_B_LSB         (1U << 25)      /* 4b */
#define REG_ILDO_VCORE_REQ_MASK_B_LSB       (1U << 29)      /* 1b */
/* SPM_SRC_MASK_5 (0x1C004000+0x834) */
#define REG_DPM_SRCCLKENA_MASK_B_LSB        (1U << 0)       /* 4b */
#define REG_DPM_VCORE_REQ_MASK_B_LSB        (1U << 4)       /* 4b */
#define REG_DPM_VRF18_REQ_MASK_B_LSB        (1U << 8)       /* 4b */
#define REG_DPMAIF_APSRC_REQ_MASK_B_LSB     (1U << 12)      /* 1b */
#define REG_DPMAIF_CHIFR_DATA_COH_REQ_MASK_B_LSB (1U << 13)      /* 1b */
#define REG_DPMAIF_CHIFR_TCU_COH_REQ_MASK_B_LSB (1U << 14)      /* 1b */
#define REG_DPMAIF_EMI_REQ_MASK_B_LSB       (1U << 15)      /* 1b */
#define REG_DPMAIF_INFRA_REQ_MASK_B_LSB     (1U << 16)      /* 1b */
#define REG_DPMAIF_PMIC_REQ_MASK_B_LSB      (1U << 17)      /* 1b */
#define REG_DPMAIF_SRCCLKENA_MASK_B_LSB     (1U << 18)      /* 1b */
#define REG_DPMAIF_VCORE_REQ_MASK_B_LSB     (1U << 19)      /* 1b */
#define REG_DPMAIF_VRF18_REQ_MASK_B_LSB     (1U << 20)      /* 1b */
#define REG_DVFSRC_LEVEL_REQ_MASK_B_LSB     (1U << 21)      /* 1b */
#define REG_EMI_INFRA_RV33_APSRC_REQ_MASK_B_LSB (1U << 22)      /* 1b */
#define REG_EMI_INFRA_RV33_CHIFR_DATA_COH_REQ_MASK_B_LSB (1U << 23)      /* 1b */
#define REG_EMI_INFRA_RV33_CHIFR_TCU_COH_REQ_MASK_B_LSB (1U << 24)      /* 1b */
#define REG_EMI_INFRA_RV33_DCS_REQ_MASK_B_LSB (1U << 25)      /* 1b */
#define REG_EMI_INFRA_RV33_INFRA_REQ_MASK_B_LSB (1U << 26)      /* 1b */
#define REG_EMI_INFRA_RV33_PMIC_REQ_MASK_B_LSB (1U << 27)      /* 1b */
#define REG_EMI_INFRA_RV33_SRCCLKENA_MASK_B_LSB (1U << 28)      /* 1b */
#define REG_EMI_INFRA_RV33_VCORE_REQ_MASK_B_LSB (1U << 29)      /* 1b */
#define REG_EMI_INFRA_RV33_VRF18_REQ_MASK_B_LSB (1U << 30)      /* 1b */
#define REG_EMISYS_APSRC_REQ_MASK_B_LSB     (1U << 31)      /* 1b */
/* SPM_SRC_MASK_6 (0x1C004000+0x838) */
#define REG_GPUEB_APSRC_REQ_MASK_B_LSB      (1U << 0)       /* 1b */
#define REG_GPUEB_CHIFR_DATA_COH_REQ_MASK_B_LSB (1U << 1)       /* 1b */
#define REG_GPUEB_CHIFR_TCU_COH_REQ_MASK_B_LSB (1U << 2)       /* 1b */
#define REG_GPUEB_EMI_REQ_MASK_B_LSB        (1U << 3)       /* 1b */
#define REG_GPUEB_INFRA_REQ_MASK_B_LSB      (1U << 4)       /* 1b */
#define REG_GPUEB_PMIC_REQ_MASK_B_LSB       (1U << 5)       /* 1b */
#define REG_GPUEB_SRCCLKENA_MASK_B_LSB      (1U << 6)       /* 1b */
#define REG_GPUEB_VCORE_REQ_MASK_B_LSB      (1U << 7)       /* 1b */
#define REG_GPUEB_VRF18_REQ_MASK_B_LSB      (1U << 8)       /* 1b */
#define REG_HWCCF_APSRC_REQ_MASK_B_LSB      (1U << 9)       /* 1b */
#define REG_HWCCF_EMI_REQ_MASK_B_LSB        (1U << 10)      /* 1b */
#define REG_HWCCF_INFRA_REQ_MASK_B_LSB      (1U << 11)      /* 1b */
#define REG_HWCCF_PMIC_REQ_MASK_B_LSB       (1U << 12)      /* 1b */
#define REG_HWCCF_SRCCLKENA_MASK_B_LSB      (1U << 13)      /* 1b */
#define REG_HWCCF_VCORE_REQ_MASK_B_LSB      (1U << 14)      /* 1b */
#define REG_HWCCF_VRF18_REQ_MASK_B_LSB      (1U << 15)      /* 1b */
#define REG_IPIC_INFRA_REQ_MASK_B_LSB       (1U << 16)      /* 1b */
#define REG_IPIC_VRF18_REQ_MASK_B_LSB       (1U << 17)      /* 1b */
#define REG_MCU_APSRC_REQ_MASK_B_LSB        (1U << 18)      /* 1b */
#define REG_MCU_EMI_REQ_MASK_B_LSB          (1U << 19)      /* 1b */
#define REG_MCU_INFRA_REQ_MASK_B_LSB        (1U << 20)      /* 1b */
#define REG_MCU_PMIC_REQ_MASK_B_LSB         (1U << 21)      /* 1b */
#define REG_MCU_SRCCLKENA_MASK_B_LSB        (1U << 22)      /* 1b */
#define REG_MCU_VCORE_REQ_MASK_B_LSB        (1U << 24)      /* 1b */
#define REG_MCU_VRF18_REQ_MASK_B_LSB        (1U << 25)      /* 1b */
#define REG_MD_APSRC_REQ_MASK_B_LSB         (1U << 26)      /* 1b */
#define REG_MD_DCS_REQ_MASK_B_LSB           (1U << 27)      /* 1b */
#define REG_MD_EMI_REQ_MASK_B_LSB           (1U << 28)      /* 1b */
#define REG_MD_INFRA_REQ_MASK_B_LSB         (1U << 29)      /* 1b */
#define REG_MD_PMIC_REQ_MASK_B_LSB          (1U << 30)      /* 1b */
#define REG_MD_SRCCLKENA_MASK_B_LSB         (1U << 31)      /* 1b */
/* SPM_SRC_MASK_7 (0x1C004000+0x83C) */
#define REG_MD_SRCCLKENA1_MASK_B_LSB        (1U << 0)       /* 1b */
#define REG_MD_VCORE_REQ_MASK_B_LSB         (1U << 1)       /* 1b */
#define REG_MD_VRF18_REQ_MASK_B_LSB         (1U << 2)       /* 1b */
#define REG_MM_PROC_APSRC_REQ_MASK_B_LSB    (1U << 3)       /* 1b */
#define REG_MM_PROC_CHIFR_DATA_COH_REQ_MASK_B_LSB (1U << 4)       /* 1b */
#define REG_MM_PROC_CHIFR_TCU_COH_REQ_MASK_B_LSB (1U << 5)       /* 1b */
#define REG_MM_PROC_EMI_REQ_MASK_B_LSB      (1U << 6)       /* 1b */
#define REG_MM_PROC_INFRA_REQ_MASK_B_LSB    (1U << 7)       /* 1b */
#define REG_MM_PROC_PMIC_REQ_MASK_B_LSB     (1U << 8)       /* 1b */
#define REG_MM_PROC_SRCCLKENA_MASK_B_LSB    (1U << 9)       /* 1b */
#define REG_MM_PROC_VCORE_REQ_MASK_B_LSB    (1U << 10)      /* 1b */
#define REG_MM_PROC_VRF18_REQ_MASK_B_LSB    (1U << 11)      /* 1b */
#define REG_PCIE0_APSRC_REQ_MASK_B_LSB      (1U << 12)      /* 1b */
#define REG_PCIE0_EMI_REQ_MASK_B_LSB        (1U << 13)      /* 1b */
#define REG_PCIE0_INFRA_REQ_MASK_B_LSB      (1U << 14)      /* 1b */
#define REG_PCIE0_PMIC_REQ_MASK_B_LSB       (1U << 15)      /* 1b */
#define REG_PCIE0_SRCCLKENA_MASK_B_LSB      (1U << 16)      /* 1b */
#define REG_PCIE0_VCORE_REQ_MASK_B_LSB      (1U << 17)      /* 1b */
#define REG_PCIE0_VRF18_REQ_MASK_B_LSB      (1U << 18)      /* 1b */
#define REG_PCIE1_APSRC_REQ_MASK_B_LSB      (1U << 19)      /* 1b */
#define REG_PCIE1_EMI_REQ_MASK_B_LSB        (1U << 20)      /* 1b */
#define REG_PCIE1_INFRA_REQ_MASK_B_LSB      (1U << 21)      /* 1b */
#define REG_PCIE1_PMIC_REQ_MASK_B_LSB       (1U << 22)      /* 1b */
#define REG_PCIE1_SRCCLKENA_MASK_B_LSB      (1U << 23)      /* 1b */
#define REG_PCIE1_VCORE_REQ_MASK_B_LSB      (1U << 24)      /* 1b */
#define REG_PCIE1_VRF18_REQ_MASK_B_LSB      (1U << 25)      /* 1b */
#define REG_PERISYS_APSRC_REQ_MASK_B_LSB    (1U << 26)      /* 1b */
#define REG_PERISYS_EMI_REQ_MASK_B_LSB      (1U << 27)      /* 1b */
#define REG_PERISYS_INFRA_REQ_MASK_B_LSB    (1U << 28)      /* 1b */
#define REG_PERISYS_SRCCLKENA_MASK_B_LSB    (1U << 29)      /* 1b */
#define REG_PERISYS_VRF18_REQ_MASK_B_LSB    (1U << 30)      /* 1b */
/* SPM_SRC_MASK_8 (0x1C004000+0x840) */
#define REG_PLL_PMIC_REQ_MASK_B_LSB         (1U << 0)       /* 16b */
#define REG_PLL_SRCCLKENA_MASK_B_LSB        (1U << 16)      /* 16b */
/* SPM_SRC_MASK_9 (0x1C004000+0x844) */
#define REG_PLL_VCORE_REQ_MASK_B_LSB        (1U << 0)       /* 16b */
#define REG_SCP_AOV_REQ_MASK_B_LSB          (1U << 16)      /* 1b */
#define REG_SCP_APSRC_REQ_MASK_B_LSB        (1U << 17)      /* 1b */
#define REG_SCP_EMI_REQ_MASK_B_LSB          (1U << 18)      /* 1b */
#define REG_SCP_INFRA_REQ_MASK_B_LSB        (1U << 19)      /* 1b */
#define REG_SCP_PMIC_REQ_MASK_B_LSB         (1U << 20)      /* 1b */
#define REG_SCP_SRCCLKENA_MASK_B_LSB        (1U << 21)      /* 1b */
#define REG_SCP_VCORE_REQ_MASK_B_LSB        (1U << 22)      /* 1b */
#define REG_SCP_VRF18_REQ_MASK_B_LSB        (1U << 23)      /* 1b */
#define REG_HWCCF_AOV_REQ_MASK_B_LSB        (1U << 24)      /* 1b */
/* SPM_SRC_MASK_10 (0x1C004000+0x848) */
#define REG_SPM_SW_RSV_APSRC_REQ_MASK_B_LSB (1U << 0)       /* 2b */
#define REG_SPM_SW_RSV_CHIFR_DATA_COH_REQ_MASK_B_LSB (1U << 16)      /* 2b */
/* SPM_SRC_MASK_11 (0x1C004000+0x84C) */
#define REG_SPM_SW_RSV_CHIFR_TCU_COH_REQ_MASK_B_LSB (1U << 0)       /* 2b */
#define REG_SPM_SW_RSV_EMI_REQ_MASK_B_LSB   (1U << 16)      /* 2b */
/* SPM_SRC_MASK_12 (0x1C004000+0x850) */
#define REG_SPM_SW_RSV_INFRA_REQ_MASK_B_LSB (1U << 0)       /* 2b */
#define REG_SPM_SW_RSV_PMIC_REQ_MASK_B_LSB  (1U << 16)      /* 2b */
/* SPM_SRC_MASK_13 (0x1C004000+0x854) */
#define REG_SPM_SW_RSV_SRCCLKENA_MASK_B_LSB (1U << 0)       /* 2b */
#define REG_SPM_SW_RSV_VCORE_REQ_MASK_B_LSB (1U << 16)      /* 2b */
/* SPM_SRC_MASK_14 (0x1C004000+0x858) */
#define REG_SPM_SW_RSV_VRF18_REQ_MASK_B_LSB (1U << 0)       /* 2b */
#define REG_SPU_HWROT_APSRC_REQ_MASK_B_LSB  (1U << 16)      /* 1b */
#define REG_SPU_HWROT_EMI_REQ_MASK_B_LSB    (1U << 17)      /* 1b */
#define REG_SPU_HWROT_INFRA_REQ_MASK_B_LSB  (1U << 18)      /* 1b */
#define REG_SPU_HWROT_PMIC_REQ_MASK_B_LSB   (1U << 19)      /* 1b */
#define REG_SPU_HWROT_SRCCLKENA_MASK_B_LSB  (1U << 20)      /* 1b */
#define REG_SPU_HWROT_VCORE_REQ_MASK_B_LSB  (1U << 21)      /* 1b */
#define REG_SPU_HWROT_VRF18_REQ_MASK_B_LSB  (1U << 22)      /* 1b */
#define REG_SPU_ISE_APSRC_REQ_MASK_B_LSB    (1U << 23)      /* 1b */
#define REG_SPU_ISE_EMI_REQ_MASK_B_LSB      (1U << 24)      /* 1b */
#define REG_SPU_ISE_INFRA_REQ_MASK_B_LSB    (1U << 25)      /* 1b */
#define REG_SPU_ISE_PMIC_REQ_MASK_B_LSB     (1U << 26)      /* 1b */
#define REG_SPU_ISE_SRCCLKENA_MASK_B_LSB    (1U << 27)      /* 1b */
#define REG_SPU_ISE_VCORE_REQ_MASK_B_LSB    (1U << 28)      /* 1b */
#define REG_SPU_ISE_VRF18_REQ_MASK_B_LSB    (1U << 29)      /* 1b */
#define REG_SRCCLKENI_INFRA_REQ_MASK_B_LSB  (1U << 30)      /* 2b */
/* SPM_SRC_MASK_15 (0x1C004000+0x85C) */
#define REG_SRCCLKENI_PMIC_REQ_MASK_B_LSB   (1U << 0)       /* 2b */
#define REG_SRCCLKENI_SRCCLKENA_MASK_B_LSB  (1U << 2)       /* 2b */
#define REG_SRCCLKENI_VCORE_REQ_MASK_B_LSB  (1U << 4)       /* 2b */
#define REG_SSPM_APSRC_REQ_MASK_B_LSB       (1U << 6)       /* 1b */
#define REG_SSPM_CHIFR_DATA_COH_REQ_MASK_B_LSB (1U << 7)       /* 1b */
#define REG_SSPM_CHIFR_TCU_COH_REQ_MASK_B_LSB (1U << 8)       /* 1b */
#define REG_SSPM_EMI_REQ_MASK_B_LSB         (1U << 9)       /* 1b */
#define REG_SSPM_INFRA_REQ_MASK_B_LSB       (1U << 10)      /* 1b */
#define REG_SSPM_PMIC_REQ_MASK_B_LSB        (1U << 11)      /* 1b */
#define REG_SSPM_SRCCLKENA_MASK_B_LSB       (1U << 12)      /* 1b */
#define REG_SSPM_VRF18_REQ_MASK_B_LSB       (1U << 13)      /* 1b */
#define REG_SSRSYS_APSRC_REQ_MASK_B_LSB     (1U << 14)      /* 1b */
#define REG_SSRSYS_EMI_REQ_MASK_B_LSB       (1U << 15)      /* 1b */
#define REG_SSRSYS_INFRA_REQ_MASK_B_LSB     (1U << 16)      /* 1b */
#define REG_SSRSYS_PMIC_REQ_MASK_B_LSB      (1U << 17)      /* 1b */
#define REG_SSRSYS_SRCCLKENA_MASK_B_LSB     (1U << 18)      /* 1b */
#define REG_SSRSYS_VRF18_REQ_MASK_B_LSB     (1U << 19)      /* 1b */
#define REG_UART_HUB_INFRA_REQ_MASK_B_LSB   (1U << 20)      /* 1b */
#define REG_UART_HUB_PMIC_REQ_MASK_B_LSB    (1U << 21)      /* 1b */
#define REG_UART_HUB_SRCCLKENA_MASK_B_LSB   (1U << 22)      /* 1b */
#define REG_UART_HUB_VCORE_REQ_MASK_B_LSB   (1U << 23)      /* 1b */
#define REG_UART_HUB_VRF18_REQ_MASK_B_LSB   (1U << 24)      /* 1b */
#define REG_UFS0_APSRC_REQ_MASK_B_LSB       (1U << 25)      /* 1b */
#define REG_UFS0_EMI_REQ_MASK_B_LSB         (1U << 26)      /* 1b */
#define REG_UFS0_INFRA_REQ_MASK_B_LSB       (1U << 27)      /* 1b */
#define REG_UFS0_PMIC_REQ_MASK_B_LSB        (1U << 28)      /* 1b */
#define REG_UFS0_SRCCLKENA_MASK_B_LSB       (1U << 29)      /* 1b */
#define REG_UFS0_VCORE_REQ_MASK_B_LSB       (1U << 30)      /* 1b */
#define REG_UFS0_VRF18_REQ_MASK_B_LSB       (1U << 31)      /* 1b */
/* SPM_SRC_MASK_16 (0x1C004000+0x860) */
#define REG_UFS1_APSRC_REQ_MASK_B_LSB       (1U << 0)       /* 1b */
#define REG_UFS1_EMI_REQ_MASK_B_LSB         (1U << 1)       /* 1b */
#define REG_UFS1_INFRA_REQ_MASK_B_LSB       (1U << 2)       /* 1b */
#define REG_UFS1_PMIC_REQ_MASK_B_LSB        (1U << 3)       /* 1b */
#define REG_UFS1_SRCCLKENA_MASK_B_LSB       (1U << 4)       /* 1b */
#define REG_UFS1_VCORE_REQ_MASK_B_LSB       (1U << 5)       /* 1b */
#define REG_UFS1_VRF18_REQ_MASK_B_LSB       (1U << 6)       /* 1b */
#define REG_USB_APSRC_REQ_MASK_B_LSB        (1U << 7)       /* 1b */
#define REG_USB_EMI_REQ_MASK_B_LSB          (1U << 8)       /* 1b */
#define REG_USB_INFRA_REQ_MASK_B_LSB        (1U << 9)       /* 1b */
#define REG_USB_PMIC_REQ_MASK_B_LSB         (1U << 10)      /* 1b */
#define REG_USB_SRCCLKENA_MASK_B_LSB        (1U << 11)      /* 1b */
#define REG_USB_VCORE_REQ_MASK_B_LSB        (1U << 12)      /* 1b */
#define REG_USB_VRF18_REQ_MASK_B_LSB        (1U << 13)      /* 1b */
#define REG_VLP_PMSR_APSRC_REQ_MASK_B_LSB   (1U << 14)      /* 1b */
#define REG_VLP_PMSR_EMI_REQ_MASK_B_LSB     (1U << 15)      /* 1b */
#define REG_VLP_PMSR_INFRA_REQ_MASK_B_LSB   (1U << 16)      /* 1b */
#define REG_VLP_PMSR_PMIC_REQ_MASK_B_LSB    (1U << 17)      /* 1b */
#define REG_VLP_PMSR_SRCCLKENA_MASK_B_LSB   (1U << 18)      /* 1b */
#define REG_VLP_PMSR_VCORE_REQ_MASK_B_LSB   (1U << 19)      /* 1b */
#define REG_VLP_PMSR_VRF18_REQ_MASK_B_LSB   (1U << 20)      /* 1b */
#define REG_VLPCFG_RSV0_APSRC_REQ_MASK_B_LSB (1U << 21)      /* 1b */
#define REG_VLPCFG_RSV0_EMI_REQ_MASK_B_LSB  (1U << 22)      /* 1b */
#define REG_VLPCFG_RSV0_INFRA_REQ_MASK_B_LSB (1U << 23)      /* 1b */
#define REG_VLPCFG_RSV0_PMIC_REQ_MASK_B_LSB (1U << 24)      /* 1b */
#define REG_VLPCFG_RSV0_SRCCLKENA_MASK_B_LSB (1U << 25)      /* 1b */
#define REG_VLPCFG_RSV0_VCORE_REQ_MASK_B_LSB (1U << 26)      /* 1b */
#define REG_VLPCFG_RSV0_VRF18_REQ_MASK_B_LSB (1U << 27)      /* 1b */
#define REG_VLPCFG_RSV1_APSRC_REQ_MASK_B_LSB (1U << 28)      /* 1b */
#define REG_VLPCFG_RSV1_EMI_REQ_MASK_B_LSB  (1U << 29)      /* 1b */
#define REG_VLPCFG_RSV1_INFRA_REQ_MASK_B_LSB (1U << 30)      /* 1b */
#define REG_VLPCFG_RSV1_PMIC_REQ_MASK_B_LSB (1U << 31)      /* 1b */
/* SPM_SRC_MASK_17 (0x1C004000+0x864) */
#define REG_VLPCFG_RSV1_SRCCLKENA_MASK_B_LSB (1U << 0)       /* 1b */
#define REG_VLPCFG_RSV1_VCORE_REQ_MASK_B_LSB (1U << 1)       /* 1b */
#define REG_VLPCFG_RSV1_VRF18_REQ_MASK_B_LSB (1U << 2)       /* 1b */
#define REG_ZRAM_APSRC_REQ_MASK_B_LSB       (1U << 3)       /* 1b */
#define REG_ZRAM_CHIFR_DATA_COH_REQ_MASK_B_LSB (1U << 4)       /* 1b */
#define REG_ZRAM_CHIFR_TCU_COH_REQ_MASK_B_LSB (1U << 5)       /* 1b */
#define REG_ZRAM_EMI_REQ_MASK_B_LSB         (1U << 6)       /* 1b */
#define REG_ZRAM_INFRA_REQ_MASK_B_LSB       (1U << 7)       /* 1b */
#define REG_ZRAM_PMIC_REQ_MASK_B_LSB        (1U << 8)       /* 1b */
#define REG_ZRAM_SRCCLKENA_MASK_B_LSB       (1U << 9)       /* 1b */
#define REG_ZRAM_VCORE_REQ_MASK_B_LSB       (1U << 10)      /* 1b */
#define REG_ZRAM_VRF18_REQ_MASK_B_LSB       (1U << 11)      /* 1b */
#define REG_PMRC_GIP_M_VCORE_REQ_MASK_B_LSB (1U << 12)      /* 1b */
#define REG_IDLE_GOVERNOR_AOV_REQ_MASK_B_LSB (1U << 13)      /* 1b */
#define REG_IDLE_GOVERNOR_APSRC_REQ_MASK_B_LSB (1U << 14)      /* 1b */
#define REG_IDLE_GOVERNOR_CHIFR_DATA_COH_REQ_MASK_B_LSB (1U << 15)      /* 1b */
#define REG_IDLE_GOVERNOR_CHIFR_TCU_COH_REQ_MASK_B_LSB (1U << 16)      /* 1b */
#define REG_IDLE_GOVERNOR_DCS_REQ_MASK_B_LSB (1U << 17)      /* 1b */
#define REG_IDLE_GOVERNOR_EMI_REQ_MASK_B_LSB (1U << 18)      /* 1b */
#define REG_IDLE_GOVERNOR_INFRA_REQ_MASK_B_LSB (1U << 19)      /* 1b */
#define REG_IDLE_GOVERNOR_PMIC_REQ_MASK_B_LSB (1U << 20)      /* 1b */
#define REG_IDLE_GOVERNOR_SRCCLKENA_MASK_B_LSB (1U << 21)      /* 1b */
#define REG_IDLE_GOVERNOR_SYSCO_REQ_MASK_B_LSB (1U << 22)      /* 1b */
#define REG_IDLE_GOVERNOR_VCORE_REQ_MASK_B_LSB (1U << 23)      /* 1b */
#define REG_IDLE_GOVERNOR_VRF18_REQ_MASK_B_LSB (1U << 24)      /* 1b */
#define REG_PMRC_GIP_P_VCORE_REQ_MASK_B_LSB (1U << 25)      /* 1b */
#define REG_GPUEB_SYSCO_REQ_MASK_B_LSB      (1U << 26)      /* 1b */
/* SPM_REQ_STA_0 (0x1C004000+0x868) */
#define ADSP_ADSP_DPSW_REQ_LSB              (1U << 0)       /* 1b */
#define ADSP_APSRC_REQ_LSB                  (1U << 1)       /* 1b */
#define ADSP_EMI_REQ_LSB                    (1U << 2)       /* 1b */
#define ADSP_INFRA_REQ_LSB                  (1U << 3)       /* 1b */
#define ADSP_PMIC_REQ_LSB                   (1U << 4)       /* 1b */
#define ADSP_SRCCLKENA_LSB                  (1U << 5)       /* 1b */
#define ADSP_VCORE_REQ_LSB                  (1U << 6)       /* 1b */
#define ADSP_VRF18_REQ_LSB                  (1U << 7)       /* 1b */
#define APIFR_HASH_APSRC_REQ_LSB            (1U << 8)       /* 1b */
#define APIFR_HASH_EMI_REQ_LSB              (1U << 9)       /* 1b */
#define APIFR_HASH_INFRA_REQ_LSB            (1U << 10)      /* 1b */
#define APIFR_HASH_PMIC_REQ_LSB             (1U << 11)      /* 1b */
#define APIFR_HASH_SRCCLKENA_LSB            (1U << 12)      /* 1b */
#define APIFR_HASH_VCORE_REQ_LSB            (1U << 13)      /* 1b */
#define APIFR_HASH_VRF18_REQ_LSB            (1U << 14)      /* 1b */
#define APIFR_IO_APSRC_REQ_LSB              (1U << 15)      /* 1b */
#define APIFR_IO_EMI_REQ_LSB                (1U << 16)      /* 1b */
#define APIFR_IO_INFRA_REQ_LSB              (1U << 17)      /* 1b */
#define APIFR_IO_PMIC_REQ_LSB               (1U << 18)      /* 1b */
#define APIFR_IO_VCORE_REQ_LSB              (1U << 19)      /* 1b */
#define APIFR_IO_VRF18_REQ_LSB              (1U << 20)      /* 1b */
#define APIFR_MEM_APSRC_REQ_LSB             (1U << 21)      /* 1b */
#define APIFR_MEM_EMI_REQ_LSB               (1U << 22)      /* 1b */
#define APIFR_MEM_INFRA_REQ_LSB             (1U << 23)      /* 1b */
#define APIFR_MEM_PMIC_REQ_LSB              (1U << 24)      /* 1b */
#define APIFR_MEM_SRCCLKENA_LSB             (1U << 25)      /* 1b */
#define APIFR_MEM_VCORE_REQ_LSB             (1U << 26)      /* 1b */
#define APIFR_MEM_VRF18_REQ_LSB             (1U << 27)      /* 1b */
#define APU_AOV_REQ_LSB                     (1U << 28)      /* 1b */
#define APU_APSRC_REQ_LSB                   (1U << 29)      /* 1b */
#define APU_CHIFR_DATA_COH_REQ_LSB          (1U << 30)      /* 1b */
#define APU_CHIFR_TCU_COH_REQ_LSB           (1U << 31)      /* 1b */
/* SPM_REQ_STA_1 (0x1C004000+0x86C) */
#define APU_EMI_REQ_LSB                     (1U << 0)       /* 1b */
#define APU_INFRA_REQ_LSB                   (1U << 1)       /* 1b */
#define APU_PMIC_REQ_LSB                    (1U << 2)       /* 1b */
#define APU_SRCCLKENA_LSB                   (1U << 3)       /* 1b */
#define APU_VCORE_REQ_LSB                   (1U << 4)       /* 1b */
#define APU_VRF18_REQ_LSB                   (1U << 5)       /* 1b */
#define AUDIO_APSRC_REQ_LSB                 (1U << 6)       /* 1b */
#define AUDIO_INFRA_REQ_LSB                 (1U << 8)       /* 1b */
#define AUDIO_PMIC_REQ_LSB                  (1U << 9)       /* 1b */
#define AUDIO_SRCCLKENA_LSB                 (1U << 10)      /* 1b */
#define AUDIO_VCORE_REQ_LSB                 (1U << 11)      /* 1b */
#define AUDIO_VRF18_REQ_LSB                 (1U << 12)      /* 1b */
#define CCIF_APSRC_REQ_LSB                  (1U << 13)      /* 12b */
/* SPM_REQ_STA_2 (0x1C004000+0x870) */
#define CCIF_INFRA_REQ_LSB                  (1U << 0)       /* 12b */
#define CCIF_SRCCLKENA_LSB                  (1U << 12)      /* 12b */
#define CPU_SMMU_SYSCO_REQ_LSB              (1U << 24)      /* 4b */
/* SPM_REQ_STA_3 (0x1C004000+0x874) */
#define CCIF_VCORE_REQ_LSB                  (1U << 0)       /* 12b */
#define CG_CHECK_APSRC_REQ_LSB              (1U << 12)      /* 1b */
#define CG_CHECK_EMI_REQ_LSB                (1U << 13)      /* 1b */
#define CG_CHECK_INFRA_REQ_LSB              (1U << 14)      /* 1b */
#define CG_CHECK_PMIC_REQ_LSB               (1U << 15)      /* 1b */
#define CG_CHECK_SRCCLKENA_LSB              (1U << 16)      /* 1b */
#define CG_CHECK_VCORE_REQ_LSB              (1U << 17)      /* 1b */
#define CG_CHECK_VRF18_REQ_LSB              (1U << 18)      /* 1b */
#define CKSYS_SRCCLKENA_LSB                 (1U << 19)      /* 1b */
#define CKSYS1_PMIC_REQ_LSB                 (1U << 20)      /* 1b */
#define CKSYS1_SRCCLKENA_LSB                (1U << 21)      /* 1b */
#define CKSYS1_VCORE_REQ_LSB                (1U << 22)      /* 1b */
#define CKSYS2_PMIC_REQ_LSB                 (1U << 23)      /* 1b */
#define CKSYS2_SRCCLKENA_LSB                (1U << 24)      /* 1b */
#define CKSYS2_VCORE_REQ_LSB                (1U << 25)      /* 1b */
#define CONN_APSRC_REQ_LSB                  (1U << 26)      /* 1b */
#define CONN_EMI_REQ_LSB                    (1U << 27)      /* 1b */
#define CONN_INFRA_REQ_LSB                  (1U << 28)      /* 1b */
#define CONN_PMIC_REQ_LSB                   (1U << 29)      /* 1b */
#define CONN_SRCCLKENA_LSB                  (1U << 30)      /* 1b */
#define CONN_SRCCLKENB_LSB                  (1U << 31)      /* 1b */
/* SPM_REQ_STA_4 (0x1C004000+0x878) */
#define CONN_VCORE_REQ_LSB                  (1U << 0)       /* 1b */
#define CONN_VRF18_REQ_LSB                  (1U << 1)       /* 1b */
#define MCUPM_APSRC_REQ_LSB                 (1U << 2)       /* 1b */
#define MCUPM_EMI_REQ_LSB                   (1U << 3)       /* 1b */
#define MCUPM_INFRA_REQ_LSB                 (1U << 4)       /* 1b */
#define MCUPM_PMIC_REQ_LSB                  (1U << 5)       /* 1b */
#define MCUPM_SRCCLKENA_LSB                 (1U << 6)       /* 1b */
#define MCUPM_VCORE_REQ_LSB                 (1U << 7)       /* 1b */
#define MCUPM_VRF18_REQ_LSB                 (1U << 8)       /* 1b */
#define DPM_APSRC_REQ_LSB                   (1U << 9)       /* 4b */
#define DPM_DCS_REQ_LSB                     (1U << 13)      /* 4b */
#define DPM_EMI_REQ_LSB                     (1U << 17)      /* 4b */
#define DPM_INFRA_REQ_LSB                   (1U << 21)      /* 4b */
#define DPM_PMIC_REQ_LSB                    (1U << 25)      /* 4b */
#define ILDO_VCORE_REQ_LSB                  (1U << 29)      /* 1b */
/* SPM_REQ_STA_5 (0x1C004000+0x87C) */
#define DPM_SRCCLKENA_LSB                   (1U << 0)       /* 4b */
#define DPM_VCORE_REQ_LSB                   (1U << 4)       /* 4b */
#define DPM_VRF18_REQ_LSB                   (1U << 8)       /* 4b */
#define DPMAIF_APSRC_REQ_LSB                (1U << 12)      /* 1b */
#define DPMAIF_CHIFR_DATA_COH_REQ_LSB       (1U << 13)      /* 1b */
#define DPMAIF_CHIFR_TCU_COH_REQ_LSB        (1U << 14)      /* 1b */
#define DPMAIF_EMI_REQ_LSB                  (1U << 15)      /* 1b */
#define DPMAIF_INFRA_REQ_LSB                (1U << 16)      /* 1b */
#define DPMAIF_PMIC_REQ_LSB                 (1U << 17)      /* 1b */
#define DPMAIF_SRCCLKENA_LSB                (1U << 18)      /* 1b */
#define DPMAIF_VCORE_REQ_LSB                (1U << 19)      /* 1b */
#define DPMAIF_VRF18_REQ_LSB                (1U << 20)      /* 1b */
#define DVFSRC_LEVEL_REQ_LSB                (1U << 21)      /* 1b */
#define EMI_INFRA_RV33_APSRC_REQ_LSB        (1U << 22)      /* 1b */
#define EMI_INFRA_RV33_CHIFR_DATA_COH_REQ_LSB (1U << 23)      /* 1b */
#define EMI_INFRA_RV33_CHIFR_TCU_COH_REQ_LSB (1U << 24)      /* 1b */
#define EMI_INFRA_RV33_DCS_REQ_LSB          (1U << 25)      /* 1b */
#define EMI_INFRA_RV33_INFRA_REQ_LSB        (1U << 26)      /* 1b */
#define EMI_INFRA_RV33_PMIC_REQ_LSB         (1U << 27)      /* 1b */
#define EMI_INFRA_RV33_SRCCLKENA_LSB        (1U << 28)      /* 1b */
#define EMI_INFRA_RV33_VCORE_REQ_LSB        (1U << 29)      /* 1b */
#define EMI_INFRA_RV33_VRF18_REQ_LSB        (1U << 30)      /* 1b */
#define EMISYS_APSRC_REQ_LSB                (1U << 31)      /* 1b */
/* SPM_REQ_STA_6 (0x1C004000+0x880) */
#define GPUEB_APSRC_REQ_LSB                 (1U << 0)       /* 1b */
#define GPUEB_CHIFR_DATA_COH_REQ_LSB        (1U << 1)       /* 1b */
#define GPUEB_CHIFR_TCU_COH_REQ_LSB         (1U << 2)       /* 1b */
#define GPUEB_EMI_REQ_LSB                   (1U << 3)       /* 1b */
#define GPUEB_INFRA_REQ_LSB                 (1U << 4)       /* 1b */
#define GPUEB_PMIC_REQ_LSB                  (1U << 5)       /* 1b */
#define GPUEB_SRCCLKENA_LSB                 (1U << 6)       /* 1b */
#define GPUEB_VCORE_REQ_LSB                 (1U << 7)       /* 1b */
#define GPUEB_VRF18_REQ_LSB                 (1U << 8)       /* 1b */
#define HWCCF_APSRC_REQ_LSB                 (1U << 9)       /* 1b */
#define HWCCF_EMI_REQ_LSB                   (1U << 10)      /* 1b */
#define HWCCF_INFRA_REQ_LSB                 (1U << 11)      /* 1b */
#define HWCCF_PMIC_REQ_LSB                  (1U << 12)      /* 1b */
#define HWCCF_SRCCLKENA_LSB                 (1U << 13)      /* 1b */
#define HWCCF_VCORE_REQ_LSB                 (1U << 14)      /* 1b */
#define HWCCF_VRF18_REQ_LSB                 (1U << 15)      /* 1b */
#define IPIC_INFRA_REQ_LSB                  (1U << 16)      /* 1b */
#define IPIC_VRF18_REQ_LSB                  (1U << 17)      /* 1b */
#define MCU_APSRC_REQ_LSB                   (1U << 18)      /* 1b */
#define MCU_EMI_REQ_LSB                     (1U << 19)      /* 1b */
#define MCU_INFRA_REQ_LSB                   (1U << 20)      /* 1b */
#define MCU_PMIC_REQ_LSB                    (1U << 21)      /* 1b */
#define MCU_SRCCLKENA_LSB                   (1U << 22)      /* 1b */
#define MCU_VCORE_REQ_LSB                   (1U << 24)      /* 1b */
#define MCU_VRF18_REQ_LSB                   (1U << 25)      /* 1b */
#define MD_APSRC_REQ_LSB                    (1U << 26)      /* 1b */
#define MD_DCS_REQ_LSB                      (1U << 27)      /* 1b */
#define MD_EMI_REQ_LSB                      (1U << 28)      /* 1b */
#define MD_INFRA_REQ_LSB                    (1U << 29)      /* 1b */
#define MD_PMIC_REQ_LSB                     (1U << 30)      /* 1b */
#define MD_SRCCLKENA_LSB                    (1U << 31)      /* 1b */
/* SPM_REQ_STA_7 (0x1C004000+0x884) */
#define MD_SRCCLKENA1_LSB                   (1U << 0)       /* 1b */
#define MD_VCORE_REQ_LSB                    (1U << 1)       /* 1b */
#define MD_VRF18_REQ_LSB                    (1U << 2)       /* 1b */
#define MM_PROC_APSRC_REQ_LSB               (1U << 3)       /* 1b */
#define MM_PROC_CHIFR_DATA_COH_REQ_LSB      (1U << 4)       /* 1b */
#define MM_PROC_CHIFR_TCU_COH_REQ_LSB       (1U << 5)       /* 1b */
#define MM_PROC_EMI_REQ_LSB                 (1U << 6)       /* 1b */
#define MM_PROC_INFRA_REQ_LSB               (1U << 7)       /* 1b */
#define MM_PROC_PMIC_REQ_LSB                (1U << 8)       /* 1b */
#define MM_PROC_SRCCLKENA_LSB               (1U << 9)       /* 1b */
#define MM_PROC_VCORE_REQ_LSB               (1U << 10)      /* 1b */
#define MM_PROC_VRF18_REQ_LSB               (1U << 11)      /* 1b */
#define PCIE0_APSRC_REQ_LSB                 (1U << 12)      /* 1b */
#define PCIE0_EMI_REQ_LSB                   (1U << 13)      /* 1b */
#define PCIE0_INFRA_REQ_LSB                 (1U << 14)      /* 1b */
#define PCIE0_PMIC_REQ_LSB                  (1U << 15)      /* 1b */
#define PCIE0_SRCCLKENA_LSB                 (1U << 16)      /* 1b */
#define PCIE0_VCORE_REQ_LSB                 (1U << 17)      /* 1b */
#define PCIE0_VRF18_REQ_LSB                 (1U << 18)      /* 1b */
#define PCIE1_APSRC_REQ_LSB                 (1U << 19)      /* 1b */
#define PCIE1_EMI_REQ_LSB                   (1U << 20)      /* 1b */
#define PCIE1_INFRA_REQ_LSB                 (1U << 21)      /* 1b */
#define PCIE1_PMIC_REQ_LSB                  (1U << 22)      /* 1b */
#define PCIE1_SRCCLKENA_LSB                 (1U << 23)      /* 1b */
#define PCIE1_VCORE_REQ_LSB                 (1U << 24)      /* 1b */
#define PCIE1_VRF18_REQ_LSB                 (1U << 25)      /* 1b */
#define PERISYS_APSRC_REQ_LSB               (1U << 26)      /* 1b */
#define PERISYS_EMI_REQ_LSB                 (1U << 27)      /* 1b */
#define PERISYS_INFRA_REQ_LSB               (1U << 28)      /* 1b */
#define PERISYS_SRCCLKENA_LSB               (1U << 29)      /* 1b */
#define PERISYS_VRF18_REQ_LSB               (1U << 30)      /* 1b */
/* SPM_REQ_STA_8 (0x1C004000+0x888) */
#define PLL_PMIC_REQ_LSB                    (1U << 0)       /* 16b */
#define PLL_SRCCLKENA_LSB                   (1U << 16)      /* 16b */
/* SPM_REQ_STA_9 (0x1C004000+0x88C) */
#define PLL_VCORE_REQ_LSB                   (1U << 0)       /* 16b */
#define SCP_AOV_REQ_LSB                     (1U << 16)      /* 1b */
#define SCP_APSRC_REQ_LSB                   (1U << 17)      /* 1b */
#define SCP_EMI_REQ_LSB                     (1U << 18)      /* 1b */
#define SCP_INFRA_REQ_LSB                   (1U << 19)      /* 1b */
#define SCP_PMIC_REQ_LSB                    (1U << 20)      /* 1b */
#define SCP_SRCCLKENA_LSB                   (1U << 21)      /* 1b */
#define SCP_VCORE_REQ_LSB                   (1U << 22)      /* 1b */
#define SCP_VRF18_REQ_LSB                   (1U << 23)      /* 1b */
#define HWCCF_AOV_REQ_LSB                   (1U << 24)      /* 1b */
/* SPM_REQ_STA_10 (0x1C004000+0x890) */
#define SPM_SW_RSV_APSRC_REQ_LSB            (1U << 0)       /* 2b */
#define SPM_SW_RSV_CHIFR_DATA_COH_REQ_LSB   (1U << 16)      /* 2b */
/* SPM_REQ_STA_11 (0x1C004000+0x894) */
#define SPM_SW_RSV_CHIFR_TCU_COH_REQ_LSB    (1U << 0)       /* 2b */
#define SPM_SW_RSV_EMI_REQ_LSB              (1U << 16)      /* 2b */
/* SPM_REQ_STA_12 (0x1C004000+0x898) */
#define SPM_SW_RSV_INFRA_REQ_LSB            (1U << 0)       /* 2b */
#define SPM_SW_RSV_PMIC_REQ_LSB             (1U << 16)      /* 2b */
/* SPM_REQ_STA_13 (0x1C004000+0x89C) */
#define SPM_SW_RSV_SRCCLKENA_LSB            (1U << 0)       /* 2b */
#define SPM_SW_RSV_VCORE_REQ_LSB            (1U << 16)      /* 2b */
/* SPM_REQ_STA_14 (0x1C004000+0x8A0) */
#define SPM_SW_RSV_VRF18_REQ_LSB            (1U << 0)       /* 2b */
#define SPU_HWROT_APSRC_REQ_LSB             (1U << 16)      /* 1b */
#define SPU_HWROT_EMI_REQ_LSB               (1U << 17)      /* 1b */
#define SPU_HWROT_INFRA_REQ_LSB             (1U << 18)      /* 1b */
#define SPU_HWROT_PMIC_REQ_LSB              (1U << 19)      /* 1b */
#define SPU_HWROT_SRCCLKENA_LSB             (1U << 20)      /* 1b */
#define SPU_HWROT_VCORE_REQ_LSB             (1U << 21)      /* 1b */
#define SPU_HWROT_VRF18_REQ_LSB             (1U << 22)      /* 1b */
#define SPU_ISE_APSRC_REQ_LSB               (1U << 23)      /* 1b */
#define SPU_ISE_EMI_REQ_LSB                 (1U << 24)      /* 1b */
#define SPU_ISE_INFRA_REQ_LSB               (1U << 25)      /* 1b */
#define SPU_ISE_PMIC_REQ_LSB                (1U << 26)      /* 1b */
#define SPU_ISE_SRCCLKENA_LSB               (1U << 27)      /* 1b */
#define SPU_ISE_VCORE_REQ_LSB               (1U << 28)      /* 1b */
#define SPU_ISE_VRF18_REQ_LSB               (1U << 29)      /* 1b */
#define SRCCLKENI_INFRA_REQ_LSB             (1U << 30)      /* 2b */
/* SPM_REQ_STA_15 (0x1C004000+0x8A4) */
#define SRCCLKENI_PMIC_REQ_LSB              (1U << 0)       /* 2b */
#define SRCCLKENI_SRCCLKENA_LSB             (1U << 2)       /* 2b */
#define SRCCLKENI_VCORE_REQ_LSB             (1U << 4)       /* 2b */
#define SSPM_APSRC_REQ_LSB                  (1U << 6)       /* 1b */
#define SSPM_CHIFR_DATA_COH_REQ_LSB         (1U << 7)       /* 1b */
#define SSPM_CHIFR_TCU_COH_REQ_LSB          (1U << 8)       /* 1b */
#define SSPM_EMI_REQ_LSB                    (1U << 9)       /* 1b */
#define SSPM_INFRA_REQ_LSB                  (1U << 10)      /* 1b */
#define SSPM_PMIC_REQ_LSB                   (1U << 11)      /* 1b */
#define SSPM_SRCCLKENA_LSB                  (1U << 12)      /* 1b */
#define SSPM_VRF18_REQ_LSB                  (1U << 13)      /* 1b */
#define SSRSYS_APSRC_REQ_LSB                (1U << 14)      /* 1b */
#define SSRSYS_EMI_REQ_LSB                  (1U << 15)      /* 1b */
#define SSRSYS_INFRA_REQ_LSB                (1U << 16)      /* 1b */
#define SSRSYS_PMIC_REQ_LSB                 (1U << 17)      /* 1b */
#define SSRSYS_SRCCLKENA_LSB                (1U << 18)      /* 1b */
#define SSRSYS_VRF18_REQ_LSB                (1U << 19)      /* 1b */
#define UART_HUB_INFRA_REQ_LSB              (1U << 20)      /* 1b */
#define UART_HUB_PMIC_REQ_LSB               (1U << 21)      /* 1b */
#define UART_HUB_SRCCLKENA_LSB              (1U << 22)      /* 1b */
#define UART_HUB_VCORE_REQ_LSB              (1U << 23)      /* 1b */
#define UART_HUB_VRF18_REQ_LSB              (1U << 24)      /* 1b */
#define UFS0_APSRC_REQ_LSB                  (1U << 25)      /* 1b */
#define UFS0_EMI_REQ_LSB                    (1U << 26)      /* 1b */
#define UFS0_INFRA_REQ_LSB                  (1U << 27)      /* 1b */
#define UFS0_PMIC_REQ_LSB                   (1U << 28)      /* 1b */
#define UFS0_SRCCLKENA_LSB                  (1U << 29)      /* 1b */
#define UFS0_VCORE_REQ_LSB                  (1U << 30)      /* 1b */
#define UFS0_VRF18_REQ_LSB                  (1U << 31)      /* 1b */
/* SPM_REQ_STA_16 (0x1C004000+0x8A8) */
#define UFS1_APSRC_REQ_LSB                  (1U << 0)       /* 1b */
#define UFS1_EMI_REQ_LSB                    (1U << 1)       /* 1b */
#define UFS1_INFRA_REQ_LSB                  (1U << 2)       /* 1b */
#define UFS1_PMIC_REQ_LSB                   (1U << 3)       /* 1b */
#define UFS1_SRCCLKENA_LSB                  (1U << 4)       /* 1b */
#define UFS1_VCORE_REQ_LSB                  (1U << 5)       /* 1b */
#define UFS1_VRF18_REQ_LSB                  (1U << 6)       /* 1b */
#define USB_APSRC_REQ_LSB                   (1U << 7)       /* 1b */
#define USB_EMI_REQ_LSB                     (1U << 8)       /* 1b */
#define USB_INFRA_REQ_LSB                   (1U << 9)       /* 1b */
#define USB_PMIC_REQ_LSB                    (1U << 10)      /* 1b */
#define USB_SRCCLKENA_LSB                   (1U << 11)      /* 1b */
#define USB_VCORE_REQ_LSB                   (1U << 12)      /* 1b */
#define USB_VRF18_REQ_LSB                   (1U << 13)      /* 1b */
#define VLP_PMSR_APSRC_REQ_LSB              (1U << 14)      /* 1b */
#define VLP_PMSR_EMI_REQ_LSB                (1U << 15)      /* 1b */
#define VLP_PMSR_INFRA_REQ_LSB              (1U << 16)      /* 1b */
#define VLP_PMSR_PMIC_REQ_LSB               (1U << 17)      /* 1b */
#define VLP_PMSR_SRCCLKENA_LSB              (1U << 18)      /* 1b */
#define VLP_PMSR_VCORE_REQ_LSB              (1U << 19)      /* 1b */
#define VLP_PMSR_VRF18_REQ_LSB              (1U << 20)      /* 1b */
#define VLPCFG_RSV0_APSRC_REQ_LSB           (1U << 21)      /* 1b */
#define VLPCFG_RSV0_EMI_REQ_LSB             (1U << 22)      /* 1b */
#define VLPCFG_RSV0_INFRA_REQ_LSB           (1U << 23)      /* 1b */
#define VLPCFG_RSV0_PMIC_REQ_LSB            (1U << 24)      /* 1b */
#define VLPCFG_RSV0_SRCCLKENA_LSB           (1U << 25)      /* 1b */
#define VLPCFG_RSV0_VCORE_REQ_LSB           (1U << 26)      /* 1b */
#define VLPCFG_RSV0_VRF18_REQ_LSB           (1U << 27)      /* 1b */
#define VLPCFG_RSV1_APSRC_REQ_LSB           (1U << 28)      /* 1b */
#define VLPCFG_RSV1_EMI_REQ_LSB             (1U << 29)      /* 1b */
#define VLPCFG_RSV1_INFRA_REQ_LSB           (1U << 30)      /* 1b */
#define VLPCFG_RSV1_PMIC_REQ_LSB            (1U << 31)      /* 1b */
/* SPM_REQ_STA_17 (0x1C004000+0x8AC) */
#define VLPCFG_RSV1_SRCCLKENA_LSB           (1U << 0)       /* 1b */
#define VLPCFG_RSV1_VCORE_REQ_LSB           (1U << 1)       /* 1b */
#define VLPCFG_RSV1_VRF18_REQ_LSB           (1U << 2)       /* 1b */
#define ZRAM_APSRC_REQ_LSB                  (1U << 3)       /* 1b */
#define ZRAM_CHIFR_DATA_COH_REQ_LSB         (1U << 4)       /* 1b */
#define ZRAM_CHIFR_TCU_COH_REQ_LSB          (1U << 5)       /* 1b */
#define ZRAM_EMI_REQ_LSB                    (1U << 6)       /* 1b */
#define ZRAM_INFRA_REQ_LSB                  (1U << 7)       /* 1b */
#define ZRAM_PMIC_REQ_LSB                   (1U << 8)       /* 1b */
#define ZRAM_SRCCLKENA_LSB                  (1U << 9)       /* 1b */
#define ZRAM_VCORE_REQ_LSB                  (1U << 10)      /* 1b */
#define ZRAM_VRF18_REQ_LSB                  (1U << 11)      /* 1b */
#define PMRC_GIP_P_VCORE_REQ_LSB            (1U << 12)      /* 1b */
#define IDLE_GOVERNOR_AOV_REQ_LSB           (1U << 13)      /* 1b */
#define IDLE_GOVERNOR_APSRC_REQ_LSB         (1U << 14)      /* 1b */
#define IDLE_GOVERNOR_CHIFR_DATA_COH_REQ_LSB (1U << 15)      /* 1b */
#define IDLE_GOVERNOR_CHIFR_TCU_COH_REQ_LSB (1U << 16)      /* 1b */
#define IDLE_GOVERNOR_DCS_REQ_LSB           (1U << 17)      /* 1b */
#define IDLE_GOVERNOR_EMI_REQ_LSB           (1U << 18)      /* 1b */
#define IDLE_GOVERNOR_INFRA_REQ_LSB         (1U << 19)      /* 1b */
#define IDLE_GOVERNOR_PMIC_REQ_LSB          (1U << 20)      /* 1b */
#define IDLE_GOVERNOR_SRCCLKENA_LSB         (1U << 21)      /* 1b */
#define IDLE_GOVERNOR_SYSCO_REQ_LSB         (1U << 22)      /* 1b */
#define IDLE_GOVERNOR_VCORE_REQ_LSB         (1U << 23)      /* 1b */
#define IDLE_GOVERNOR_VRF18_REQ_LSB         (1U << 24)      /* 1b */
#define PMRC_GIP_M_VCORE_REQ_LSB            (1U << 25)      /* 1b */
#define GPUEB_SYSCO_REQ_LSB                 (1U << 26)      /* 1b */
/* SPM_IPC_WAKEUP_REQ (0x1C004000+0x8B0) */
#define SPM2SSPM_WAKEUP_LSB                 (1U << 0)       /* 1b */
#define SPM2SCP_WAKEUP_LSB                  (1U << 1)       /* 1b */
#define SPM2ADSP_WAKEUP_LSB                 (1U << 2)       /* 1b */
/* IPC_WAKEUP_REQ_MASK_STA (0x1C004000+0x8B4) */
#define REG_SW2SPM_WAKEUP_MASK_B_LSB        (1U << 0)       /* 4b */
#define REG_SSPM2SPM_WAKEUP_MASK_B_LSB      (1U << 4)       /* 1b */
#define REG_SCP2SPM_WAKEUP_MASK_B_LSB       (1U << 5)       /* 1b */
#define REG_ADSP2SPM_WAKEUP_MASK_B_LSB      (1U << 6)       /* 1b */
#define SSPM2SPM_WAKEUP_LSB                 (1U << 20)      /* 1b */
#define SCP2SPM_WAKEUP_LSB                  (1U << 21)      /* 1b */
#define ADSP2SPM_WAKEUP_LSB                 (1U << 22)      /* 1b */
/* SPM_EVENT_CON_MISC (0x1C004000+0x8B8) */
#define REG_SRCCLKEN_FAST_RESP_LSB          (1U << 0)       /* 1b */
#define REG_CSYSPWRUP_ACK_MASK_LSB          (1U << 1)       /* 1b */
/* SPM_RESOURCE_ACK_CON_0 (0x1C004000+0x8BC) */
#define SPM_VCORE_ACK_WAIT_CYCLE_LSB        (1U << 0)       /* 8b */
#define SPM_PMIC_ACK_WAIT_CYCLE_LSB         (1U << 8)       /* 8b */
#define SPM_SRCCLKENA_ACK_WAIT_CYCLE_LSB    (1U << 16)      /* 8b */
#define SPM_INFRA_ACK_WAIT_CYCLE_LSB        (1U << 24)      /* 8b */
/* SPM_RESOURCE_ACK_CON_1 (0x1C004000+0x8C0) */
#define SPM_VRF18_ACK_WAIT_CYCLE_LSB        (1U << 0)       /* 8b */
#define SPM_EMI_ACK_WAIT_CYCLE_LSB          (1U << 8)       /* 8b */
#define SPM_APSRC_ACK_WAIT_CYCLE_LSB        (1U << 16)      /* 8b */
#define SPM_AOV_ACK_WAIT_CYCLE_LSB          (1U << 24)      /* 8b */
/* SPM_RESOURCE_ACK_CON_2 (0x1C004000+0x8C4) */
#define SPM_DCS_ACK_WAIT_CYCLE_LSB          (1U << 0)       /* 8b */
#define SPM_SYSCO_ACK_WAIT_CYCLE_LSB        (1U << 8)       /* 8b */
#define SPM_ADSP_DPSW_ACK_WAIT_CYCLE_LSB    (1U << 16)      /* 8b */
#define SPM_CHIFR_DATA_COH_ACK_WAIT_CYCLE_LSB (1U << 24)      /* 8b */
/* SPM_RESOURCE_ACK_CON_3 (0x1C004000+0x8C8) */
#define SPM_CHIFR_TCU_COH_ACK_WAIT_CYCLE_LSB (1U << 0)       /* 8b */
#define SPM_MCU_MEM_ACK_WAIT_CYCLE_LSB      (1U << 8)       /* 8b */
/* SPM_RESOURCE_ACK_MASK_0 (0x1C004000+0x8CC) */
#define REG_ADSP_ADSP_DPSW_ACK_MASK_LSB     (1U << 0)       /* 1b */
#define REG_ADSP_APSRC_ACK_MASK_LSB         (1U << 1)       /* 1b */
#define REG_ADSP_EMI_ACK_MASK_LSB           (1U << 2)       /* 1b */
#define REG_ADSP_INFRA_ACK_MASK_LSB         (1U << 3)       /* 1b */
#define REG_ADSP_PMIC_ACK_MASK_LSB          (1U << 4)       /* 1b */
#define REG_ADSP_SRCCLKENA_ACK_MASK_LSB     (1U << 5)       /* 1b */
#define REG_ADSP_VCORE_ACK_MASK_LSB         (1U << 6)       /* 1b */
#define REG_ADSP_VRF18_ACK_MASK_LSB         (1U << 7)       /* 1b */
#define REG_APIFR_HASH_APSRC_ACK_MASK_LSB   (1U << 8)       /* 1b */
#define REG_APIFR_HASH_EMI_ACK_MASK_LSB     (1U << 9)       /* 1b */
#define REG_APIFR_HASH_INFRA_ACK_MASK_LSB   (1U << 10)      /* 1b */
#define REG_APIFR_HASH_PMIC_ACK_MASK_LSB    (1U << 11)      /* 1b */
#define REG_APIFR_HASH_SRCCLKENA_ACK_MASK_LSB (1U << 12)      /* 1b */
#define REG_APIFR_HASH_VCORE_ACK_MASK_LSB   (1U << 13)      /* 1b */
#define REG_APIFR_HASH_VRF18_ACK_MASK_LSB   (1U << 14)      /* 1b */
#define REG_APIFR_IO_APSRC_ACK_MASK_LSB     (1U << 15)      /* 1b */
#define REG_APIFR_IO_EMI_ACK_MASK_LSB       (1U << 16)      /* 1b */
#define REG_APIFR_IO_INFRA_ACK_MASK_LSB     (1U << 17)      /* 1b */
#define REG_APIFR_IO_PMIC_ACK_MASK_LSB      (1U << 18)      /* 1b */
#define REG_APIFR_IO_VCORE_ACK_MASK_LSB     (1U << 19)      /* 1b */
#define REG_APIFR_IO_VRF18_ACK_MASK_LSB     (1U << 20)      /* 1b */
#define REG_APIFR_MEM_APSRC_ACK_MASK_LSB    (1U << 21)      /* 1b */
#define REG_APIFR_MEM_EMI_ACK_MASK_LSB      (1U << 22)      /* 1b */
#define REG_APIFR_MEM_INFRA_ACK_MASK_LSB    (1U << 23)      /* 1b */
#define REG_APIFR_MEM_PMIC_ACK_MASK_LSB     (1U << 24)      /* 1b */
#define REG_APIFR_MEM_SRCCLKENA_ACK_MASK_LSB (1U << 25)      /* 1b */
#define REG_APIFR_MEM_VCORE_ACK_MASK_LSB    (1U << 26)      /* 1b */
#define REG_APIFR_MEM_VRF18_ACK_MASK_LSB    (1U << 27)      /* 1b */
#define REG_APU_AOV_ACK_MASK_LSB            (1U << 28)      /* 1b */
#define REG_APU_APSRC_ACK_MASK_LSB          (1U << 29)      /* 1b */
#define REG_APU_CHIFR_DATA_COH_ACK_MASK_LSB (1U << 30)      /* 1b */
#define REG_APU_CHIFR_TCU_COH_ACK_MASK_LSB  (1U << 31)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_1 (0x1C004000+0x8D0) */
#define REG_APU_EMI_ACK_MASK_LSB            (1U << 0)       /* 1b */
#define REG_APU_INFRA_ACK_MASK_LSB          (1U << 1)       /* 1b */
#define REG_APU_PMIC_ACK_MASK_LSB           (1U << 2)       /* 1b */
#define REG_APU_SRCCLKENA_ACK_MASK_LSB      (1U << 3)       /* 1b */
#define REG_APU_VCORE_ACK_MASK_LSB          (1U << 4)       /* 1b */
#define REG_APU_VRF18_ACK_MASK_LSB          (1U << 5)       /* 1b */
#define REG_AUDIO_APSRC_ACK_MASK_LSB        (1U << 6)       /* 1b */
#define REG_AUDIO_EMI_ACK_MASK_LSB          (1U << 7)       /* 1b */
#define REG_AUDIO_INFRA_ACK_MASK_LSB        (1U << 8)       /* 1b */
#define REG_AUDIO_PMIC_ACK_MASK_LSB         (1U << 9)       /* 1b */
#define REG_AUDIO_SRCCLKENA_ACK_MASK_LSB    (1U << 10)      /* 1b */
#define REG_AUDIO_VCORE_ACK_MASK_LSB        (1U << 11)      /* 1b */
#define REG_AUDIO_VRF18_ACK_MASK_LSB        (1U << 12)      /* 1b */
#define REG_CCIF_APSRC_ACK_MASK_LSB         (1U << 13)      /* 12b */
/* SPM_RESOURCE_ACK_MASK_2 (0x1C004000+0x8D4) */
#define REG_CCIF_INFRA_ACK_MASK_LSB         (1U << 0)       /* 12b */
#define REG_CCIF_SRCCLKENA_ACK_MASK_LSB     (1U << 12)      /* 12b */
#define REG_ILDO_VCORE_ACK_MASK_LSB         (1U << 24)      /* 1b */
#define REG_CPU_SMMU_SYSCO_ACK_MASK_LSB     (1U << 25)      /* 4b */
#define REG_MCU_MCU_MEM_ACK_MASK_LSB        (1U << 29)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_3 (0x1C004000+0x8D8) */
#define REG_CCIF_VCORE_ACK_MASK_LSB         (1U << 0)       /* 12b */
#define REG_CKSYS_SRCCLKENA_ACK_MASK_LSB    (1U << 12)      /* 1b */
#define REG_CKSYS1_PMIC_ACK_MASK_LSB        (1U << 13)      /* 1b */
#define REG_CKSYS1_SRCCLKENA_ACK_MASK_LSB   (1U << 14)      /* 1b */
#define REG_CKSYS1_VCORE_ACK_MASK_LSB       (1U << 15)      /* 1b */
#define REG_CKSYS2_PMIC_ACK_MASK_LSB        (1U << 16)      /* 1b */
#define REG_CKSYS2_SRCCLKENA_ACK_MASK_LSB   (1U << 17)      /* 1b */
#define REG_CKSYS2_VCORE_ACK_MASK_LSB       (1U << 18)      /* 1b */
#define REG_CONN_APSRC_ACK_MASK_LSB         (1U << 19)      /* 1b */
#define REG_CONN_EMI_ACK_MASK_LSB           (1U << 20)      /* 1b */
#define REG_CONN_INFRA_ACK_MASK_LSB         (1U << 21)      /* 1b */
#define REG_CONN_PMIC_ACK_MASK_LSB          (1U << 22)      /* 1b */
#define REG_CONN_SRCCLKENA_ACK_MASK_LSB     (1U << 23)      /* 1b */
#define REG_CONN_VCORE_ACK_MASK_LSB         (1U << 24)      /* 1b */
#define REG_CONN_VRF18_ACK_MASK_LSB         (1U << 25)      /* 1b */
#define REG_MCUPM_APSRC_ACK_MASK_LSB        (1U << 26)      /* 1b */
#define REG_MCUPM_EMI_ACK_MASK_LSB          (1U << 27)      /* 1b */
#define REG_MCUPM_INFRA_ACK_MASK_LSB        (1U << 28)      /* 1b */
#define REG_MCUPM_PMIC_ACK_MASK_LSB         (1U << 29)      /* 1b */
#define REG_MCUPM_SRCCLKENA_ACK_MASK_LSB    (1U << 30)      /* 1b */
#define REG_MCUPM_VCORE_ACK_MASK_LSB        (1U << 31)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_4 (0x1C004000+0x8DC) */
#define REG_MCUPM_VRF18_ACK_MASK_LSB        (1U << 0)       /* 1b */
#define REG_DPM_APSRC_ACK_MASK_LSB          (1U << 1)       /* 4b */
#define REG_DPM_DCS_ACK_MASK_LSB            (1U << 5)       /* 4b */
#define REG_DPM_EMI_ACK_MASK_LSB            (1U << 9)       /* 4b */
#define REG_DPM_INFRA_ACK_MASK_LSB          (1U << 13)      /* 4b */
#define REG_DPM_PMIC_ACK_MASK_LSB           (1U << 17)      /* 4b */
#define REG_DPM_SRCCLKENA_ACK_MASK_LSB      (1U << 21)      /* 4b */
#define REG_DPM_VCORE_ACK_MASK_LSB          (1U << 25)      /* 4b */
/* SPM_RESOURCE_ACK_MASK_5 (0x1C004000+0x8E0) */
#define REG_DPM_VRF18_ACK_MASK_LSB          (1U << 0)       /* 4b */
#define REG_DPMAIF_APSRC_ACK_MASK_LSB       (1U << 4)       /* 1b */
#define REG_DPMAIF_CHIFR_DATA_COH_ACK_MASK_LSB (1U << 5)       /* 1b */
#define REG_DPMAIF_CHIFR_TCU_COH_ACK_MASK_LSB (1U << 6)       /* 1b */
#define REG_DPMAIF_EMI_ACK_MASK_LSB         (1U << 7)       /* 1b */
#define REG_DPMAIF_INFRA_ACK_MASK_LSB       (1U << 8)       /* 1b */
#define REG_DPMAIF_PMIC_ACK_MASK_LSB        (1U << 9)       /* 1b */
#define REG_DPMAIF_SRCCLKENA_ACK_MASK_LSB   (1U << 10)      /* 1b */
#define REG_DPMAIF_VCORE_ACK_MASK_LSB       (1U << 11)      /* 1b */
#define REG_DPMAIF_VRF18_ACK_MASK_LSB       (1U << 12)      /* 1b */
#define REG_EMI_INFRA_RV33_APSRC_ACK_MASK_LSB (1U << 13)      /* 1b */
#define REG_EMI_INFRA_RV33_CHIFR_DATA_COH_ACK_MASK_LSB (1U << 14)      /* 1b */
#define REG_EMI_INFRA_RV33_CHIFR_TCU_COH_ACK_MASK_LSB (1U << 15)      /* 1b */
#define REG_EMI_INFRA_RV33_DCS_ACK_MASK_LSB (1U << 16)      /* 1b */
#define REG_EMI_INFRA_RV33_INFRA_ACK_MASK_LSB (1U << 17)      /* 1b */
#define REG_EMI_INFRA_RV33_PMIC_ACK_MASK_LSB (1U << 18)      /* 1b */
#define REG_EMI_INFRA_RV33_SRCCLKENA_ACK_MASK_LSB (1U << 19)      /* 1b */
#define REG_EMI_INFRA_RV33_VCORE_ACK_MASK_LSB (1U << 20)      /* 1b */
#define REG_EMI_INFRA_RV33_VRF18_ACK_MASK_LSB (1U << 21)      /* 1b */
#define REG_EMISYS_APSRC_ACK_MASK_LSB       (1U << 22)      /* 1b */
#define REG_GPUEB_APSRC_ACK_MASK_LSB        (1U << 23)      /* 1b */
#define REG_GPUEB_CHIFR_DATA_COH_ACK_MASK_LSB (1U << 24)      /* 1b */
#define REG_GPUEB_CHIFR_TCU_COH_ACK_MASK_LSB (1U << 25)      /* 1b */
#define REG_GPUEB_EMI_ACK_MASK_LSB          (1U << 26)      /* 1b */
#define REG_GPUEB_INFRA_ACK_MASK_LSB        (1U << 27)      /* 1b */
#define REG_GPUEB_PMIC_ACK_MASK_LSB         (1U << 28)      /* 1b */
#define REG_GPUEB_SRCCLKENA_ACK_MASK_LSB    (1U << 29)      /* 1b */
#define REG_GPUEB_VCORE_ACK_MASK_LSB        (1U << 30)      /* 1b */
#define REG_GPUEB_VRF18_ACK_MASK_LSB        (1U << 31)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_6 (0x1C004000+0x8E4) */
#define REG_HWCCF_APSRC_ACK_MASK_LSB        (1U << 0)       /* 1b */
#define REG_HWCCF_EMI_ACK_MASK_LSB          (1U << 1)       /* 1b */
#define REG_HWCCF_INFRA_ACK_MASK_LSB        (1U << 2)       /* 1b */
#define REG_HWCCF_PMIC_ACK_MASK_LSB         (1U << 3)       /* 1b */
#define REG_HWCCF_SRCCLKENA_ACK_MASK_LSB    (1U << 4)       /* 1b */
#define REG_HWCCF_VCORE_ACK_MASK_LSB        (1U << 5)       /* 1b */
#define REG_HWCCF_VRF18_ACK_MASK_LSB        (1U << 6)       /* 1b */
#define REG_IPIC_INFRA_ACK_MASK_LSB         (1U << 7)       /* 1b */
#define REG_IPIC_VRF18_ACK_MASK_LSB         (1U << 8)       /* 1b */
#define REG_MCU_APSRC_ACK_MASK_LSB          (1U << 9)       /* 1b */
#define REG_MCU_EMI_ACK_MASK_LSB            (1U << 10)      /* 1b */
#define REG_MCU_INFRA_ACK_MASK_LSB          (1U << 11)      /* 1b */
#define REG_MCU_PMIC_ACK_MASK_LSB           (1U << 12)      /* 1b */
#define REG_MCU_SRCCLKENA_ACK_MASK_LSB      (1U << 13)      /* 1b */
#define REG_MCU_VCORE_ACK_MASK_LSB          (1U << 15)      /* 1b */
#define REG_MCU_VRF18_ACK_MASK_LSB          (1U << 16)      /* 1b */
#define REG_MD_APSRC_ACK_MASK_LSB           (1U << 17)      /* 1b */
#define REG_MD_DCS_ACK_MASK_LSB             (1U << 18)      /* 1b */
#define REG_MD_EMI_ACK_MASK_LSB             (1U << 19)      /* 1b */
#define REG_MD_INFRA_ACK_MASK_LSB           (1U << 20)      /* 1b */
#define REG_MD_PMIC_ACK_MASK_LSB            (1U << 21)      /* 1b */
#define REG_MD_SRCCLKENA_ACK_MASK_LSB       (1U << 22)      /* 1b */
#define REG_MD_VCORE_ACK_MASK_LSB           (1U << 23)      /* 1b */
#define REG_MD_VRF18_ACK_MASK_LSB           (1U << 24)      /* 1b */
#define REG_MM_PROC_APSRC_ACK_MASK_LSB      (1U << 25)      /* 1b */
#define REG_MM_PROC_CHIFR_DATA_COH_ACK_MASK_LSB (1U << 26)      /* 1b */
#define REG_MM_PROC_CHIFR_TCU_COH_ACK_MASK_LSB (1U << 27)      /* 1b */
#define REG_MM_PROC_EMI_ACK_MASK_LSB        (1U << 28)      /* 1b */
#define REG_MM_PROC_INFRA_ACK_MASK_LSB      (1U << 29)      /* 1b */
#define REG_MM_PROC_PMIC_ACK_MASK_LSB       (1U << 30)      /* 1b */
#define REG_MM_PROC_SRCCLKENA_ACK_MASK_LSB  (1U << 31)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_7 (0x1C004000+0x8E8) */
#define REG_MM_PROC_VCORE_ACK_MASK_LSB      (1U << 0)       /* 1b */
#define REG_MM_PROC_VRF18_ACK_MASK_LSB      (1U << 1)       /* 1b */
#define REG_PCIE0_APSRC_ACK_MASK_LSB        (1U << 2)       /* 1b */
#define REG_PCIE0_EMI_ACK_MASK_LSB          (1U << 3)       /* 1b */
#define REG_PCIE0_INFRA_ACK_MASK_LSB        (1U << 4)       /* 1b */
#define REG_PCIE0_PMIC_ACK_MASK_LSB         (1U << 5)       /* 1b */
#define REG_PCIE0_SRCCLKENA_ACK_MASK_LSB    (1U << 6)       /* 1b */
#define REG_PCIE0_VCORE_ACK_MASK_LSB        (1U << 7)       /* 1b */
#define REG_PCIE0_VRF18_ACK_MASK_LSB        (1U << 8)       /* 1b */
#define REG_PCIE1_APSRC_ACK_MASK_LSB        (1U << 9)       /* 1b */
#define REG_PCIE1_EMI_ACK_MASK_LSB          (1U << 10)      /* 1b */
#define REG_PCIE1_INFRA_ACK_MASK_LSB        (1U << 11)      /* 1b */
#define REG_PCIE1_PMIC_ACK_MASK_LSB         (1U << 12)      /* 1b */
#define REG_PCIE1_SRCCLKENA_ACK_MASK_LSB    (1U << 13)      /* 1b */
#define REG_PCIE1_VCORE_ACK_MASK_LSB        (1U << 14)      /* 1b */
#define REG_PCIE1_VRF18_ACK_MASK_LSB        (1U << 15)      /* 1b */
#define REG_PERISYS_APSRC_ACK_MASK_LSB      (1U << 16)      /* 1b */
#define REG_PERISYS_EMI_ACK_MASK_LSB        (1U << 17)      /* 1b */
#define REG_PERISYS_INFRA_ACK_MASK_LSB      (1U << 18)      /* 1b */
#define REG_PERISYS_SRCCLKENA_ACK_MASK_LSB  (1U << 19)      /* 1b */
#define REG_PERISYS_VRF18_ACK_MASK_LSB      (1U << 20)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_8 (0x1C004000+0x8EC) */
#define REG_PLL_PMIC_ACK_MASK_LSB           (1U << 0)       /* 16b */
#define REG_PLL_SRCCLKENA_ACK_MASK_LSB      (1U << 16)      /* 16b */
/* SPM_RESOURCE_ACK_MASK_9 (0x1C004000+0x8F0) */
#define REG_PLL_VCORE_ACK_MASK_LSB          (1U << 0)       /* 16b */
#define REG_SCP_AOV_ACK_MASK_LSB            (1U << 16)      /* 1b */
#define REG_SCP_APSRC_ACK_MASK_LSB          (1U << 17)      /* 1b */
#define REG_SCP_EMI_ACK_MASK_LSB            (1U << 18)      /* 1b */
#define REG_SCP_INFRA_ACK_MASK_LSB          (1U << 19)      /* 1b */
#define REG_SCP_PMIC_ACK_MASK_LSB           (1U << 20)      /* 1b */
#define REG_SCP_SRCCLKENA_ACK_MASK_LSB      (1U << 21)      /* 1b */
#define REG_SCP_VCORE_ACK_MASK_LSB          (1U << 22)      /* 1b */
#define REG_SCP_VRF18_ACK_MASK_LSB          (1U << 23)      /* 1b */
#define REG_HWCCF_AOV_ACK_MASK_LSB          (1U << 24)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_10 (0x1C004000+0x8F4) */
#define REG_SPM_SW_RSV_APSRC_ACK_MASK_LSB   (1U << 0)       /* 2b */
#define REG_SPM_SW_RSV_CHIFR_DATA_COH_ACK_MASK_LSB (1U << 16)      /* 2b */
/* SPM_RESOURCE_ACK_MASK_11 (0x1C004000+0x8F8) */
#define REG_SPM_SW_RSV_CHIFR_TCU_COH_ACK_MASK_LSB (1U << 0)       /* 2b */
#define REG_SPM_SW_RSV_EMI_ACK_MASK_LSB     (1U << 16)      /* 2b */
/* SPM_RESOURCE_ACK_MASK_12 (0x1C004000+0x8FC) */
#define REG_SPM_SW_RSV_INFRA_ACK_MASK_LSB   (1U << 0)       /* 2b */
#define REG_SPM_SW_RSV_PMIC_ACK_MASK_LSB    (1U << 16)      /* 2b */
/* MD1_PWR_CON (0x1C004000+0xE00) */
#define MD1_PWR_RST_B_LSB                   (1U << 0)       /* 1b */
#define MD1_PWR_ISO_LSB                     (1U << 1)       /* 1b */
#define MD1_PWR_ON_LSB                      (1U << 2)       /* 1b */
#define MD1_PWR_ON_2ND_LSB                  (1U << 3)       /* 1b */
#define MD1_PWR_CLK_DIS_LSB                 (1U << 4)       /* 1b */
#define MD1_RTFF_SAVE_LSB                   (1U << 24)      /* 1b */
#define MD1_RTFF_NRESTORE_LSB               (1U << 25)      /* 1b */
#define MD1_RTFF_CLK_DIS_LSB                (1U << 26)      /* 1b */
#define MD1_RTFF_SAVE_FLAG_LSB              (1U << 27)      /* 1b */
#define MD1_PRE_PWR_ON_MASK_B_LSB           (1U << 28)      /* 1b */
#define SC_MD1_PWR_ACK_LSB                  (1U << 30)      /* 1b */
#define SC_MD1_PWR_ACK_2ND_LSB              (1U << 31)      /* 1b */
/* ADSP_CORE1_PWR_CON (0x1C004000+0xE04) */
#define ADSP_CORE1_PWR_RST_B_LSB            (1U << 0)       /* 1b */
#define ADSP_CORE1_PWR_ISO_LSB              (1U << 1)       /* 1b */
#define ADSP_CORE1_PWR_ON_LSB               (1U << 2)       /* 1b */
#define ADSP_CORE1_PWR_ON_2ND_LSB           (1U << 3)       /* 1b */
#define ADSP_CORE1_PWR_CLK_DIS_LSB          (1U << 4)       /* 1b */
#define ADSP_CORE1_SRAM_CKISO_LSB           (1U << 5)       /* 1b */
#define ADSP_CORE1_SRAM_ISOINT_B_LSB        (1U << 6)       /* 1b */
#define ADSP_CORE1_SRAM_PDN_LSB             (1U << 8)       /* 1b */
#define ADSP_CORE1_SRAM_SLEEP_B_LSB         (1U << 9)       /* 1b */
#define SC_ADSP_CORE1_SRAM_PDN_ACK_LSB      (1U << 12)      /* 1b */
#define SC_ADSP_CORE1_SRAM_SLEEP_B_ACK_LSB  (1U << 13)      /* 1b */
#define ADSP_CORE1_RTFF_SAVE_LSB            (1U << 24)      /* 1b */
#define ADSP_CORE1_RTFF_NRESTORE_LSB        (1U << 25)      /* 1b */
#define ADSP_CORE1_RTFF_CLK_DIS_LSB         (1U << 26)      /* 1b */
#define ADSP_CORE1_RTFF_SAVE_FLAG_LSB       (1U << 27)      /* 1b */
#define ADSP_CORE1_PRE_PWR_ON_MASK_B_LSB    (1U << 28)      /* 1b */
#define SC_ADSP_CORE1_PWR_ACK_LSB           (1U << 30)      /* 1b */
#define SC_ADSP_CORE1_PWR_ACK_2ND_LSB       (1U << 31)      /* 1b */
/* SCP_PWR_CON (0x1C004000+0xE08) */
#define SCP_PWR_RST_B_LSB                   (1U << 0)       /* 1b */
#define SCP_PWR_ISO_LSB                     (1U << 1)       /* 1b */
#define SCP_PWR_ON_LSB                      (1U << 2)       /* 1b */
#define SCP_PWR_ON_2ND_LSB                  (1U << 3)       /* 1b */
#define SCP_PWR_CLK_DIS_LSB                 (1U << 4)       /* 1b */
#define SCP_SRAM_CKISO_LSB                  (1U << 5)       /* 1b */
#define SCP_SRAM_ISOINT_B_LSB               (1U << 6)       /* 1b */
#define SCP_SRAM_PDN_LSB                    (1U << 8)       /* 1b */
#define SCP_SRAM_SLEEP_B_LSB                (1U << 9)       /* 1b */
#define SC_SCP_SRAM_PDN_ACK_LSB             (1U << 12)      /* 1b */
#define SC_SCP_SRAM_SLEEP_B_ACK_LSB         (1U << 13)      /* 1b */
#define SCP_RTFF_RET_LSB                    (1U << 23)      /* 1b */
#define SCP_RTFF_SAVE_LSB                   (1U << 24)      /* 1b */
#define SCP_RTFF_NRESTORE_LSB               (1U << 25)      /* 1b */
#define SCP_RTFF_CLK_DIS_LSB                (1U << 26)      /* 1b */
#define SCP_RTFF_SAVE_FLAG_LSB              (1U << 27)      /* 1b */
#define SCP_PRE_PWR_ON_MASK_B_LSB           (1U << 28)      /* 1b */
#define SC_SCP_PWR_ACK_LSB                  (1U << 30)      /* 1b */
#define SC_SCP_PWR_ACK_2ND_LSB              (1U << 31)      /* 1b */
/* VLP_PWR_CON (0x1C004000+0xE10) */
#define VLP_PWR_RST_B_LSB                   (1U << 0)       /* 1b */
#define VLP_PWR_ISO_LSB                     (1U << 1)       /* 1b */
#define VLP_PWR_ON_LSB                      (1U << 2)       /* 1b */
#define VLP_PWR_ON_2ND_LSB                  (1U << 3)       /* 1b */
#define VLP_PWR_CLK_DIS_LSB                 (1U << 4)       /* 1b */
#define VLP_RTFF_RET_LSB                    (1U << 23)      /* 1b */
#define VLP_RTFF_SAVE_LSB                   (1U << 24)      /* 1b */
#define VLP_RTFF_NRESTORE_LSB               (1U << 25)      /* 1b */
#define VLP_RTFF_CLK_DIS_LSB                (1U << 26)      /* 1b */
#define VLP_RTFF_SAVE_FLAG_LSB              (1U << 27)      /* 1b */
#define VLP_PRE_PWR_ON_MASK_B_LSB           (1U << 28)      /* 1b */
#define SC_VLP_PWR_ACK_LSB                  (1U << 30)      /* 1b */
#define SC_VLP_PWR_ACK_2ND_LSB              (1U << 31)      /* 1b */
/* MFG0_PWR_CON (0x1C004000+0xE1C) */
#define MFG0_PWR_RST_B_LSB                  (1U << 0)       /* 1b */
#define MFG0_PWR_ISO_LSB                    (1U << 1)       /* 1b */
#define MFG0_PWR_ON_LSB                     (1U << 2)       /* 1b */
#define MFG0_PWR_ON_2ND_LSB                 (1U << 3)       /* 1b */
#define MFG0_PWR_CLK_DIS_LSB                (1U << 4)       /* 1b */
#define MFG0_SRAM_CKISO_LSB                 (1U << 5)       /* 1b */
#define MFG0_SRAM_ISOINT_B_LSB              (1U << 6)       /* 1b */
#define MFG0_SRAM_PDN_LSB                   (1U << 8)       /* 1b */
#define MFG0_SRAM_SLEEP_B_LSB               (1U << 9)       /* 1b */
#define SC_MFG0_SRAM_PDN_ACK_LSB            (1U << 12)      /* 1b */
#define SC_MFG0_SRAM_SLEEP_B_ACK_LSB        (1U << 13)      /* 1b */
#define MFG0_RTFF_SAVE_LSB                  (1U << 24)      /* 1b */
#define MFG0_RTFF_NRESTORE_LSB              (1U << 25)      /* 1b */
#define MFG0_RTFF_CLK_DIS_LSB               (1U << 26)      /* 1b */
#define MFG0_RTFF_SAVE_FLAG_LSB             (1U << 27)      /* 1b */
#define MFG0_PRE_PWR_ON_MASK_B_LSB          (1U << 28)      /* 1b */
#define SC_MFG0_PWR_ACK_LSB                 (1U << 30)      /* 1b */
#define SC_MFG0_PWR_ACK_2ND_LSB             (1U << 31)      /* 1b */
/* RSV_0_PWR_CON (0x1C004000+0xE28) */
#define RSV_0_PWR_RST_B_LSB                 (1U << 0)       /* 1b */
#define RSV_0_PWR_ISO_LSB                   (1U << 1)       /* 1b */
#define RSV_0_PWR_ON_LSB                    (1U << 2)       /* 1b */
#define RSV_0_PWR_ON_2ND_LSB                (1U << 3)       /* 1b */
#define RSV_0_PWR_CLK_DIS_LSB               (1U << 4)       /* 1b */
#define RSV_0_SRAM_CKISO_LSB                (1U << 5)       /* 1b */
#define RSV_0_SRAM_ISOINT_B_LSB             (1U << 6)       /* 1b */
#define RSV_0_SRAM_PDN_LSB                  (1U << 8)       /* 1b */
#define RSV_0_SRAM_SLEEP_B_LSB              (1U << 9)       /* 1b */
#define SC_RSV_0_SRAM_PDN_ACK_LSB           (1U << 12)      /* 1b */
#define SC_RSV_0_SRAM_SLEEP_B_ACK_LSB       (1U << 13)      /* 1b */
#define RSV_0_RTFF_SAVE_LSB                 (1U << 24)      /* 1b */
#define RSV_0_RTFF_NRESTORE_LSB             (1U << 25)      /* 1b */
#define RSV_0_RTFF_CLK_DIS_LSB              (1U << 26)      /* 1b */
#define RSV_0_RTFF_SAVE_FLAG_LSB            (1U << 27)      /* 1b */
#define RSV_0_PRE_PWR_ON_MASK_B_LSB         (1U << 28)      /* 1b */
#define SC_RSV_0_PWR_ACK_LSB                (1U << 30)      /* 1b */
#define SC_RSV_0_PWR_ACK_2ND_LSB            (1U << 31)      /* 1b */
/* RSV_1_PWR_CON (0x1C004000+0xE2C) */
#define RSV_1_PWR_RST_B_LSB                 (1U << 0)       /* 1b */
#define RSV_1_PWR_ISO_LSB                   (1U << 1)       /* 1b */
#define RSV_1_PWR_ON_LSB                    (1U << 2)       /* 1b */
#define RSV_1_PWR_ON_2ND_LSB                (1U << 3)       /* 1b */
#define RSV_1_PWR_CLK_DIS_LSB               (1U << 4)       /* 1b */
#define RSV_1_SRAM_CKISO_LSB                (1U << 5)       /* 1b */
#define RSV_1_SRAM_ISOINT_B_LSB             (1U << 6)       /* 1b */
#define RSV_1_SRAM_PDN_LSB                  (1U << 8)       /* 1b */
#define RSV_1_SRAM_SLEEP_B_LSB              (1U << 9)       /* 1b */
#define SC_RSV_1_SRAM_PDN_ACK_LSB           (1U << 12)      /* 1b */
#define SC_RSV_1_SRAM_SLEEP_B_ACK_LSB       (1U << 13)      /* 1b */
#define RSV_1_RTFF_SAVE_LSB                 (1U << 24)      /* 1b */
#define RSV_1_RTFF_NRESTORE_LSB             (1U << 25)      /* 1b */
#define RSV_1_RTFF_CLK_DIS_LSB              (1U << 26)      /* 1b */
#define RSV_1_RTFF_SAVE_FLAG_LSB            (1U << 27)      /* 1b */
#define RSV_1_PRE_PWR_ON_MASK_B_LSB         (1U << 28)      /* 1b */
#define SC_RSV_1_PWR_ACK_LSB                (1U << 30)      /* 1b */
#define SC_RSV_1_PWR_ACK_2ND_LSB            (1U << 31)      /* 1b */
/* UNIPRO0_PDN_SRAM_CON (0x1C004000+0xE30) */
#define UNIPRO0_PDN_SRAM_PDN_LSB            (1U << 0)       /* 1b */
#define SC_UNIPRO0_PDN_SRAM_PDN_ACK_LSB     (1U << 16)      /* 1b */
/* UNIPRO1_PDN_SRAM_CON (0x1C004000+0xE34) */
#define UNIPRO1_PDN_SRAM_PDN_LSB            (1U << 0)       /* 1b */
#define SC_UNIPRO1_PDN_SRAM_PDN_ACK_LSB     (1U << 16)      /* 1b */
/* UFS0_SLEEP_SRAM_CON (0x1C004000+0xE38) */
#define UFS0_SLEEP_SRAM_CKISO_LSB           (1U << 0)       /* 1b */
#define UFS0_SLEEP_SRAM_ISOINT_B_LSB        (1U << 1)       /* 1b */
#define UFS0_SLEEP_SRAM_SLEEP_B_LSB         (1U << 4)       /* 1b */
#define UFS0_SLEEP_SRAM_PDN_LSB             (1U << 8)       /* 1b */
#define SC_UFS0_SLEEP_SRAM_PDN_ACK_LSB      (1U << 16)      /* 1b */
#define SC_UFS0_SLEEP_SRAM_SLEEP_B_ACK_LSB  (1U << 17)      /* 1b */
/* UFS1_SLEEP_SRAM_CON (0x1C004000+0xE3C) */
#define UFS1_SLEEP_SRAM_CKISO_LSB           (1U << 0)       /* 1b */
#define UFS1_SLEEP_SRAM_ISOINT_B_LSB        (1U << 1)       /* 1b */
#define UFS1_SLEEP_SRAM_SLEEP_B_LSB         (1U << 4)       /* 1b */
#define UFS1_SLEEP_SRAM_PDN_LSB             (1U << 8)       /* 1b */
#define SC_UFS1_SLEEP_SRAM_PDN_ACK_LSB      (1U << 16)      /* 1b */
#define SC_UFS1_SLEEP_SRAM_SLEEP_B_ACK_LSB  (1U << 17)      /* 1b */
/* ADSP_HRE_SRAM_CON (0x1C004000+0xEAC) */
#define ADSP_HRE_SRAM_CKISO_LSB             (1U << 0)       /* 1b */
#define ADSP_HRE_SRAM_ISOINT_B_LSB          (1U << 1)       /* 1b */
#define ADSP_HRE_SRAM_SLEEP_B_LSB           (1U << 4)       /* 1b */
#define ADSP_HRE_SRAM_PDN_LSB               (1U << 8)       /* 1b */
#define SC_ADSP_HRE_SRAM_PDN_ACK_LSB        (1U << 16)      /* 1b */
#define SC_ADSP_HRE_SRAM_SLEEP_B_ACK_LSB    (1U << 17)      /* 1b */
/* EFUSE_SRAM_CON (0x1C004000+0xEB4) */
#define EFUSE_SRAM_CKISO_LSB                (1U << 0)       /* 1b */
#define EFUSE_SRAM_ISOINT_B_LSB             (1U << 1)       /* 1b */
#define EFUSE_SRAM_SLEEP_B_LSB              (1U << 4)       /* 2b */
#define EFUSE_SRAM_PDN_LSB                  (1U << 8)       /* 2b */
#define SC_EFUSE_SRAM_PDN_ACK_LSB           (1U << 16)      /* 2b */
#define SC_EFUSE_SRAM_SLEEP_B_ACK_LSB       (1U << 18)      /* 2b */
/* EMI_HRE_SRAM_CON (0x1C004000+0xEB8) */
#define EMI_HRE_SRAM_CKISO_LSB              (1U << 0)       /* 1b */
#define EMI_HRE_SRAM_ISOINT_B_LSB           (1U << 1)       /* 1b */
#define EMI_HRE_SRAM_SLEEP_B_LSB            (1U << 4)       /* 2b */
#define EMI_HRE_SRAM_PDN_LSB                (1U << 8)       /* 2b */
#define SC_EMI_HRE_SRAM_PDN_ACK_LSB         (1U << 16)      /* 2b */
#define SC_EMI_HRE_SRAM_SLEEP_B_ACK_LSB     (1U << 18)      /* 2b */
/* INFRA_HRE_SRAM_CON (0x1C004000+0xEBC) */
#define INFRA_HRE_SRAM_CKISO_LSB            (1U << 0)       /* 1b */
#define INFRA_HRE_SRAM_ISOINT_B_LSB         (1U << 1)       /* 1b */
#define INFRA_HRE_SRAM_SLEEP_B_LSB          (1U << 4)       /* 1b */
#define INFRA_HRE_SRAM_PDN_LSB              (1U << 8)       /* 1b */
#define SC_INFRA_HRE_SRAM_PDN_ACK_LSB       (1U << 16)      /* 1b */
#define SC_INFRA_HRE_SRAM_SLEEP_B_ACK_LSB   (1U << 17)      /* 1b */
/* INFRA_SLEEP_SRAM_CON (0x1C004000+0xEC0) */
#define INFRA_SLEEP_SRAM_CKISO_LSB          (1U << 0)       /* 1b */
#define INFRA_SLEEP_SRAM_ISOINT_B_LSB       (1U << 1)       /* 2b */
#define INFRA_SLEEP_SRAM_SLEEP_B_LSB        (1U << 4)       /* 2b */
#define INFRA_SLEEP_SRAM_PDN_LSB            (1U << 8)       /* 2b */
#define SC_INFRA_SLEEP_SRAM_PDN_ACK_LSB     (1U << 16)      /* 2b */
#define SC_INFRA_SLEEP_SRAM_SLEEP_B_ACK_LSB (1U << 18)      /* 2b */
/* NTH_EMI_SLB_SRAM_CON (0x1C004000+0xED0) */
#define NTH_EMI_SLB_SRAM_SLEEP_B_LSB        (1U << 0)       /* 16b */
#define NTH_EMI_SLB_SRAM_PDN_LSB            (1U << 16)      /* 16b */
/* PERI_SLEEP_SRAM_CON (0x1C004000+0xED4) */
#define PERI_SLEEP_SRAM_CKISO_LSB           (1U << 0)       /* 1b */
#define PERI_SLEEP_SRAM_ISOINT_B_LSB        (1U << 1)       /* 1b */
#define PERI_SLEEP_SRAM_SLEEP_B_LSB         (1U << 4)       /* 1b */
#define PERI_SLEEP_SRAM_PDN_LSB             (1U << 8)       /* 1b */
#define SC_PERI_SLEEP_SRAM_PDN_ACK_LSB      (1U << 16)      /* 1b */
#define SC_PERI_SLEEP_SRAM_SLEEP_B_ACK_LSB  (1U << 17)      /* 1b */
/* SPM_SRAM_CON (0x1C004000+0xED8) */
#define SPM_SRAM_CKISO_LSB                  (1U << 0)       /* 1b */
#define REG_SPM_SRAM_ISOINT_B_LSB           (1U << 1)       /* 1b */
#define REG_SPM_SRAM_SLEEP_B_LSB            (1U << 4)       /* 4b */
#define SPM_SRAM_PDN_LSB                    (1U << 8)       /* 4b */
/* SPU_HWROT_SLEEP_SRAM_CON (0x1C004000+0xEDC) */
#define SPU_HWROT_SLEEP_SRAM_CKISO_LSB      (1U << 0)       /* 1b */
#define SPU_HWROT_SLEEP_SRAM_ISOINT_B_LSB   (1U << 1)       /* 1b */
#define SPU_HWROT_SLEEP_SRAM_SLEEP_B_LSB    (1U << 4)       /* 1b */
#define SPU_HWROT_SLEEP_SRAM_PDN_LSB        (1U << 8)       /* 1b */
#define SC_SPU_HWROT_SLEEP_SRAM_PDN_ACK_LSB (1U << 16)      /* 1b */
#define SC_SPU_HWROT_SLEEP_SRAM_SLEEP_B_ACK_LSB (1U << 17)      /* 1b */
/* SPU_ISE_SLEEP_SRAM_CON (0x1C004000+0xEE0) */
#define SPU_ISE_SLEEP_SRAM_CKISO_LSB        (1U << 0)       /* 1b */
#define SPU_ISE_SLEEP_SRAM_ISOINT_B_LSB     (1U << 1)       /* 1b */
#define SPU_ISE_SLEEP_SRAM_SLEEP_B_LSB      (1U << 4)       /* 1b */
#define SPU_ISE_SLEEP_SRAM_PDN_LSB          (1U << 8)       /* 1b */
#define SC_SPU_ISE_SLEEP_SRAM_PDN_ACK_LSB   (1U << 16)      /* 1b */
#define SC_SPU_ISE_SLEEP_SRAM_SLEEP_B_ACK_LSB (1U << 17)      /* 1b */
/* SSPM_SRAM_CON (0x1C004000+0xEE4) */
#define SSPM_SRAM_CKISO_LSB                 (1U << 0)       /* 1b */
#define SSPM_SRAM_ISOINT_B_LSB              (1U << 1)       /* 1b */
#define SSPM_SRAM_SLEEP_B_LSB               (1U << 4)       /* 1b */
#define SSPM_SRAM_PDN_LSB                   (1U << 8)       /* 1b */
#define SC_SSPM_SRAM_PDN_ACK_LSB            (1U << 16)      /* 1b */
#define SC_SSPM_SRAM_SLEEP_B_ACK_LSB        (1U << 17)      /* 1b */
/* SSR_SLEEP_SRAM_CON (0x1C004000+0xEE8) */
#define SSR_SLEEP_SRAM_CKISO_LSB            (1U << 0)       /* 1b */
#define SSR_SLEEP_SRAM_ISOINT_B_LSB         (1U << 1)       /* 1b */
#define SSR_SLEEP_SRAM_SLEEP_B_LSB          (1U << 4)       /* 1b */
#define SSR_SLEEP_SRAM_PDN_LSB              (1U << 8)       /* 1b */
#define SC_SSR_SLEEP_SRAM_PDN_ACK_LSB       (1U << 16)      /* 1b */
#define SC_SSR_SLEEP_SRAM_SLEEP_B_ACK_LSB   (1U << 17)      /* 1b */
/* STH_EMI_SLB_SRAM_CON (0x1C004000+0xEEC) */
#define STH_EMI_SLB_SRAM_SLEEP_B_LSB        (1U << 0)       /* 16b */
#define STH_EMI_SLB_SRAM_PDN_LSB            (1U << 16)      /* 16b */
/* AOC_BUCK_ISO_CON (0x1C004000+0xF24) */
#define AOC_VCORE_LRTFF_ISO_LSB             (1U << 0)       /* 1b */
/* AOC_BUCK_ISO_CON_SET (0x1C004000+0xF28) */
#define AOC_BUCK_ISO_CON_SET_AOC_VCORE_LRTFF_ISO_LSB (1U << 0)       /* 1b */
/* AOC_BUCK_ISO_CON_CLR (0x1C004000+0xF2C) */
#define AOC_BUCK_ISO_CON_CLR_AOC_VCORE_LRTFF_ISO_LSB (1U << 0)       /* 1b */
/* GPU_BUCK_ISO_CON (0x1C004000+0xF30) */
#define VGPU_EXT_BUCK_ISO_LSB               (1U << 0)       /* 1b */
#define AOC_VGPU_SRAM_ISO_DIN_LSB           (1U << 1)       /* 1b */
#define AOC_VGPU_SRAM_LATCH_ENB_LSB         (1U << 2)       /* 1b */
#define AOC_VGPU_ANA_ISO_LSB                (1U << 3)       /* 1b */
#define AOC_VGPU_LRTFF_ISO_LSB              (1U << 4)       /* 1b */
#define VSTACK_EXT_BUCK_ISO_LSB             (1U << 10)      /* 1b */
#define AOC_VSTACK_SRAM_ISO_DIN_LSB         (1U << 11)      /* 1b */
#define AOC_VSTACK_SRAM_LATCH_ENB_LSB       (1U << 12)      /* 1b */
#define AOC_VSTACK_ANA_ISO_LSB              (1U << 13)      /* 1b */
#define AOC_VSTACK_LRTFF_ISO_LSB            (1U << 14)      /* 1b */
/* GPU_BUCK_ISO_CON_SET (0x1C004000+0xF34) */
#define GPU_BUCK_ISO_CON_SET_VGPU_EXT_BUCK_ISO_LSB (1U << 0)       /* 1b */
#define GPU_BUCK_ISO_CON_SET_AOC_VGPU_SRAM_ISO_DIN_LSB (1U << 1)       /* 1b */
#define GPU_BUCK_ISO_CON_SET_AOC_VGPU_SRAM_LATCH_ENB_LSB (1U << 2)       /* 1b */
#define GPU_BUCK_ISO_CON_SET_AOC_VGPU_ANA_ISO_LSB (1U << 3)       /* 1b */
#define GPU_BUCK_ISO_CON_SET_AOC_VGPU_LRTFF_ISO_LSB (1U << 4)       /* 1b */
#define GPU_BUCK_ISO_CON_SET_VSTACK_EXT_BUCK_ISO_LSB (1U << 10)      /* 1b */
#define GPU_BUCK_ISO_CON_SET_AOC_VSTACK_SRAM_ISO_DIN_LSB (1U << 11)      /* 1b */
#define GPU_BUCK_ISO_CON_SET_AOC_VSTACK_SRAM_LATCH_ENB_LSB (1U << 12)      /* 1b */
#define GPU_BUCK_ISO_CON_SET_AOC_VSTACK_ANA_ISO_LSB (1U << 13)      /* 1b */
#define GPU_BUCK_ISO_CON_SET_AOC_VSTACK_LRTFF_ISO_LSB (1U << 14)      /* 1b */
/* GPU_BUCK_ISO_CON_CLR (0x1C004000+0xF38) */
#define GPU_BUCK_ISO_CON_CLR_VGPU_EXT_BUCK_ISO_LSB (1U << 0)       /* 1b */
#define GPU_BUCK_ISO_CON_CLR_AOC_VGPU_SRAM_ISO_DIN_LSB (1U << 1)       /* 1b */
#define GPU_BUCK_ISO_CON_CLR_AOC_VGPU_SRAM_LATCH_ENB_LSB (1U << 2)       /* 1b */
#define GPU_BUCK_ISO_CON_CLR_AOC_VGPU_ANA_ISO_LSB (1U << 3)       /* 1b */
#define GPU_BUCK_ISO_CON_CLR_AOC_VGPU_LRTFF_ISO_LSB (1U << 4)       /* 1b */
#define GPU_BUCK_ISO_CON_CLR_VSTACK_EXT_BUCK_ISO_LSB (1U << 10)      /* 1b */
#define GPU_BUCK_ISO_CON_CLR_AOC_VSTACK_SRAM_ISO_DIN_LSB (1U << 11)      /* 1b */
#define GPU_BUCK_ISO_CON_CLR_AOC_VSTACK_SRAM_LATCH_ENB_LSB (1U << 12)      /* 1b */
#define GPU_BUCK_ISO_CON_CLR_AOC_VSTACK_ANA_ISO_LSB (1U << 13)      /* 1b */
#define GPU_BUCK_ISO_CON_CLR_AOC_VSTACK_LRTFF_ISO_LSB (1U << 14)      /* 1b */
/* MCU_BUCK_ISO_CON (0x1C004000+0xF3C) */
#define VMCU_EXT_BUCK_ISO_LSB               (1U << 0)       /* 1b */
#define AOC_VMCU_SRAM_ISO_DIN_LSB           (1U << 1)       /* 1b */
#define AOC_VMCU_SRAM_LATCH_ENB_LSB         (1U << 2)       /* 1b */
#define AOC_VMCU_ANA_ISO_LSB                (1U << 3)       /* 1b */
#define AOC_VMCU_LRTFF_ISO_LSB              (1U << 4)       /* 1b */
/* MCU_BUCK_ISO_CON_SET (0x1C004000+0xF40) */
#define MCU_BUCK_ISO_CON_SET_VMCU_EXT_BUCK_ISO_LSB (1U << 0)       /* 1b */
#define MCU_BUCK_ISO_CON_SET_AOC_VMCU_SRAM_ISO_DIN_LSB (1U << 1)       /* 1b */
#define MCU_BUCK_ISO_CON_SET_AOC_VMCU_SRAM_LATCH_ENB_LSB (1U << 2)       /* 1b */
#define MCU_BUCK_ISO_CON_SET_AOC_VMCU_ANA_ISO_LSB (1U << 3)       /* 1b */
#define MCU_BUCK_ISO_CON_SET_AOC_VMCU_LRTFF_ISO_LSB (1U << 4)       /* 1b */
/* MCU_BUCK_ISO_CON_CLR (0x1C004000+0xF44) */
#define MCU_BUCK_ISO_CON_CLR_VMCU_EXT_BUCK_ISO_LSB (1U << 0)       /* 1b */
#define MCU_BUCK_ISO_CON_CLR_AOC_VMCU_SRAM_ISO_DIN_LSB (1U << 1)       /* 1b */
#define MCU_BUCK_ISO_CON_CLR_AOC_VMCU_SRAM_LATCH_ENB_LSB (1U << 2)       /* 1b */
#define MCU_BUCK_ISO_CON_CLR_AOC_VMCU_ANA_ISO_LSB (1U << 3)       /* 1b */
#define MCU_BUCK_ISO_CON_CLR_AOC_VMCU_LRTFF_ISO_LSB (1U << 4)       /* 1b */
/* SOC_BUCK_ISO_CON (0x1C004000+0xF48) */
#define SCP_EXT_BUCK_ISO_LSB                (1U << 0)       /* 1b */
#define AOC_SCP_SRAM_ISO_DIN_LSB            (1U << 1)       /* 1b */
#define AOC_SCP_SRAM_LATCH_ENB_LSB          (1U << 2)       /* 1b */
#define AOC_SCP_ANA_ISO_LSB                 (1U << 3)       /* 1b */
#define AOC_SCP_LRTFF_ISO_LSB               (1U << 4)       /* 1b */
#define VAPU_EXT_BUCK_ISO_LSB               (1U << 10)      /* 1b */
#define AOC_VAPU_SRAM_ISO_DIN_LSB           (1U << 11)      /* 1b */
#define AOC_VAPU_SRAM_LATCH_ENB_LSB         (1U << 12)      /* 1b */
#define AOC_VAPU_ANA_ISO_LSB                (1U << 13)      /* 1b */
#define AOC_VAPU_LRTFF_ISO_LSB              (1U << 14)      /* 1b */
/* SOC_BUCK_ISO_CON_SET (0x1C004000+0xF4C) */
#define SOC_BUCK_ISO_CON_SET_SCP_EXT_BUCK_ISO_LSB (1U << 0)       /* 1b */
#define SOC_BUCK_ISO_CON_SET_AOC_SCP_SRAM_ISO_DIN_LSB (1U << 1)       /* 1b */
#define SOC_BUCK_ISO_CON_SET_AOC_SCP_SRAM_LATCH_ENB_LSB (1U << 2)       /* 1b */
#define SOC_BUCK_ISO_CON_SET_AOC_SCP_ANA_ISO_LSB (1U << 3)       /* 1b */
#define SOC_BUCK_ISO_CON_SET_AOC_SCP_LRTFF_ISO_LSB (1U << 4)       /* 1b */
#define SOC_BUCK_ISO_CON_SET_VAPU_EXT_BUCK_ISO_LSB (1U << 10)      /* 1b */
#define SOC_BUCK_ISO_CON_SET_AOC_VAPU_SRAM_ISO_DIN_LSB (1U << 11)      /* 1b */
#define SOC_BUCK_ISO_CON_SET_AOC_VAPU_SRAM_LATCH_ENB_LSB (1U << 12)      /* 1b */
#define SOC_BUCK_ISO_CON_SET_AOC_VAPU_ANA_ISO_LSB (1U << 13)      /* 1b */
#define SOC_BUCK_ISO_CON_SET_AOC_VAPU_LRTFF_ISO_LSB (1U << 14)      /* 1b */
/* SOC_BUCK_ISO_CON_CLR (0x1C004000+0xF50) */
#define SOC_BUCK_ISO_CON_CLR_SCP_EXT_BUCK_ISO_LSB (1U << 0)       /* 1b */
#define SOC_BUCK_ISO_CON_CLR_AOC_SCP_SRAM_ISO_DIN_LSB (1U << 1)       /* 1b */
#define SOC_BUCK_ISO_CON_CLR_AOC_SCP_SRAM_LATCH_ENB_LSB (1U << 2)       /* 1b */
#define SOC_BUCK_ISO_CON_CLR_AOC_SCP_ANA_ISO_LSB (1U << 3)       /* 1b */
#define SOC_BUCK_ISO_CON_CLR_AOC_SCP_LRTFF_ISO_LSB (1U << 4)       /* 1b */
#define SOC_BUCK_ISO_CON_CLR_VAPU_EXT_BUCK_ISO_LSB (1U << 10)      /* 1b */
#define SOC_BUCK_ISO_CON_CLR_AOC_VAPU_SRAM_ISO_DIN_LSB (1U << 11)      /* 1b */
#define SOC_BUCK_ISO_CON_CLR_AOC_VAPU_SRAM_LATCH_ENB_LSB (1U << 12)      /* 1b */
#define SOC_BUCK_ISO_CON_CLR_AOC_VAPU_ANA_ISO_LSB (1U << 13)      /* 1b */
#define SOC_BUCK_ISO_CON_CLR_AOC_VAPU_LRTFF_ISO_LSB (1U << 14)      /* 1b */
/* PWR_STATUS (0x1C004000+0xF54) */
#define PWR_STATUS_LSB                      (1U << 0)       /* 32b */
/* PWR_STATUS_2ND (0x1C004000+0xF58) */
#define PWR_STATUS_2ND_LSB                  (1U << 0)       /* 32b */
/* PWR_STATUS_MSB (0x1C004000+0xF5C) */
#define PWR_STATUS_MSB_LSB                  (1U << 0)       /* 32b */
/* PWR_STATUS_MSB_2ND (0x1C004000+0xF60) */
#define PWR_STATUS_MSB_2ND_LSB              (1U << 0)       /* 32b */
/* XPU_PWR_STATUS (0x1C004000+0xF64) */
#define XPU_PWR_STATUS_LSB                  (1U << 0)       /* 32b */
/* XPU_PWR_STATUS_2ND (0x1C004000+0xF68) */
#define XPU_PWR_STATUS_2ND_LSB              (1U << 0)       /* 32b */
/* DFD_SOC_PWR_LATCH (0x1C004000+0xF6C) */
#define DFD_SOC_PWR_LATCH_LSB               (1U << 0)       /* 32b */
/* NTH_EMI_SLB_SRAM_ACK (0x1C004000+0xF70) */
#define SC_NTH_EMI_SLB_SRAM_SLEEP_B_ACK_LSB (1U << 0)       /* 16b */
#define SC_NTH_EMI_SLB_SRAM_PDN_ACK_LSB     (1U << 16)      /* 16b */
/* STH_EMI_SLB_SRAM_ACK (0x1C004000+0xF74) */
#define SC_STH_EMI_SLB_SRAM_SLEEP_B_ACK_LSB (1U << 0)       /* 16b */
#define SC_STH_EMI_SLB_SRAM_PDN_ACK_LSB     (1U << 16)      /* 16b */
/* RSV_0_SLEEP_SRAM_CON (0x1C004000+0xF78) */
#define RSV_0_SLEEP_SRAM_CKISO_LSB          (1U << 0)       /* 1b */
#define RSV_0_SLEEP_SRAM_ISOINT_B_LSB       (1U << 1)       /* 2b */
#define RSV_0_SLEEP_SRAM_SLEEP_B_LSB        (1U << 4)       /* 2b */
#define RSV_0_SLEEP_SRAM_PDN_LSB            (1U << 8)       /* 2b */
#define SC_RSV_0_SLEEP_SRAM_PDN_ACK_LSB     (1U << 16)      /* 2b */
#define SC_RSV_0_SLEEP_SRAM_SLEEP_B_ACK_LSB (1U << 18)      /* 2b */
/* RSV_1_SLEEP_SRAM_CON (0x1C004000+0xF7C) */
#define RSV_1_SLEEP_SRAM_CKISO_LSB          (1U << 0)       /* 1b */
#define RSV_1_SLEEP_SRAM_ISOINT_B_LSB       (1U << 1)       /* 2b */
#define RSV_1_SLEEP_SRAM_SLEEP_B_LSB        (1U << 4)       /* 2b */
#define RSV_1_SLEEP_SRAM_PDN_LSB            (1U << 8)       /* 2b */
#define SC_RSV_1_SLEEP_SRAM_PDN_ACK_LSB     (1U << 16)      /* 2b */
#define SC_RSV_1_SLEEP_SRAM_SLEEP_B_ACK_LSB (1U << 18)      /* 2b */
/* APIFR_MEM_SLEEP_SRAM_CON (0x1C004000+0xF80) */
#define APIFR_MEM_SLEEP_SRAM_CKISO_LSB      (1U << 0)       /* 1b */
#define APIFR_MEM_SLEEP_SRAM_ISOINT_B_LSB   (1U << 1)       /* 2b */
#define APIFR_MEM_SLEEP_SRAM_SLEEP_B_LSB    (1U << 4)       /* 2b */
#define APIFR_MEM_SLEEP_SRAM_PDN_LSB        (1U << 8)       /* 2b */
#define SC_APIFR_MEM_SLEEP_SRAM_PDN_ACK_LSB (1U << 16)      /* 2b */
#define SC_APIFR_MEM_SLEEP_SRAM_SLEEP_B_ACK_LSB (1U << 18)      /* 2b */
/* SPM_TWAM_CON (0x1C004000+0xFD0) */
#define REG_TWAM_ENABLE_LSB                 (1U << 0)       /* 1b */
#define REG_TWAM_SPEED_MODE_EN_LSB          (1U << 1)       /* 1b */
#define SPM_TWAM_EVENT_CLEAR_LSB            (1U << 2)       /* 1b */
#define REG_TWAM_IRQ_MASK_LSB               (1U << 3)       /* 1b */
#define REG_TWAM_MON_TYPE_0_LSB             (1U << 4)       /* 2b */
#define REG_TWAM_MON_TYPE_1_LSB             (1U << 6)       /* 2b */
#define REG_TWAM_MON_TYPE_2_LSB             (1U << 8)       /* 2b */
#define REG_TWAM_MON_TYPE_3_LSB             (1U << 10)      /* 2b */
#define REG_TWAM_IRQ_CLEAR_LSB              (1U << 16)      /* 1b */
#define TWAM_IRQ_LSB                        (1U << 24)      /* 1b */
/* SPM_TWAM_WINDOW_LEN (0x1C004000+0xFD4) */
#define REG_TWAM_WINDOW_LEN_LSB             (1U << 0)       /* 32b */
/* SPM_TWAM_IDLE_SEL (0x1C004000+0xFD8) */
#define REG_TWAM_SIG_SEL_0_LSB              (1U << 0)       /* 7b */
#define REG_TWAM_SIG_SEL_1_LSB              (1U << 8)       /* 7b */
#define REG_TWAM_SIG_SEL_2_LSB              (1U << 16)      /* 7b */
#define REG_TWAM_SIG_SEL_3_LSB              (1U << 24)      /* 7b */
/* SPM_TWAM_LAST_STA_0 (0x1C004000+0xFDC) */
#define TWAM_LAST_IDLE_CNT_0_LSB            (1U << 0)       /* 32b */
/* SPM_TWAM_LAST_STA_1 (0x1C004000+0xFE0) */
#define TWAM_LAST_IDLE_CNT_1_LSB            (1U << 0)       /* 32b */
/* SPM_TWAM_LAST_STA_2 (0x1C004000+0xFE4) */
#define TWAM_LAST_IDLE_CNT_2_LSB            (1U << 0)       /* 32b */
/* SPM_TWAM_LAST_STA_3 (0x1C004000+0xFE8) */
#define TWAM_LAST_IDLE_CNT_3_LSB            (1U << 0)       /* 32b */
/* SPM_TWAM_CURR_STA_0 (0x1C004000+0xFEC) */
#define TWAM_CURRENT_IDLE_CNT_0_LSB         (1U << 0)       /* 32b */
/* SPM_TWAM_CURR_STA_1 (0x1C004000+0xFF0) */
#define TWAM_CURRENT_IDLE_CNT_1_LSB         (1U << 0)       /* 32b */
/* SPM_TWAM_CURR_STA_2 (0x1C004000+0xFF4) */
#define TWAM_CURRENT_IDLE_CNT_2_LSB         (1U << 0)       /* 32b */
/* SPM_TWAM_CURR_STA_3 (0x1C004000+0xFF8) */
#define TWAM_CURRENT_IDLE_CNT_3_LSB         (1U << 0)       /* 32b */
/* SPM_TWAM_TIMER_OUT (0x1C004000+0xFFC) */
#define TWAM_TIMER_LSB                      (1U << 0)       /* 32b */
/* CONN_SSYSPM_CON (0x1C004000+0x9000) */
#define CONN_SSYS_SRAM_ON_OFF_LSB           (1U << 0)       /* 1b */
#define CONN_SSYS_SRAM_ACK_LSB              (1U << 1)       /* 1b */
#define CONN_SSYS_BUS_PROTECT_EN_LSB        (1U << 2)       /* 1b */
#define CONN_SSYS_BUS_PROTECT_RDY_LSB       (1U << 3)       /* 1b */
#define CONN_SSYS_PWR_ON_OFF_LSB            (1U << 4)       /* 1b */
#define CONN_SSYS_RTFF_GRP_EN_LSB           (1U << 8)       /* 4b */
#define CONN_SSYS_SRAM_DORMANT_PD_LSB       (1U << 12)      /* 4b */
#define CONN_SSYS_RTFF_SAVE_FLAG_LSB        (1U << 16)      /* 1b */
#define CONN_SSYSPM_SRAM_PDN_LSB            (1U << 20)      /* 4b */
#define SC_CONN_SSYS_PWR_ACK_LSB            (1U << 31)      /* 1b */
/* APIFR_IO_SSYSPM_CON (0x1C004000+0x9004) */
#define APIFR_IO_SSYS_SRAM_ON_OFF_LSB       (1U << 0)       /* 1b */
#define APIFR_IO_SSYS_SRAM_ACK_LSB          (1U << 1)       /* 1b */
#define APIFR_IO_SSYS_BUS_PROTECT_EN_LSB    (1U << 2)       /* 1b */
#define APIFR_IO_SSYS_BUS_PROTECT_RDY_LSB   (1U << 3)       /* 1b */
#define APIFR_IO_SSYS_PWR_ON_OFF_LSB        (1U << 4)       /* 1b */
#define APIFR_IO_SSYS_RTFF_GRP_EN_LSB       (1U << 8)       /* 4b */
#define APIFR_IO_SSYS_SRAM_DORMANT_PD_LSB   (1U << 12)      /* 4b */
#define APIFR_IO_SSYS_RTFF_SAVE_FLAG_LSB    (1U << 16)      /* 1b */
#define APIFR_IO_SSYSPM_SRAM_PDN_LSB        (1U << 20)      /* 4b */
#define SC_APIFR_IO_SSYS_PWR_ACK_LSB        (1U << 31)      /* 1b */
/* APIFR_MEM_SSYSPM_CON (0x1C004000+0x9008) */
#define APIFR_MEM_SSYS_SRAM_ON_OFF_LSB      (1U << 0)       /* 1b */
#define APIFR_MEM_SSYS_SRAM_ACK_LSB         (1U << 1)       /* 1b */
#define APIFR_MEM_SSYS_BUS_PROTECT_EN_LSB   (1U << 2)       /* 1b */
#define APIFR_MEM_SSYS_BUS_PROTECT_RDY_LSB  (1U << 3)       /* 1b */
#define APIFR_MEM_SSYS_PWR_ON_OFF_LSB       (1U << 4)       /* 1b */
#define APIFR_MEM_SSYS_RTFF_GRP_EN_LSB      (1U << 8)       /* 4b */
#define APIFR_MEM_SSYS_SRAM_DORMANT_PD_LSB  (1U << 12)      /* 4b */
#define APIFR_MEM_SSYS_RTFF_SAVE_FLAG_LSB   (1U << 16)      /* 1b */
#define APIFR_MEM_SSYSPM_SRAM_PDN_LSB       (1U << 20)      /* 4b */
#define SC_APIFR_MEM_SSYS_PWR_ACK_LSB       (1U << 31)      /* 1b */
/* APIFR_HASH_SSYSPM_CON (0x1C004000+0x900C) */
#define APIFR_HASH_SSYS_SRAM_ON_OFF_LSB     (1U << 0)       /* 1b */
#define APIFR_HASH_SSYS_SRAM_ACK_LSB        (1U << 1)       /* 1b */
#define APIFR_HASH_SSYS_BUS_PROTECT_EN_LSB  (1U << 2)       /* 1b */
#define APIFR_HASH_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define APIFR_HASH_SSYS_PWR_ON_OFF_LSB      (1U << 4)       /* 1b */
#define APIFR_HASH_SSYS_RTFF_GRP_EN_LSB     (1U << 8)       /* 4b */
#define APIFR_HASH_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define APIFR_HASH_SSYS_RTFF_SAVE_FLAG_LSB  (1U << 16)      /* 1b */
#define APIFR_HASH_SSYSPM_SRAM_PDN_LSB      (1U << 20)      /* 4b */
#define SC_APIFR_HASH_SSYS_PWR_ACK_LSB      (1U << 31)      /* 1b */
/* PERI_SSYSPM_CON (0x1C004000+0x9010) */
#define PERI_SSYS_SRAM_ON_OFF_LSB           (1U << 0)       /* 1b */
#define PERI_SSYS_SRAM_ACK_LSB              (1U << 1)       /* 1b */
#define PERI_SSYS_BUS_PROTECT_EN_LSB        (1U << 2)       /* 1b */
#define PERI_SSYS_BUS_PROTECT_RDY_LSB       (1U << 3)       /* 1b */
#define PERI_SSYS_PWR_ON_OFF_LSB            (1U << 4)       /* 1b */
#define PERI_SSYS_RTFF_GRP_EN_LSB           (1U << 8)       /* 4b */
#define PERI_SSYS_SRAM_DORMANT_PD_LSB       (1U << 12)      /* 4b */
#define PERI_SSYS_RTFF_SAVE_FLAG_LSB        (1U << 16)      /* 1b */
#define PERI_SSYSPM_SRAM_PDN_LSB            (1U << 20)      /* 4b */
#define SC_PERI_SSYS_PWR_ACK_LSB            (1U << 31)      /* 1b */
/* SSUSB_DP_PHY_P0_SSYSPM_CON (0x1C004000+0x9014) */
#define SSUSB_DP_PHY_P0_SSYS_SRAM_ON_OFF_LSB (1U << 0)       /* 1b */
#define SSUSB_DP_PHY_P0_SSYS_SRAM_ACK_LSB   (1U << 1)       /* 1b */
#define SSUSB_DP_PHY_P0_SSYS_BUS_PROTECT_EN_LSB (1U << 2)       /* 1b */
#define SSUSB_DP_PHY_P0_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define SSUSB_DP_PHY_P0_SSYS_PWR_ON_OFF_LSB (1U << 4)       /* 1b */
#define SSUSB_DP_PHY_P0_SSYS_RTFF_GRP_EN_LSB (1U << 8)       /* 4b */
#define SSUSB_DP_PHY_P0_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define SSUSB_DP_PHY_P0_SSYS_RTFF_SAVE_FLAG_LSB (1U << 16)      /* 1b */
#define SSUSB_DP_PHY_P0_SSYSPM_SRAM_PDN_LSB (1U << 20)      /* 4b */
#define SC_SSUSB_DP_PHY_P0_SSYS_PWR_ACK_LSB (1U << 31)      /* 1b */
/* SSUSB_P0_SSYSPM_CON (0x1C004000+0x9018) */
#define SSUSB_P0_SSYS_SRAM_ON_OFF_LSB       (1U << 0)       /* 1b */
#define SSUSB_P0_SSYS_SRAM_ACK_LSB          (1U << 1)       /* 1b */
#define SSUSB_P0_SSYS_BUS_PROTECT_EN_LSB    (1U << 2)       /* 1b */
#define SSUSB_P0_SSYS_BUS_PROTECT_RDY_LSB   (1U << 3)       /* 1b */
#define SSUSB_P0_SSYS_PWR_ON_OFF_LSB        (1U << 4)       /* 1b */
#define SSUSB_P0_SSYS_RTFF_GRP_EN_LSB       (1U << 8)       /* 4b */
#define SSUSB_P0_SSYS_SRAM_DORMANT_PD_LSB   (1U << 12)      /* 4b */
#define SSUSB_P0_SSYS_RTFF_SAVE_FLAG_LSB    (1U << 16)      /* 1b */
#define SSUSB_P0_SSYSPM_SRAM_PDN_LSB        (1U << 20)      /* 4b */
#define SC_SSUSB_P0_SSYS_PWR_ACK_LSB        (1U << 31)      /* 1b */
/* UFS0_SSYSPM_CON (0x1C004000+0x901C) */
#define UFS0_SSYS_SRAM_ON_OFF_LSB           (1U << 0)       /* 1b */
#define UFS0_SSYS_SRAM_ACK_LSB              (1U << 1)       /* 1b */
#define UFS0_SSYS_BUS_PROTECT_EN_LSB        (1U << 2)       /* 1b */
#define UFS0_SSYS_BUS_PROTECT_RDY_LSB       (1U << 3)       /* 1b */
#define UFS0_SSYS_PWR_ON_OFF_LSB            (1U << 4)       /* 1b */
#define UFS0_SSYS_RTFF_GRP_EN_LSB           (1U << 8)       /* 4b */
#define UFS0_SSYS_SRAM_DORMANT_PD_LSB       (1U << 12)      /* 4b */
#define UFS0_SSYS_RTFF_SAVE_FLAG_LSB        (1U << 16)      /* 1b */
#define UFS0_SSYSPM_SRAM_PDN_LSB            (1U << 20)      /* 4b */
#define SC_UFS0_SSYS_PWR_ACK_LSB            (1U << 31)      /* 1b */
/* UFS1_SSYSPM_CON (0x1C004000+0x9020) */
#define UFS1_SSYS_SRAM_ON_OFF_LSB           (1U << 0)       /* 1b */
#define UFS1_SSYS_SRAM_ACK_LSB              (1U << 1)       /* 1b */
#define UFS1_SSYS_BUS_PROTECT_EN_LSB        (1U << 2)       /* 1b */
#define UFS1_SSYS_BUS_PROTECT_RDY_LSB       (1U << 3)       /* 1b */
#define UFS1_SSYS_PWR_ON_OFF_LSB            (1U << 4)       /* 1b */
#define UFS1_SSYS_RTFF_GRP_EN_LSB           (1U << 8)       /* 4b */
#define UFS1_SSYS_SRAM_DORMANT_PD_LSB       (1U << 12)      /* 4b */
#define UFS1_SSYS_RTFF_SAVE_FLAG_LSB        (1U << 16)      /* 1b */
#define UFS1_SSYSPM_SRAM_PDN_LSB            (1U << 20)      /* 4b */
#define SC_UFS1_SSYS_PWR_ACK_LSB            (1U << 31)      /* 1b */
/* UFS0_PHY_SSYSPM_CON (0x1C004000+0x9024) */
#define UFS0_PHY_SSYS_SRAM_ON_OFF_LSB       (1U << 0)       /* 1b */
#define UFS0_PHY_SSYS_SRAM_ACK_LSB          (1U << 1)       /* 1b */
#define UFS0_PHY_SSYS_BUS_PROTECT_EN_LSB    (1U << 2)       /* 1b */
#define UFS0_PHY_SSYS_BUS_PROTECT_RDY_LSB   (1U << 3)       /* 1b */
#define UFS0_PHY_SSYS_PWR_ON_OFF_LSB        (1U << 4)       /* 1b */
#define UFS0_PHY_SSYS_RTFF_GRP_EN_LSB       (1U << 8)       /* 4b */
#define UFS0_PHY_SSYS_SRAM_DORMANT_PD_LSB   (1U << 12)      /* 4b */
#define UFS0_PHY_SSYS_RTFF_SAVE_FLAG_LSB    (1U << 16)      /* 1b */
#define UFS0_PHY_SSYSPM_SRAM_PDN_LSB        (1U << 20)      /* 4b */
#define SC_UFS0_PHY_SSYS_PWR_ACK_LSB        (1U << 31)      /* 1b */
/* UFS1_PHY_SSYSPM_CON (0x1C004000+0x9028) */
#define UFS1_PHY_SSYS_SRAM_ON_OFF_LSB       (1U << 0)       /* 1b */
#define UFS1_PHY_SSYS_SRAM_ACK_LSB          (1U << 1)       /* 1b */
#define UFS1_PHY_SSYS_BUS_PROTECT_EN_LSB    (1U << 2)       /* 1b */
#define UFS1_PHY_SSYS_BUS_PROTECT_RDY_LSB   (1U << 3)       /* 1b */
#define UFS1_PHY_SSYS_PWR_ON_OFF_LSB        (1U << 4)       /* 1b */
#define UFS1_PHY_SSYS_RTFF_GRP_EN_LSB       (1U << 8)       /* 4b */
#define UFS1_PHY_SSYS_SRAM_DORMANT_PD_LSB   (1U << 12)      /* 4b */
#define UFS1_PHY_SSYS_RTFF_SAVE_FLAG_LSB    (1U << 16)      /* 1b */
#define UFS1_PHY_SSYSPM_SRAM_PDN_LSB        (1U << 20)      /* 4b */
#define SC_UFS1_PHY_SSYS_PWR_ACK_LSB        (1U << 31)      /* 1b */
/* PEXTP_MAC0_SSYSPM_CON (0x1C004000+0x902C) */
#define PEXTP_MAC0_SSYS_SRAM_ON_OFF_LSB     (1U << 0)       /* 1b */
#define PEXTP_MAC0_SSYS_SRAM_ACK_LSB        (1U << 1)       /* 1b */
#define PEXTP_MAC0_SSYS_BUS_PROTECT_EN_LSB  (1U << 2)       /* 1b */
#define PEXTP_MAC0_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define PEXTP_MAC0_SSYS_PWR_ON_OFF_LSB      (1U << 4)       /* 1b */
#define PEXTP_MAC0_SSYS_RTFF_GRP_EN_LSB     (1U << 8)       /* 4b */
#define PEXTP_MAC0_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define PEXTP_MAC0_SSYS_RTFF_SAVE_FLAG_LSB  (1U << 16)      /* 1b */
#define PEXTP_MAC0_SSYSPM_SRAM_PDN_LSB      (1U << 20)      /* 4b */
#define SC_PEXTP_MAC0_SSYS_PWR_ACK_LSB      (1U << 31)      /* 1b */
/* PEXTP_MAC1_SSYSPM_CON (0x1C004000+0x9030) */
#define PEXTP_MAC1_SSYS_SRAM_ON_OFF_LSB     (1U << 0)       /* 1b */
#define PEXTP_MAC1_SSYS_SRAM_ACK_LSB        (1U << 1)       /* 1b */
#define PEXTP_MAC1_SSYS_BUS_PROTECT_EN_LSB  (1U << 2)       /* 1b */
#define PEXTP_MAC1_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define PEXTP_MAC1_SSYS_PWR_ON_OFF_LSB      (1U << 4)       /* 1b */
#define PEXTP_MAC1_SSYS_RTFF_GRP_EN_LSB     (1U << 8)       /* 4b */
#define PEXTP_MAC1_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define PEXTP_MAC1_SSYS_RTFF_SAVE_FLAG_LSB  (1U << 16)      /* 1b */
#define PEXTP_MAC1_SSYSPM_SRAM_PDN_LSB      (1U << 20)      /* 4b */
#define SC_PEXTP_MAC1_SSYS_PWR_ACK_LSB      (1U << 31)      /* 1b */
/* PEXTP_PHY0_SSYSPM_CON (0x1C004000+0x9034) */
#define PEXTP_PHY0_SSYS_SRAM_ON_OFF_LSB     (1U << 0)       /* 1b */
#define PEXTP_PHY0_SSYS_SRAM_ACK_LSB        (1U << 1)       /* 1b */
#define PEXTP_PHY0_SSYS_BUS_PROTECT_EN_LSB  (1U << 2)       /* 1b */
#define PEXTP_PHY0_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define PEXTP_PHY0_SSYS_PWR_ON_OFF_LSB      (1U << 4)       /* 1b */
#define PEXTP_PHY0_SSYS_RTFF_GRP_EN_LSB     (1U << 8)       /* 4b */
#define PEXTP_PHY0_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define PEXTP_PHY0_SSYS_RTFF_SAVE_FLAG_LSB  (1U << 16)      /* 1b */
#define PEXTP_PHY0_SSYSPM_SRAM_PDN_LSB      (1U << 20)      /* 4b */
#define SC_PEXTP_PHY0_SSYS_PWR_ACK_LSB      (1U << 31)      /* 1b */
/* PEXTP_PHY1_SSYSPM_CON (0x1C004000+0x9038) */
#define PEXTP_PHY1_SSYS_SRAM_ON_OFF_LSB     (1U << 0)       /* 1b */
#define PEXTP_PHY1_SSYS_SRAM_ACK_LSB        (1U << 1)       /* 1b */
#define PEXTP_PHY1_SSYS_BUS_PROTECT_EN_LSB  (1U << 2)       /* 1b */
#define PEXTP_PHY1_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define PEXTP_PHY1_SSYS_PWR_ON_OFF_LSB      (1U << 4)       /* 1b */
#define PEXTP_PHY1_SSYS_RTFF_GRP_EN_LSB     (1U << 8)       /* 4b */
#define PEXTP_PHY1_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define PEXTP_PHY1_SSYS_RTFF_SAVE_FLAG_LSB  (1U << 16)      /* 1b */
#define PEXTP_PHY1_SSYSPM_SRAM_PDN_LSB      (1U << 20)      /* 4b */
#define SC_PEXTP_PHY1_SSYS_PWR_ACK_LSB      (1U << 31)      /* 1b */
/* AUDIO_SSYSPM_CON (0x1C004000+0x903C) */
#define AUDIO_SSYS_SRAM_ON_OFF_LSB          (1U << 0)       /* 1b */
#define AUDIO_SSYS_SRAM_ACK_LSB             (1U << 1)       /* 1b */
#define AUDIO_SSYS_BUS_PROTECT_EN_LSB       (1U << 2)       /* 1b */
#define AUDIO_SSYS_BUS_PROTECT_RDY_LSB      (1U << 3)       /* 1b */
#define AUDIO_SSYS_PWR_ON_OFF_LSB           (1U << 4)       /* 1b */
#define AUDIO_SSYS_RTFF_GRP_EN_LSB          (1U << 8)       /* 4b */
#define AUDIO_SSYS_SRAM_DORMANT_PD_LSB      (1U << 12)      /* 4b */
#define AUDIO_SSYS_RTFF_SAVE_FLAG_LSB       (1U << 16)      /* 1b */
#define AUDIO_SSYSPM_SRAM_PDN_LSB           (1U << 20)      /* 4b */
#define SC_AUDIO_SSYS_PWR_ACK_LSB           (1U << 31)      /* 1b */
/* ADSP_TOP_SSYSPM_CON (0x1C004000+0x9040) */
#define ADSP_TOP_SSYS_SRAM_ON_OFF_LSB       (1U << 0)       /* 1b */
#define ADSP_TOP_SSYS_SRAM_ACK_LSB          (1U << 1)       /* 1b */
#define ADSP_TOP_SSYS_BUS_PROTECT_EN_LSB    (1U << 2)       /* 1b */
#define ADSP_TOP_SSYS_BUS_PROTECT_RDY_LSB   (1U << 3)       /* 1b */
#define ADSP_TOP_SSYS_PWR_ON_OFF_LSB        (1U << 4)       /* 1b */
#define ADSP_TOP_SSYS_RTFF_GRP_EN_LSB       (1U << 8)       /* 4b */
#define ADSP_TOP_SSYS_SRAM_DORMANT_PD_LSB   (1U << 12)      /* 4b */
#define ADSP_TOP_SSYS_RTFF_SAVE_FLAG_LSB    (1U << 16)      /* 1b */
#define ADSP_TOP_SSYSPM_SRAM_PDN_LSB        (1U << 20)      /* 4b */
#define SC_ADSP_TOP_SSYS_PWR_ACK_LSB        (1U << 31)      /* 1b */
/* ADSP_INFRA_SSYSPM_CON (0x1C004000+0x9044) */
#define ADSP_INFRA_SSYS_SRAM_ON_OFF_LSB     (1U << 0)       /* 1b */
#define ADSP_INFRA_SSYS_SRAM_ACK_LSB        (1U << 1)       /* 1b */
#define ADSP_INFRA_SSYS_BUS_PROTECT_EN_LSB  (1U << 2)       /* 1b */
#define ADSP_INFRA_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define ADSP_INFRA_SSYS_PWR_ON_OFF_LSB      (1U << 4)       /* 1b */
#define ADSP_INFRA_SSYS_RTFF_GRP_EN_LSB     (1U << 8)       /* 4b */
#define ADSP_INFRA_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define ADSP_INFRA_SSYS_RTFF_SAVE_FLAG_LSB  (1U << 16)      /* 1b */
#define ADSP_INFRA_SSYSPM_SRAM_PDN_LSB      (1U << 20)      /* 4b */
#define SC_ADSP_INFRA_SSYS_PWR_ACK_LSB      (1U << 31)      /* 1b */
/* ADSP_AO_SSYSPM_CON (0x1C004000+0x9048) */
#define ADSP_AO_SSYS_SRAM_ON_OFF_LSB        (1U << 0)       /* 1b */
#define ADSP_AO_SSYS_SRAM_ACK_LSB           (1U << 1)       /* 1b */
#define ADSP_AO_SSYS_BUS_PROTECT_EN_LSB     (1U << 2)       /* 1b */
#define ADSP_AO_SSYS_BUS_PROTECT_RDY_LSB    (1U << 3)       /* 1b */
#define ADSP_AO_SSYS_PWR_ON_OFF_LSB         (1U << 4)       /* 1b */
#define ADSP_AO_SSYS_RTFF_GRP_EN_LSB        (1U << 8)       /* 4b */
#define ADSP_AO_SSYS_SRAM_DORMANT_PD_LSB    (1U << 12)      /* 4b */
#define ADSP_AO_SSYS_RTFF_SAVE_FLAG_LSB     (1U << 16)      /* 1b */
#define ADSP_AO_SSYSPM_SRAM_PDN_LSB         (1U << 20)      /* 4b */
#define SC_ADSP_AO_SSYS_PWR_ACK_LSB         (1U << 31)      /* 1b */
/* MM_PROC_SSYSPM_CON (0x1C004000+0x904C) */
#define MM_PROC_SSYS_SRAM_ON_OFF_LSB        (1U << 0)       /* 1b */
#define MM_PROC_SSYS_SRAM_ACK_LSB           (1U << 1)       /* 1b */
#define MM_PROC_SSYS_BUS_PROTECT_EN_LSB     (1U << 2)       /* 1b */
#define MM_PROC_SSYS_BUS_PROTECT_RDY_LSB    (1U << 3)       /* 1b */
#define MM_PROC_SSYS_PWR_ON_OFF_LSB         (1U << 4)       /* 1b */
#define MM_PROC_SSYS_RTFF_GRP_EN_LSB        (1U << 8)       /* 4b */
#define MM_PROC_SSYS_SRAM_DORMANT_PD_LSB    (1U << 12)      /* 4b */
#define MM_PROC_SSYS_RTFF_SAVE_FLAG_LSB     (1U << 16)      /* 1b */
#define MM_PROC_SSYSPM_SRAM_PDN_LSB         (1U << 20)      /* 4b */
#define SC_MM_PROC_SSYS_PWR_ACK_LSB         (1U << 31)      /* 1b */
/* DPM0_SSYSPM_CON (0x1C004000+0x9050) */
#define DPM0_SSYS_SRAM_ON_OFF_LSB           (1U << 0)       /* 1b */
#define DPM0_SSYS_SRAM_ACK_LSB              (1U << 1)       /* 1b */
#define DPM0_SSYS_BUS_PROTECT_EN_LSB        (1U << 2)       /* 1b */
#define DPM0_SSYS_BUS_PROTECT_RDY_LSB       (1U << 3)       /* 1b */
#define DPM0_SSYS_PWR_ON_OFF_LSB            (1U << 4)       /* 1b */
#define DPM0_SSYS_RTFF_GRP_EN_LSB           (1U << 8)       /* 4b */
#define DPM0_SSYS_SRAM_DORMANT_PD_LSB       (1U << 12)      /* 4b */
#define DPM0_SSYS_RTFF_SAVE_FLAG_LSB        (1U << 16)      /* 1b */
#define DPM0_SSYSPM_SRAM_PDN_LSB            (1U << 20)      /* 4b */
#define SC_DPM0_SSYS_PWR_ACK_LSB            (1U << 31)      /* 1b */
/* DPM1_SSYSPM_CON (0x1C004000+0x9054) */
#define DPM1_SSYS_SRAM_ON_OFF_LSB           (1U << 0)       /* 1b */
#define DPM1_SSYS_SRAM_ACK_LSB              (1U << 1)       /* 1b */
#define DPM1_SSYS_BUS_PROTECT_EN_LSB        (1U << 2)       /* 1b */
#define DPM1_SSYS_BUS_PROTECT_RDY_LSB       (1U << 3)       /* 1b */
#define DPM1_SSYS_PWR_ON_OFF_LSB            (1U << 4)       /* 1b */
#define DPM1_SSYS_RTFF_GRP_EN_LSB           (1U << 8)       /* 4b */
#define DPM1_SSYS_SRAM_DORMANT_PD_LSB       (1U << 12)      /* 4b */
#define DPM1_SSYS_RTFF_SAVE_FLAG_LSB        (1U << 16)      /* 1b */
#define DPM1_SSYSPM_SRAM_PDN_LSB            (1U << 20)      /* 4b */
#define SC_DPM1_SSYS_PWR_ACK_LSB            (1U << 31)      /* 1b */
/* DPM2_SSYSPM_CON (0x1C004000+0x9058) */
#define DPM2_SSYS_SRAM_ON_OFF_LSB           (1U << 0)       /* 1b */
#define DPM2_SSYS_SRAM_ACK_LSB              (1U << 1)       /* 1b */
#define DPM2_SSYS_BUS_PROTECT_EN_LSB        (1U << 2)       /* 1b */
#define DPM2_SSYS_BUS_PROTECT_RDY_LSB       (1U << 3)       /* 1b */
#define DPM2_SSYS_PWR_ON_OFF_LSB            (1U << 4)       /* 1b */
#define DPM2_SSYS_RTFF_GRP_EN_LSB           (1U << 8)       /* 4b */
#define DPM2_SSYS_SRAM_DORMANT_PD_LSB       (1U << 12)      /* 4b */
#define DPM2_SSYS_RTFF_SAVE_FLAG_LSB        (1U << 16)      /* 1b */
#define DPM2_SSYSPM_SRAM_PDN_LSB            (1U << 20)      /* 4b */
#define SC_DPM2_SSYS_PWR_ACK_LSB            (1U << 31)      /* 1b */
/* DPM3_SSYSPM_CON (0x1C004000+0x905C) */
#define DPM3_SSYS_SRAM_ON_OFF_LSB           (1U << 0)       /* 1b */
#define DPM3_SSYS_SRAM_ACK_LSB              (1U << 1)       /* 1b */
#define DPM3_SSYS_BUS_PROTECT_EN_LSB        (1U << 2)       /* 1b */
#define DPM3_SSYS_BUS_PROTECT_RDY_LSB       (1U << 3)       /* 1b */
#define DPM3_SSYS_PWR_ON_OFF_LSB            (1U << 4)       /* 1b */
#define DPM3_SSYS_RTFF_GRP_EN_LSB           (1U << 8)       /* 4b */
#define DPM3_SSYS_SRAM_DORMANT_PD_LSB       (1U << 12)      /* 4b */
#define DPM3_SSYS_RTFF_SAVE_FLAG_LSB        (1U << 16)      /* 1b */
#define DPM3_SSYSPM_SRAM_PDN_LSB            (1U << 20)      /* 4b */
#define SC_DPM3_SSYS_PWR_ACK_LSB            (1U << 31)      /* 1b */
/* EMI0_SSYSPM_CON (0x1C004000+0x9060) */
#define EMI0_SSYS_SRAM_ON_OFF_LSB           (1U << 0)       /* 1b */
#define EMI0_SSYS_SRAM_ACK_LSB              (1U << 1)       /* 1b */
#define EMI0_SSYS_BUS_PROTECT_EN_LSB        (1U << 2)       /* 1b */
#define EMI0_SSYS_BUS_PROTECT_RDY_LSB       (1U << 3)       /* 1b */
#define EMI0_SSYS_PWR_ON_OFF_LSB            (1U << 4)       /* 1b */
#define EMI0_SSYS_RTFF_GRP_EN_LSB           (1U << 8)       /* 4b */
#define EMI0_SSYS_SRAM_DORMANT_PD_LSB       (1U << 12)      /* 4b */
#define EMI0_SSYS_RTFF_SAVE_FLAG_LSB        (1U << 16)      /* 1b */
#define EMI0_SSYSPM_SRAM_PDN_LSB            (1U << 20)      /* 4b */
#define SC_EMI0_SSYS_PWR_ACK_LSB            (1U << 31)      /* 1b */
/* EMI1_SSYSPM_CON (0x1C004000+0x9064) */
#define EMI1_SSYS_SRAM_ON_OFF_LSB           (1U << 0)       /* 1b */
#define EMI1_SSYS_SRAM_ACK_LSB              (1U << 1)       /* 1b */
#define EMI1_SSYS_BUS_PROTECT_EN_LSB        (1U << 2)       /* 1b */
#define EMI1_SSYS_BUS_PROTECT_RDY_LSB       (1U << 3)       /* 1b */
#define EMI1_SSYS_PWR_ON_OFF_LSB            (1U << 4)       /* 1b */
#define EMI1_SSYS_RTFF_GRP_EN_LSB           (1U << 8)       /* 4b */
#define EMI1_SSYS_SRAM_DORMANT_PD_LSB       (1U << 12)      /* 4b */
#define EMI1_SSYS_RTFF_SAVE_FLAG_LSB        (1U << 16)      /* 1b */
#define EMI1_SSYSPM_SRAM_PDN_LSB            (1U << 20)      /* 4b */
#define SC_EMI1_SSYS_PWR_ACK_LSB            (1U << 31)      /* 1b */
/* EMI_INFRA_SSYSPM_CON (0x1C004000+0x9068) */
#define EMI_INFRA_SSYS_SRAM_ON_OFF_LSB      (1U << 0)       /* 1b */
#define EMI_INFRA_SSYS_SRAM_ACK_LSB         (1U << 1)       /* 1b */
#define EMI_INFRA_SSYS_BUS_PROTECT_EN_LSB   (1U << 2)       /* 1b */
#define EMI_INFRA_SSYS_BUS_PROTECT_RDY_LSB  (1U << 3)       /* 1b */
#define EMI_INFRA_SSYS_PWR_ON_OFF_LSB       (1U << 4)       /* 1b */
#define EMI_INFRA_SSYS_RTFF_GRP_EN_LSB      (1U << 8)       /* 4b */
#define EMI_INFRA_SSYS_SRAM_DORMANT_PD_LSB  (1U << 12)      /* 4b */
#define EMI_INFRA_SSYS_RTFF_SAVE_FLAG_LSB   (1U << 16)      /* 1b */
#define EMI_INFRA_SSYSPM_SRAM_PDN_LSB       (1U << 20)      /* 4b */
#define SC_EMI_INFRA_SSYS_PWR_ACK_LSB       (1U << 31)      /* 1b */
/* EMI_INFRA_RV33_SSYSPM_CON (0x1C004000+0x906C) */
#define EMI_INFRA_RV33_SSYS_SRAM_ON_OFF_LSB (1U << 0)       /* 1b */
#define EMI_INFRA_RV33_SSYS_SRAM_ACK_LSB    (1U << 1)       /* 1b */
#define EMI_INFRA_RV33_SSYS_BUS_PROTECT_EN_LSB (1U << 2)       /* 1b */
#define EMI_INFRA_RV33_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define EMI_INFRA_RV33_SSYS_PWR_ON_OFF_LSB  (1U << 4)       /* 1b */
#define EMI_INFRA_RV33_SSYS_RTFF_GRP_EN_LSB (1U << 8)       /* 4b */
#define EMI_INFRA_RV33_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define EMI_INFRA_RV33_SSYS_RTFF_SAVE_FLAG_LSB (1U << 16)      /* 1b */
#define EMI_INFRA_RV33_SSYSPM_SRAM_PDN_LSB  (1U << 20)      /* 4b */
#define SC_EMI_INFRA_RV33_SSYS_PWR_ACK_LSB  (1U << 31)      /* 1b */
/* SSRSYS_SSYSPM_CON (0x1C004000+0x9070) */
#define SSRSYS_SSYS_SRAM_ON_OFF_LSB         (1U << 0)       /* 1b */
#define SSRSYS_SSYS_SRAM_ACK_LSB            (1U << 1)       /* 1b */
#define SSRSYS_SSYS_BUS_PROTECT_EN_LSB      (1U << 2)       /* 1b */
#define SSRSYS_SSYS_BUS_PROTECT_RDY_LSB     (1U << 3)       /* 1b */
#define SSRSYS_SSYS_PWR_ON_OFF_LSB          (1U << 4)       /* 1b */
#define SSRSYS_SSYS_RTFF_GRP_EN_LSB         (1U << 8)       /* 4b */
#define SSRSYS_SSYS_SRAM_DORMANT_PD_LSB     (1U << 12)      /* 4b */
#define SSRSYS_SSYS_RTFF_SAVE_FLAG_LSB      (1U << 16)      /* 1b */
#define SSRSYS_SSYSPM_SRAM_PDN_LSB          (1U << 20)      /* 4b */
#define SC_SSRSYS_SSYS_PWR_ACK_LSB          (1U << 31)      /* 1b */
/* SPU_ISE_SSYSPM_CON (0x1C004000+0x9074) */
#define SPU_ISE_SSYS_SRAM_ON_OFF_LSB        (1U << 0)       /* 1b */
#define SPU_ISE_SSYS_SRAM_ACK_LSB           (1U << 1)       /* 1b */
#define SPU_ISE_SSYS_BUS_PROTECT_EN_LSB     (1U << 2)       /* 1b */
#define SPU_ISE_SSYS_BUS_PROTECT_RDY_LSB    (1U << 3)       /* 1b */
#define SPU_ISE_SSYS_PWR_ON_OFF_LSB         (1U << 4)       /* 1b */
#define SPU_ISE_SSYS_RTFF_GRP_EN_LSB        (1U << 8)       /* 4b */
#define SPU_ISE_SSYS_SRAM_DORMANT_PD_LSB    (1U << 12)      /* 4b */
#define SPU_ISE_SSYS_RTFF_SAVE_FLAG_LSB     (1U << 16)      /* 1b */
#define SPU_ISE_SSYSPM_SRAM_PDN_LSB         (1U << 20)      /* 4b */
#define SC_SPU_ISE_SSYS_PWR_ACK_LSB         (1U << 31)      /* 1b */
/* SPU_HWROT_SSYSPM_CON (0x1C004000+0x9078) */
#define SPU_HWROT_SSYS_SRAM_ON_OFF_LSB      (1U << 0)       /* 1b */
#define SPU_HWROT_SSYS_SRAM_ACK_LSB         (1U << 1)       /* 1b */
#define SPU_HWROT_SSYS_BUS_PROTECT_EN_LSB   (1U << 2)       /* 1b */
#define SPU_HWROT_SSYS_BUS_PROTECT_RDY_LSB  (1U << 3)       /* 1b */
#define SPU_HWROT_SSYS_PWR_ON_OFF_LSB       (1U << 4)       /* 1b */
#define SPU_HWROT_SSYS_RTFF_GRP_EN_LSB      (1U << 8)       /* 4b */
#define SPU_HWROT_SSYS_SRAM_DORMANT_PD_LSB  (1U << 12)      /* 4b */
#define SPU_HWROT_SSYS_RTFF_SAVE_FLAG_LSB   (1U << 16)      /* 1b */
#define SPU_HWROT_SSYSPM_SRAM_PDN_LSB       (1U << 20)      /* 4b */
#define SC_SPU_HWROT_SSYS_PWR_ACK_LSB       (1U << 31)      /* 1b */
/* CH_INFRA_BUS_A_SSYSPM_CON (0x1C004000+0x907C) */
#define CH_INFRA_BUS_A_SSYS_SRAM_ON_OFF_LSB (1U << 0)       /* 1b */
#define CH_INFRA_BUS_A_SSYS_SRAM_ACK_LSB    (1U << 1)       /* 1b */
#define CH_INFRA_BUS_A_SSYS_BUS_PROTECT_EN_LSB (1U << 2)       /* 1b */
#define CH_INFRA_BUS_A_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define CH_INFRA_BUS_A_SSYS_PWR_ON_OFF_LSB  (1U << 4)       /* 1b */
#define CH_INFRA_BUS_A_SSYS_RTFF_GRP_EN_LSB (1U << 8)       /* 4b */
#define CH_INFRA_BUS_A_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define CH_INFRA_BUS_A_SSYS_RTFF_SAVE_FLAG_LSB (1U << 16)      /* 1b */
#define CH_INFRA_BUS_A_SSYSPM_SRAM_PDN_LSB  (1U << 20)      /* 4b */
#define SC_CH_INFRA_BUS_A_SSYS_PWR_ACK_LSB  (1U << 31)      /* 1b */
/* CH_INFRA_OFF_A_SSYSPM_CON (0x1C004000+0x9080) */
#define CH_INFRA_OFF_A_SSYS_SRAM_ON_OFF_LSB (1U << 0)       /* 1b */
#define CH_INFRA_OFF_A_SSYS_SRAM_ACK_LSB    (1U << 1)       /* 1b */
#define CH_INFRA_OFF_A_SSYS_BUS_PROTECT_EN_LSB (1U << 2)       /* 1b */
#define CH_INFRA_OFF_A_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define CH_INFRA_OFF_A_SSYS_PWR_ON_OFF_LSB  (1U << 4)       /* 1b */
#define CH_INFRA_OFF_A_SSYS_RTFF_GRP_EN_LSB (1U << 8)       /* 4b */
#define CH_INFRA_OFF_A_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define CH_INFRA_OFF_A_SSYS_RTFF_SAVE_FLAG_LSB (1U << 16)      /* 1b */
#define CH_INFRA_OFF_A_SSYSPM_SRAM_PDN_LSB  (1U << 20)      /* 4b */
#define SC_CH_INFRA_OFF_A_SSYS_PWR_ACK_LSB  (1U << 31)      /* 1b */
/* CH_INFRA_BUS_B_SSYSPM_CON (0x1C004000+0x9084) */
#define CH_INFRA_BUS_B_SSYS_SRAM_ON_OFF_LSB (1U << 0)       /* 1b */
#define CH_INFRA_BUS_B_SSYS_SRAM_ACK_LSB    (1U << 1)       /* 1b */
#define CH_INFRA_BUS_B_SSYS_BUS_PROTECT_EN_LSB (1U << 2)       /* 1b */
#define CH_INFRA_BUS_B_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define CH_INFRA_BUS_B_SSYS_PWR_ON_OFF_LSB  (1U << 4)       /* 1b */
#define CH_INFRA_BUS_B_SSYS_RTFF_GRP_EN_LSB (1U << 8)       /* 4b */
#define CH_INFRA_BUS_B_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define CH_INFRA_BUS_B_SSYS_RTFF_SAVE_FLAG_LSB (1U << 16)      /* 1b */
#define CH_INFRA_BUS_B_SSYSPM_SRAM_PDN_LSB  (1U << 20)      /* 4b */
#define SC_CH_INFRA_BUS_B_SSYS_PWR_ACK_LSB  (1U << 31)      /* 1b */
/* CH_INFRA_OFF_B_SSYSPM_CON (0x1C004000+0x9088) */
#define CH_INFRA_OFF_B_SSYS_SRAM_ON_OFF_LSB (1U << 0)       /* 1b */
#define CH_INFRA_OFF_B_SSYS_SRAM_ACK_LSB    (1U << 1)       /* 1b */
#define CH_INFRA_OFF_B_SSYS_BUS_PROTECT_EN_LSB (1U << 2)       /* 1b */
#define CH_INFRA_OFF_B_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define CH_INFRA_OFF_B_SSYS_PWR_ON_OFF_LSB  (1U << 4)       /* 1b */
#define CH_INFRA_OFF_B_SSYS_RTFF_GRP_EN_LSB (1U << 8)       /* 4b */
#define CH_INFRA_OFF_B_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define CH_INFRA_OFF_B_SSYS_RTFF_SAVE_FLAG_LSB (1U << 16)      /* 1b */
#define CH_INFRA_OFF_B_SSYSPM_SRAM_PDN_LSB  (1U << 20)      /* 4b */
#define SC_CH_INFRA_OFF_B_SSYS_PWR_ACK_LSB  (1U << 31)      /* 1b */
/* CH_INFRA_BUS_C_SSYSPM_CON (0x1C004000+0x908C) */
#define CH_INFRA_BUS_C_SSYS_SRAM_ON_OFF_LSB (1U << 0)       /* 1b */
#define CH_INFRA_BUS_C_SSYS_SRAM_ACK_LSB    (1U << 1)       /* 1b */
#define CH_INFRA_BUS_C_SSYS_BUS_PROTECT_EN_LSB (1U << 2)       /* 1b */
#define CH_INFRA_BUS_C_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define CH_INFRA_BUS_C_SSYS_PWR_ON_OFF_LSB  (1U << 4)       /* 1b */
#define CH_INFRA_BUS_C_SSYS_RTFF_GRP_EN_LSB (1U << 8)       /* 4b */
#define CH_INFRA_BUS_C_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define CH_INFRA_BUS_C_SSYS_RTFF_SAVE_FLAG_LSB (1U << 16)      /* 1b */
#define CH_INFRA_BUS_C_SSYSPM_SRAM_PDN_LSB  (1U << 20)      /* 4b */
#define SC_CH_INFRA_BUS_C_SSYS_PWR_ACK_LSB  (1U << 31)      /* 1b */
/* CH_INFRA_OFF_C_SSYSPM_CON (0x1C004000+0x9090) */
#define CH_INFRA_OFF_C_SSYS_SRAM_ON_OFF_LSB (1U << 0)       /* 1b */
#define CH_INFRA_OFF_C_SSYS_SRAM_ACK_LSB    (1U << 1)       /* 1b */
#define CH_INFRA_OFF_C_SSYS_BUS_PROTECT_EN_LSB (1U << 2)       /* 1b */
#define CH_INFRA_OFF_C_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define CH_INFRA_OFF_C_SSYS_PWR_ON_OFF_LSB  (1U << 4)       /* 1b */
#define CH_INFRA_OFF_C_SSYS_RTFF_GRP_EN_LSB (1U << 8)       /* 4b */
#define CH_INFRA_OFF_C_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define CH_INFRA_OFF_C_SSYS_RTFF_SAVE_FLAG_LSB (1U << 16)      /* 1b */
#define CH_INFRA_OFF_C_SSYSPM_SRAM_PDN_LSB  (1U << 20)      /* 4b */
#define SC_CH_INFRA_OFF_C_SSYS_PWR_ACK_LSB  (1U << 31)      /* 1b */
/* CH_INFRA_BUS_D_SSYSPM_CON (0x1C004000+0x9094) */
#define CH_INFRA_BUS_D_SSYS_SRAM_ON_OFF_LSB (1U << 0)       /* 1b */
#define CH_INFRA_BUS_D_SSYS_SRAM_ACK_LSB    (1U << 1)       /* 1b */
#define CH_INFRA_BUS_D_SSYS_BUS_PROTECT_EN_LSB (1U << 2)       /* 1b */
#define CH_INFRA_BUS_D_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define CH_INFRA_BUS_D_SSYS_PWR_ON_OFF_LSB  (1U << 4)       /* 1b */
#define CH_INFRA_BUS_D_SSYS_RTFF_GRP_EN_LSB (1U << 8)       /* 4b */
#define CH_INFRA_BUS_D_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define CH_INFRA_BUS_D_SSYS_RTFF_SAVE_FLAG_LSB (1U << 16)      /* 1b */
#define CH_INFRA_BUS_D_SSYSPM_SRAM_PDN_LSB  (1U << 20)      /* 4b */
#define SC_CH_INFRA_BUS_D_SSYS_PWR_ACK_LSB  (1U << 31)      /* 1b */
/* CH_INFRA_OFF_D_SSYSPM_CON (0x1C004000+0x9098) */
#define CH_INFRA_OFF_D_SSYS_SRAM_ON_OFF_LSB (1U << 0)       /* 1b */
#define CH_INFRA_OFF_D_SSYS_SRAM_ACK_LSB    (1U << 1)       /* 1b */
#define CH_INFRA_OFF_D_SSYS_BUS_PROTECT_EN_LSB (1U << 2)       /* 1b */
#define CH_INFRA_OFF_D_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define CH_INFRA_OFF_D_SSYS_PWR_ON_OFF_LSB  (1U << 4)       /* 1b */
#define CH_INFRA_OFF_D_SSYS_RTFF_GRP_EN_LSB (1U << 8)       /* 4b */
#define CH_INFRA_OFF_D_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define CH_INFRA_OFF_D_SSYS_RTFF_SAVE_FLAG_LSB (1U << 16)      /* 1b */
#define CH_INFRA_OFF_D_SSYSPM_SRAM_PDN_LSB  (1U << 20)      /* 4b */
#define SC_CH_INFRA_OFF_D_SSYS_PWR_ACK_LSB  (1U << 31)      /* 1b */
/* APIFR_IO_EST_SSYSPM_CON (0x1C004000+0x909C) */
#define APIFR_IO_EST_SSYS_SRAM_ON_OFF_LSB   (1U << 0)       /* 1b */
#define APIFR_IO_EST_SSYS_SRAM_ACK_LSB      (1U << 1)       /* 1b */
#define APIFR_IO_EST_SSYS_BUS_PROTECT_EN_LSB (1U << 2)       /* 1b */
#define APIFR_IO_EST_SSYS_BUS_PROTECT_RDY_LSB (1U << 3)       /* 1b */
#define APIFR_IO_EST_SSYS_PWR_ON_OFF_LSB    (1U << 4)       /* 1b */
#define APIFR_IO_EST_SSYS_RTFF_GRP_EN_LSB   (1U << 8)       /* 4b */
#define APIFR_IO_EST_SSYS_SRAM_DORMANT_PD_LSB (1U << 12)      /* 4b */
#define APIFR_IO_EST_SSYS_RTFF_SAVE_FLAG_LSB (1U << 16)      /* 1b */
#define APIFR_IO_EST_SSYSPM_SRAM_PDN_LSB    (1U << 20)      /* 4b */
#define SC_APIFR_IO_EST_SSYS_PWR_ACK_LSB    (1U << 31)      /* 1b */
/* ZRAM_SSYSPM_CON (0x1C004000+0x90A0) */
#define ZRAM_SSYS_SRAM_ON_OFF_LSB           (1U << 0)       /* 1b */
#define ZRAM_SSYS_SRAM_ACK_LSB              (1U << 1)       /* 1b */
#define ZRAM_SSYS_BUS_PROTECT_EN_LSB        (1U << 2)       /* 1b */
#define ZRAM_SSYS_BUS_PROTECT_RDY_LSB       (1U << 3)       /* 1b */
#define ZRAM_SSYS_PWR_ON_OFF_LSB            (1U << 4)       /* 1b */
#define ZRAM_SSYS_RTFF_GRP_EN_LSB           (1U << 8)       /* 4b */
#define ZRAM_SSYS_SRAM_DORMANT_PD_LSB       (1U << 12)      /* 4b */
#define ZRAM_SSYS_RTFF_SAVE_FLAG_LSB        (1U << 16)      /* 1b */
#define ZRAM_SSYSPM_SRAM_PDN_LSB            (1U << 20)      /* 4b */
#define SC_ZRAM_SSYS_PWR_ACK_LSB            (1U << 31)      /* 1b */
/* BUS_PROTECT_CON (0x1C004000+0x90D8) */
#define BUS_PROTECT_CON_LSB                 (1U << 0)       /* 32b */
/* BUS_PROTECT_CON_SET (0x1C004000+0x90DC) */
#define BUS_PROTECT_CON_SET_LSB             (1U << 0)       /* 32b */
/* BUS_PROTECT_CON_CLR (0x1C004000+0x90E0) */
#define BUS_PROTECT_CON_CLR_LSB             (1U << 0)       /* 32b */
/* BUS_PROTECT_MSB_CON (0x1C004000+0x90E4) */
#define BUS_PROTECT_MSB_CON_LSB             (1U << 0)       /* 32b */
/* BUS_PROTECT_MSB_CON_SET (0x1C004000+0x90E8) */
#define BUS_PROTECT_MSB_CON_SET_LSB         (1U << 0)       /* 32b */
/* BUS_PROTECT_MSB_CON_CLR (0x1C004000+0x90EC) */
#define BUS_PROTECT_MSB_CON_CLR_LSB         (1U << 0)       /* 32b */
/* BUS_PROTECT_CG_CON (0x1C004000+0x90F0) */
#define BUS_PROTECT_CG_CON_LSB              (1U << 0)       /* 32b */
/* BUS_PROTECT_CG_CON_SET (0x1C004000+0x90F4) */
#define BUS_PROTECT_CG_CON_SET_LSB          (1U << 0)       /* 32b */
/* BUS_PROTECT_CG_CON_CLR (0x1C004000+0x90F8) */
#define BUS_PROTECT_CG_CON_CLR_LSB          (1U << 0)       /* 32b */
/* BUS_PROTECT_CG_MSB_CON (0x1C004000+0x90FC) */
#define BUS_PROTECT_CG_MSB_CON_LSB          (1U << 0)       /* 32b */
/* OCLA_EN (0x1C004000+0x9100) */
#define OCLA_EN_LSB                         (1U << 0)       /* 1b */
#define OCLA_SRAM_EN_LSB                    (1U << 1)       /* 1b */
#define OCLA_IRQ_CLR_LSB                    (1U << 2)       /* 1b */
/* OCLA_SW_RST (0x1C004000+0x9104) */
#define OCLA_SW_RST_LSB                     (1U << 0)       /* 1b */
/* OCLA_CONFIG_0 (0x1C004000+0x9108) */
#define OCLA_BLOCK_MEM_LSB                  (1U << 0)       /* 1b */
#define OCLA_SEQUNCE_MODE_LSB               (1U << 1)       /* 1b */
#define OCLA_ARBITER_SEL_LSB                (1U << 2)       /* 1b */
#define OCLA_TRIGGER_MODE_LSB               (1U << 3)       /* 1b */
#define OCLA_SAMPLE_RATE_LSB                (1U << 4)       /* 1b */
#define OCLA_DIVIDE_LSB                     (1U << 5)       /* 2b */
#define OCLA_DATA_TYPE_LSB                  (1U << 7)       /* 1b */
#define OCLA_TIME_SHIFT_LSB                 (1U << 8)       /* 5b */
#define OCLA_ORDER_TYPE_LSB                 (1U << 13)      /* 8b */
#define OCLA_LEVEL_MODE_LSB                 (1U << 21)      /* 1b */
#define OCLA_IRQ_MASK_LSB                   (1U << 22)      /* 1b */
/* OCLA_CAND_MUX_SEL (0x1C004000+0x910C) */
#define OCLA_MON_CAN_MUX_SEL_0_LSB          (1U << 0)       /* 4b */
#define OCLA_MON_CAN_MUX_SEL_1_LSB          (1U << 4)       /* 4b */
#define OCLA_SAMP_CAN_MUX_SEL_0_LSB         (1U << 8)       /* 4b */
#define OCLA_SAMP_CAN_MUX_SEL_1_LSB         (1U << 12)      /* 4b */
/* OCLA_SLEEP_SRAM_CON (0x1C004000+0x9110) */
#define OCLA_SLEEP_SRAM_CKISO_LSB           (1U << 0)       /* 1b */
#define OCLA_SLEEP_SRAM_ISOINT_B_LSB        (1U << 1)       /* 2b */
#define OCLA_SLEEP_SRAM_SLEEP_B_LSB         (1U << 4)       /* 2b */
#define OCLA_SLEEP_SRAM_PDN_LSB             (1U << 8)       /* 2b */
/* OCLA_COMP_VAL (0x1C004000+0x9114) */
#define OCLA_COMP_VAL_LSB                   (1U << 0)       /* 32b */
/* OCLA_VCORE_REQ_SEL (0x1C004000+0x9118) */
#define OCLA_USER0_VCORE_REQ_SEL_LSB        (1U << 0)       /* 6b */
#define OCLA_USER1_VCORE_REQ_SEL_LSB        (1U << 6)       /* 6b */
#define OCLA_USER2_VCORE_REQ_SEL_LSB        (1U << 12)      /* 6b */
#define OCLA_USER3_VCORE_REQ_SEL_LSB        (1U << 18)      /* 6b */
#define OCLA_USER4_VCORE_REQ_SEL_LSB        (1U << 24)      /* 6b */
/* OCLA_VCORE_ACK_SEL (0x1C004000+0x911C) */
#define OCLA_USER0_VCORE_ACK_SEL_LSB        (1U << 0)       /* 6b */
#define OCLA_USER1_VCORE_ACK_SEL_LSB        (1U << 6)       /* 6b */
#define OCLA_USER2_VCORE_ACK_SEL_LSB        (1U << 12)      /* 6b */
#define OCLA_USER3_VCORE_ACK_SEL_LSB        (1U << 18)      /* 6b */
#define OCLA_USER4_VCORE_ACK_SEL_LSB        (1U << 24)      /* 6b */
/* OCLA_PMIC_REQ_SEL (0x1C004000+0x9120) */
#define OCLA_USER0_PMIC_REQ_SEL_LSB         (1U << 0)       /* 6b */
#define OCLA_USER1_PMIC_REQ_SEL_LSB         (1U << 6)       /* 6b */
#define OCLA_USER2_PMIC_REQ_SEL_LSB         (1U << 12)      /* 6b */
#define OCLA_USER3_PMIC_REQ_SEL_LSB         (1U << 18)      /* 6b */
#define OCLA_USER4_PMIC_REQ_SEL_LSB         (1U << 24)      /* 6b */
/* OCLA_PMIC_ACK_SEL (0x1C004000+0x9124) */
#define OCLA_USER0_PMIC_ACK_SEL_LSB         (1U << 0)       /* 6b */
#define OCLA_USER1_PMIC_ACK_SEL_LSB         (1U << 6)       /* 6b */
#define OCLA_USER2_PMIC_ACK_SEL_LSB         (1U << 12)      /* 6b */
#define OCLA_USER3_PMIC_ACK_SEL_LSB         (1U << 18)      /* 6b */
#define OCLA_USER4_PMIC_ACK_SEL_LSB         (1U << 24)      /* 6b */
/* OCLA_26M_REQ_SEL (0x1C004000+0x9128) */
#define OCLA_USER0_26M_REQ_SEL_LSB          (1U << 0)       /* 6b */
#define OCLA_USER1_26M_REQ_SEL_LSB          (1U << 6)       /* 6b */
#define OCLA_USER2_26M_REQ_SEL_LSB          (1U << 12)      /* 6b */
#define OCLA_USER3_26M_REQ_SEL_LSB          (1U << 18)      /* 6b */
#define OCLA_USER4_26M_REQ_SEL_LSB          (1U << 24)      /* 6b */
/* OCLA_26M_ACK_SEL (0x1C004000+0x912C) */
#define OCLA_USER0_26M_ACK_SEL_LSB          (1U << 0)       /* 6b */
#define OCLA_USER1_26M_ACK_SEL_LSB          (1U << 6)       /* 6b */
#define OCLA_USER2_26M_ACK_SEL_LSB          (1U << 12)      /* 6b */
#define OCLA_USER3_26M_ACK_SEL_LSB          (1U << 18)      /* 6b */
#define OCLA_USER4_26M_ACK_SEL_LSB          (1U << 24)      /* 6b */
/* OCLA_INFRA_REQ_SEL (0x1C004000+0x9130) */
#define OCLA_USER0_INFRA_REQ_SEL_LSB        (1U << 0)       /* 6b */
#define OCLA_USER1_INFRA_REQ_SEL_LSB        (1U << 6)       /* 6b */
#define OCLA_USER2_INFRA_REQ_SEL_LSB        (1U << 12)      /* 6b */
#define OCLA_USER3_INFRA_REQ_SEL_LSB        (1U << 18)      /* 6b */
#define OCLA_USER4_INFRA_REQ_SEL_LSB        (1U << 24)      /* 6b */
/* OCLA_INFRA_ACK_SEL (0x1C004000+0x9134) */
#define OCLA_USER0_INFRA_ACK_SEL_LSB        (1U << 0)       /* 6b */
#define OCLA_USER1_INFRA_ACK_SEL_LSB        (1U << 6)       /* 6b */
#define OCLA_USER2_INFRA_ACK_SEL_LSB        (1U << 12)      /* 6b */
#define OCLA_USER3_INFRA_ACK_SEL_LSB        (1U << 18)      /* 6b */
#define OCLA_USER4_INFRA_ACK_SEL_LSB        (1U << 24)      /* 6b */
/* OCLA_BUSPLL_REQ_SEL (0x1C004000+0x9138) */
#define OCLA_USER0_BUSPLL_REQ_SEL_LSB       (1U << 0)       /* 6b */
#define OCLA_USER1_BUSPLL_REQ_SEL_LSB       (1U << 6)       /* 6b */
#define OCLA_USER2_BUSPLL_REQ_SEL_LSB       (1U << 12)      /* 6b */
#define OCLA_USER3_BUSPLL_REQ_SEL_LSB       (1U << 18)      /* 6b */
#define OCLA_USER4_BUSPLL_REQ_SEL_LSB       (1U << 24)      /* 6b */
/* OCLA_BUSPLL_ACK_SEL (0x1C004000+0x913C) */
#define OCLA_USER0_BUSPLL_ACK_SEL_LSB       (1U << 0)       /* 6b */
#define OCLA_USER1_BUSPLL_ACK_SEL_LSB       (1U << 6)       /* 6b */
#define OCLA_USER2_BUSPLL_ACK_SEL_LSB       (1U << 12)      /* 6b */
#define OCLA_USER3_BUSPLL_ACK_SEL_LSB       (1U << 18)      /* 6b */
#define OCLA_USER4_BUSPLL_ACK_SEL_LSB       (1U << 24)      /* 6b */
/* OCLA_EMI_REQ_SEL (0x1C004000+0x9140) */
#define OCLA_USER0_EMI_REQ_SEL_LSB          (1U << 0)       /* 6b */
#define OCLA_USER1_EMI_REQ_SEL_LSB          (1U << 6)       /* 6b */
#define OCLA_USER2_EMI_REQ_SEL_LSB          (1U << 12)      /* 6b */
#define OCLA_USER3_EMI_REQ_SEL_LSB          (1U << 18)      /* 6b */
#define OCLA_USER4_EMI_REQ_SEL_LSB          (1U << 24)      /* 6b */
/* OCLA_EMI_ACK_SEL (0x1C004000+0x9144) */
#define OCLA_USER0_EMI_ACK_SEL_LSB          (1U << 0)       /* 6b */
#define OCLA_USER1_EMI_ACK_SEL_LSB          (1U << 6)       /* 6b */
#define OCLA_USER2_EMI_ACK_SEL_LSB          (1U << 12)      /* 6b */
#define OCLA_USER3_EMI_ACK_SEL_LSB          (1U << 18)      /* 6b */
#define OCLA_USER4_EMI_ACK_SEL_LSB          (1U << 24)      /* 6b */
/* OCLA_APSRC_REQ_SEL (0x1C004000+0x9148) */
#define OCLA_USER0_APSRC_REQ_SEL_LSB        (1U << 0)       /* 6b */
#define OCLA_USER1_APSRC_REQ_SEL_LSB        (1U << 6)       /* 6b */
#define OCLA_USER2_APSRC_REQ_SEL_LSB        (1U << 12)      /* 6b */
#define OCLA_USER3_APSRC_REQ_SEL_LSB        (1U << 18)      /* 6b */
#define OCLA_USER4_APSRC_REQ_SEL_LSB        (1U << 24)      /* 6b */
/* OCLA_APSRC_ACK_SEL (0x1C004000+0x914C) */
#define OCLA_USER0_APSRC_ACK_SEL_LSB        (1U << 0)       /* 6b */
#define OCLA_USER1_APSRC_ACK_SEL_LSB        (1U << 6)       /* 6b */
#define OCLA_USER2_APSRC_ACK_SEL_LSB        (1U << 12)      /* 6b */
#define OCLA_USER3_APSRC_ACK_SEL_LSB        (1U << 18)      /* 6b */
#define OCLA_USER4_APSRC_ACK_SEL_LSB        (1U << 24)      /* 6b */
/* OCLA_CHIFR_DATA_COH_REQ_SEL (0x1C004000+0x9150) */
#define OCLA_USER0_CHIFR_DATA_COH_REQ_SEL_LSB (1U << 0)       /* 6b */
#define OCLA_USER1_CHIFR_DATA_COH_REQ_SEL_LSB (1U << 6)       /* 6b */
#define OCLA_USER2_CHIFR_DATA_COH_REQ_SEL_LSB (1U << 12)      /* 6b */
#define OCLA_USER3_CHIFR_DATA_COH_REQ_SEL_LSB (1U << 18)      /* 6b */
#define OCLA_USER4_CHIFR_DATA_COH_REQ_SEL_LSB (1U << 24)      /* 6b */
/* OCLA_CHIFR_DATA_COH_ACK_SEL (0x1C004000+0x9154) */
#define OCLA_USER0_CHIFR_DATA_COH_ACK_SEL_LSB (1U << 0)       /* 6b */
#define OCLA_USER1_CHIFR_DATA_COH_ACK_SEL_LSB (1U << 6)       /* 6b */
#define OCLA_USER2_CHIFR_DATA_COH_ACK_SEL_LSB (1U << 12)      /* 6b */
#define OCLA_USER3_CHIFR_DATA_COH_ACK_SEL_LSB (1U << 18)      /* 6b */
#define OCLA_USER4_CHIFR_DATA_COH_ACK_SEL_LSB (1U << 24)      /* 6b */
/* OCLA_MTCMOS_PWR_ON_SEL (0x1C004000+0x9158) */
#define OCLA_USER0_MTCMOS_PWR_ON_SEL_LSB    (1U << 0)       /* 6b */
#define OCLA_USER1_MTCMOS_PWR_ON_SEL_LSB    (1U << 6)       /* 6b */
#define OCLA_USER2_MTCMOS_PWR_ON_SEL_LSB    (1U << 12)      /* 6b */
#define OCLA_USER3_MTCMOS_PWR_ON_SEL_LSB    (1U << 18)      /* 6b */
#define OCLA_USER4_MTCMOS_PWR_ON_SEL_LSB    (1U << 24)      /* 6b */
/* OCLA_MTCMOS_PWR_ACK_SEL (0x1C004000+0x915C) */
#define OCLA_USER0_MTCMOS_PWR_ACK_SEL_LSB   (1U << 0)       /* 6b */
#define OCLA_USER1_MTCMOS_PWR_ACK_SEL_LSB   (1U << 6)       /* 6b */
#define OCLA_USER2_MTCMOS_PWR_ACK_SEL_LSB   (1U << 12)      /* 6b */
#define OCLA_USER3_MTCMOS_PWR_ACK_SEL_LSB   (1U << 18)      /* 6b */
#define OCLA_USER4_MTCMOS_PWR_ACK_SEL_LSB   (1U << 24)      /* 6b */
/* OCLA_MON_MODE_0 (0x1C004000+0x9160) */
#define OCLA_MON_MODE_0_LSB                 (1U << 0)       /* 32b */
/* OCLA_MON_MODE_1 (0x1C004000+0x9164) */
#define OCLA_MON_MODE_1_LSB                 (1U << 0)       /* 32b */
/* OCLA_BIT_SEQ_0 (0x1C004000+0x9168) */
#define OCLA_BIT_SEQ_0_LSB                  (1U << 0)       /* 32b */
/* OCLA_BIT_SEQ_1 (0x1C004000+0x916C) */
#define OCLA_BIT_SEQ_1_LSB                  (1U << 0)       /* 32b */
/* OCLA_BIT_EN (0x1C004000+0x9170) */
#define OCLA_BIT_EN_LSB                     (1U << 0)       /* 32b */
/* OCLA_TIMER_LSB (0x1C004000+0x9174) */
#define OCLA_TIMER_LSB_LSB                  (1U << 0)       /* 32b */
/* OCLA_TIMER_MSB (0x1C004000+0x9178) */
#define OCLA_TIMER_MSB_LSB                  (1U << 0)       /* 32b */
/* OCLA_TRIG_ADDR (0x1C004000+0x917C) */
#define OCLA_TRIG_ADDR_LSB                  (1U << 0)       /* 32b */
/* OCLA_STA (0x1C004000+0x9180) */
#define OCLA_BLOCK_MEM_ACK_LSB              (1U << 0)       /* 1b */
#define OCLA_IRQ_PRE_STA_LSB                (1U << 1)       /* 1b */
#define OCLA_IRQ_STA_LSB                    (1U << 2)       /* 1b */
#define OCLA_PP_IRQ_PRE_STA_LSB             (1U << 3)       /* 1b */
#define OCLA_PP_IRQ_STA_LSB                 (1U << 4)       /* 1b */
/* OCLA_LEVEL_MAX_TIME (0x1C004000+0x9184) */
#define OCLA_LEVEL_MAX_TIME_LSB             (1U << 0)       /* 32b */
/* OCLA_RSV_0 (0x1C004000+0x9188) */
#define OCLA_RSV_0_LSB                      (1U << 0)       /* 32b */
/* OCLA_RSV_1 (0x1C004000+0x918C) */
#define OCLA_RSV_1_LSB                      (1U << 0)       /* 32b */
/* OCLA_RSV_2 (0x1C004000+0x9190) */
#define OCLA_RSV_2_LSB                      (1U << 0)       /* 32b */
/* OCLA_RSV_3 (0x1C004000+0x9194) */
#define OCLA_RSV_3_LSB                      (1U << 0)       /* 32b */
/* OCLA_RSV_4 (0x1C004000+0x9198) */
#define OCLA_RSV_4_LSB                      (1U << 0)       /* 32b */
/* OCLA_RSV_5 (0x1C004000+0x919C) */
#define OCLA_RSV_5_LSB                      (1U << 0)       /* 32b */
/* OCLA_CHIFR_TCU_COH_REQ_SEL (0x1C004000+0x91A0) */
#define OCLA_USER0_CHIFR_TCU_COH_REQ_SEL_LSB (1U << 0)       /* 6b */
#define OCLA_USER1_CHIFR_TCU_COH_REQ_SEL_LSB (1U << 6)       /* 6b */
#define OCLA_USER2_CHIFR_TCU_COH_REQ_SEL_LSB (1U << 12)      /* 6b */
#define OCLA_USER3_CHIFR_TCU_COH_REQ_SEL_LSB (1U << 18)      /* 6b */
#define OCLA_USER4_CHIFR_TCU_COH_REQ_SEL_LSB (1U << 24)      /* 6b */
/* OCLA_CHIFR_TCU_COH_ACK_SEL (0x1C004000+0x91A4) */
#define OCLA_USER0_CHIFR_TCU_COH_ACK_SEL_LSB (1U << 0)       /* 6b */
#define OCLA_USER1_CHIFR_TCU_COH_ACK_SEL_LSB (1U << 6)       /* 6b */
#define OCLA_USER2_CHIFR_TCU_COH_ACK_SEL_LSB (1U << 12)      /* 6b */
#define OCLA_USER3_CHIFR_TCU_COH_ACK_SEL_LSB (1U << 18)      /* 6b */
#define OCLA_USER4_CHIFR_TCU_COH_ACK_SEL_LSB (1U << 24)      /* 6b */
/* OCLA_ULPOSC_REQ_SEL (0x1C004000+0x91A8) */
#define OCLA_USER0_ULPOSC_REQ_SEL_LSB       (1U << 0)       /* 6b */
#define OCLA_USER1_ULPOSC_REQ_SEL_LSB       (1U << 6)       /* 6b */
#define OCLA_USER2_ULPOSC_REQ_SEL_LSB       (1U << 12)      /* 6b */
#define OCLA_USER3_ULPOSC_REQ_SEL_LSB       (1U << 18)      /* 6b */
#define OCLA_USER4_ULPOSC_REQ_SEL_LSB       (1U << 24)      /* 6b */
/* OCLA_ULPOSC_ACK_SEL (0x1C004000+0x91AC) */
#define OCLA_USER0_ULPOSC_ACK_SEL_LSB       (1U << 0)       /* 6b */
#define OCLA_USER1_ULPOSC_ACK_SEL_LSB       (1U << 6)       /* 6b */
#define OCLA_USER2_ULPOSC_ACK_SEL_LSB       (1U << 12)      /* 6b */
#define OCLA_USER3_ULPOSC_ACK_SEL_LSB       (1U << 18)      /* 6b */
#define OCLA_USER4_ULPOSC_ACK_SEL_LSB       (1U << 24)      /* 6b */
/* OCLA_FIFO_DEBUG_ADDR (0x1C004000+0x91B0) */
#define OCLA_FIFO_DEBUG_ADDR_LSB            (1U << 0)       /* 32b */
/* OCLA_FIFO_DEBUG_DATA_0 (0x1C004000+0x91B4) */
#define OCLA_FIFO_DEBUG_DATA_0_LSB          (1U << 0)       /* 32b */
/* OCLA_FIFO_DEBUG_DATA_1 (0x1C004000+0x91B8) */
#define OCLA_FIFO_DEBUG_DATA_1_LSB          (1U << 0)       /* 32b */
/* OCLA_FIFO_DEBUG_DATA_2 (0x1C004000+0x91BC) */
#define OCLA_FIFO_DEBUG_DATA_2_LSB          (1U << 0)       /* 32b */
/* OCLA_26M_MONITOR (0x1C004000+0x91C0) */
#define OCLA_26M_MON_SW_EN_LSB              (1U << 0)       /* 1b */
#define OCLA_26M_MON_DIVIDER_LSB            (1U << 1)       /* 2b */
#define OCLA_26M_MON_MAX_COUNT_LSB          (1U << 3)       /* 5b */
/* BUS_PROTECT_CG_MSB_CON_SET (0x1C004000+0x9200) */
#define BUS_PROTECT_CG_MSB_CON_SET_LSB      (1U << 0)       /* 32b */
/* BUS_PROTECT_CG_MSB_CON_CLR (0x1C004000+0x9204) */
#define BUS_PROTECT_CG_MSB_CON_CLR_LSB      (1U << 0)       /* 32b */
/* BUS_PROTECT_RDY (0x1C004000+0x9208) */
#define BUS_PROTECT_RDY_LSB                 (1U << 0)       /* 32b */
/* BUS_PROTECT_RDY_MSB (0x1C004000+0x920C) */
#define BUS_PROTECT_RDY_MSB_LSB             (1U << 0)       /* 32b */
/* SPM_RSV_ULPOSC_REQ (0x1C004000+0x9210) */
#define SPM_RSV_ULPOSC_REQ_LSB              (1U << 0)       /* 12b */
/* SPM_SW_RSV_VCORE_REQ_CON (0x1C004000+0x9214) */
#define SPM_SW_RSV_VCORE_REQ_CON_LSB        (1U << 0)       /* 32b */
/* SPM_SW_RSV_VCORE_REQ_CON_SET (0x1C004000+0x9218) */
#define SPM_SW_RSV_VCORE_REQ_CON_SET_LSB    (1U << 0)       /* 32b */
/* SPM_SW_RSV_VCORE_REQ_CON_CLR (0x1C004000+0x921C) */
#define SPM_SW_RSV_VCORE_REQ_CON_CLR_LSB    (1U << 0)       /* 32b */
/* SPM_LTECLKSQ_BG_OFF (0x1C004000+0x9220) */
#define SPM_LTECLKSQ_BG_OFF_LSB             (1U << 0)       /* 1b */
/* SUBSYSPM_GRST_CON (0x1C004000+0x9224) */
#define SUBSYSPM_GRST_VALUE_LOW_LSB         (1U << 0)       /* 16b */
#define SUBSYSPM_GRST_VALUE_HIGH_LSB        (1U << 16)      /* 16b */
/* SUBSYSPM_XRST_CON (0x1C004000+0x9228) */
#define SUBSYSPM_XRST_VALUE_LOW_LSB         (1U << 0)       /* 16b */
#define SUBSYSPM_XRST_VALUE_HIGH_LSB        (1U << 16)      /* 16b */
/* PBUS_VCORE_PKT_CTRL (0x1C004000+0x9300) */
#define PBUS_VCORE_PKT_LATCH_LSB            (1U << 0)       /* 1b */
#define PBUS_VCORE_PKT_ACK_LSB              (1U << 1)       /* 1b */
#define PBUS_VCORE_PKT_HIGH_OR_LOW_PKT_LSB  (1U << 2)       /* 1b */
/* PBUS_VLP_PKT_CTRL (0x1C004000+0x9304) */
#define PBUS_VLP_PKT_LATCH_LSB              (1U << 0)       /* 1b */
#define PBUS_VLP_PKT_ACK_LSB                (1U << 1)       /* 1b */
#define PBUS_VLP_PKT_HIGH_OR_LOW_PKT_LSB    (1U << 2)       /* 1b */
/* PBUS_VLP_PKT_DATA_0 (0x1C004000+0x9310) */
#define PBUS_VLP_PKT_DATA_0_LSB             (1U << 0)       /* 32b */
/* PBUS_VLP_PKT_DATA_1 (0x1C004000+0x9314) */
#define PBUS_VLP_PKT_DATA_1_LSB             (1U << 0)       /* 32b */
/* PBUS_VLP_PKT_DATA_2 (0x1C004000+0x9318) */
#define PBUS_VLP_PKT_DATA_2_LSB             (1U << 0)       /* 32b */
/* PBUS_VLP_PKT_DATA_3 (0x1C004000+0x931C) */
#define PBUS_VLP_PKT_DATA_3_LSB             (1U << 0)       /* 32b */
/* PBUS_VCORE_PKT_DATA_0 (0x1C004000+0x9320) */
#define PBUS_VCORE_PKT_DATA_0_LSB           (1U << 0)       /* 32b */
/* PBUS_VCORE_PKT_DATA_1 (0x1C004000+0x9324) */
#define PBUS_VCORE_PKT_DATA_1_LSB           (1U << 0)       /* 32b */
/* PBUS_VCORE_PKT_DATA_2 (0x1C004000+0x9328) */
#define PBUS_VCORE_PKT_DATA_2_LSB           (1U << 0)       /* 32b */
/* PBUS_VCORE_PKT_DATA_3 (0x1C004000+0x932C) */
#define PBUS_VCORE_PKT_DATA_3_LSB           (1U << 0)       /* 32b */
/* PBUS_VCORE_CTRL (0x1C004000+0x9330) */
#define PBUS_VCORE_CK_IDLE_LSB              (1U << 0)       /* 1b */
#define PBUS_VCORE_PROT_RDY_LSB             (1U << 1)       /* 1b */
#define PBUS_VCORE_BOOT_UP_LSB              (1U << 2)       /* 1b */
#define PBUS_VCORE_DEBUG_MODE_LSB           (1U << 3)       /* 1b */
#define PBUS_VCORE_PROT_EN_LSB              (1U << 4)       /* 1b */
#define PBUS_VCORE_PM_CTRL_EN_LSB           (1U << 5)       /* 1b */
#define PBUS_VCORE_DUMMY_CTRL_LSB           (1U << 6)       /* 26b */
/* PBUS_VLP_CTRL (0x1C004000+0x9334) */
#define PBUS_VLP_CK_IDLE_LSB                (1U << 0)       /* 1b */
#define PBUS_VLP_PROT_RDY_LSB               (1U << 1)       /* 1b */
#define PBUS_VLP_BOOT_UP_LSB                (1U << 2)       /* 1b */
#define PBUS_VLP_DEBUG_MODE_LSB             (1U << 3)       /* 1b */
#define PBUS_VLP_PROT_EN_LSB                (1U << 4)       /* 1b */
#define PBUS_VLP_OM_CTRL_EN_LSB             (1U << 5)       /* 1b */
#define PBUS_VLP_DUMMY_CTRL_LSB             (1U << 6)       /* 26b */
/* PBUS_VCORE_RX_PKT_CTRL (0x1C004000+0x9340) */
#define PBUS_VCORE_RX_PKT_LATCH_LSB         (1U << 0)       /* 1b */
#define PBUS_VCORE_RX_PKT_ACK_LSB           (1U << 1)       /* 1b */
#define PBUS_VCORE_RX_PKT_HIGH_OR_LOW_PKT_LSB (1U << 2)       /* 1b */
/* PBUS_VLP_RX_PKT_CTRL (0x1C004000+0x9344) */
#define PBUS_VLP_RX_PKT_LATCH_LSB           (1U << 0)       /* 1b */
#define PBUS_VLP_RX_PKT_ACK_LSB             (1U << 1)       /* 1b */
#define PBUS_VLP_RX_PKT_HIGH_OR_LOW_PKT_LSB (1U << 2)       /* 1b */
/* PBUS_VLP_RX_PKT_DATA_0 (0x1C004000+0x9350) */
#define PBUS_VLP_RX_PKT_DATA_0_LSB          (1U << 0)       /* 32b */
/* PBUS_VLP_RX_PKT_DATA_1 (0x1C004000+0x9354) */
#define PBUS_VLP_RX_PKT_DATA_1_LSB          (1U << 0)       /* 32b */
/* PBUS_VLP_RX_PKT_DATA_2 (0x1C004000+0x9358) */
#define PBUS_VLP_RX_PKT_DATA_2_LSB          (1U << 0)       /* 32b */
/* PBUS_VLP_RX_PKT_DATA_3 (0x1C004000+0x935C) */
#define PBUS_VLP_RX_PKT_DATA_3_LSB          (1U << 0)       /* 32b */
/* PBUS_VCORE_RX_PKT_DATA_0 (0x1C004000+0x9360) */
#define PBUS_VCORE_RX_PKT_DATA_0_LSB        (1U << 0)       /* 32b */
/* PBUS_VCORE_RX_PKT_DATA_1 (0x1C004000+0x9364) */
#define PBUS_VCORE_RX_PKT_DATA_1_LSB        (1U << 0)       /* 32b */
/* PBUS_VCORE_RX_PKT_DATA_2 (0x1C004000+0x9368) */
#define PBUS_VCORE_RX_PKT_DATA_2_LSB        (1U << 0)       /* 32b */
/* PBUS_VCORE_RX_PKT_DATA_3 (0x1C004000+0x936C) */
#define PBUS_VCORE_RX_PKT_DATA_3_LSB        (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_0 (0x1C004000+0x9500) */
#define PCM_WDT_LATCH_0_LSB                 (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_1 (0x1C004000+0x9504) */
#define PCM_WDT_LATCH_1_LSB                 (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_2 (0x1C004000+0x9508) */
#define PCM_WDT_LATCH_2_LSB                 (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_3 (0x1C004000+0x950c) */
#define PCM_WDT_LATCH_3_LSB                 (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_4 (0x1C004000+0x9510) */
#define PCM_WDT_LATCH_4_LSB                 (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_5 (0x1C004000+0x9514) */
#define PCM_WDT_LATCH_5_LSB                 (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_6 (0x1C004000+0x9518) */
#define PCM_WDT_LATCH_6_LSB                 (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_7 (0x1C004000+0x951c) */
#define PCM_WDT_LATCH_7_LSB                 (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_8 (0x1C004000+0x9520) */
#define PCM_WDT_LATCH_8_LSB                 (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_9 (0x1C004000+0x9524) */
#define PCM_WDT_LATCH_9_LSB                 (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_10 (0x1C004000+0x9528) */
#define PCM_WDT_LATCH_10_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_11 (0x1C004000+0x952c) */
#define PCM_WDT_LATCH_11_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_12 (0x1C004000+0x9530) */
#define PCM_WDT_LATCH_12_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_13 (0x1C004000+0x9534) */
#define PCM_WDT_LATCH_13_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_14 (0x1C004000+0x9538) */
#define PCM_WDT_LATCH_14_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_15 (0x1C004000+0x953c) */
#define PCM_WDT_LATCH_15_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_16 (0x1C004000+0x9540) */
#define PCM_WDT_LATCH_16_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_17 (0x1C004000+0x9544) */
#define PCM_WDT_LATCH_17_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_18 (0x1C004000+0x9548) */
#define PCM_WDT_LATCH_18_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_19 (0x1C004000+0x954c) */
#define PCM_WDT_LATCH_19_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_20 (0x1C004000+0x9550) */
#define PCM_WDT_LATCH_20_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_21 (0x1C004000+0x9554) */
#define PCM_WDT_LATCH_21_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_22 (0x1C004000+0x9558) */
#define PCM_WDT_LATCH_22_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_23 (0x1C004000+0x955c) */
#define PCM_WDT_LATCH_23_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_24 (0x1C004000+0x9560) */
#define PCM_WDT_LATCH_24_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_25 (0x1C004000+0x9564) */
#define PCM_WDT_LATCH_25_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_26 (0x1C004000+0x9568) */
#define PCM_WDT_LATCH_26_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_27 (0x1C004000+0x956c) */
#define PCM_WDT_LATCH_27_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_28 (0x1C004000+0x9570) */
#define PCM_WDT_LATCH_28_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_29 (0x1C004000+0x9574) */
#define PCM_WDT_LATCH_29_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_30 (0x1C004000+0x9578) */
#define PCM_WDT_LATCH_30_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_31 (0x1C004000+0x957c) */
#define PCM_WDT_LATCH_31_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_32 (0x1C004000+0x9580) */
#define PCM_WDT_LATCH_32_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_33 (0x1C004000+0x9584) */
#define PCM_WDT_LATCH_33_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_34 (0x1C004000+0x9588) */
#define PCM_WDT_LATCH_34_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_35 (0x1C004000+0x958c) */
#define PCM_WDT_LATCH_35_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_36 (0x1C004000+0x9590) */
#define PCM_WDT_LATCH_36_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_37 (0x1C004000+0x9594) */
#define PCM_WDT_LATCH_37_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_38 (0x1C004000+0x9598) */
#define PCM_WDT_LATCH_38_LSB                (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_0 (0x1C004000+0x959c) */
#define PCM_WDT_LATCH_SPARE_0_LSB           (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_1 (0x1C004000+0x95a0) */
#define PCM_WDT_LATCH_SPARE_1_LSB           (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_2 (0x1C004000+0x95a4) */
#define PCM_WDT_LATCH_SPARE_2_LSB           (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_3 (0x1C004000+0x95a8) */
#define PCM_WDT_LATCH_SPARE_3_LSB           (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_4 (0x1C004000+0x95ac) */
#define PCM_WDT_LATCH_SPARE_4_LSB           (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_5 (0x1C004000+0x95b0) */
#define PCM_WDT_LATCH_SPARE_5_LSB           (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_6 (0x1C004000+0x95b4) */
#define PCM_WDT_LATCH_SPARE_6_LSB           (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_7 (0x1C004000+0x95b8) */
#define PCM_WDT_LATCH_SPARE_7_LSB           (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_8 (0x1C004000+0x95bc) */
#define PCM_WDT_LATCH_SPARE_8_LSB           (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_9 (0x1C004000+0x95c0) */
#define PCM_WDT_LATCH_SPARE_9_LSB           (1U << 0)       /* 32b */
/* DRAMC_GATING_ERR_LATCH_0 (0x1C004000+0x95c4) */
#define DRAMC_GATING_ERR_LATCH_0_LSB        (1U << 0)       /* 32b */
/* DRAMC_GATING_ERR_LATCH_1 (0x1C004000+0x95c8) */
#define DRAMC_GATING_ERR_LATCH_1_LSB        (1U << 0)       /* 32b */
/* DRAMC_GATING_ERR_LATCH_2 (0x1C004000+0x95cc) */
#define DRAMC_GATING_ERR_LATCH_2_LSB        (1U << 0)       /* 32b */
/* DRAMC_GATING_ERR_LATCH_3 (0x1C004000+0x95d0) */
#define DRAMC_GATING_ERR_LATCH_3_LSB        (1U << 0)       /* 32b */
/* DRAMC_GATING_ERR_LATCH_4 (0x1C004000+0x95d4) */
#define DRAMC_GATING_ERR_LATCH_4_LSB        (1U << 0)       /* 32b */
/* DRAMC_GATING_ERR_LATCH_5 (0x1C004000+0x95d8) */
#define DRAMC_GATING_ERR_LATCH_5_LSB        (1U << 0)       /* 32b */
/* DRAMC_GATING_ERR_LATCH_SPARE_0 (0x1C004000+0x95dc) */
#define DRAMC_GATING_ERR_LATCH_SPARE_0_LSB  (1U << 0)       /* 32b */
/* SPM_DEBUG_CON (0x1C004000+0x95e0) */
#define SPM_DEBUG_OUT_ENABLE_LSB            (1U << 0)       /* 1b */
/* SPM_ACK_CHK_CON_0 (0x1C004000+0x95e4) */
#define SPM_ACK_CHK_SW_EN_0_LSB             (1U << 0)       /* 1b */
#define SPM_ACK_CHK_CLR_ALL_0_LSB           (1U << 1)       /* 1b */
#define SPM_ACK_CHK_CLR_TIMER_0_LSB         (1U << 2)       /* 1b */
#define SPM_ACK_CHK_CLR_IRQ_0_LSB           (1U << 3)       /* 1b */
#define SPM_ACK_CHK_STA_EN_0_LSB            (1U << 4)       /* 1b */
#define SPM_ACK_CHK_WAKEUP_EN_0_LSB         (1U << 5)       /* 1b */
#define SPM_ACK_CHK_WDT_EN_0_LSB            (1U << 6)       /* 1b */
#define SPM_ACK_CHK_SWINT_EN_0_LSB          (1U << 7)       /* 1b */
#define SPM_ACK_CHK_HW_EN_0_LSB             (1U << 8)       /* 1b */
#define SPM_ACK_CHK_HW_MODE_0_LSB           (1U << 9)       /* 3b */
#define SPM_ACK_CHK_OCLA_FREEZE_EN_0_LSB    (1U << 12)      /* 1b */
#define SPM_ACK_CHK_FAIL_0_LSB              (1U << 15)      /* 1b */
/* SPM_ACK_CHK_SEL_0 (0x1C004000+0x95e8) */
#define SPM_ACK_CHK_HW_TRIG_SIGNAL_SEL_0_LSB (1U << 0)       /* 5b */
#define SPM_ACK_CHK_HW_TRIG_GROUP_SEL_0_LSB (1U << 5)       /* 3b */
#define SPM_ACK_CHK_HW_TARG_SIGNAL_SEL_0_LSB (1U << 16)      /* 5b */
#define SPM_ACK_CHK_HW_TARG_GROUP_SEL_0_LSB (1U << 21)      /* 3b */
/* SPM_ACK_CHK_TIMER_0 (0x1C004000+0x95ec) */
#define SPM_ACK_CHK_TIMER_VAL_0_LSB         (1U << 0)       /* 17b */
#define SPM_ACK_CHK_TIMER_VAL_UPDATE_0_LSB  (1U << 31)      /* 1b */
/* SPM_ACK_CHK_TIMEOUT_LATCH_0 (0x1C004000+0x95f0) */
#define SPM_ACK_CHK_STA_0_LSB               (1U << 0)       /* 32b */
/* SPM_ACK_CHK_CON_1 (0x1C004000+0x95f4) */
#define SPM_ACK_CHK_SW_EN_1_LSB             (1U << 0)       /* 1b */
#define SPM_ACK_CHK_CLR_ALL_1_LSB           (1U << 1)       /* 1b */
#define SPM_ACK_CHK_CLR_TIMER_1_LSB         (1U << 2)       /* 1b */
#define SPM_ACK_CHK_CLR_IRQ_1_LSB           (1U << 3)       /* 1b */
#define SPM_ACK_CHK_STA_EN_1_LSB            (1U << 4)       /* 1b */
#define SPM_ACK_CHK_WAKEUP_EN_1_LSB         (1U << 5)       /* 1b */
#define SPM_ACK_CHK_WDT_EN_1_LSB            (1U << 6)       /* 1b */
#define SPM_ACK_CHK_SWINT_EN_1_LSB          (1U << 7)       /* 1b */
#define SPM_ACK_CHK_HW_EN_1_LSB             (1U << 8)       /* 1b */
#define SPM_ACK_CHK_HW_MODE_1_LSB           (1U << 9)       /* 3b */
#define SPM_ACK_CHK_OCLA_FREEZE_EN_1_LSB    (1U << 12)      /* 1b */
#define SPM_ACK_CHK_FAIL_1_LSB              (1U << 15)      /* 1b */
/* SPM_ACK_CHK_SEL_1 (0x1C004000+0x95f8) */
#define SPM_ACK_CHK_HW_TRIG_SIGNAL_SEL_1_LSB (1U << 0)       /* 5b */
#define SPM_ACK_CHK_HW_TRIG_GROUP_SEL_1_LSB (1U << 5)       /* 3b */
#define SPM_ACK_CHK_HW_TARG_SIGNAL_SEL_1_LSB (1U << 16)      /* 5b */
#define SPM_ACK_CHK_HW_TARG_GROUP_SEL_1_LSB (1U << 21)      /* 3b */
/* SPM_ACK_CHK_TIMER_1 (0x1C004000+0x95fc) */
#define SPM_ACK_CHK_TIMER_VAL_1_LSB         (1U << 0)       /* 17b */
#define SPM_ACK_CHK_TIMER_VAL_UPDATE_1_LSB  (1U << 31)      /* 1b */
/* SPM_ACK_CHK_TIMEOUT_LATCH_1 (0x1C004000+0x9600) */
#define SPM_ACK_CHK_STA_1_LSB               (1U << 0)       /* 32b */
/* SPM_ACK_CHK_CON_2 (0x1C004000+0x9604) */
#define SPM_ACK_CHK_SW_EN_2_LSB             (1U << 0)       /* 1b */
#define SPM_ACK_CHK_CLR_ALL_2_LSB           (1U << 1)       /* 1b */
#define SPM_ACK_CHK_CLR_TIMER_2_LSB         (1U << 2)       /* 1b */
#define SPM_ACK_CHK_CLR_IRQ_2_LSB           (1U << 3)       /* 1b */
#define SPM_ACK_CHK_STA_EN_2_LSB            (1U << 4)       /* 1b */
#define SPM_ACK_CHK_WAKEUP_EN_2_LSB         (1U << 5)       /* 1b */
#define SPM_ACK_CHK_WDT_EN_2_LSB            (1U << 6)       /* 1b */
#define SPM_ACK_CHK_SWINT_EN_2_LSB          (1U << 7)       /* 1b */
#define SPM_ACK_CHK_HW_EN_2_LSB             (1U << 8)       /* 1b */
#define SPM_ACK_CHK_HW_MODE_2_LSB           (1U << 9)       /* 3b */
#define SPM_ACK_CHK_OCLA_FREEZE_EN_2_LSB    (1U << 12)      /* 1b */
#define SPM_ACK_CHK_FAIL_2_LSB              (1U << 15)      /* 1b */
/* SPM_ACK_CHK_SEL_2 (0x1C004000+0x9608) */
#define SPM_ACK_CHK_HW_TRIG_SIGNAL_SEL_2_LSB (1U << 0)       /* 5b */
#define SPM_ACK_CHK_HW_TRIG_GROUP_SEL_2_LSB (1U << 5)       /* 3b */
#define SPM_ACK_CHK_HW_TARG_SIGNAL_SEL_2_LSB (1U << 16)      /* 5b */
#define SPM_ACK_CHK_HW_TARG_GROUP_SEL_2_LSB (1U << 21)      /* 3b */
/* SPM_ACK_CHK_TIMER_2 (0x1C004000+0x960C) */
#define SPM_ACK_CHK_TIMER_VAL_2_LSB         (1U << 0)       /* 17b */
#define SPM_ACK_CHK_TIMER_VAL_UPDATE_2_LSB  (1U << 31)      /* 1b */
/* SPM_ACK_CHK_TIMEOUT_LATCH_2 (0x1C004000+0x9610) */
#define SPM_ACK_CHK_STA_2_LSB               (1U << 0)       /* 32b */
/* SPM_ACK_CHK_CON_3 (0x1C004000+0x9614) */
#define SPM_ACK_CHK_SW_EN_3_LSB             (1U << 0)       /* 1b */
#define SPM_ACK_CHK_CLR_ALL_3_LSB           (1U << 1)       /* 1b */
#define SPM_ACK_CHK_CLR_TIMER_3_LSB         (1U << 2)       /* 1b */
#define SPM_ACK_CHK_CLR_IRQ_3_LSB           (1U << 3)       /* 1b */
#define SPM_ACK_CHK_STA_EN_3_LSB            (1U << 4)       /* 1b */
#define SPM_ACK_CHK_WAKEUP_EN_3_LSB         (1U << 5)       /* 1b */
#define SPM_ACK_CHK_WDT_EN_3_LSB            (1U << 6)       /* 1b */
#define SPM_ACK_CHK_SWINT_EN_3_LSB          (1U << 7)       /* 1b */
#define SPM_ACK_CHK_HW_EN_3_LSB             (1U << 8)       /* 1b */
#define SPM_ACK_CHK_HW_MODE_3_LSB           (1U << 9)       /* 3b */
#define SPM_ACK_CHK_OCLA_FREEZE_EN_3_LSB    (1U << 12)      /* 1b */
#define SPM_ACK_CHK_FAIL_3_LSB              (1U << 15)      /* 1b */
/* SPM_ACK_CHK_SEL_3 (0x1C004000+0x9618) */
#define SPM_ACK_CHK_HW_TRIG_SIGNAL_SEL_3_LSB (1U << 0)       /* 5b */
#define SPM_ACK_CHK_HW_TRIG_GROUP_SEL_3_LSB (1U << 5)       /* 3b */
#define SPM_ACK_CHK_HW_TARG_SIGNAL_SEL_3_LSB (1U << 16)      /* 5b */
#define SPM_ACK_CHK_HW_TARG_GROUP_SEL_3_LSB (1U << 21)      /* 3b */
/* SPM_ACK_CHK_TIMER_3 (0x1C004000+0x961C) */
#define SPM_ACK_CHK_TIMER_VAL_3_LSB         (1U << 0)       /* 17b */
#define SPM_ACK_CHK_TIMER_VAL_UPDATE_3_LSB  (1U << 31)      /* 1b */
/* SPM_ACK_CHK_TIMEOUT_LATCH_3 (0x1C004000+0x9620) */
#define SPM_ACK_CHK_STA_3_LSB               (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_59 (0x1C004000+0x9624) */
#define PCM_WDT_LATCH_59_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_59 (0x1C004000+0x9628) */
#define PCM_APWDT_LATCH_59_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_0 (0x1C004000+0x9630) */
#define PCM_APWDT_LATCH_0_LSB               (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_1 (0x1C004000+0x9634) */
#define PCM_APWDT_LATCH_1_LSB               (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_2 (0x1C004000+0x9638) */
#define PCM_APWDT_LATCH_2_LSB               (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_3 (0x1C004000+0x963c) */
#define PCM_APWDT_LATCH_3_LSB               (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_4 (0x1C004000+0x9640) */
#define PCM_APWDT_LATCH_4_LSB               (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_5 (0x1C004000+0x9644) */
#define PCM_APWDT_LATCH_5_LSB               (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_6 (0x1C004000+0x9648) */
#define PCM_APWDT_LATCH_6_LSB               (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_7 (0x1C004000+0x964c) */
#define PCM_APWDT_LATCH_7_LSB               (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_8 (0x1C004000+0x9650) */
#define PCM_APWDT_LATCH_8_LSB               (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_9 (0x1C004000+0x9654) */
#define PCM_APWDT_LATCH_9_LSB               (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_10 (0x1C004000+0x9658) */
#define PCM_APWDT_LATCH_10_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_11 (0x1C004000+0x965c) */
#define PCM_APWDT_LATCH_11_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_12 (0x1C004000+0x9660) */
#define PCM_APWDT_LATCH_12_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_13 (0x1C004000+0x9664) */
#define PCM_APWDT_LATCH_13_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_14 (0x1C004000+0x9668) */
#define PCM_APWDT_LATCH_14_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_15 (0x1C004000+0x966c) */
#define PCM_APWDT_LATCH_15_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_16 (0x1C004000+0x9670) */
#define PCM_APWDT_LATCH_16_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_17 (0x1C004000+0x9674) */
#define PCM_APWDT_LATCH_17_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_18 (0x1C004000+0x9678) */
#define PCM_APWDT_LATCH_18_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_19 (0x1C004000+0x967c) */
#define PCM_APWDT_LATCH_19_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_20 (0x1C004000+0x9680) */
#define PCM_APWDT_LATCH_20_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_21 (0x1C004000+0x9684) */
#define PCM_APWDT_LATCH_21_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_22 (0x1C004000+0x9688) */
#define PCM_APWDT_LATCH_22_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_23 (0x1C004000+0x968c) */
#define PCM_APWDT_LATCH_23_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_24 (0x1C004000+0x9690) */
#define PCM_APWDT_LATCH_24_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_25 (0x1C004000+0x9694) */
#define PCM_APWDT_LATCH_25_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_26 (0x1C004000+0x9698) */
#define PCM_APWDT_LATCH_26_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_27 (0x1C004000+0x96a4) */
#define PCM_APWDT_LATCH_27_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_28 (0x1C004000+0x96a8) */
#define PCM_APWDT_LATCH_28_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_29 (0x1C004000+0x96ac) */
#define PCM_APWDT_LATCH_29_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_30 (0x1C004000+0x96b0) */
#define PCM_APWDT_LATCH_30_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_31 (0x1C004000+0x96b4) */
#define PCM_APWDT_LATCH_31_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_32 (0x1C004000+0x96b8) */
#define PCM_APWDT_LATCH_32_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_33 (0x1C004000+0x96bc) */
#define PCM_APWDT_LATCH_33_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_34 (0x1C004000+0x96c0) */
#define PCM_APWDT_LATCH_34_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_35 (0x1C004000+0x96c4) */
#define PCM_APWDT_LATCH_35_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_36 (0x1C004000+0x96c8) */
#define PCM_APWDT_LATCH_36_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_37 (0x1C004000+0x96cc) */
#define PCM_APWDT_LATCH_37_LSB              (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_38 (0x1C004000+0x96d0) */
#define PCM_APWDT_LATCH_38_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_39 (0x1C004000+0x96D4) */
#define PCM_WDT_LATCH_39_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_39 (0x1C004000+0x96D8) */
#define PCM_APWDT_LATCH_39_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_40 (0x1C004000+0x96DC) */
#define PCM_WDT_LATCH_40_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_40 (0x1C004000+0x96E0) */
#define PCM_APWDT_LATCH_40_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_41 (0x1C004000+0x96E4) */
#define PCM_WDT_LATCH_41_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_41 (0x1C004000+0x96E8) */
#define PCM_APWDT_LATCH_41_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_42 (0x1C004000+0x96EC) */
#define PCM_WDT_LATCH_42_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_42 (0x1C004000+0x96F0) */
#define PCM_APWDT_LATCH_42_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_43 (0x1C004000+0x96F4) */
#define PCM_WDT_LATCH_43_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_43 (0x1C004000+0x96F8) */
#define PCM_APWDT_LATCH_43_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_44 (0x1C004000+0x96FC) */
#define PCM_WDT_LATCH_44_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_44 (0x1C004000+0x9700) */
#define PCM_APWDT_LATCH_44_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_45 (0x1C004000+0x9704) */
#define PCM_WDT_LATCH_45_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_45 (0x1C004000+0x9708) */
#define PCM_APWDT_LATCH_45_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_46 (0x1C004000+0x970C) */
#define PCM_WDT_LATCH_46_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_46 (0x1C004000+0x9710) */
#define PCM_APWDT_LATCH_46_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_47 (0x1C004000+0x9714) */
#define PCM_WDT_LATCH_47_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_47 (0x1C004000+0x9718) */
#define PCM_APWDT_LATCH_47_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_48 (0x1C004000+0x971C) */
#define PCM_WDT_LATCH_48_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_48 (0x1C004000+0x9720) */
#define PCM_APWDT_LATCH_48_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_49 (0x1C004000+0x9724) */
#define PCM_WDT_LATCH_49_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_49 (0x1C004000+0x9728) */
#define PCM_APWDT_LATCH_49_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_50 (0x1C004000+0x972C) */
#define PCM_WDT_LATCH_50_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_50 (0x1C004000+0x9730) */
#define PCM_APWDT_LATCH_50_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_51 (0x1C004000+0x9734) */
#define PCM_WDT_LATCH_51_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_51 (0x1C004000+0x9738) */
#define PCM_APWDT_LATCH_51_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_52 (0x1C004000+0x973C) */
#define PCM_WDT_LATCH_52_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_52 (0x1C004000+0x9740) */
#define PCM_APWDT_LATCH_52_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_53 (0x1C004000+0x9744) */
#define PCM_WDT_LATCH_53_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_53 (0x1C004000+0x9748) */
#define PCM_APWDT_LATCH_53_LSB              (1U << 0)       /* 32b */
/* SPM_ACK_CHK_STA_0 (0x1C004000+0x974C) */
#define SPM_ACK_CHK_TIMER_0_LSB             (1U << 0)       /* 17b */
/* SPM_ACK_CHK_STA_1 (0x1C004000+0x9750) */
#define SPM_ACK_CHK_TIMER_1_LSB             (1U << 0)       /* 17b */
/* SPM_ACK_CHK_STA_2 (0x1C004000+0x9754) */
#define SPM_ACK_CHK_TIMER_2_LSB             (1U << 0)       /* 17b */
/* SPM_ACK_CHK_STA_3 (0x1C004000+0x9758) */
#define SPM_ACK_CHK_TIMER_3_LSB             (1U << 0)       /* 17b */
/* SPM_MD_ASSERT_TIME_0 (0x1C004000+0x975C) */
#define SPM_MD_ASSERT_TIME_0_LSB            (1U << 0)       /* 17b */
/* SPM_MD_ASSERT_TIME_1 (0x1C004000+0x9760) */
#define SPM_MD_ASSERT_TIME_1_LSB            (1U << 0)       /* 17b */
/* SPM_MD_ASSERT_TIME_2 (0x1C004000+0x9764) */
#define SPM_MD_ASSERT_TIME_2_LSB            (1U << 0)       /* 17b */
/* SPM_MD_ASSERT_TIME_3 (0x1C004000+0x9768) */
#define SPM_MD_ASSERT_TIME_3_LSB            (1U << 0)       /* 17b */
/* SPM_MD_ASSERT_TIME_4 (0x1C004000+0x976C) */
#define SPM_MD_ASSERT_TIME_4_LSB            (1U << 0)       /* 17b */
/* SPM_MD_ASSERT_TIME_5 (0x1C004000+0x9770) */
#define SPM_MD_ASSERT_TIME_5_LSB            (1U << 0)       /* 17b */
/* SPM_MD_ASSERT_TIME_6 (0x1C004000+0x9774) */
#define SPM_MD_ASSERT_TIME_6_LSB            (1U << 0)       /* 17b */
/* SPM_MD_ASSERT_TIME_7 (0x1C004000+0x9778) */
#define SPM_MD_ASSERT_TIME_7_LSB            (1U << 0)       /* 17b */
/* SPM_ACK_CHK_CON_4 (0x1C004000+0x977C) */
#define SPM_ACK_CHK_SW_EN_4_LSB             (1U << 0)       /* 1b */
#define SPM_ACK_CHK_CLR_ALL_4_LSB           (1U << 1)       /* 1b */
#define SPM_ACK_CHK_CLR_TIMER_4_LSB         (1U << 2)       /* 1b */
#define SPM_ACK_CHK_CLR_IRQ_4_LSB           (1U << 3)       /* 1b */
#define SPM_ACK_CHK_STA_EN_4_LSB            (1U << 4)       /* 1b */
#define SPM_ACK_CHK_WAKEUP_EN_4_LSB         (1U << 5)       /* 1b */
#define SPM_ACK_CHK_WDT_EN_4_LSB            (1U << 6)       /* 1b */
#define SPM_ACK_CHK_SWINT_EN_4_LSB          (1U << 7)       /* 1b */
#define SPM_ACK_CHK_HW_EN_4_LSB             (1U << 8)       /* 1b */
#define SPM_ACK_CHK_HW_MODE_4_LSB           (1U << 9)       /* 3b */
#define SPM_ACK_CHK_OCLA_FREEZE_EN_4_LSB    (1U << 12)      /* 1b */
#define SPM_ACK_CHK_FAIL_4_LSB              (1U << 15)      /* 1b */
/* SPM_ACK_CHK_SEL_4 (0x1C004000+0x9780) */
#define SPM_ACK_CHK_HW_TRIG_SIGNAL_SEL_4_LSB (1U << 0)       /* 5b */
#define SPM_ACK_CHK_HW_TRIG_GROUP_SEL_4_LSB (1U << 5)       /* 3b */
#define SPM_ACK_CHK_HW_TARG_SIGNAL_SEL_4_LSB (1U << 16)      /* 5b */
#define SPM_ACK_CHK_HW_TARG_GROUP_SEL_4_LSB (1U << 21)      /* 3b */
/* SPM_ACK_CHK_TIMER_4 (0x1C004000+0x9784) */
#define SPM_ACK_CHK_TIMER_VAL_4_LSB         (1U << 0)       /* 17b */
#define SPM_ACK_CHK_TIMER_VAL_UPDATE_4_LSB  (1U << 31)      /* 1b */
/* SPM_ACK_CHK_TIMEOUT_LATCH_4 (0x1C004000+0x9788) */
#define SPM_ACK_CHK_STA_4_LSB               (1U << 0)       /* 32b */
/* SPM_ACK_CHK_CON_5 (0x1C004000+0x978C) */
#define SPM_ACK_CHK_SW_EN_5_LSB             (1U << 0)       /* 1b */
#define SPM_ACK_CHK_CLR_ALL_5_LSB           (1U << 1)       /* 1b */
#define SPM_ACK_CHK_CLR_TIMER_5_LSB         (1U << 2)       /* 1b */
#define SPM_ACK_CHK_CLR_IRQ_5_LSB           (1U << 3)       /* 1b */
#define SPM_ACK_CHK_STA_EN_5_LSB            (1U << 4)       /* 1b */
#define SPM_ACK_CHK_WAKEUP_EN_5_LSB         (1U << 5)       /* 1b */
#define SPM_ACK_CHK_WDT_EN_5_LSB            (1U << 6)       /* 1b */
#define SPM_ACK_CHK_SWINT_EN_5_LSB          (1U << 7)       /* 1b */
#define SPM_ACK_CHK_HW_EN_5_LSB             (1U << 8)       /* 1b */
#define SPM_ACK_CHK_HW_MODE_5_LSB           (1U << 9)       /* 3b */
#define SPM_ACK_CHK_OCLA_FREEZE_EN_5_LSB    (1U << 12)      /* 1b */
#define SPM_ACK_CHK_FAIL_5_LSB              (1U << 15)      /* 1b */
/* SPM_ACK_CHK_SEL_5 (0x1C004000+0x9790) */
#define SPM_ACK_CHK_HW_TRIG_SIGNAL_SEL_5_LSB (1U << 0)       /* 5b */
#define SPM_ACK_CHK_HW_TRIG_GROUP_SEL_5_LSB (1U << 5)       /* 3b */
#define SPM_ACK_CHK_HW_TARG_SIGNAL_SEL_5_LSB (1U << 16)      /* 5b */
#define SPM_ACK_CHK_HW_TARG_GROUP_SEL_5_LSB (1U << 21)      /* 3b */
/* SPM_ACK_CHK_TIMER_5 (0x1C004000+0x9794) */
#define SPM_ACK_CHK_TIMER_VAL_5_LSB         (1U << 0)       /* 17b */
#define SPM_ACK_CHK_TIMER_VAL_UPDATE_5_LSB  (1U << 31)      /* 1b */
/* SPM_ACK_CHK_TIMEOUT_LATCH_5 (0x1C004000+0x9798) */
#define SPM_ACK_CHK_STA_5_LSB               (1U << 0)       /* 32b */
/* SPM_ACK_CHK_CON_6 (0x1C004000+0x979C) */
#define SPM_ACK_CHK_SW_EN_6_LSB             (1U << 0)       /* 1b */
#define SPM_ACK_CHK_CLR_ALL_6_LSB           (1U << 1)       /* 1b */
#define SPM_ACK_CHK_CLR_TIMER_6_LSB         (1U << 2)       /* 1b */
#define SPM_ACK_CHK_CLR_IRQ_6_LSB           (1U << 3)       /* 1b */
#define SPM_ACK_CHK_STA_EN_6_LSB            (1U << 4)       /* 1b */
#define SPM_ACK_CHK_WAKEUP_EN_6_LSB         (1U << 5)       /* 1b */
#define SPM_ACK_CHK_WDT_EN_6_LSB            (1U << 6)       /* 1b */
#define SPM_ACK_CHK_SWINT_EN_6_LSB          (1U << 7)       /* 1b */
#define SPM_ACK_CHK_HW_EN_6_LSB             (1U << 8)       /* 1b */
#define SPM_ACK_CHK_HW_MODE_6_LSB           (1U << 9)       /* 3b */
#define SPM_ACK_CHK_OCLA_FREEZE_EN_6_LSB    (1U << 12)      /* 1b */
#define SPM_ACK_CHK_FAIL_6_LSB              (1U << 15)      /* 1b */
/* SPM_ACK_CHK_SEL_6 (0x1C004000+0x97A0) */
#define SPM_ACK_CHK_HW_TRIG_SIGNAL_SEL_6_LSB (1U << 0)       /* 5b */
#define SPM_ACK_CHK_HW_TRIG_GROUP_SEL_6_LSB (1U << 5)       /* 3b */
#define SPM_ACK_CHK_HW_TARG_SIGNAL_SEL_6_LSB (1U << 16)      /* 5b */
#define SPM_ACK_CHK_HW_TARG_GROUP_SEL_6_LSB (1U << 21)      /* 3b */
/* SPM_ACK_CHK_TIMER_6 (0x1C004000+0x97A4) */
#define SPM_ACK_CHK_TIMER_VAL_6_LSB         (1U << 0)       /* 17b */
#define SPM_ACK_CHK_TIMER_VAL_UPDATE_6_LSB  (1U << 31)      /* 1b */
/* SPM_ACK_CHK_TIMEOUT_LATCH_6 (0x1C004000+0x97A8) */
#define SPM_ACK_CHK_STA_6_LSB               (1U << 0)       /* 32b */
/* SPM_ACK_CHK_CON_7 (0x1C004000+0x97AC) */
#define SPM_ACK_CHK_SW_EN_7_LSB             (1U << 0)       /* 1b */
#define SPM_ACK_CHK_CLR_ALL_7_LSB           (1U << 1)       /* 1b */
#define SPM_ACK_CHK_CLR_TIMER_7_LSB         (1U << 2)       /* 1b */
#define SPM_ACK_CHK_CLR_IRQ_7_LSB           (1U << 3)       /* 1b */
#define SPM_ACK_CHK_STA_EN_7_LSB            (1U << 4)       /* 1b */
#define SPM_ACK_CHK_WAKEUP_EN_7_LSB         (1U << 5)       /* 1b */
#define SPM_ACK_CHK_WDT_EN_7_LSB            (1U << 6)       /* 1b */
#define SPM_ACK_CHK_SWINT_EN_7_LSB          (1U << 7)       /* 1b */
#define SPM_ACK_CHK_HW_EN_7_LSB             (1U << 8)       /* 1b */
#define SPM_ACK_CHK_HW_MODE_7_LSB           (1U << 9)       /* 3b */
#define SPM_ACK_CHK_OCLA_FREEZE_EN_7_LSB    (1U << 12)      /* 1b */
#define SPM_ACK_CHK_FAIL_7_LSB              (1U << 15)      /* 1b */
/* SPM_ACK_CHK_SEL_7 (0x1C004000+0x97B0) */
#define SPM_ACK_CHK_HW_TRIG_SIGNAL_SEL_7_LSB (1U << 0)       /* 5b */
#define SPM_ACK_CHK_HW_TRIG_GROUP_SEL_7_LSB (1U << 5)       /* 3b */
#define SPM_ACK_CHK_HW_TARG_SIGNAL_SEL_7_LSB (1U << 16)      /* 5b */
#define SPM_ACK_CHK_HW_TARG_GROUP_SEL_7_LSB (1U << 21)      /* 3b */
/* SPM_ACK_CHK_TIMER_7 (0x1C004000+0x97B4) */
#define SPM_ACK_CHK_TIMER_VAL_7_LSB         (1U << 0)       /* 17b */
#define SPM_ACK_CHK_TIMER_VAL_UPDATE_7_LSB  (1U << 31)      /* 1b */
/* SPM_ACK_CHK_TIMEOUT_LATCH_7 (0x1C004000+0x97B8) */
#define SPM_ACK_CHK_STA_7_LSB               (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_10 (0x1C004000+0x97BC) */
#define PCM_WDT_LATCH_SPARE_10_LSB          (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_11 (0x1C004000+0x97C0) */
#define PCM_WDT_LATCH_SPARE_11_LSB          (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_12 (0x1C004000+0x97C4) */
#define PCM_WDT_LATCH_SPARE_12_LSB          (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_13 (0x1C004000+0x97C8) */
#define PCM_WDT_LATCH_SPARE_13_LSB          (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_14 (0x1C004000+0x97CC) */
#define PCM_WDT_LATCH_SPARE_14_LSB          (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_SPARE_15 (0x1C004000+0x97D0) */
#define PCM_WDT_LATCH_SPARE_15_LSB          (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_54 (0x1C004000+0x97D4) */
#define PCM_WDT_LATCH_54_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_54 (0x1C004000+0x97D8) */
#define PCM_APWDT_LATCH_54_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_55 (0x1C004000+0x97DC) */
#define PCM_WDT_LATCH_55_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_55 (0x1C004000+0x97E0) */
#define PCM_APWDT_LATCH_55_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_56 (0x1C004000+0x97E4) */
#define PCM_WDT_LATCH_56_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_56 (0x1C004000+0x97E8) */
#define PCM_APWDT_LATCH_56_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_57 (0x1C004000+0x97EC) */
#define PCM_WDT_LATCH_57_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_57 (0x1C004000+0x97F0) */
#define PCM_APWDT_LATCH_57_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_58 (0x1C004000+0x97F4) */
#define PCM_WDT_LATCH_58_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_58 (0x1C004000+0x97F8) */
#define PCM_APWDT_LATCH_58_LSB              (1U << 0)       /* 32b */
/* SPM_DPSW_CON (0x1C004000+0x9800) */
#define SPM2DPSW_CTRL_REQ_SOC_LSB           (1U << 0)       /* 1b */
#define SPM2DPSW_CTRL_REQ_USB_LSB           (1U << 1)       /* 1b */
#define SPM2DPSW_CTRL_REQ_VLP_LSB           (1U << 2)       /* 1b */
#define SPM2DPSW_CTRL_REQ_ADSP_LSB          (1U << 3)       /* 1b */
#define SPM2DPSW_CTRL_ISO_SOC_LSB           (1U << 8)       /* 1b */
#define SPM2DPSW_CTRL_ISO_USB_LSB           (1U << 9)       /* 1b */
#define SPM2DPSW_CTRL_ISO_VLP_LSB           (1U << 10)      /* 1b */
#define SPM2DPSW_CTRL_ISO_ADSP_LSB          (1U << 11)      /* 1b */
/* SPM_DPSW_CON_SET (0x1C004000+0x9804) */
#define SPM_DPSW_CON_SET_SPM2DPSW_CTRL_REQ_SOC_LSB (1U << 0)       /* 1b */
#define SPM_DPSW_CON_SET_SPM2DPSW_CTRL_REQ_USB_LSB (1U << 1)       /* 1b */
#define SPM_DPSW_CON_SET_SPM2DPSW_CTRL_REQ_VLP_LSB (1U << 2)       /* 1b */
#define SPM_DPSW_CON_SET_SPM2DPSW_CTRL_REQ_ADSP_LSB (1U << 3)       /* 1b */
#define SPM_DPSW_CON_SET_SPM2DPSW_CTRL_ISO_SOC_LSB (1U << 8)       /* 1b */
#define SPM_DPSW_CON_SET_SPM2DPSW_CTRL_ISO_USB_LSB (1U << 9)       /* 1b */
#define SPM_DPSW_CON_SET_SPM2DPSW_CTRL_ISO_VLP_LSB (1U << 10)      /* 1b */
#define SPM_DPSW_CON_SET_SPM2DPSW_CTRL_ISO_ADSP_LSB (1U << 11)      /* 1b */
/* SPM_DPSW_CON_CLR (0x1C004000+0x9808) */
#define SPM_DPSW_CON_CLR_SPM2DPSW_CTRL_REQ_SOC_LSB (1U << 0)       /* 1b */
#define SPM_DPSW_CON_CLR_SPM2DPSW_CTRL_REQ_USB_LSB (1U << 1)       /* 1b */
#define SPM_DPSW_CON_CLR_SPM2DPSW_CTRL_REQ_VLP_LSB (1U << 2)       /* 1b */
#define SPM_DPSW_CON_CLR_SPM2DPSW_CTRL_REQ_ADSP_LSB (1U << 3)       /* 1b */
#define SPM_DPSW_CON_CLR_SPM2DPSW_CTRL_ISO_SOC_LSB (1U << 8)       /* 1b */
#define SPM_DPSW_CON_CLR_SPM2DPSW_CTRL_ISO_USB_LSB (1U << 9)       /* 1b */
#define SPM_DPSW_CON_CLR_SPM2DPSW_CTRL_ISO_VLP_LSB (1U << 10)      /* 1b */
#define SPM_DPSW_CON_CLR_SPM2DPSW_CTRL_ISO_ADSP_LSB (1U << 11)      /* 1b */
/* SPM_LRTFF_LDPSW_CON (0x1C004000+0x980C) */
#define SPM2DPSW_CTRL_REQ_PCIE0_LSB         (1U << 0)       /* 1b */
#define SPM2DPSW_CTRL_REQ_PCIE1_LSB         (1U << 1)       /* 1b */
#define SPM2DPSW_CTRL_REQ_NEMI_LSB          (1U << 2)       /* 1b */
#define SPM2DPSW_CTRL_REQ_SEMI_LSB          (1U << 3)       /* 1b */
#define SPM2DPSW_CTRL_REQ_MMINFRA0_LSB      (1U << 4)       /* 1b */
#define SPM2DPSW_CTRL_REQ_APINFRA_MEM_LSB   (1U << 5)       /* 1b */
#define SPM2DPSW_CTRL_ISO_PCIE0_LSB         (1U << 8)       /* 1b */
#define SPM2DPSW_CTRL_ISO_PCIE1_LSB         (1U << 9)       /* 1b */
#define SPM2DPSW_CTRL_ISO_NEMI_LSB          (1U << 10)      /* 1b */
#define SPM2DPSW_CTRL_ISO_SEMI_LSB          (1U << 11)      /* 1b */
#define SPM2DPSW_CTRL_ISO_MMINFRA0_LSB      (1U << 12)      /* 1b */
#define SPM2DPSW_CTRL_ISO_APINFRA_MEM_LSB   (1U << 13)      /* 1b */
/* SPM_LRTFF_LDPSW_CON_SET (0x1C004000+0x9810) */
#define SPM_LRTFF_LDPSW_CON_SET_SPM2DPSW_CTRL_REQ_PCIE0_LSB (1U << 0)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_SET_SPM2DPSW_CTRL_REQ_PCIE1_LSB (1U << 1)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_SET_SPM2DPSW_CTRL_REQ_NEMI_LSB (1U << 2)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_SET_SPM2DPSW_CTRL_REQ_SEMI_LSB (1U << 3)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_SET_SPM2DPSW_CTRL_REQ_MMINFRA0_LSB (1U << 4)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_SET_SPM2DPSW_CTRL_REQ_APINFRA_MEM_LSB (1U << 5)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_SET_SPM2DPSW_CTRL_ISO_PCIE0_LSB (1U << 8)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_SET_SPM2DPSW_CTRL_ISO_PCIE1_LSB (1U << 9)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_SET_SPM2DPSW_CTRL_ISO_NEMI_LSB (1U << 10)      /* 1b */
#define SPM_LRTFF_LDPSW_CON_SET_SPM2DPSW_CTRL_ISO_SEMI_LSB (1U << 11)      /* 1b */
#define SPM_LRTFF_LDPSW_CON_SET_SPM2DPSW_CTRL_ISO_MMINFRA0_LSB (1U << 12)      /* 1b */
#define SPM_LRTFF_LDPSW_CON_SET_SPM2DPSW_CTRL_ISO_APINFRA_MEM_LSB (1U << 13)      /* 1b */
/* SPM_LRTFF_LDPSW_CON_CLR (0x1C004000+0x9814) */
#define SPM_LRTFF_LDPSW_CON_CLR_SPM2DPSW_CTRL_REQ_PCIE0_LSB (1U << 0)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_CLR_SPM2DPSW_CTRL_REQ_PCIE1_LSB (1U << 1)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_CLR_SPM2DPSW_CTRL_REQ_NEMI_LSB (1U << 2)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_CLR_SPM2DPSW_CTRL_REQ_SEMI_LSB (1U << 3)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_CLR_SPM2DPSW_CTRL_REQ_MMINFRA0_LSB (1U << 4)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_CLR_SPM2DPSW_CTRL_REQ_APINFRA_MEM_LSB (1U << 5)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_CLR_SPM2DPSW_CTRL_ISO_PCIE0_LSB (1U << 8)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_CLR_SPM2DPSW_CTRL_ISO_PCIE1_LSB (1U << 9)       /* 1b */
#define SPM_LRTFF_LDPSW_CON_CLR_SPM2DPSW_CTRL_ISO_NEMI_LSB (1U << 10)      /* 1b */
#define SPM_LRTFF_LDPSW_CON_CLR_SPM2DPSW_CTRL_ISO_SEMI_LSB (1U << 11)      /* 1b */
#define SPM_LRTFF_LDPSW_CON_CLR_SPM2DPSW_CTRL_ISO_MMINFRA0_LSB (1U << 12)      /* 1b */
#define SPM_LRTFF_LDPSW_CON_CLR_SPM2DPSW_CTRL_ISO_APINFRA_MEM_LSB (1U << 13)      /* 1b */
/* SPM_LDPSW_ISO2LOGIC_CON (0x1C004000+0x9824) */
#define DPSW_ISO2LOGIC_PCIE0_LSB            (1U << 0)       /* 1b */
#define DPSW_ISO2LOGIC_PCIE1_LSB            (1U << 1)       /* 1b */
#define DPSW_ISO2LOGIC_NEMI_LSB             (1U << 2)       /* 1b */
#define DPSW_ISO2LOGIC_SEMI_LSB             (1U << 3)       /* 1b */
#define DPSW_ISO2LOGIC_MMINFRA0_LSB         (1U << 4)       /* 1b */
#define DPSW_ISO2LOGIC_APINFRA_MEM_LSB      (1U << 5)       /* 1b */
#define DPSW_ISO2LOGIC_SOC_LSB              (1U << 6)       /* 1b */
/* SPM_LDPSW_ISO2LOGIC_CON_SET (0x1C004000+0x9828) */
#define SPM_LDPSW_ISO2LOGIC_CON_SET_DPSW_ISO2LOGIC_PCIE0_LSB (1U << 0)       /* 1b */
#define SPM_LDPSW_ISO2LOGIC_CON_SET_DPSW_ISO2LOGIC_PCIE1_LSB (1U << 1)       /* 1b */
#define SPM_LDPSW_ISO2LOGIC_CON_SET_DPSW_ISO2LOGIC_NEMI_LSB (1U << 2)       /* 1b */
#define SPM_LDPSW_ISO2LOGIC_CON_SET_DPSW_ISO2LOGIC_SEMI_LSB (1U << 3)       /* 1b */
#define SPM_LDPSW_ISO2LOGIC_CON_SET_DPSW_ISO2LOGIC_MMINFRA0_LSB (1U << 4)       /* 1b */
#define SPM_LDPSW_ISO2LOGIC_CON_SET_DPSW_ISO2LOGIC_APINFRA_MEM_LSB (1U << 5)       /* 1b */
#define SPM_LDPSW_ISO2LOGIC_CON_SET_DPSW_ISO2LOGIC_SOC_LSB (1U << 6)       /* 1b */
/* SPM_LDPSW_ISO2LOGIC_CON_CLR (0x1C004000+0x982C) */
#define SPM_LDPSW_ISO2LOGIC_CON_CLR_DPSW_ISO2LOGIC_PCIE0_LSB (1U << 0)       /* 1b */
#define SPM_LDPSW_ISO2LOGIC_CON_CLR_DPSW_ISO2LOGIC_PCIE1_LSB (1U << 1)       /* 1b */
#define SPM_LDPSW_ISO2LOGIC_CON_CLR_DPSW_ISO2LOGIC_NEMI_LSB (1U << 2)       /* 1b */
#define SPM_LDPSW_ISO2LOGIC_CON_CLR_DPSW_ISO2LOGIC_SEMI_LSB (1U << 3)       /* 1b */
#define SPM_LDPSW_ISO2LOGIC_CON_CLR_DPSW_ISO2LOGIC_MMINFRA0_LSB (1U << 4)       /* 1b */
#define SPM_LDPSW_ISO2LOGIC_CON_CLR_DPSW_ISO2LOGIC_APINFRA_MEM_LSB (1U << 5)       /* 1b */
#define SPM_LDPSW_ISO2LOGIC_CON_CLR_DPSW_ISO2LOGIC_SOC_LSB (1U << 6)       /* 1b */
/* SPM_DPSW_FORCE_SWITCH_CON (0x1C004000+0x9830) */
#define DPSW_FORCE_UP_OUT_SOC_LSB           (1U << 0)       /* 1b */
#define DPSW_FORCE_UP_OUT_USB_LSB           (1U << 1)       /* 1b */
#define DPSW_FORCE_UP_OUT_VLP_LSB           (1U << 2)       /* 1b */
#define DPSW_FORCE_UP_OUT_ADSP_LSB          (1U << 3)       /* 1b */
#define DPSW_FORCE_DN_OUT_SOC_LSB           (1U << 8)       /* 1b */
#define DPSW_FORCE_DN_OUT_USB_LSB           (1U << 9)       /* 1b */
#define DPSW_FORCE_DN_OUT_VLP_LSB           (1U << 10)      /* 1b */
#define DPSW_FORCE_DN_OUT_ADSP_LSB          (1U << 11)      /* 1b */
/* SPM_DPSW_FORCE_SWITCH_CON_SET (0x1C004000+0x9834) */
#define SPM_DPSW_FORCE_SWITCH_CON_SET_DPSW_FORCE_UP_OUT_SOC_LSB (1U << 0)       /* 1b */
#define SPM_DPSW_FORCE_SWITCH_CON_SET_DPSW_FORCE_UP_OUT_USB_LSB (1U << 1)       /* 1b */
#define SPM_DPSW_FORCE_SWITCH_CON_SET_DPSW_FORCE_UP_OUT_VLP_LSB (1U << 2)       /* 1b */
#define SPM_DPSW_FORCE_SWITCH_CON_SET_DPSW_FORCE_UP_OUT_ADSP_LSB (1U << 3)       /* 1b */
#define SPM_DPSW_FORCE_SWITCH_CON_SET_DPSW_FORCE_DN_OUT_SOC_LSB (1U << 8)       /* 1b */
#define SPM_DPSW_FORCE_SWITCH_CON_SET_DPSW_FORCE_DN_OUT_USB_LSB (1U << 9)       /* 1b */
#define SPM_DPSW_FORCE_SWITCH_CON_SET_DPSW_FORCE_DN_OUT_VLP_LSB (1U << 10)      /* 1b */
#define SPM_DPSW_FORCE_SWITCH_CON_SET_DPSW_FORCE_DN_OUT_ADSP_LSB (1U << 11)      /* 1b */
/* SPM_DPSW_FORCE_SWITCH_CON_CLR (0x1C004000+0x9838) */
#define SPM_DPSW_FORCE_SWITCH_CON_CLR_DPSW_FORCE_UP_OUT_SOC_LSB (1U << 0)       /* 1b */
#define SPM_DPSW_FORCE_SWITCH_CON_CLR_DPSW_FORCE_UP_OUT_USB_LSB (1U << 1)       /* 1b */
#define SPM_DPSW_FORCE_SWITCH_CON_CLR_DPSW_FORCE_UP_OUT_VLP_LSB (1U << 2)       /* 1b */
#define SPM_DPSW_FORCE_SWITCH_CON_CLR_DPSW_FORCE_UP_OUT_ADSP_LSB (1U << 3)       /* 1b */
#define SPM_DPSW_FORCE_SWITCH_CON_CLR_DPSW_FORCE_DN_OUT_SOC_LSB (1U << 8)       /* 1b */
#define SPM_DPSW_FORCE_SWITCH_CON_CLR_DPSW_FORCE_DN_OUT_USB_LSB (1U << 9)       /* 1b */
#define SPM_DPSW_FORCE_SWITCH_CON_CLR_DPSW_FORCE_DN_OUT_VLP_LSB (1U << 10)      /* 1b */
#define SPM_DPSW_FORCE_SWITCH_CON_CLR_DPSW_FORCE_DN_OUT_ADSP_LSB (1U << 11)      /* 1b */
/* SPM2DPSW_CTRL_ACK (0x1C004000+0x983C) */
#define SPM2DPSW_CTRL_VSRAM_ACK_SOC_LSB     (1U << 0)       /* 1b */
#define SPM2DPSW_CTRL_VSRAM_ACK_USB_LSB     (1U << 1)       /* 1b */
#define SPM2DPSW_CTRL_VSRAM_ACK_VLP_LSB     (1U << 2)       /* 1b */
#define SPM2DPSW_CTRL_VSRAM_ACK_ADSP_LSB    (1U << 3)       /* 1b */
#define SPM2DPSW_CTRL_VLOGIC_ACK_SOC_LSB    (1U << 8)       /* 1b */
#define SPM2DPSW_CTRL_VLOGIC_ACK_USB_LSB    (1U << 9)       /* 1b */
#define SPM2DPSW_CTRL_VLOGIC_ACK_VLP_LSB    (1U << 10)      /* 1b */
#define SPM2DPSW_CTRL_VLOGIC_ACK_ADSP_LSB   (1U << 11)      /* 1b */
/* SPM2LDPSW_CTRL_ACK (0x1C004000+0x9840) */
#define SPM2DPSW_CTRL_VSRAM_ACK_PCIE0_LSB   (1U << 0)       /* 1b */
#define SPM2DPSW_CTRL_VSRAM_ACK_PCIE1_LSB   (1U << 1)       /* 1b */
#define SPM2DPSW_CTRL_VSRAM_ACK_NEMI_LSB    (1U << 2)       /* 1b */
#define SPM2DPSW_CTRL_VSRAM_ACK_SEMI_LSB    (1U << 3)       /* 1b */
#define SPM2DPSW_CTRL_VSRAM_ACK_MMINFRA0_LSB (1U << 4)       /* 1b */
#define SPM2DPSW_CTRL_VSRAM_ACK_APINFRA_MEM_LSB (1U << 5)       /* 1b */
#define SPM2DPSW_CTRL_VLOGIC_ACK_PCIE0_LSB  (1U << 8)       /* 1b */
#define SPM2DPSW_CTRL_VLOGIC_ACK_PCIE1_LSB  (1U << 9)       /* 1b */
#define SPM2DPSW_CTRL_VLOGIC_ACK_NEMI_LSB   (1U << 10)      /* 1b */
#define SPM2DPSW_CTRL_VLOGIC_ACK_SEMI_LSB   (1U << 11)      /* 1b */
#define SPM2DPSW_CTRL_VLOGIC_ACK_MMINFRA0_LSB (1U << 12)      /* 1b */
#define SPM2DPSW_CTRL_VLOGIC_ACK_APINFRA_MEM_LSB (1U << 13)      /* 1b */
/* SPM_DPSW_BUCK_ISO_CON (0x1C004000+0x9844) */
#define DPSW_VCORE_ISO_LSB                  (1U << 0)       /* 1b */
#define DPSW_VCORE_ISO_SWITCH_LSB           (1U << 4)       /* 1b */
/* CHINFRA_NORMAL_CON (0x1C004000+0x9900) */
#define SPM_CHINFRA_SUSPEND_MODE_LSB        (1U << 0)       /* 2b */
#define SPM_CHINFRA_SUSPEND_REQ_LSB         (1U << 2)       /* 1b */
#define SPM_CHINFRA_SUSPEND_ACK_LSB         (1U << 3)       /* 1b */
#define SPM_CHINFRA_SUSPEND_NACK_LSB        (1U << 4)       /* 1b */
#define SPM_CHINFRA_ACE_OFF_REQ_LSB         (1U << 5)       /* 1b */
#define SPM_CHINFRA_ACE_OFF_ACK_LSB         (1U << 6)       /* 1b */
#define SPM_CHINFRA_ACE_OFF_NACK_LSB        (1U << 7)       /* 1b */
#define SPM_CHINFRARC_VALID_LSB             (1U << 8)       /* 1b */
#define SPM_CHINFRARC_RDY_LSB               (1U << 9)       /* 1b */
/* CHINFRA_BACKUP_CON (0x1C004000+0x9904) */
#define BACKUP_CHINFRA_SUSPEND_REQ_LSB      (1U << 0)       /* 1b */
#define BACKUP_CHINFRA_SUSPEND_ACK_LSB      (1U << 1)       /* 1b */
#define BACKUP_CHINFRA_SUSPEND_NACK_LSB     (1U << 2)       /* 1b */
#define BACKUP_CHINFRA_POLL_HN_REQ_LSB      (1U << 3)       /* 1b */
#define BACKUP_CHINFRA_POLL_HN_ACK_LSB      (1U << 4)       /* 1b */
#define BACKUP_CHINFRA_POLL_HN_NACK_LSB     (1U << 5)       /* 1b */
#define BACKUP_CHINFRA_STOP_REQ_LSB         (1U << 6)       /* 1b */
#define BACKUP_CHINFRA_STOP_IDLE_LSB        (1U << 7)       /* 1b */
#define BACKUP_CHINFRA_STOP_ACK_LSB         (1U << 8)       /* 1b */
#define BACKUP_CHINFRA_START_REQ_LSB        (1U << 9)       /* 1b */
#define BACKUP_CHINFRA_START_ACK_LSB        (1U << 10)      /* 1b */
/* CPU_RST_SEL_SODI_SUSPEND (0x1C004000+0x9908) */
#define OCIP_CPU_HRESET_SEL_LSB             (1U << 0)       /* 1b */
#define OCIP_CPU_XRESET_SEL_LSB             (1U << 1)       /* 1b */
/* PMRC_CON (0x1C004000+0x990C) */
#define PMRC_0_ACK_LSB                      (1U << 0)       /* 1b */
#define PMRC_1_ACK_LSB                      (1U << 1)       /* 1b */
#define PMRC_2_ACK_LSB                      (1U << 2)       /* 1b */
#define PMRC_3_ACK_LSB                      (1U << 3)       /* 1b */
#define PMRC_4_ACK_LSB                      (1U << 4)       /* 1b */
#define PMRC_5_ACK_LSB                      (1U << 5)       /* 1b */
#define PMRC_6_ACK_LSB                      (1U << 6)       /* 1b */
#define PMRC_7_ACK_LSB                      (1U << 7)       /* 1b */
#define PMRC_8_ACK_LSB                      (1U << 8)       /* 1b */
#define PMRC_9_ACK_LSB                      (1U << 9)       /* 1b */
#define PMRC_10_ACK_LSB                     (1U << 10)      /* 1b */
#define PMRC_11_ACK_LSB                     (1U << 11)      /* 1b */
#define PMRC_12_ACK_LSB                     (1U << 12)      /* 1b */
#define PMRC_13_ACK_LSB                     (1U << 13)      /* 1b */
#define PMRC_14_ACK_LSB                     (1U << 14)      /* 1b */
#define PMRC_15_ACK_LSB                     (1U << 15)      /* 1b */
#define PMRC_0_REQ_LSB                      (1U << 16)      /* 1b */
#define PMRC_1_REQ_LSB                      (1U << 17)      /* 1b */
#define PMRC_2_REQ_LSB                      (1U << 18)      /* 1b */
#define PMRC_3_REQ_LSB                      (1U << 19)      /* 1b */
#define PMRC_4_REQ_LSB                      (1U << 20)      /* 1b */
#define PMRC_5_REQ_LSB                      (1U << 21)      /* 1b */
#define PMRC_6_REQ_LSB                      (1U << 22)      /* 1b */
#define PMRC_7_REQ_LSB                      (1U << 23)      /* 1b */
#define PMRC_8_REQ_LSB                      (1U << 24)      /* 1b */
#define PMRC_9_REQ_LSB                      (1U << 25)      /* 1b */
#define PMRC_10_REQ_LSB                     (1U << 26)      /* 1b */
#define PMRC_11_REQ_LSB                     (1U << 27)      /* 1b */
#define PMRC_12_REQ_LSB                     (1U << 28)      /* 1b */
#define PMRC_13_REQ_LSB                     (1U << 29)      /* 1b */
#define PMRC_14_REQ_LSB                     (1U << 30)      /* 1b */
#define PMRC_15_REQ_LSB                     (1U << 31)      /* 1b */
/* SSPM_PWR_STA (0x1C004000+0x9910) */
#define SSPM_WFI_LSB                        (1U << 0)       /* 1b */
/* EMI_RV33_PWR_STA (0x1C004000+0x9914) */
#define EMI_RV33_WFI_LSB                    (1U << 0)       /* 1b */
/* ILLEGAL_TRANS_ASSERT_CON (0x1C004000+0x9918) */
#define INFRA_FAKE_TYPE_PROT_EN_LSB         (1U << 0)       /* 2b */
#define INFRA_FAKE_TYPE_PROT_RDY_LSB        (1U << 2)       /* 2b */
#define INFRA_FAKE_TYPE_NODE_IDLE_LSB       (1U << 4)       /* 2b */
/* PCIE_BACKUP_CON (0x1C004000+0x991C) */
#define PCIE0_HW_MODE_EN_LSB                (1U << 0)       /* 1b */
#define PCIE1_HW_MODE_EN_LSB                (1U << 1)       /* 1b */
#define PCIE0_RELEASE_VCORE_REQ_WA_LSB      (1U << 2)       /* 1b */
#define PCIE1_RELEASE_VCORE_REQ_WA_LSB      (1U << 3)       /* 1b */
/* IDLE_GOVERNOR_CONA_1 (0x1C004000+0x9920) */
#define CHN_1_TARGET_RESIDENCY_LSB          (1U << 0)       /* 16b */
#define CHN_1_UNLOCK_THRESHOLD_LSB          (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_CONB_1 (0x1C004000+0x9924) */
#define CHN_1_MAXIMUM_FAILURE_COUNT_LSB     (1U << 0)       /* 4b */
#define CHN_1_RESOURCE_SEL_LSB              (1U << 4)       /* 4b */
#define CHN_1_REQ_FORCE_HIGH_LSB            (1U << 8)       /* 1b */
#define CHN_1_REQ_FORCE_LOW_LSB             (1U << 9)       /* 1b */
/* IDLE_GOVERNOR_CONA_2 (0x1C004000+0x9928) */
#define CHN_2_TARGET_RESIDENCY_LSB          (1U << 0)       /* 16b */
#define CHN_2_UNLOCK_THRESHOLD_LSB          (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_CONB_2 (0x1C004000+0x992C) */
#define CHN_2_MAXIMUM_FAILURE_COUNT_LSB     (1U << 0)       /* 4b */
#define CHN_2_RESOURCE_SEL_LSB              (1U << 4)       /* 4b */
#define CHN_2_REQ_FORCE_HIGH_LSB            (1U << 8)       /* 1b */
#define CHN_2_REQ_FORCE_LOW_LSB             (1U << 9)       /* 1b */
/* IDLE_GOVERNOR_CONA_3 (0x1C004000+0x9930) */
#define CHN_3_TARGET_RESIDENCY_LSB          (1U << 0)       /* 16b */
#define CHN_3_UNLOCK_THRESHOLD_LSB          (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_CONB_3 (0x1C004000+0x9934) */
#define CHN_3_MAXIMUM_FAILURE_COUNT_LSB     (1U << 0)       /* 4b */
#define CHN_3_RESOURCE_SEL_LSB              (1U << 4)       /* 4b */
#define CHN_3_REQ_FORCE_HIGH_LSB            (1U << 8)       /* 1b */
#define CHN_3_REQ_FORCE_LOW_LSB             (1U << 9)       /* 1b */
/* IDLE_GOVERNOR_CONA_4 (0x1C004000+0x9938) */
#define CHN_4_TARGET_RESIDENCY_LSB          (1U << 0)       /* 16b */
#define CHN_4_UNLOCK_THRESHOLD_LSB          (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_CONB_4 (0x1C004000+0x993C) */
#define CHN_4_MAXIMUM_FAILURE_COUNT_LSB     (1U << 0)       /* 4b */
#define CHN_4_RESOURCE_SEL_LSB              (1U << 4)       /* 4b */
#define CHN_4_REQ_FORCE_HIGH_LSB            (1U << 8)       /* 1b */
#define CHN_4_REQ_FORCE_LOW_LSB             (1U << 9)       /* 1b */
/* IDLE_GOVERNOR_CONA_5 (0x1C004000+0x9940) */
#define CHN_5_TARGET_RESIDENCY_LSB          (1U << 0)       /* 16b */
#define CHN_5_UNLOCK_THRESHOLD_LSB          (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_CONB_5 (0x1C004000+0x9944) */
#define CHN_5_MAXIMUM_FAILURE_COUNT_LSB     (1U << 0)       /* 4b */
#define CHN_5_RESOURCE_SEL_LSB              (1U << 4)       /* 4b */
#define CHN_5_REQ_FORCE_HIGH_LSB            (1U << 8)       /* 1b */
#define CHN_5_REQ_FORCE_LOW_LSB             (1U << 9)       /* 1b */
/* IDLE_GOVERNOR_CONA_6 (0x1C004000+0x9948) */
#define CHN_6_TARGET_RESIDENCY_LSB          (1U << 0)       /* 16b */
#define CHN_6_UNLOCK_THRESHOLD_LSB          (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_CONB_6 (0x1C004000+0x994C) */
#define CHN_6_MAXIMUM_FAILURE_COUNT_LSB     (1U << 0)       /* 4b */
#define CHN_6_RESOURCE_SEL_LSB              (1U << 4)       /* 4b */
#define CHN_6_REQ_FORCE_HIGH_LSB            (1U << 8)       /* 1b */
#define CHN_6_REQ_FORCE_LOW_LSB             (1U << 9)       /* 1b */
/* IDLE_GOVERNOR_CONA_7 (0x1C004000+0x9950) */
#define CHN_7_TARGET_RESIDENCY_LSB          (1U << 0)       /* 16b */
#define CHN_7_UNLOCK_THRESHOLD_LSB          (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_CONB_7 (0x1C004000+0x9954) */
#define CHN_7_MAXIMUM_FAILURE_COUNT_LSB     (1U << 0)       /* 4b */
#define CHN_7_RESOURCE_SEL_LSB              (1U << 4)       /* 4b */
#define CHN_7_REQ_FORCE_HIGH_LSB            (1U << 8)       /* 1b */
#define CHN_7_REQ_FORCE_LOW_LSB             (1U << 9)       /* 1b */
/* IDLE_GOVERNOR_CONA_8 (0x1C004000+0x9958) */
#define CHN_8_TARGET_RESIDENCY_LSB          (1U << 0)       /* 16b */
#define CHN_8_UNLOCK_THRESHOLD_LSB          (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_CONB_8 (0x1C004000+0x995C) */
#define CHN_8_MAXIMUM_FAILURE_COUNT_LSB     (1U << 0)       /* 4b */
#define CHN_8_RESOURCE_SEL_LSB              (1U << 4)       /* 4b */
#define CHN_8_REQ_FORCE_HIGH_LSB            (1U << 8)       /* 1b */
#define CHN_8_REQ_FORCE_LOW_LSB             (1U << 9)       /* 1b */
/* IDLE_GOVERNOR_CONA_9 (0x1C004000+0x9960) */
#define CHN_9_TARGET_RESIDENCY_LSB          (1U << 0)       /* 16b */
#define CHN_9_UNLOCK_THRESHOLD_LSB          (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_CONB_9 (0x1C004000+0x9964) */
#define CHN_9_MAXIMUM_FAILURE_COUNT_LSB     (1U << 0)       /* 4b */
#define CHN_9_RESOURCE_SEL_LSB              (1U << 4)       /* 4b */
#define CHN_9_REQ_FORCE_HIGH_LSB            (1U << 8)       /* 1b */
#define CHN_9_REQ_FORCE_LOW_LSB             (1U << 9)       /* 1b */
/* IDLE_GOVERNOR_CONA_10 (0x1C004000+0x9968) */
#define CHN_10_TARGET_RESIDENCY_LSB         (1U << 0)       /* 16b */
#define CHN_10_UNLOCK_THRESHOLD_LSB         (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_CONB_10 (0x1C004000+0x996C) */
#define CHN_10_MAXIMUM_FAILURE_COUNT_LSB    (1U << 0)       /* 4b */
#define CHN_10_RESOURCE_SEL_LSB             (1U << 4)       /* 4b */
#define CHN_10_REQ_FORCE_HIGH_LSB           (1U << 8)       /* 1b */
#define CHN_10_REQ_FORCE_LOW_LSB            (1U << 9)       /* 1b */
/* IDLE_GOVERNOR_CONA_11 (0x1C004000+0x9970) */
#define CHN_11_TARGET_RESIDENCY_LSB         (1U << 0)       /* 16b */
#define CHN_11_UNLOCK_THRESHOLD_LSB         (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_CONB_11 (0x1C004000+0x9974) */
#define CHN_11_MAXIMUM_FAILURE_COUNT_LSB    (1U << 0)       /* 4b */
#define CHN_11_RESOURCE_SEL_LSB             (1U << 4)       /* 4b */
#define CHN_11_REQ_FORCE_HIGH_LSB           (1U << 8)       /* 1b */
#define CHN_11_REQ_FORCE_LOW_LSB            (1U << 9)       /* 1b */
/* IDLE_GOVERNOR_CONA_12 (0x1C004000+0x9978) */
#define CHN_12_TARGET_RESIDENCY_LSB         (1U << 0)       /* 16b */
#define CHN_12_UNLOCK_THRESHOLD_LSB         (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_CONB_12 (0x1C004000+0x997C) */
#define CHN_12_MAXIMUM_FAILURE_COUNT_LSB    (1U << 0)       /* 4b */
#define CHN_12_RESOURCE_SEL_LSB             (1U << 4)       /* 4b */
#define CHN_12_REQ_FORCE_HIGH_LSB           (1U << 8)       /* 1b */
#define CHN_12_REQ_FORCE_LOW_LSB            (1U << 9)       /* 1b */
/* IDLE_GOVERNOR_CONA_0 (0x1C004000+0x9980) */
#define CHN_0_TARGET_RESIDENCY_LSB          (1U << 0)       /* 16b */
#define CHN_0_UNLOCK_THRESHOLD_LSB          (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_CONB_0 (0x1C004000+0x9984) */
#define CHN_0_MAXIMUM_FAILURE_COUNT_LSB     (1U << 0)       /* 4b */
#define CHN_0_RESOURCE_SEL_LSB              (1U << 4)       /* 4b */
#define CHN_0_REQ_FORCE_HIGH_LSB            (1U << 8)       /* 1b */
#define CHN_0_REQ_FORCE_LOW_LSB             (1U << 9)       /* 1b */
/* IDLE_GOVERNOR_CON (0x1C004000+0x9988) */
#define GOV_DBG_RST_B_LSB                   (1U << 0)       /* 1b */
#define GOV_SW_RST_B_LSB                    (1U << 1)       /* 1b */
#define GOV_CG_EN_LSB                       (1U << 2)       /* 1b */
#define GOV_DBG_LATCH_LSB                   (1U << 3)       /* 1b */
#define GOV_UNLOCK_SW_LSB                   (1U << 4)       /* 1b */
/* IDLE_GOVERNOR_MONA_1 (0x1C004000+0x9998) */
#define CHN_1_FAILURE_COUNT_STA_LSB         (1U << 0)       /* 16b */
/* IDLE_GOVERNOR_MONB_1 (0x1C004000+0x999C) */
#define CHN_1_RESIDENCY_STA_LSB             (1U << 0)       /* 32b */
/* IDLE_GOVERNOR_MONC_1 (0x1C004000+0x99A0) */
#define CHN_1_RESIDENCY_BIN1_STA_LSB        (1U << 0)       /* 16b */
#define CHN_1_RESIDENCY_BIN2_STA_LSB        (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_MONA_2 (0x1C004000+0x99A4) */
#define CHN_2_FAILURE_COUNT_STA_LSB         (1U << 0)       /* 16b */
/* IDLE_GOVERNOR_MONB_2 (0x1C004000+0x99A8) */
#define CHN_2_RESIDENCY_STA_LSB             (1U << 0)       /* 32b */
/* IDLE_GOVERNOR_MONC_2 (0x1C004000+0x99AC) */
#define CHN_2_RESIDENCY_BIN1_STA_LSB        (1U << 0)       /* 16b */
#define CHN_2_RESIDENCY_BIN2_STA_LSB        (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_MONA_3 (0x1C004000+0x99B0) */
#define CHN_3_FAILURE_COUNT_STA_LSB         (1U << 0)       /* 16b */
/* IDLE_GOVERNOR_MONB_3 (0x1C004000+0x99B4) */
#define CHN_3_RESIDENCY_STA_LSB             (1U << 0)       /* 32b */
/* IDLE_GOVERNOR_MONC_3 (0x1C004000+0x99B8) */
#define CHN_3_RESIDENCY_BIN1_STA_LSB        (1U << 0)       /* 16b */
#define CHN_3_RESIDENCY_BIN2_STA_LSB        (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_MONA_4 (0x1C004000+0x99BC) */
#define CHN_4_FAILURE_COUNT_STA_LSB         (1U << 0)       /* 16b */
/* IDLE_GOVERNOR_MONB_4 (0x1C004000+0x99C0) */
#define CHN_4_RESIDENCY_STA_LSB             (1U << 0)       /* 32b */
/* IDLE_GOVERNOR_MONC_4 (0x1C004000+0x99C4) */
#define CHN_4_RESIDENCY_BIN1_STA_LSB        (1U << 0)       /* 16b */
#define CHN_4_RESIDENCY_BIN2_STA_LSB        (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_MONA_5 (0x1C004000+0x99C8) */
#define CHN_5_FAILURE_COUNT_STA_LSB         (1U << 0)       /* 16b */
/* IDLE_GOVERNOR_MONB_5 (0x1C004000+0x99CC) */
#define CHN_5_RESIDENCY_STA_LSB             (1U << 0)       /* 32b */
/* IDLE_GOVERNOR_MONC_5 (0x1C004000+0x99D0) */
#define CHN_5_RESIDENCY_BIN1_STA_LSB        (1U << 0)       /* 16b */
#define CHN_5_RESIDENCY_BIN2_STA_LSB        (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_MONA_6 (0x1C004000+0x99D4) */
#define CHN_6_FAILURE_COUNT_STA_LSB         (1U << 0)       /* 16b */
/* IDLE_GOVERNOR_MONB_6 (0x1C004000+0x99D8) */
#define CHN_6_RESIDENCY_STA_LSB             (1U << 0)       /* 32b */
/* IDLE_GOVERNOR_MONC_6 (0x1C004000+0x99DC) */
#define CHN_6_RESIDENCY_BIN1_STA_LSB        (1U << 0)       /* 16b */
#define CHN_6_RESIDENCY_BIN2_STA_LSB        (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_MONA_7 (0x1C004000+0x99E0) */
#define CHN_7_FAILURE_COUNT_STA_LSB         (1U << 0)       /* 16b */
/* IDLE_GOVERNOR_MONB_7 (0x1C004000+0x99E4) */
#define CHN_7_RESIDENCY_STA_LSB             (1U << 0)       /* 32b */
/* IDLE_GOVERNOR_MONC_7 (0x1C004000+0x99E8) */
#define CHN_7_RESIDENCY_BIN1_STA_LSB        (1U << 0)       /* 16b */
#define CHN_7_RESIDENCY_BIN2_STA_LSB        (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_MONA_8 (0x1C004000+0x99EC) */
#define CHN_8_FAILURE_COUNT_STA_LSB         (1U << 0)       /* 16b */
/* IDLE_GOVERNOR_MONB_8 (0x1C004000+0x99F0) */
#define CHN_8_RESIDENCY_STA_LSB             (1U << 0)       /* 32b */
/* IDLE_GOVERNOR_MONC_8 (0x1C004000+0x99F4) */
#define CHN_8_RESIDENCY_BIN1_STA_LSB        (1U << 0)       /* 16b */
#define CHN_8_RESIDENCY_BIN2_STA_LSB        (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_MONA_9 (0x1C004000+0x99F8) */
#define CHN_9_FAILURE_COUNT_STA_LSB         (1U << 0)       /* 16b */
/* IDLE_GOVERNOR_MONB_9 (0x1C004000+0x99FC) */
#define CHN_9_RESIDENCY_STA_LSB             (1U << 0)       /* 32b */
/* SPM_RESOURCE_ACK_MASK_13 (0x1C004000+0x9A00) */
#define REG_SPM_SW_RSV_SRCCLKENA_ACK_MASK_LSB (1U << 0)       /* 2b */
#define REG_SPM_SW_RSV_VCORE_ACK_MASK_LSB   (1U << 16)      /* 2b */
/* SPM_RESOURCE_ACK_MASK_14 (0x1C004000+0x9A04) */
#define REG_SPM_SW_RSV_VRF18_ACK_MASK_LSB   (1U << 0)       /* 2b */
#define REG_SPU_HWROT_APSRC_ACK_MASK_LSB    (1U << 16)      /* 1b */
#define REG_SPU_HWROT_EMI_ACK_MASK_LSB      (1U << 17)      /* 1b */
#define REG_SPU_HWROT_INFRA_ACK_MASK_LSB    (1U << 18)      /* 1b */
#define REG_SPU_HWROT_PMIC_ACK_MASK_LSB     (1U << 19)      /* 1b */
#define REG_SPU_HWROT_SRCCLKENA_ACK_MASK_LSB (1U << 20)      /* 1b */
#define REG_SPU_HWROT_VCORE_ACK_MASK_LSB    (1U << 21)      /* 1b */
#define REG_SPU_HWROT_VRF18_ACK_MASK_LSB    (1U << 22)      /* 1b */
#define REG_SPU_ISE_APSRC_ACK_MASK_LSB      (1U << 23)      /* 1b */
#define REG_SPU_ISE_EMI_ACK_MASK_LSB        (1U << 24)      /* 1b */
#define REG_SPU_ISE_INFRA_ACK_MASK_LSB      (1U << 25)      /* 1b */
#define REG_SPU_ISE_PMIC_ACK_MASK_LSB       (1U << 26)      /* 1b */
#define REG_SPU_ISE_SRCCLKENA_ACK_MASK_LSB  (1U << 27)      /* 1b */
#define REG_SPU_ISE_VCORE_ACK_MASK_LSB      (1U << 28)      /* 1b */
#define REG_SPU_ISE_VRF18_ACK_MASK_LSB      (1U << 29)      /* 1b */
#define REG_SSPM_APSRC_ACK_MASK_LSB         (1U << 30)      /* 1b */
#define REG_SSPM_CHIFR_DATA_COH_ACK_MASK_LSB (1U << 31)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_15 (0x1C004000+0x9A08) */
#define REG_SSPM_CHIFR_TCU_COH_ACK_MASK_LSB (1U << 0)       /* 1b */
#define REG_SSPM_EMI_ACK_MASK_LSB           (1U << 1)       /* 1b */
#define REG_SSPM_INFRA_ACK_MASK_LSB         (1U << 2)       /* 1b */
#define REG_SSPM_PMIC_ACK_MASK_LSB          (1U << 3)       /* 1b */
#define REG_SSPM_SRCCLKENA_ACK_MASK_LSB     (1U << 4)       /* 1b */
#define REG_SSPM_VRF18_ACK_MASK_LSB         (1U << 5)       /* 1b */
#define REG_SSRSYS_APSRC_ACK_MASK_LSB       (1U << 6)       /* 1b */
#define REG_SSRSYS_EMI_ACK_MASK_LSB         (1U << 7)       /* 1b */
#define REG_SSRSYS_INFRA_ACK_MASK_LSB       (1U << 8)       /* 1b */
#define REG_SSRSYS_PMIC_ACK_MASK_LSB        (1U << 9)       /* 1b */
#define REG_SSRSYS_SRCCLKENA_ACK_MASK_LSB   (1U << 10)      /* 1b */
#define REG_SSRSYS_VRF18_ACK_MASK_LSB       (1U << 11)      /* 1b */
#define REG_UART_HUB_INFRA_ACK_MASK_LSB     (1U << 12)      /* 1b */
#define REG_UART_HUB_PMIC_ACK_MASK_LSB      (1U << 13)      /* 1b */
#define REG_UART_HUB_SRCCLKENA_ACK_MASK_LSB (1U << 14)      /* 1b */
#define REG_UART_HUB_VCORE_ACK_MASK_LSB     (1U << 15)      /* 1b */
#define REG_UART_HUB_VRF18_ACK_MASK_LSB     (1U << 16)      /* 1b */
#define REG_UFS0_APSRC_ACK_MASK_LSB         (1U << 17)      /* 1b */
#define REG_UFS0_EMI_ACK_MASK_LSB           (1U << 18)      /* 1b */
#define REG_UFS0_INFRA_ACK_MASK_LSB         (1U << 19)      /* 1b */
#define REG_UFS0_PMIC_ACK_MASK_LSB          (1U << 20)      /* 1b */
#define REG_UFS0_SRCCLKENA_ACK_MASK_LSB     (1U << 21)      /* 1b */
#define REG_UFS0_VCORE_ACK_MASK_LSB         (1U << 22)      /* 1b */
#define REG_UFS0_VRF18_ACK_MASK_LSB         (1U << 23)      /* 1b */
#define REG_UFS1_APSRC_ACK_MASK_LSB         (1U << 24)      /* 1b */
#define REG_UFS1_EMI_ACK_MASK_LSB           (1U << 25)      /* 1b */
#define REG_UFS1_INFRA_ACK_MASK_LSB         (1U << 26)      /* 1b */
#define REG_UFS1_PMIC_ACK_MASK_LSB          (1U << 27)      /* 1b */
#define REG_UFS1_SRCCLKENA_ACK_MASK_LSB     (1U << 28)      /* 1b */
#define REG_UFS1_VCORE_ACK_MASK_LSB         (1U << 29)      /* 1b */
#define REG_UFS1_VRF18_ACK_MASK_LSB         (1U << 30)      /* 1b */
#define REG_USB_APSRC_ACK_MASK_LSB          (1U << 31)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_16 (0x1C004000+0x9A0C) */
#define REG_USB_EMI_ACK_MASK_LSB            (1U << 0)       /* 1b */
#define REG_USB_INFRA_ACK_MASK_LSB          (1U << 1)       /* 1b */
#define REG_USB_PMIC_ACK_MASK_LSB           (1U << 2)       /* 1b */
#define REG_USB_SRCCLKENA_ACK_MASK_LSB      (1U << 3)       /* 1b */
#define REG_USB_VCORE_ACK_MASK_LSB          (1U << 4)       /* 1b */
#define REG_USB_VRF18_ACK_MASK_LSB          (1U << 5)       /* 1b */
#define REG_VLP_PMSR_APSRC_ACK_MASK_LSB     (1U << 6)       /* 1b */
#define REG_VLP_PMSR_EMI_ACK_MASK_LSB       (1U << 7)       /* 1b */
#define REG_VLP_PMSR_INFRA_ACK_MASK_LSB     (1U << 8)       /* 1b */
#define REG_VLP_PMSR_PMIC_ACK_MASK_LSB      (1U << 9)       /* 1b */
#define REG_VLP_PMSR_SRCCLKENA_ACK_MASK_LSB (1U << 10)      /* 1b */
#define REG_VLP_PMSR_VCORE_ACK_MASK_LSB     (1U << 11)      /* 1b */
#define REG_VLP_PMSR_VRF18_ACK_MASK_LSB     (1U << 12)      /* 1b */
#define REG_VLPCFG_RSV0_APSRC_ACK_MASK_LSB  (1U << 13)      /* 1b */
#define REG_VLPCFG_RSV0_EMI_ACK_MASK_LSB    (1U << 14)      /* 1b */
#define REG_VLPCFG_RSV0_INFRA_ACK_MASK_LSB  (1U << 15)      /* 1b */
#define REG_VLPCFG_RSV0_PMIC_ACK_MASK_LSB   (1U << 16)      /* 1b */
#define REG_VLPCFG_RSV0_SRCCLKENA_ACK_MASK_LSB (1U << 17)      /* 1b */
#define REG_VLPCFG_RSV0_VCORE_ACK_MASK_LSB  (1U << 18)      /* 1b */
#define REG_VLPCFG_RSV0_VRF18_ACK_MASK_LSB  (1U << 19)      /* 1b */
#define REG_VLPCFG_RSV1_APSRC_ACK_MASK_LSB  (1U << 20)      /* 1b */
#define REG_VLPCFG_RSV1_EMI_ACK_MASK_LSB    (1U << 21)      /* 1b */
#define REG_VLPCFG_RSV1_INFRA_ACK_MASK_LSB  (1U << 22)      /* 1b */
#define REG_VLPCFG_RSV1_PMIC_ACK_MASK_LSB   (1U << 23)      /* 1b */
#define REG_VLPCFG_RSV1_SRCCLKENA_ACK_MASK_LSB (1U << 24)      /* 1b */
#define REG_VLPCFG_RSV1_VCORE_ACK_MASK_LSB  (1U << 25)      /* 1b */
#define REG_VLPCFG_RSV1_VRF18_ACK_MASK_LSB  (1U << 26)      /* 1b */
#define REG_ZRAM_APSRC_ACK_MASK_LSB         (1U << 27)      /* 1b */
#define REG_ZRAM_CHIFR_DATA_COH_ACK_MASK_LSB (1U << 28)      /* 1b */
#define REG_ZRAM_CHIFR_TCU_COH_ACK_MASK_LSB (1U << 29)      /* 1b */
#define REG_ZRAM_EMI_ACK_MASK_LSB           (1U << 30)      /* 1b */
#define REG_ZRAM_INFRA_ACK_MASK_LSB         (1U << 31)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_17 (0x1C004000+0x9A10) */
#define REG_ZRAM_PMIC_ACK_MASK_LSB          (1U << 0)       /* 1b */
#define REG_ZRAM_SRCCLKENA_ACK_MASK_LSB     (1U << 1)       /* 1b */
#define REG_ZRAM_VCORE_ACK_MASK_LSB         (1U << 2)       /* 1b */
#define REG_ZRAM_VRF18_ACK_MASK_LSB         (1U << 3)       /* 1b */
#define REG_PMRC_GIP_P_VCORE_ACK_MASK_LSB   (1U << 4)       /* 1b */
#define REG_PMRC_GIP_M_VCORE_ACK_MASK_LSB   (1U << 5)       /* 1b */
#define REG_GPUEB_SYSCO_ACK_MASK_LSB        (1U << 6)       /* 1b */
/* SPM_EVENT_COUNTER_CLEAR (0x1C004000+0x9A14) */
#define REG_SPM_EVENT_COUNTER_CLR_LSB       (1U << 0)       /* 1b */
/* SPM_VCORE_EVENT_COUNT_STA (0x1C004000+0x9A18) */
#define SPM_VCORE_SLEEP_COUNT_LSB           (1U << 0)       /* 16b */
#define SPM_VCORE_WAKE_COUNT_LSB            (1U << 16)      /* 16b */
/* SPM_PMIC_EVENT_COUNT_STA (0x1C004000+0x9A1C) */
#define SPM_PMIC_SLEEP_COUNT_LSB            (1U << 0)       /* 16b */
#define SPM_PMIC_WAKE_COUNT_LSB             (1U << 16)      /* 16b */
/* SPM_SRCCLKENA_EVENT_COUNT_STA (0x1C004000+0x9A20) */
#define SPM_SRCCLKENA_SLEEP_COUNT_LSB       (1U << 0)       /* 16b */
#define SPM_SRCCLKENA_WAKE_COUNT_LSB        (1U << 16)      /* 16b */
/* SPM_INFRA_EVENT_COUNT_STA (0x1C004000+0x9A24) */
#define SPM_INFRA_SLEEP_COUNT_LSB           (1U << 0)       /* 16b */
#define SPM_INFRA_WAKE_COUNT_LSB            (1U << 16)      /* 16b */
/* SPM_VRF18_EVENT_COUNT_STA (0x1C004000+0x9A28) */
#define SPM_VRF18_SLEEP_COUNT_LSB           (1U << 0)       /* 16b */
#define SPM_VRF18_WAKE_COUNT_LSB            (1U << 16)      /* 16b */
/* SPM_EMI_EVENT_COUNT_STA (0x1C004000+0x9A2C) */
#define SPM_EMI_SLEEP_COUNT_LSB             (1U << 0)       /* 16b */
#define SPM_EMI_WAKE_COUNT_LSB              (1U << 16)      /* 16b */
/* SPM_APSRC_EVENT_COUNT_STA (0x1C004000+0x9A30) */
#define SPM_APSRC_SLEEP_COUNT_LSB           (1U << 0)       /* 16b */
#define SPM_APSRC_WAKE_COUNT_LSB            (1U << 16)      /* 16b */
/* SPM_AOV_EVENT_COUNT_STA (0x1C004000+0x9A34) */
#define SPM_AOV_SLEEP_COUNT_LSB             (1U << 0)       /* 16b */
#define SPM_AOV_WAKE_COUNT_LSB              (1U << 16)      /* 16b */
/* SPM_DCS_EVENT_COUNT_STA (0x1C004000+0x9A38) */
#define SPM_DCS_SLEEP_COUNT_LSB             (1U << 0)       /* 16b */
#define SPM_DCS_WAKE_COUNT_LSB              (1U << 16)      /* 16b */
/* SPM_SYSCO_EVENT_COUNT_STA (0x1C004000+0x9A3C) */
#define SPM_SYSCO_SLEEP_COUNT_LSB           (1U << 0)       /* 16b */
#define SPM_SYSCO_WAKE_COUNT_LSB            (1U << 16)      /* 16b */
/* SPM_ADSP_DPSW_EVENT_COUNT_STA (0x1C004000+0x9A40) */
#define SPM_ADSP_DPSW_SLEEP_COUNT_LSB       (1U << 0)       /* 16b */
#define SPM_ADSP_DPSW_WAKE_COUNT_LSB        (1U << 16)      /* 16b */
/* SPM_CHIFR_DATA_COH_EVENT_COUNT_STA (0x1C004000+0x9A44) */
#define SPM_CHIFR_DATA_COH_SLEEP_COUNT_LSB  (1U << 0)       /* 16b */
#define SPM_CHIFR_DATA_COH_WAKE_COUNT_LSB   (1U << 16)      /* 16b */
/* SPM_CHIFR_TCU_COH_EVENT_COUNT_STA (0x1C004000+0x9A48) */
#define SPM_CHIFR_TCU_COH_SLEEP_COUNT_LSB   (1U << 0)       /* 16b */
#define SPM_CHIFR_TCU_COH_WAKE_COUNT_LSB    (1U << 16)      /* 16b */
/* SPM_INTERNAL_ACK_STA (0x1C004000+0x9A4C) */
#define SPM_VCORE_INTERNAL_ACK_LSB          (1U << 0)       /* 1b */
#define SPM_PMIC_INTERNAL_ACK_LSB           (1U << 1)       /* 1b */
#define SPM_SRCCLKENA_INTERNAL_ACK_LSB      (1U << 2)       /* 1b */
#define SPM_INFRA_INTERNAL_ACK_LSB          (1U << 3)       /* 1b */
#define SPM_VRF18_INTERNAL_ACK_LSB          (1U << 4)       /* 1b */
#define SPM_EMI_INTERNAL_ACK_LSB            (1U << 5)       /* 1b */
#define SPM_APSRC_INTERNAL_ACK_LSB          (1U << 6)       /* 1b */
#define SPM_AOV_INTERNAL_ACK_LSB            (1U << 7)       /* 1b */
#define SPM_DCS_INTERNAL_ACK_LSB            (1U << 8)       /* 1b */
#define SPM_SYSCO_INTERNAL_ACK_LSB          (1U << 9)       /* 1b */
#define SPM_ADSP_DPSW_INTERNAL_ACK_LSB      (1U << 10)      /* 1b */
#define SPM_CHIFR_DATA_COH_INTERNAL_ACK_LSB (1U << 11)      /* 1b */
#define SPM_CHIFR_TCU_COH_INTERNAL_ACK_LSB  (1U << 12)      /* 1b */
#define SPM_MCU_MEM_INTERNAL_ACK_LSB        (1U << 13)      /* 1b */
/* SPM_WAKEUP_H_STA (0x1C004000+0x9A50) */
#define SPM_WAKEUP_EVENT_H_LSB              (1U << 0)       /* 32b */
/* SPM_WAKEUP_EVENT_H_MASK (0x1C004000+0x9A54) */
#define REG_WAKEUP_EVENT_H_MASK_LSB         (1U << 0)       /* 32b */
/* SPM_WAKEUP_EVENT_H_SENS (0x1C004000+0x9A58) */
#define REG_WAKEUP_EVENT_H_SENS_LSB         (1U << 0)       /* 32b */
/* SPM_WAKEUP_EVENT_H_CLEAR (0x1C004000+0x9A5C) */
#define REG_WAKEUP_EVENT_H_CLR_LSB          (1U << 0)       /* 32b */
/* SPM_SRC_MASK_RSV_0 (0x1C004000+0x9A60) */
#define REG_ADSP_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 0)       /* 1b */
#define REG_ADSP_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 1)       /* 1b */
#define REG_APIFR_HASH_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 2)       /* 1b */
#define REG_APIFR_HASH_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 3)       /* 1b */
#define REG_APIFR_IO_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 4)       /* 1b */
#define REG_APIFR_IO_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 5)       /* 1b */
#define REG_APIFR_IO_SRCCLKENA_RSV_MASK_B_LSB (1U << 6)       /* 1b */
#define REG_APIFR_MEM_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 7)       /* 1b */
#define REG_APIFR_MEM_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 8)       /* 1b */
#define REG_AUDIO_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 9)       /* 1b */
#define REG_AUDIO_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 10)      /* 1b */
#define REG_AUDIO_EMI_REQ_RSV_MASK_B_LSB    (1U << 11)      /* 1b */
#define REG_CCIF_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 12)      /* 12b */
#define REG_ILDO_APSRC_REQ_RSV_MASK_B_LSB   (1U << 24)      /* 1b */
#define REG_ILDO_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 25)      /* 1b */
#define REG_ILDO_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 26)      /* 1b */
#define REG_ILDO_EMI_REQ_RSV_MASK_B_LSB     (1U << 27)      /* 1b */
#define REG_ILDO_INFRA_REQ_RSV_MASK_B_LSB   (1U << 28)      /* 1b */
#define REG_ILDO_PMIC_REQ_RSV_MASK_B_LSB    (1U << 29)      /* 1b */
#define REG_ILDO_SRCCLKENA_RSV_MASK_B_LSB   (1U << 30)      /* 1b */
#define REG_ILDO_VRF18_REQ_RSV_MASK_B_LSB   (1U << 31)      /* 1b */
/* SPM_SRC_MASK_RSV_1 (0x1C004000+0x9A64) */
#define REG_CCIF_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 0)       /* 12b */
#define REG_CCIF_EMI_REQ_RSV_MASK_B_LSB     (1U << 12)      /* 12b */
/* SPM_SRC_MASK_RSV_2 (0x1C004000+0x9A68) */
#define REG_CCIF_PMIC_REQ_RSV_MASK_B_LSB    (1U << 0)       /* 12b */
#define REG_CCIF_VRF18_REQ_RSV_MASK_B_LSB   (1U << 12)      /* 12b */
#define REG_CG_CHECK_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 24)      /* 1b */
#define REG_CG_CHECK_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 25)      /* 1b */
#define REG_CKSYS_APSRC_REQ_RSV_MASK_B_LSB  (1U << 26)      /* 1b */
#define REG_CKSYS_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 27)      /* 1b */
#define REG_CKSYS_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 28)      /* 1b */
#define REG_CKSYS_EMI_REQ_RSV_MASK_B_LSB    (1U << 29)      /* 1b */
#define REG_CKSYS_INFRA_REQ_RSV_MASK_B_LSB  (1U << 30)      /* 1b */
#define REG_CKSYS_PMIC_REQ_RSV_MASK_B_LSB   (1U << 31)      /* 1b */
/* SPM_SRC_MASK_RSV_3 (0x1C004000+0x9A6C) */
#define REG_CKSYS_VCORE_REQ_RSV_MASK_B_LSB  (1U << 0)       /* 1b */
#define REG_CKSYS_VRF18_REQ_RSV_MASK_B_LSB  (1U << 1)       /* 1b */
#define REG_CKSYS1_APSRC_REQ_RSV_MASK_B_LSB (1U << 2)       /* 1b */
#define REG_CKSYS1_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 3)       /* 1b */
#define REG_CKSYS1_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 4)       /* 1b */
#define REG_CKSYS1_EMI_REQ_RSV_MASK_B_LSB   (1U << 5)       /* 1b */
#define REG_CKSYS1_INFRA_REQ_RSV_MASK_B_LSB (1U << 6)       /* 1b */
#define REG_CKSYS1_VRF18_REQ_RSV_MASK_B_LSB (1U << 7)       /* 1b */
#define REG_CKSYS2_APSRC_REQ_RSV_MASK_B_LSB (1U << 8)       /* 1b */
#define REG_CKSYS2_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 9)       /* 1b */
#define REG_CKSYS2_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 10)      /* 1b */
#define REG_CKSYS2_EMI_REQ_RSV_MASK_B_LSB   (1U << 11)      /* 1b */
#define REG_CKSYS2_INFRA_REQ_RSV_MASK_B_LSB (1U << 12)      /* 1b */
#define REG_CKSYS2_VRF18_REQ_RSV_MASK_B_LSB (1U << 13)      /* 1b */
#define REG_CONN_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 14)      /* 1b */
#define REG_CONN_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 15)      /* 1b */
#define REG_MCUPM_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 16)      /* 1b */
#define REG_MCUPM_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 17)      /* 1b */
#define REG_DPM_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 18)      /* 4b */
#define REG_DPM_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 22)      /* 4b */
#define REG_DVFSRC_APSRC_REQ_RSV_MASK_B_LSB (1U << 26)      /* 1b */
#define REG_DVFSRC_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 27)      /* 1b */
#define REG_DVFSRC_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 28)      /* 1b */
#define REG_DVFSRC_EMI_REQ_RSV_MASK_B_LSB   (1U << 29)      /* 1b */
#define REG_DVFSRC_INFRA_REQ_RSV_MASK_B_LSB (1U << 30)      /* 1b */
#define REG_DVFSRC_PMIC_REQ_RSV_MASK_B_LSB  (1U << 31)      /* 1b */
/* SPM_SRC_MASK_RSV_4 (0x1C004000+0x9A70) */
#define REG_DVFSRC_SRCCLKENA_RSV_MASK_B_LSB (1U << 0)       /* 1b */
#define REG_DVFSRC_VCORE_REQ_RSV_MASK_B_LSB (1U << 1)       /* 1b */
#define REG_DVFSRC_VRF18_REQ_RSV_MASK_B_LSB (1U << 2)       /* 1b */
#define REG_EMI_INFRA_RV33_EMI_REQ_RSV_MASK_B_LSB (1U << 3)       /* 1b */
#define REG_EMISYS_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 4)       /* 1b */
#define REG_EMISYS_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 5)       /* 1b */
#define REG_EMISYS_EMI_REQ_RSV_MASK_B_LSB   (1U << 6)       /* 1b */
#define REG_EMISYS_INFRA_REQ_RSV_MASK_B_LSB (1U << 7)       /* 1b */
#define REG_EMISYS_PMIC_REQ_RSV_MASK_B_LSB  (1U << 8)       /* 1b */
#define REG_EMISYS_SRCCLKENA_RSV_MASK_B_LSB (1U << 9)       /* 1b */
#define REG_EMISYS_VCORE_REQ_RSV_MASK_B_LSB (1U << 10)      /* 1b */
#define REG_EMISYS_VRF18_REQ_RSV_MASK_B_LSB (1U << 11)      /* 1b */
#define REG_HWCCF_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 12)      /* 1b */
#define REG_HWCCF_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 13)      /* 1b */
#define REG_IPIC_APSRC_REQ_RSV_MASK_B_LSB   (1U << 14)      /* 1b */
#define REG_IPIC_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 15)      /* 1b */
#define REG_IPIC_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 16)      /* 1b */
#define REG_IPIC_EMI_REQ_RSV_MASK_B_LSB     (1U << 17)      /* 1b */
#define REG_IPIC_PMIC_REQ_RSV_MASK_B_LSB    (1U << 18)      /* 1b */
#define REG_IPIC_SRCCLKENA_RSV_MASK_B_LSB   (1U << 19)      /* 1b */
#define REG_IPIC_VCORE_REQ_RSV_MASK_B_LSB   (1U << 20)      /* 1b */
#define REG_MCU_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 21)      /* 1b */
#define REG_MCU_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 22)      /* 1b */
#define REG_MD_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 23)      /* 1b */
#define REG_MD_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 24)      /* 1b */
#define REG_PCIE0_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 25)      /* 1b */
#define REG_PCIE0_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 26)      /* 1b */
#define REG_PCIE1_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 27)      /* 1b */
#define REG_PCIE1_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 28)      /* 1b */
#define REG_PERISYS_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 29)      /* 1b */
#define REG_PERISYS_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 30)      /* 1b */
#define REG_PERISYS_PMIC_REQ_RSV_MASK_B_LSB (1U << 31)      /* 1b */
/* SPM_SRC_MASK_RSV_5 (0x1C004000+0x9A74) */
#define REG_PERISYS_VCORE_REQ_RSV_MASK_B_LSB (1U << 0)       /* 1b */
#define REG_PLL_APSRC_REQ_RSV_MASK_B_LSB    (1U << 1)       /* 16b */
/* SPM_SRC_MASK_RSV_6 (0x1C004000+0x9A78) */
#define REG_PLL_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 0)       /* 16b */
#define REG_PLL_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 16)      /* 16b */
/* SPM_SRC_MASK_RSV_7 (0x1C004000+0x9A7C) */
#define REG_PLL_EMI_REQ_RSV_MASK_B_LSB      (1U << 0)       /* 16b */
#define REG_PLL_INFRA_REQ_RSV_MASK_B_LSB    (1U << 16)      /* 16b */
/* SPM_SRC_MASK_RSV_8 (0x1C004000+0x9A80) */
#define REG_PLL_VRF18_REQ_RSV_MASK_B_LSB    (1U << 0)       /* 16b */
#define REG_PMRC_GIP_M_APSRC_REQ_RSV_MASK_B_LSB (1U << 16)      /* 1b */
#define REG_PMRC_GIP_M_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 17)      /* 1b */
#define REG_PMRC_GIP_M_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 18)      /* 1b */
#define REG_PMRC_GIP_M_EMI_REQ_RSV_MASK_B_LSB (1U << 19)      /* 1b */
#define REG_PMRC_GIP_M_INFRA_REQ_RSV_MASK_B_LSB (1U << 20)      /* 1b */
#define REG_PMRC_GIP_M_PMIC_REQ_RSV_MASK_B_LSB (1U << 21)      /* 1b */
#define REG_PMRC_GIP_M_SRCCLKENA_RSV_MASK_B_LSB (1U << 22)      /* 1b */
#define REG_PMRC_GIP_M_VRF18_REQ_RSV_MASK_B_LSB (1U << 23)      /* 1b */
#define REG_PMRC_GIP_P_APSRC_REQ_RSV_MASK_B_LSB (1U << 24)      /* 1b */
#define REG_PMRC_GIP_P_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 25)      /* 1b */
#define REG_PMRC_GIP_P_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 26)      /* 1b */
#define REG_PMRC_GIP_P_EMI_REQ_RSV_MASK_B_LSB (1U << 27)      /* 1b */
#define REG_PMRC_GIP_P_INFRA_REQ_RSV_MASK_B_LSB (1U << 28)      /* 1b */
#define REG_PMRC_GIP_P_PMIC_REQ_RSV_MASK_B_LSB (1U << 29)      /* 1b */
#define REG_PMRC_GIP_P_SRCCLKENA_RSV_MASK_B_LSB (1U << 30)      /* 1b */
#define REG_PMRC_GIP_P_VRF18_REQ_RSV_MASK_B_LSB (1U << 31)      /* 1b */
/* SPM_SRC_MASK_RSV_9 (0x1C004000+0x9A84) */
#define REG_SCP_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 0)       /* 1b */
#define REG_SCP_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 1)       /* 1b */
#define REG_SPU_HWROT_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 2)       /* 1b */
#define REG_SPU_HWROT_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 3)       /* 1b */
#define REG_SPU_ISE_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 4)       /* 1b */
#define REG_SPU_ISE_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 5)       /* 1b */
#define REG_SRCCLKENI_APSRC_REQ_RSV_MASK_B_LSB (1U << 6)       /* 2b */
#define REG_SRCCLKENI_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 8)       /* 2b */
#define REG_SRCCLKENI_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 10)      /* 2b */
#define REG_SRCCLKENI_EMI_REQ_RSV_MASK_B_LSB (1U << 12)      /* 2b */
#define REG_SRCCLKENI_VRF18_REQ_RSV_MASK_B_LSB (1U << 14)      /* 2b */
#define REG_SSPM_VCORE_REQ_RSV_MASK_B_LSB   (1U << 16)      /* 1b */
#define REG_SSRSYS_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 17)      /* 1b */
#define REG_SSRSYS_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 18)      /* 1b */
#define REG_SSRSYS_VCORE_REQ_RSV_MASK_B_LSB (1U << 19)      /* 1b */
#define REG_UART_HUB_APSRC_REQ_RSV_MASK_B_LSB (1U << 20)      /* 1b */
#define REG_UART_HUB_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 21)      /* 1b */
#define REG_UART_HUB_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 22)      /* 1b */
#define REG_UART_HUB_EMI_REQ_RSV_MASK_B_LSB (1U << 23)      /* 1b */
#define REG_UFS0_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 24)      /* 1b */
#define REG_UFS0_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 25)      /* 1b */
#define REG_UFS1_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 26)      /* 1b */
#define REG_UFS1_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 27)      /* 1b */
#define REG_USB_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 28)      /* 1b */
#define REG_USB_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 29)      /* 1b */
#define REG_VLP_PMSR_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 30)      /* 1b */
#define REG_VLP_PMSR_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 31)      /* 1b */
/* SPM_SRC_MASK_RSV_10 (0x1C004000+0x9A88) */
#define REG_VLPCFG_RSV0_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 0)       /* 1b */
#define REG_VLPCFG_RSV0_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 1)       /* 1b */
#define REG_VLPCFG_RSV1_CHIFR_DATA_COH_REQ_RSV_MASK_B_LSB (1U << 2)       /* 1b */
#define REG_VLPCFG_RSV1_CHIFR_TCU_COH_REQ_RSV_MASK_B_LSB (1U << 3)       /* 1b */
/* SPM_REQ_STA_RSV_0 (0x1C004000+0x9A8C) */
#define ADSP_CHIFR_DATA_COH_REQ_RSV_LSB     (1U << 0)       /* 1b */
#define ADSP_CHIFR_TCU_COH_REQ_RSV_LSB      (1U << 1)       /* 1b */
#define APIFR_HASH_CHIFR_DATA_COH_REQ_RSV_LSB (1U << 2)       /* 1b */
#define APIFR_HASH_CHIFR_TCU_COH_REQ_RSV_LSB (1U << 3)       /* 1b */
#define APIFR_IO_CHIFR_DATA_COH_REQ_RSV_LSB (1U << 4)       /* 1b */
#define APIFR_IO_CHIFR_TCU_COH_REQ_RSV_LSB  (1U << 5)       /* 1b */
#define APIFR_IO_SRCCLKENA_RSV_LSB          (1U << 6)       /* 1b */
#define APIFR_MEM_CHIFR_DATA_COH_REQ_RSV_LSB (1U << 7)       /* 1b */
#define APIFR_MEM_CHIFR_TCU_COH_REQ_RSV_LSB (1U << 8)       /* 1b */
#define AUDIO_CHIFR_DATA_COH_REQ_RSV_LSB    (1U << 9)       /* 1b */
#define AUDIO_CHIFR_TCU_COH_REQ_RSV_LSB     (1U << 10)      /* 1b */
#define AUDIO_EMI_REQ_RSV_LSB               (1U << 11)      /* 1b */
#define CCIF_CHIFR_DATA_COH_REQ_RSV_LSB     (1U << 12)      /* 12b */
#define ILDO_APSRC_REQ_RSV_LSB              (1U << 24)      /* 1b */
#define ILDO_CHIFR_DATA_COH_REQ_RSV_LSB     (1U << 25)      /* 1b */
#define ILDO_CHIFR_TCU_COH_REQ_RSV_LSB      (1U << 26)      /* 1b */
#define ILDO_EMI_REQ_RSV_LSB                (1U << 27)      /* 1b */
#define ILDO_INFRA_REQ_RSV_LSB              (1U << 28)      /* 1b */
#define ILDO_PMIC_REQ_RSV_LSB               (1U << 29)      /* 1b */
#define ILDO_SRCCLKENA_RSV_LSB              (1U << 30)      /* 1b */
#define ILDO_VRF18_REQ_RSV_LSB              (1U << 31)      /* 1b */
/* SPM_REQ_STA_RSV_1 (0x1C004000+0x9A90) */
#define CCIF_CHIFR_TCU_COH_REQ_RSV_LSB      (1U << 0)       /* 12b */
#define CCIF_EMI_REQ_RSV_LSB                (1U << 12)      /* 12b */
/* SPM_REQ_STA_RSV_2 (0x1C004000+0x9A94) */
#define CCIF_PMIC_REQ_RSV_LSB               (1U << 0)       /* 12b */
#define CCIF_VRF18_REQ_RSV_LSB              (1U << 12)      /* 12b */
#define CG_CHECK_CHIFR_DATA_COH_REQ_RSV_LSB (1U << 24)      /* 1b */
#define CG_CHECK_CHIFR_TCU_COH_REQ_RSV_LSB  (1U << 25)      /* 1b */
#define CKSYS_APSRC_REQ_RSV_LSB             (1U << 26)      /* 1b */
#define CKSYS_CHIFR_DATA_COH_REQ_RSV_LSB    (1U << 27)      /* 1b */
#define CKSYS_CHIFR_TCU_COH_REQ_RSV_LSB     (1U << 28)      /* 1b */
#define CKSYS_EMI_REQ_RSV_LSB               (1U << 29)      /* 1b */
#define CKSYS_INFRA_REQ_RSV_LSB             (1U << 30)      /* 1b */
#define CKSYS_PMIC_REQ_RSV_LSB              (1U << 31)      /* 1b */
/* SPM_REQ_STA_RSV_3 (0x1C004000+0x9A98) */
#define CKSYS_VCORE_REQ_RSV_LSB             (1U << 0)       /* 1b */
#define CKSYS_VRF18_REQ_RSV_LSB             (1U << 1)       /* 1b */
#define CKSYS1_APSRC_REQ_RSV_LSB            (1U << 2)       /* 1b */
#define CKSYS1_CHIFR_DATA_COH_REQ_RSV_LSB   (1U << 3)       /* 1b */
#define CKSYS1_CHIFR_TCU_COH_REQ_RSV_LSB    (1U << 4)       /* 1b */
#define CKSYS1_EMI_REQ_RSV_LSB              (1U << 5)       /* 1b */
#define CKSYS1_INFRA_REQ_RSV_LSB            (1U << 6)       /* 1b */
#define CKSYS1_VRF18_REQ_RSV_LSB            (1U << 7)       /* 1b */
#define CKSYS2_APSRC_REQ_RSV_LSB            (1U << 8)       /* 1b */
#define CKSYS2_CHIFR_DATA_COH_REQ_RSV_LSB   (1U << 9)       /* 1b */
#define CKSYS2_CHIFR_TCU_COH_REQ_RSV_LSB    (1U << 10)      /* 1b */
#define CKSYS2_EMI_REQ_RSV_LSB              (1U << 11)      /* 1b */
#define CKSYS2_INFRA_REQ_RSV_LSB            (1U << 12)      /* 1b */
#define CKSYS2_VRF18_REQ_RSV_LSB            (1U << 13)      /* 1b */
#define CONN_CHIFR_DATA_COH_REQ_RSV_LSB     (1U << 14)      /* 1b */
#define CONN_CHIFR_TCU_COH_REQ_RSV_LSB      (1U << 15)      /* 1b */
#define MCUPM_CHIFR_DATA_COH_REQ_RSV_LSB    (1U << 16)      /* 1b */
#define MCUPM_CHIFR_TCU_COH_REQ_RSV_LSB     (1U << 17)      /* 1b */
#define DPM_CHIFR_DATA_COH_REQ_RSV_LSB      (1U << 18)      /* 4b */
#define DPM_CHIFR_TCU_COH_REQ_RSV_LSB       (1U << 22)      /* 4b */
#define DVFSRC_APSRC_REQ_RSV_LSB            (1U << 26)      /* 1b */
#define DVFSRC_CHIFR_DATA_COH_REQ_RSV_LSB   (1U << 27)      /* 1b */
#define DVFSRC_CHIFR_TCU_COH_REQ_RSV_LSB    (1U << 28)      /* 1b */
#define DVFSRC_EMI_REQ_RSV_LSB              (1U << 29)      /* 1b */
#define DVFSRC_INFRA_REQ_RSV_LSB            (1U << 30)      /* 1b */
#define DVFSRC_PMIC_REQ_RSV_LSB             (1U << 31)      /* 1b */
/* SPM_REQ_STA_RSV_4 (0x1C004000+0x9A9C) */
#define DVFSRC_SRCCLKENA_RSV_LSB            (1U << 0)       /* 1b */
#define DVFSRC_VCORE_REQ_RSV_LSB            (1U << 1)       /* 1b */
#define DVFSRC_VRF18_REQ_RSV_LSB            (1U << 2)       /* 1b */
#define EMI_INFRA_RV33_EMI_REQ_RSV_LSB      (1U << 3)       /* 1b */
#define EMISYS_CHIFR_DATA_COH_REQ_RSV_LSB   (1U << 4)       /* 1b */
#define EMISYS_CHIFR_TCU_COH_REQ_RSV_LSB    (1U << 5)       /* 1b */
#define EMISYS_EMI_REQ_RSV_LSB              (1U << 6)       /* 1b */
#define EMISYS_INFRA_REQ_RSV_LSB            (1U << 7)       /* 1b */
#define EMISYS_PMIC_REQ_RSV_LSB             (1U << 8)       /* 1b */
#define EMISYS_SRCCLKENA_RSV_LSB            (1U << 9)       /* 1b */
#define EMISYS_VCORE_REQ_RSV_LSB            (1U << 10)      /* 1b */
#define EMISYS_VRF18_REQ_RSV_LSB            (1U << 11)      /* 1b */
#define HWCCF_CHIFR_DATA_COH_REQ_RSV_LSB    (1U << 12)      /* 1b */
#define HWCCF_CHIFR_TCU_COH_REQ_RSV_LSB     (1U << 13)      /* 1b */
#define IPIC_APSRC_REQ_RSV_LSB              (1U << 14)      /* 1b */
#define IPIC_CHIFR_DATA_COH_REQ_RSV_LSB     (1U << 15)      /* 1b */
#define IPIC_CHIFR_TCU_COH_REQ_RSV_LSB      (1U << 16)      /* 1b */
#define IPIC_EMI_REQ_RSV_LSB                (1U << 17)      /* 1b */
#define IPIC_PMIC_REQ_RSV_LSB               (1U << 18)      /* 1b */
#define IPIC_SRCCLKENA_RSV_LSB              (1U << 19)      /* 1b */
#define IPIC_VCORE_REQ_RSV_LSB              (1U << 20)      /* 1b */
#define MCU_CHIFR_DATA_COH_REQ_RSV_LSB      (1U << 21)      /* 1b */
#define MCU_CHIFR_TCU_COH_REQ_RSV_LSB       (1U << 22)      /* 1b */
#define MD_CHIFR_DATA_COH_REQ_RSV_LSB       (1U << 23)      /* 1b */
#define MD_CHIFR_TCU_COH_REQ_RSV_LSB        (1U << 24)      /* 1b */
#define PCIE0_CHIFR_DATA_COH_REQ_RSV_LSB    (1U << 25)      /* 1b */
#define PCIE0_CHIFR_TCU_COH_REQ_RSV_LSB     (1U << 26)      /* 1b */
#define PCIE1_CHIFR_DATA_COH_REQ_RSV_LSB    (1U << 27)      /* 1b */
#define PCIE1_CHIFR_TCU_COH_REQ_RSV_LSB     (1U << 28)      /* 1b */
#define PERISYS_CHIFR_DATA_COH_REQ_RSV_LSB  (1U << 29)      /* 1b */
#define PERISYS_CHIFR_TCU_COH_REQ_RSV_LSB   (1U << 30)      /* 1b */
#define PERISYS_PMIC_REQ_RSV_LSB            (1U << 31)      /* 1b */
/* SPM_REQ_STA_RSV_5 (0x1C004000+0x9AA0) */
#define PERISYS_VCORE_REQ_RSV_LSB           (1U << 0)       /* 1b */
#define PLL_APSRC_REQ_RSV_LSB               (1U << 1)       /* 16b */
/* SPM_REQ_STA_RSV_6 (0x1C004000+0x9AA4) */
#define PLL_CHIFR_DATA_COH_REQ_RSV_LSB      (1U << 0)       /* 16b */
#define PLL_CHIFR_TCU_COH_REQ_RSV_LSB       (1U << 16)      /* 16b */
/* SPM_REQ_STA_RSV_7 (0x1C004000+0x9AA8) */
#define PLL_EMI_REQ_RSV_LSB                 (1U << 0)       /* 16b */
#define PLL_INFRA_REQ_RSV_LSB               (1U << 16)      /* 16b */
/* SPM_REQ_STA_RSV_8 (0x1C004000+0x9AAC) */
#define PLL_VRF18_REQ_RSV_LSB               (1U << 0)       /* 16b */
#define PMRC_GIP_M_APSRC_REQ_RSV_LSB        (1U << 16)      /* 1b */
#define PMRC_GIP_M_CHIFR_DATA_COH_REQ_RSV_LSB (1U << 17)      /* 1b */
#define PMRC_GIP_M_CHIFR_TCU_COH_REQ_RSV_LSB (1U << 18)      /* 1b */
#define PMRC_GIP_M_EMI_REQ_RSV_LSB          (1U << 19)      /* 1b */
#define PMRC_GIP_M_INFRA_REQ_RSV_LSB        (1U << 20)      /* 1b */
#define PMRC_GIP_M_PMIC_REQ_RSV_LSB         (1U << 21)      /* 1b */
#define PMRC_GIP_M_SRCCLKENA_RSV_LSB        (1U << 22)      /* 1b */
#define PMRC_GIP_M_VRF18_REQ_RSV_LSB        (1U << 23)      /* 1b */
#define PMRC_GIP_P_APSRC_REQ_RSV_LSB        (1U << 24)      /* 1b */
#define PMRC_GIP_P_CHIFR_DATA_COH_REQ_RSV_LSB (1U << 25)      /* 1b */
#define PMRC_GIP_P_CHIFR_TCU_COH_REQ_RSV_LSB (1U << 26)      /* 1b */
#define PMRC_GIP_P_EMI_REQ_RSV_LSB          (1U << 27)      /* 1b */
#define PMRC_GIP_P_INFRA_REQ_RSV_LSB        (1U << 28)      /* 1b */
#define PMRC_GIP_P_PMIC_REQ_RSV_LSB         (1U << 29)      /* 1b */
#define PMRC_GIP_P_SRCCLKENA_RSV_LSB        (1U << 30)      /* 1b */
#define PMRC_GIP_P_VRF18_REQ_RSV_LSB        (1U << 31)      /* 1b */
/* SPM_REQ_STA_RSV_9 (0x1C004000+0x9AB0) */
#define SCP_CHIFR_DATA_COH_REQ_RSV_LSB      (1U << 0)       /* 1b */
#define SCP_CHIFR_TCU_COH_REQ_RSV_LSB       (1U << 1)       /* 1b */
#define SPU_HWROT_CHIFR_DATA_COH_REQ_RSV_LSB (1U << 2)       /* 1b */
#define SPU_HWROT_CHIFR_TCU_COH_REQ_RSV_LSB (1U << 3)       /* 1b */
#define SPU_ISE_CHIFR_DATA_COH_REQ_RSV_LSB  (1U << 4)       /* 1b */
#define SPU_ISE_CHIFR_TCU_COH_REQ_RSV_LSB   (1U << 5)       /* 1b */
#define SRCCLKENI_APSRC_REQ_RSV_LSB         (1U << 6)       /* 2b */
#define SRCCLKENI_CHIFR_DATA_COH_REQ_RSV_LSB (1U << 8)       /* 2b */
#define SRCCLKENI_CHIFR_TCU_COH_REQ_RSV_LSB (1U << 10)      /* 2b */
#define SRCCLKENI_EMI_REQ_RSV_LSB           (1U << 12)      /* 2b */
#define SRCCLKENI_VRF18_REQ_RSV_LSB         (1U << 14)      /* 2b */
#define SSPM_VCORE_REQ_RSV_LSB              (1U << 16)      /* 1b */
#define SSRSYS_CHIFR_DATA_COH_REQ_RSV_LSB   (1U << 17)      /* 1b */
#define SSRSYS_CHIFR_TCU_COH_REQ_RSV_LSB    (1U << 18)      /* 1b */
#define SSRSYS_VCORE_REQ_RSV_LSB            (1U << 19)      /* 1b */
#define UART_HUB_APSRC_REQ_RSV_LSB          (1U << 20)      /* 1b */
#define UART_HUB_CHIFR_DATA_COH_REQ_RSV_LSB (1U << 21)      /* 1b */
#define UART_HUB_CHIFR_TCU_COH_REQ_RSV_LSB  (1U << 22)      /* 1b */
#define UART_HUB_EMI_REQ_RSV_LSB            (1U << 23)      /* 1b */
#define UFS0_CHIFR_DATA_COH_REQ_RSV_LSB     (1U << 24)      /* 1b */
#define UFS0_CHIFR_TCU_COH_REQ_RSV_LSB      (1U << 25)      /* 1b */
#define UFS1_CHIFR_DATA_COH_REQ_RSV_LSB     (1U << 26)      /* 1b */
#define UFS1_CHIFR_TCU_COH_REQ_RSV_LSB      (1U << 27)      /* 1b */
#define USB_CHIFR_DATA_COH_REQ_RSV_LSB      (1U << 28)      /* 1b */
#define USB_CHIFR_TCU_COH_REQ_RSV_LSB       (1U << 29)      /* 1b */
#define VLP_PMSR_CHIFR_DATA_COH_REQ_RSV_LSB (1U << 30)      /* 1b */
#define VLP_PMSR_CHIFR_TCU_COH_REQ_RSV_LSB  (1U << 31)      /* 1b */
/* SPM_REQ_STA_RSV_10 (0x1C004000+0x9AB4) */
#define VLPCFG_RSV0_CHIFR_DATA_COH_REQ_RSV_LSB (1U << 0)       /* 1b */
#define VLPCFG_RSV0_CHIFR_TCU_COH_REQ_RSV_LSB (1U << 1)       /* 1b */
#define VLPCFG_RSV1_CHIFR_DATA_COH_REQ_RSV_LSB (1U << 2)       /* 1b */
#define VLPCFG_RSV1_CHIFR_TCU_COH_REQ_RSV_LSB (1U << 3)       /* 1b */
/* SPM_RESOURCE_ACK_MASK_RSV_0 (0x1C004000+0x9AB8) */
#define REG_ADSP_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 0)       /* 1b */
#define REG_ADSP_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 1)       /* 1b */
#define REG_APIFR_HASH_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 2)       /* 1b */
#define REG_APIFR_HASH_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 3)       /* 1b */
#define REG_APIFR_IO_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 4)       /* 1b */
#define REG_APIFR_IO_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 5)       /* 1b */
#define REG_APIFR_IO_SRCCLKENA_ACK_RSV_MASK_LSB (1U << 6)       /* 1b */
#define REG_APIFR_MEM_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 7)       /* 1b */
#define REG_APIFR_MEM_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 8)       /* 1b */
#define REG_AUDIO_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 9)       /* 1b */
#define REG_AUDIO_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 10)      /* 1b */
#define REG_AUDIO_EMI_ACK_RSV_MASK_LSB      (1U << 11)      /* 1b */
#define REG_CCIF_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 12)      /* 12b */
#define REG_ILDO_APSRC_ACK_RSV_MASK_LSB     (1U << 24)      /* 1b */
#define REG_ILDO_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 25)      /* 1b */
#define REG_ILDO_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 26)      /* 1b */
#define REG_ILDO_EMI_ACK_RSV_MASK_LSB       (1U << 27)      /* 1b */
#define REG_ILDO_INFRA_ACK_RSV_MASK_LSB     (1U << 28)      /* 1b */
#define REG_ILDO_PMIC_ACK_RSV_MASK_LSB      (1U << 29)      /* 1b */
#define REG_ILDO_SRCCLKENA_ACK_RSV_MASK_LSB (1U << 30)      /* 1b */
#define REG_ILDO_VRF18_ACK_RSV_MASK_LSB     (1U << 31)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_RSV_1 (0x1C004000+0x9ABC) */
#define REG_CCIF_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 0)       /* 12b */
#define REG_CCIF_EMI_ACK_RSV_MASK_LSB       (1U << 12)      /* 12b */
/* SPM_RESOURCE_ACK_MASK_RSV_2 (0x1C004000+0x9AC0) */
#define REG_CCIF_PMIC_ACK_RSV_MASK_LSB      (1U << 0)       /* 12b */
#define REG_CCIF_VRF18_ACK_RSV_MASK_LSB     (1U << 12)      /* 12b */
#define REG_CKSYS_APSRC_ACK_RSV_MASK_LSB    (1U << 24)      /* 1b */
#define REG_CKSYS_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 25)      /* 1b */
#define REG_CKSYS_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 26)      /* 1b */
#define REG_CKSYS_EMI_ACK_RSV_MASK_LSB      (1U << 27)      /* 1b */
#define REG_CKSYS_INFRA_ACK_RSV_MASK_LSB    (1U << 28)      /* 1b */
#define REG_CKSYS_PMIC_ACK_RSV_MASK_LSB     (1U << 29)      /* 1b */
#define REG_CKSYS_VCORE_ACK_RSV_MASK_LSB    (1U << 30)      /* 1b */
#define REG_CKSYS_VRF18_ACK_RSV_MASK_LSB    (1U << 31)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_RSV_3 (0x1C004000+0x9AC4) */
#define REG_CKSYS1_APSRC_ACK_RSV_MASK_LSB   (1U << 0)       /* 1b */
#define REG_CKSYS1_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 1)       /* 1b */
#define REG_CKSYS1_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 2)       /* 1b */
#define REG_CKSYS1_EMI_ACK_RSV_MASK_LSB     (1U << 3)       /* 1b */
#define REG_CKSYS1_INFRA_ACK_RSV_MASK_LSB   (1U << 4)       /* 1b */
#define REG_CKSYS1_VRF18_ACK_RSV_MASK_LSB   (1U << 5)       /* 1b */
#define REG_CKSYS2_APSRC_ACK_RSV_MASK_LSB   (1U << 6)       /* 1b */
#define REG_CKSYS2_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 7)       /* 1b */
#define REG_CKSYS2_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 8)       /* 1b */
#define REG_CKSYS2_EMI_ACK_RSV_MASK_LSB     (1U << 9)       /* 1b */
#define REG_CKSYS2_INFRA_ACK_RSV_MASK_LSB   (1U << 10)      /* 1b */
#define REG_CKSYS2_VRF18_ACK_RSV_MASK_LSB   (1U << 11)      /* 1b */
#define REG_CONN_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 12)      /* 1b */
#define REG_CONN_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 13)      /* 1b */
#define REG_MCUPM_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 14)      /* 1b */
#define REG_MCUPM_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 15)      /* 1b */
#define REG_DPM_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 16)      /* 4b */
#define REG_DPM_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 20)      /* 4b */
#define REG_EMI_INFRA_RV33_EMI_ACK_RSV_MASK_LSB (1U << 24)      /* 1b */
#define REG_EMISYS_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 25)      /* 1b */
#define REG_EMISYS_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 26)      /* 1b */
#define REG_EMISYS_EMI_ACK_RSV_MASK_LSB     (1U << 27)      /* 1b */
#define REG_EMISYS_INFRA_ACK_RSV_MASK_LSB   (1U << 28)      /* 1b */
#define REG_EMISYS_PMIC_ACK_RSV_MASK_LSB    (1U << 29)      /* 1b */
#define REG_EMISYS_SRCCLKENA_ACK_RSV_MASK_LSB (1U << 30)      /* 1b */
#define REG_EMISYS_VCORE_ACK_RSV_MASK_LSB   (1U << 31)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_RSV_4 (0x1C004000+0x9AC8) */
#define REG_EMISYS_VRF18_ACK_RSV_MASK_LSB   (1U << 0)       /* 1b */
#define REG_HWCCF_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 1)       /* 1b */
#define REG_HWCCF_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 2)       /* 1b */
#define REG_IPIC_APSRC_ACK_RSV_MASK_LSB     (1U << 3)       /* 1b */
#define REG_IPIC_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 4)       /* 1b */
#define REG_IPIC_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 5)       /* 1b */
#define REG_IPIC_EMI_ACK_RSV_MASK_LSB       (1U << 6)       /* 1b */
#define REG_IPIC_PMIC_ACK_RSV_MASK_LSB      (1U << 7)       /* 1b */
#define REG_IPIC_SRCCLKENA_ACK_RSV_MASK_LSB (1U << 8)       /* 1b */
#define REG_IPIC_VCORE_ACK_RSV_MASK_LSB     (1U << 9)       /* 1b */
#define REG_MCU_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 10)      /* 1b */
#define REG_MCU_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 11)      /* 1b */
#define REG_MD_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 12)      /* 1b */
#define REG_MD_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 13)      /* 1b */
#define REG_PCIE0_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 14)      /* 1b */
#define REG_PCIE0_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 15)      /* 1b */
#define REG_PCIE1_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 16)      /* 1b */
#define REG_PCIE1_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 17)      /* 1b */
#define REG_PERISYS_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 18)      /* 1b */
#define REG_PERISYS_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 19)      /* 1b */
#define REG_PERISYS_PMIC_ACK_RSV_MASK_LSB   (1U << 20)      /* 1b */
#define REG_PERISYS_VCORE_ACK_RSV_MASK_LSB  (1U << 21)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_RSV_5 (0x1C004000+0x9AD0) */
#define REG_PLL_APSRC_ACK_RSV_MASK_LSB      (1U << 0)       /* 16b */
#define REG_PLL_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 16)      /* 16b */
/* SPM_RESOURCE_ACK_MASK_RSV_6 (0x1C004000+0x9AD4) */
#define REG_PLL_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 0)       /* 16b */
#define REG_PLL_EMI_ACK_RSV_MASK_LSB        (1U << 16)      /* 16b */
/* SPM_RESOURCE_ACK_MASK_RSV_7 (0x1C004000+0x9AD8) */
#define REG_PLL_INFRA_ACK_RSV_MASK_LSB      (1U << 0)       /* 16b */
#define REG_PLL_VRF18_ACK_RSV_MASK_LSB      (1U << 16)      /* 16b */
/* SPM_RESOURCE_ACK_MASK_RSV_8 (0x1C004000+0x9ADC) */
#define REG_PMRC_GIP_M_APSRC_ACK_RSV_MASK_LSB (1U << 0)       /* 1b */
#define REG_PMRC_GIP_M_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 1)       /* 1b */
#define REG_PMRC_GIP_M_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 2)       /* 1b */
#define REG_PMRC_GIP_M_EMI_ACK_RSV_MASK_LSB (1U << 3)       /* 1b */
#define REG_PMRC_GIP_M_INFRA_ACK_RSV_MASK_LSB (1U << 4)       /* 1b */
#define REG_PMRC_GIP_M_PMIC_ACK_RSV_MASK_LSB (1U << 5)       /* 1b */
#define REG_PMRC_GIP_M_SRCCLKENA_ACK_RSV_MASK_LSB (1U << 6)       /* 1b */
#define REG_PMRC_GIP_M_VRF18_ACK_RSV_MASK_LSB (1U << 7)       /* 1b */
#define REG_PMRC_GIP_P_APSRC_ACK_RSV_MASK_LSB (1U << 8)       /* 1b */
#define REG_PMRC_GIP_P_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 9)       /* 1b */
#define REG_PMRC_GIP_P_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 10)      /* 1b */
#define REG_PMRC_GIP_P_EMI_ACK_RSV_MASK_LSB (1U << 11)      /* 1b */
#define REG_PMRC_GIP_P_INFRA_ACK_RSV_MASK_LSB (1U << 12)      /* 1b */
#define REG_PMRC_GIP_P_PMIC_ACK_RSV_MASK_LSB (1U << 13)      /* 1b */
#define REG_PMRC_GIP_P_SRCCLKENA_ACK_RSV_MASK_LSB (1U << 14)      /* 1b */
#define REG_PMRC_GIP_P_VRF18_ACK_RSV_MASK_LSB (1U << 15)      /* 1b */
#define REG_SCP_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 16)      /* 1b */
#define REG_SCP_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 17)      /* 1b */
#define REG_SPU_HWROT_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 18)      /* 1b */
#define REG_SPU_HWROT_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 19)      /* 1b */
#define REG_SPU_ISE_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 20)      /* 1b */
#define REG_SPU_ISE_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 21)      /* 1b */
#define REG_SSPM_VCORE_ACK_RSV_MASK_LSB     (1U << 22)      /* 1b */
#define REG_SSRSYS_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 23)      /* 1b */
#define REG_SSRSYS_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 24)      /* 1b */
#define REG_SSRSYS_VCORE_ACK_RSV_MASK_LSB   (1U << 25)      /* 1b */
#define REG_UART_HUB_APSRC_ACK_RSV_MASK_LSB (1U << 26)      /* 1b */
#define REG_UART_HUB_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 27)      /* 1b */
#define REG_UART_HUB_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 28)      /* 1b */
#define REG_UART_HUB_EMI_ACK_RSV_MASK_LSB   (1U << 29)      /* 1b */
#define REG_UFS0_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 30)      /* 1b */
#define REG_UFS0_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 31)      /* 1b */
/* SPM_RESOURCE_ACK_MASK_RSV_9 (0x1C004000+0x9AE0) */
#define REG_UFS1_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 0)       /* 1b */
#define REG_UFS1_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 1)       /* 1b */
#define REG_USB_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 2)       /* 1b */
#define REG_USB_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 3)       /* 1b */
#define REG_VLP_PMSR_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 4)       /* 1b */
#define REG_VLP_PMSR_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 5)       /* 1b */
#define REG_VLPCFG_RSV0_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 6)       /* 1b */
#define REG_VLPCFG_RSV0_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 7)       /* 1b */
#define REG_VLPCFG_RSV1_CHIFR_DATA_COH_ACK_RSV_MASK_LSB (1U << 8)       /* 1b */
#define REG_VLPCFG_RSV1_CHIFR_TCU_COH_ACK_RSV_MASK_LSB (1U << 9)       /* 1b */
/* IDLE_GOVERNOR_MONC_9 (0x1C004000+0x9B00) */
#define CHN_9_RESIDENCY_BIN1_STA_LSB        (1U << 0)       /* 16b */
#define CHN_9_RESIDENCY_BIN2_STA_LSB        (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_MONA_10 (0x1C004000+0x9B04) */
#define CHN_10_FAILURE_COUNT_STA_LSB        (1U << 0)       /* 16b */
/* IDLE_GOVERNOR_MONB_10 (0x1C004000+0x9B08) */
#define CHN_10_RESIDENCY_STA_LSB            (1U << 0)       /* 32b */
/* IDLE_GOVERNOR_MONC_10 (0x1C004000+0x9B0C) */
#define CHN_10_RESIDENCY_BIN1_STA_LSB       (1U << 0)       /* 16b */
#define CHN_10_RESIDENCY_BIN2_STA_LSB       (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_MONA_11 (0x1C004000+0x9B10) */
#define CHN_11_FAILURE_COUNT_STA_LSB        (1U << 0)       /* 16b */
/* IDLE_GOVERNOR_MONB_11 (0x1C004000+0x9B14) */
#define CHN_11_RESIDENCY_STA_LSB            (1U << 0)       /* 32b */
/* IDLE_GOVERNOR_MONC_11 (0x1C004000+0x9B18) */
#define CHN_11_RESIDENCY_BIN1_STA_LSB       (1U << 0)       /* 16b */
#define CHN_11_RESIDENCY_BIN2_STA_LSB       (1U << 16)      /* 16b */
/* IDLE_GOVERNOR_MONA_12 (0x1C004000+0x9B1C) */
#define CHN_12_FAILURE_COUNT_STA_LSB        (1U << 0)       /* 16b */
/* IDLE_GOVERNOR_MONB_12 (0x1C004000+0x9B20) */
#define CHN_12_RESIDENCY_STA_LSB            (1U << 0)       /* 32b */
/* IDLE_GOVERNOR_MONC_12 (0x1C004000+0x9B24) */
#define CHN_12_RESIDENCY_BIN1_STA_LSB       (1U << 0)       /* 16b */
#define CHN_12_RESIDENCY_BIN2_STA_LSB       (1U << 16)      /* 16b */
/* SPM_HWCCF_CON (0x1C004000+0x9B28) */
#define HWCCF_OUTPUT_LATCH_EN_LSB           (1U << 0)       /* 1b */
/* OCLA_RSV_IN (0x1C004000+0x9B2C) */
#define MMINFRA_MMU_PWRONED_LSB             (1U << 0)       /* 1b */
/* CHINFRA_SYSCO_STA (0x1C004000+0x9B30) */
#define CHINFRA_CPU_SYSCO_ACK_LSB           (1U << 0)       /* 4b */
/* SPM_PARALLEL_ACK_STA_0 (0x1C004000+0x9B34) */
#define SPM_PARALLEL_ACK_STA_0_LSB          (1U << 0)       /* 32b */
/* SPM_PARALLEL_ACK_STA_1 (0x1C004000+0x9B38) */
#define SPM_PARALLEL_ACK_STA_1_LSB          (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_60 (0x1C004000+0x9C00) */
#define PCM_WDT_LATCH_60_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_60 (0x1C004000+0x9C04) */
#define PCM_APWDT_LATCH_60_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_61 (0x1C004000+0x9C08) */
#define PCM_WDT_LATCH_61_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_61 (0x1C004000+0x9C0C) */
#define PCM_APWDT_LATCH_61_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_62 (0x1C004000+0x9C10) */
#define PCM_WDT_LATCH_62_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_62 (0x1C004000+0x9C14) */
#define PCM_APWDT_LATCH_62_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_63 (0x1C004000+0x9C18) */
#define PCM_WDT_LATCH_63_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_63 (0x1C004000+0x9C1C) */
#define PCM_APWDT_LATCH_63_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_64 (0x1C004000+0x9C20) */
#define PCM_WDT_LATCH_64_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_64 (0x1C004000+0x9C24) */
#define PCM_APWDT_LATCH_64_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_65 (0x1C004000+0x9C28) */
#define PCM_WDT_LATCH_65_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_65 (0x1C004000+0x9C2C) */
#define PCM_APWDT_LATCH_65_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_66 (0x1C004000+0x9C30) */
#define PCM_WDT_LATCH_66_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_66 (0x1C004000+0x9C34) */
#define PCM_APWDT_LATCH_66_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_67 (0x1C004000+0x9C38) */
#define PCM_WDT_LATCH_67_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_67 (0x1C004000+0x9C3C) */
#define PCM_APWDT_LATCH_67_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_68 (0x1C004000+0x9C40) */
#define PCM_WDT_LATCH_68_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_68 (0x1C004000+0x9C44) */
#define PCM_APWDT_LATCH_68_LSB              (1U << 0)       /* 32b */
/* PCM_WDT_LATCH_69 (0x1C004000+0x9C48) */
#define PCM_WDT_LATCH_69_LSB                (1U << 0)       /* 32b */
/* PCM_APWDT_LATCH_69 (0x1C004000+0x9C4C) */
#define PCM_APWDT_LATCH_69_LSB              (1U << 0)       /* 32b */

#define SPM_PROJECT_CODE	0xb16
#define SPM_REGWR_CFG_KEY	(SPM_PROJECT_CODE << 16)

#endif /* __SPM_REG_H__ */
