Command: ./simv -l vcs.log -gui=verdi
Command: /home/ord1nary/study/Projects/sim/simv -ucli -a vcs.log +UVM_CONFIG_DB_TRACE +UVM_PHASE_TRACE +UVM_OBJECTION_TRACE +UVM_RESOURCE_DB_TRACE +UVM_LOG_RECORD +UVM_VERDI_TRACE=UVM_AWARE -ucli2Proc -lca
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Dec  3 21:24 2024

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /media/ord1nary/Yes/SynopsysEDA/verdi2016/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd
LoadFSDBDumpCmd success
ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};catch {setUcliVerdiConnected};cbug::config pretty_print auto;fsdbDumpfile {/home/ord1nary/study/Projects/sim/inter.fsdb}; fsdbDumpflush;
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* : Create FSDB file '/home/ord1nary/study/Projects/sim/inter.fsdb'
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% sps_interactive
*Verdi3* : Enable RPC Server(51350)

ucli% ucliCore::getToolPID
51350
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
51350
ucli% pid
51357
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.ord1nary.51350 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\nVERDI_SIM_Terminated\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\nVERDI_SIM_RESTORE\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: ./testbench.sv
activeFrame: 
activeLine: 3
activeScope: testbench
activeThread: 
endCol: 0
file: ./testbench.sv
frame: 
fsdbFilename: 
fsdbNewFlow: 1
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 3
logFilename: vcs.log
macroIndex: -1
macroOffset: -1
pid: 51350
scope: testbench
startCol: 0
state: stopped
thread: 
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./testbench.sv
./testbench.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpvars 1 {testbench.i_bitonic.clk_i} ;fsdbDumpflush
*Verdi3* : Dumping the signal (testbench.i_bitonic.clk_i).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {testbench.i_bitonic.rstn_i} ;fsdbDumpflush
*Verdi3* : Dumping the signal (testbench.i_bitonic.rstn_i).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {testbench.i_bitonic.sign_ctrl_i} ;fsdbDumpflush
*Verdi3* : Dumping the signal (testbench.i_bitonic.sign_ctrl_i).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {testbench.i_bitonic.x_i} ;fsdbDumpflush
*Verdi3* : Dumping the signal (testbench.i_bitonic.x_i).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {testbench.i_bitonic.y_o} ;fsdbDumpflush
*Verdi3* : Dumping the signal (testbench.i_bitonic.y_o).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run
'{'h0, 'h12, 'h17, 'h23, 'h28, 'h3c, 'h5a, 'h5f, 'h14, 'he, 'hc, 'ha, 'h9, 'h8, 'h5, 'h3} '{'h0, 'h0, 'h0, 'h0, 'h0, 'h0, 'h0, 'h0, 'h0, 'h0, 'h0, 'h0, 'h0, 'h0, 'h0, 'h0} 
'{'h5, 'h7, 'h9, 'h1, 'h0, 'h2, 'h3, 'h6, 'h8, 'hf, 'he, 'hc, 'hd, 'ha, 'hb, 'h4} '{'h5f, 'h5a, 'h3c, 'h28, 'h23, 'h17, 'h14, 'h12, 'he, 'hc, 'ha, 'h9, 'h8, 'h5, 'h3, 'h0} 
'{'h9c, 'ha1, 'ha6, 'hc4, 'hd8, 'hec, 'hee, 'hf2, 'hf8, 'hfb, 'hff, 'h0, 'h5, 'ha, 'h19, 'h23} '{'hf, 'he, 'hd, 'hc, 'hb, 'ha, 'h9, 'h8, 'h7, 'h6, 'h5, 'h4, 'h3, 'h2, 'h1, 'h0} 
'{'hfe, 'hf1, 'hab, 'hfa, 'h0, 'hcc, 'hfc, 'hff, 'hf, 'hc7, 'h8, 'ha, 'h0, 'h1, 'h1, 'hd3} '{'h23, 'h19, 'ha, 'h5, 'h0, 'hff, 'hfb, 'hf8, 'hf2, 'hee, 'hec, 'hd8, 'hc4, 'ha6, 'ha1, 'h9c} 
$finish called from file "./testbench.sv", line 32.
$finish at simulation time               760000
Simulation complete, time is 760000 ps.
testbench.sv, 3 : module testbench;

ucli% ucliCore::getToolPID
51350
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 760,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: ./testbench.sv
activeFrame: 
activeLine: 3
activeScope: testbench
activeThread: 
endCol: 0
file: ./testbench.sv
frame: 
fsdbFilename: 
fsdbNewFlow: 1
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 3
logFilename: vcs.log
macroIndex: -1
macroOffset: -1
pid: 51350
scope: testbench
startCol: 0
state: stopped
thread: 
time: 760000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./testbench.sv
./testbench.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% 