 DEBUG probe_rs::config::registry > Searching registry for chip with name riscv
 DEBUG probe_rs::config::registry > Exact match for chip name: riscv
 TRACE probe_rs::probe::cmsisdap::tools > Attempting to open device matching 0403:6014
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 009 Device 002: ID 26ce:01a2
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 009 Device 001: ID 1d6b:0002
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 010 Device 001: ID 1d6b:0003
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 008 Device 002: ID 2833:0211
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 008 Device 001: ID 1d6b:0003
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 007 Device 003: ID 2833:0211
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 007 Device 002: ID 1a40:0101
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 007 Device 001: ID 1d6b:0002
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 006 Device 002: ID 2833:0211
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 006 Device 001: ID 1d6b:0003
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 005 Device 001: ID 1d6b:0002
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 004 Device 002: ID 2833:3031
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 004 Device 001: ID 1d6b:0003
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 003 Device 006: ID 04d9:0169
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 003 Device 005: ID 045e:02dd
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 003 Device 003: ID 046d:c049
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 003 Device 004: ID 2833:0031
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 003 Device 002: ID 2833:2031
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 003 Device 007: ID 0e8d:0616
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 003 Device 001: ID 1d6b:0002
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 002 Device 001: ID 1d6b:0003
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 070: ID 303a:1001
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 023: ID 0925:3881
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 093: ID 2109:2815
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 105: ID 0403:6014
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 092: ID 1a40:0101
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 091: ID 047d:2041
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 090: ID 2109:2815
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 TRACE probe_rs::probe::cmsisdap::tools > Trying device Bus 001 Device 001: ID 1d6b:0002
 TRACE probe_rs::probe::cmsisdap::tools > Error opening: Access
 DEBUG probe_rs::probe::cmsisdap::tools > Attempting to open 0403:6014 in CMSIS-DAP v1 mode
 DEBUG probe_rs::probe::ftdi            > opened probe: FtdiProbe { adapter: JtagAdapter { device: Device { context: 0x5579644faeb0 }, chain_params: None }, speed_khz: 0, idle_cycles: 0 }
 DEBUG probe_rs::probe::ftdi            > attaching...
 DEBUG probe_rs::probe::ftdi            > tap found: 00005c25
 DEBUG probe_rs::probe::ftdi            > tap irlen: 5
 DEBUG probe_rs::probe::ftdi            > tap found: 00005c25
 DEBUG probe_rs::probe::ftdi            > tap irlen: 5
 DEBUG probe_rs::probe::ftdi            > Target chain params: ChainParams { irpre: 0, irpost: 0, drpre: 0, drpost: 0, irlen: 5 }
 DEBUG probe_rs::probe::ftdi            > read_register(0x10, 32)
 DEBUG probe_rs::probe::ftdi            > read_register result: [113, 16, 0, 0])
 DEBUG probe_rs::architecture::riscv::dtm > Dtmcs: Dtmcs { .0: 4209, idle: 1, dmistat: 0, abits: 7, version: 1 }
 DEBUG probe_rs::probe::ftdi              > set_idle_cycles(1)
 DEBUG probe_rs::architecture::riscv::communication_interface > Building RISCV interface
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x10, [0, 0, 1, 0], 32)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [113, 16, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 48, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: c03a2, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: false, anyresumeack: false, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > dmstatus: Dmstatus { .0: 787362, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: false, anyresumeack: false, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 3ffffc1, hartreset: false, hasel: false, hartsello: 3ff, hartselhi: 3ff, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 255, 255, 15, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmcontrol' at 0x00000010
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 255, 255, 15, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 255, 255, 15, 64, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 3ffffc1, hartreset: false, hasel: false, hartsello: 3ff, hartselhi: 3ff, ndmreset: false, dmactive: true }
 DEBUG probe_rs::architecture::riscv::communication_interface > HARTSELLEN: 20
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 10001, hartreset: false, hasel: false, hartsello: 1, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 4, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 4, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 51, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: cc3a2, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: false, anyresumeack: false, allnonexistent: true, anynonexistent: true, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Number of harts: 1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Program buffer size: 16
 DEBUG probe_rs::architecture::riscv::communication_interface > Number of data registers: 2
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'hartinfo' at 0x00000012
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 72, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 72, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'hartinfo' at 0x00000012 = Hartinfo { .0: 0, nscratch: 0, dataaccess: false, datasize: 0, dataaddr: 0 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Number of dscratch registers: 0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractauto' at 0x00000018 = Abstractauto { .0: ffff0003, autoexecprogbuf: ffff, autoexecdata: 3 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 0, 252, 255, 99, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractauto' at 0x00000018
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 96, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 0, 252, 255, 99, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 0, 252, 255, 99, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractauto' at 0x00000018 = Abstractauto { .0: ffff0003, autoexecprogbuf: ffff, autoexecdata: 3 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Support for autoexec: true
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractauto' at 0x00000018 = Abstractauto { .0: 0, autoexecprogbuf: 0, autoexecdata: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 0, 0, 96, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'sbcs' at 0x00000038
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 96, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [16, 16, 82, 128, 224, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'sbcs' at 0x00000038 = Sbcs { .0: 20148404, sbversion: 1, sbbusyerror: false, sbbusy: false, sbreadonaddr: true, sbaccess: 2, sbautoincrement: false, sbreadondata: true, sberror: 0, sbasize: 20, sbaccess128: false, sbaccess64: false, sbaccess32: true, sbaccess16: false, sbaccess8: false }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmcontrol' at 0x00000010
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::architecture::riscv                          > Before requesting halt, the Dmcontrol register value was: Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 80000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 66, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 66, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 48, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: c03a2, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: false, anyresumeack: false, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 TRACE probe_rs::architecture::riscv                          > Dmstatus { .0: 787362, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: false, anyresumeack: false, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [216, 15, 19, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4004c3f6)
 DEBUG probe_rs::architecture::riscv                          > Determining number of HW breakpoints supported
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=0
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(0)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 0 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=1
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(1)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 1 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=2
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [10, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(2)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 2 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=3
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(3)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 3 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=4
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [18, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [16, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [16, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(4)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 4 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=5
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [22, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [20, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [20, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(5)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 5 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=6
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [26, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [24, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [24, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(6)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 6 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=7
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [30, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(7)
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a4
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a4)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [146, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [144, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 12, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000302, progbufsize: 10, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268436226, progbufsize: 16, busy: false, cmderr: 3, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 700, progbufsize: 0, busy: false, cmderr: 7, datacount: 0 }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 28, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 28, 0, 0, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 INFO  probe_rs::architecture::riscv                          > Discovered trigger with index 7 and type 2
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=8
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [34, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [32, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a0
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(7)
 DEBUG probe_rs::architecture::riscv                          > Target supports 8 breakpoints.
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 0: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 1: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [10, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 2: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [14, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [12, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 3: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [18, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [16, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 4: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [22, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [20, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 5: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [26, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [24, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 6: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [30, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [28, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7a1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207a1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [134, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [132, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 128, 143, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(23e00000)
 WARN  probe_rs::architecture::riscv                          > Breakpoint 7: Mcontrol { .0: 601882624, type_: 2, dmode: false, maskmax: 31, hit: false, select: false, timing: false, sizelo: 0, action: 0, chain: false, match_: 0, m: false, s: false, u: false, execute: false, store: false, load: false }
 DEBUG probe_rs::architecture::riscv                          > Resetting core, setting hartreset bit
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: a0000001, hartreset: true, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 128, 66, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmcontrol' at 0x00000010
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 128, 66, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 128, 66, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: a0000001, hartreset: true, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::architecture::riscv                          > Clearing hartreset bit
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 80000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 66, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 66, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 14, 48, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: c03a2, impebreak: false, allhavereset: true, anyhavereset: true, allresumeack: false, anyresumeack: false, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: false, anyrunning: false, allhalted: true, anyhalted: true, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 10000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 64, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv                          > Reading CSR 0x7b1
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 64, 64, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2207b1)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [198, 30, 136, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [196, 30, 136, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'data0' at 0x00000004
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 17, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'data0' at 0x00000004 = Data0(40000000)
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 40000001, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 65, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'dmstatus' at 0x00000011
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 68, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 65, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [136, 50, 12, 0, 68, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'dmstatus' at 0x00000011 = Dmstatus { .0: 30ca2, impebreak: false, allhavereset: false, anyhavereset: false, allresumeack: true, anyresumeack: true, allnonexistent: false, anynonexistent: false, allunavail: false, anyunavail: false, allrunning: true, anyrunning: true, allhalted: false, anyhalted: false, authenticated: true, authbusy: false, hasresethaltreq: true, confstrptrvalid: false, version: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv                          > Determining number of HW breakpoints supported
 DEBUG probe_rs::architecture::riscv                          > Trying tselect=0
 DEBUG probe_rs::architecture::riscv                          > Writing CSR 0x7a0
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [2, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'dmcontrol' at 0x00000010 = Dmcontrol { .0: 1, hartreset: false, hasel: false, hartsello: 0, hartselhi: 0, ndmreset: false, dmactive: true }
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [6, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 16, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [4, 0, 0, 0, 64, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 0, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000002, progbufsize: 10, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstractcs: Abstractcs { .0: 268435458, progbufsize: 16, busy: false, cmderr: 0, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > Write DM register 'command' at 0x00000017 = Command(2307a0)
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [130, 30, 140, 0, 92, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [0, 0, 0, 0, 0, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Reading DM register 'abstractcs' at 0x00000016
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [1, 0, 0, 0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [128, 30, 140, 0, 92, 0])
 DEBUG probe_rs::probe::ftdi                                  > write_register(0x11, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 41)
 DEBUG probe_rs::probe::ftdi                                  > write_register result: [8, 16, 0, 64, 88, 0])
 DEBUG probe_rs::architecture::riscv::communication_interface > Read DM register 'abstractcs' at 0x00000016 = Abstractcs { .0: 10000402, progbufsize: 10, busy: false, cmderr: 4, datacount: 2 }
 DEBUG probe_rs::architecture::riscv::communication_interface > abstracts: Abstractcs { .0: 268436482, progbufsize: 16, busy: false, cmderr: 4, datacount: 2 }
 WARN  probe_rs::session                                      > Could not clear all hardware breakpoints: ArchitectureSpecific(AbstractCommand(HaltResume))
