|de1_picorv32_wb_soc
CLOCK_50 => CLOCK_50.IN1
GPIO_1[0] <> <UNC>
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
sdram_ba_pad_o[0] <= picorv32_wb_soc:soc.sdram_ba_pad_o
sdram_ba_pad_o[1] <= picorv32_wb_soc:soc.sdram_ba_pad_o
sdram_a_pad_o[0] <= picorv32_wb_soc:soc.sdram_a_pad_o
sdram_a_pad_o[1] <= picorv32_wb_soc:soc.sdram_a_pad_o
sdram_a_pad_o[2] <= picorv32_wb_soc:soc.sdram_a_pad_o
sdram_a_pad_o[3] <= picorv32_wb_soc:soc.sdram_a_pad_o
sdram_a_pad_o[4] <= picorv32_wb_soc:soc.sdram_a_pad_o
sdram_a_pad_o[5] <= picorv32_wb_soc:soc.sdram_a_pad_o
sdram_a_pad_o[6] <= picorv32_wb_soc:soc.sdram_a_pad_o
sdram_a_pad_o[7] <= picorv32_wb_soc:soc.sdram_a_pad_o
sdram_a_pad_o[8] <= picorv32_wb_soc:soc.sdram_a_pad_o
sdram_a_pad_o[9] <= picorv32_wb_soc:soc.sdram_a_pad_o
sdram_a_pad_o[10] <= picorv32_wb_soc:soc.sdram_a_pad_o
sdram_a_pad_o[11] <= picorv32_wb_soc:soc.sdram_a_pad_o
sdram_cs_n_pad_o <= picorv32_wb_soc:soc.sdram_cs_n_pad_o
sdram_ras_pad_o <= picorv32_wb_soc:soc.sdram_ras_pad_o
sdram_cas_pad_o <= picorv32_wb_soc:soc.sdram_cas_pad_o
sdram_we_pad_o <= picorv32_wb_soc:soc.sdram_we_pad_o
sdram_dq_pad_io[0] <> sdram_dq_pad_io[0]
sdram_dq_pad_io[1] <> sdram_dq_pad_io[1]
sdram_dq_pad_io[2] <> sdram_dq_pad_io[2]
sdram_dq_pad_io[3] <> sdram_dq_pad_io[3]
sdram_dq_pad_io[4] <> sdram_dq_pad_io[4]
sdram_dq_pad_io[5] <> sdram_dq_pad_io[5]
sdram_dq_pad_io[6] <> sdram_dq_pad_io[6]
sdram_dq_pad_io[7] <> sdram_dq_pad_io[7]
sdram_dq_pad_io[8] <> sdram_dq_pad_io[8]
sdram_dq_pad_io[9] <> sdram_dq_pad_io[9]
sdram_dq_pad_io[10] <> sdram_dq_pad_io[10]
sdram_dq_pad_io[11] <> sdram_dq_pad_io[11]
sdram_dq_pad_io[12] <> sdram_dq_pad_io[12]
sdram_dq_pad_io[13] <> sdram_dq_pad_io[13]
sdram_dq_pad_io[14] <> sdram_dq_pad_io[14]
sdram_dq_pad_io[15] <> sdram_dq_pad_io[15]
sdram_dqm_pad_o[0] <= picorv32_wb_soc:soc.sdram_dqm_pad_o
sdram_dqm_pad_o[1] <= picorv32_wb_soc:soc.sdram_dqm_pad_o
sdram_cke_pad_o <= picorv32_wb_soc:soc.sdram_cke_pad_o
sdram_clk_pad_o <= sdram_clk.DB_MAX_OUTPUT_PORT_TYPE
UART_RXD => ~NO_FANOUT~
UART_TXD <= <GND>


|de1_picorv32_wb_soc|altpll_wb_clkgen:clkgen
sys_clk_pad_i => sys_clk_pad_i.IN1
rst_n_pad_i => async_rst.IN1
rst_n_pad_i => async_rst_o.DATAIN
async_rst_o <= rst_n_pad_i.DB_MAX_OUTPUT_PORT_TYPE
wb_clk_o <= wrapped_altpll:wrapped_altpll.c0
wb_rst_o <= wb_rst_shr[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_clk_o <= wrapped_altpll:wrapped_altpll.c1
sdram_rst_o <= sdram_rst_shr[15].DB_MAX_OUTPUT_PORT_TYPE


|de1_picorv32_wb_soc|altpll_wb_clkgen:clkgen|wrapped_altpll:wrapped_altpll
areset => areset.IN1
inclk0 => inclk0.IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|de1_picorv32_wb_soc|altpll_wb_clkgen:clkgen|wrapped_altpll:wrapped_altpll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|de1_picorv32_wb_soc|picorv32_wb_soc:soc
clock => wb_clk.IN8
reset => wb_rst.IN8
wb_iadr_o[0] <= wb_m2s_picorv32_adr[0].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[1] <= wb_m2s_picorv32_adr[1].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[2] <= wb_m2s_picorv32_adr[2].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[3] <= wb_m2s_picorv32_adr[3].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[4] <= wb_m2s_picorv32_adr[4].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[5] <= wb_m2s_picorv32_adr[5].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[6] <= wb_m2s_picorv32_adr[6].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[7] <= wb_m2s_picorv32_adr[7].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[8] <= wb_m2s_picorv32_adr[8].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[9] <= wb_m2s_picorv32_adr[9].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[10] <= wb_m2s_picorv32_adr[10].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[11] <= wb_m2s_picorv32_adr[11].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[12] <= wb_m2s_picorv32_adr[12].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[13] <= wb_m2s_picorv32_adr[13].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[14] <= wb_m2s_picorv32_adr[14].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[15] <= wb_m2s_picorv32_adr[15].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[16] <= wb_m2s_picorv32_adr[16].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[17] <= wb_m2s_picorv32_adr[17].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[18] <= wb_m2s_picorv32_adr[18].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[19] <= wb_m2s_picorv32_adr[19].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[20] <= wb_m2s_picorv32_adr[20].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[21] <= wb_m2s_picorv32_adr[21].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[22] <= wb_m2s_picorv32_adr[22].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[23] <= wb_m2s_picorv32_adr[23].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[24] <= wb_m2s_picorv32_adr[24].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[25] <= wb_m2s_picorv32_adr[25].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[26] <= wb_m2s_picorv32_adr[26].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[27] <= wb_m2s_picorv32_adr[27].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[28] <= wb_m2s_picorv32_adr[28].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[29] <= wb_m2s_picorv32_adr[29].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[30] <= wb_m2s_picorv32_adr[30].DB_MAX_OUTPUT_PORT_TYPE
wb_iadr_o[31] <= wb_m2s_picorv32_adr[31].DB_MAX_OUTPUT_PORT_TYPE
sdram_clk => sdram_clk.IN1
sdram_rst => sdram_rst.IN1
sdram_ba_pad_o[0] <= wb_sdram_ctrl:wb_sdram_ctrl0.ba_pad_o
sdram_ba_pad_o[1] <= wb_sdram_ctrl:wb_sdram_ctrl0.ba_pad_o
sdram_a_pad_o[0] <= wb_sdram_ctrl:wb_sdram_ctrl0.a_pad_o
sdram_a_pad_o[1] <= wb_sdram_ctrl:wb_sdram_ctrl0.a_pad_o
sdram_a_pad_o[2] <= wb_sdram_ctrl:wb_sdram_ctrl0.a_pad_o
sdram_a_pad_o[3] <= wb_sdram_ctrl:wb_sdram_ctrl0.a_pad_o
sdram_a_pad_o[4] <= wb_sdram_ctrl:wb_sdram_ctrl0.a_pad_o
sdram_a_pad_o[5] <= wb_sdram_ctrl:wb_sdram_ctrl0.a_pad_o
sdram_a_pad_o[6] <= wb_sdram_ctrl:wb_sdram_ctrl0.a_pad_o
sdram_a_pad_o[7] <= wb_sdram_ctrl:wb_sdram_ctrl0.a_pad_o
sdram_a_pad_o[8] <= wb_sdram_ctrl:wb_sdram_ctrl0.a_pad_o
sdram_a_pad_o[9] <= wb_sdram_ctrl:wb_sdram_ctrl0.a_pad_o
sdram_a_pad_o[10] <= wb_sdram_ctrl:wb_sdram_ctrl0.a_pad_o
sdram_a_pad_o[11] <= wb_sdram_ctrl:wb_sdram_ctrl0.a_pad_o
sdram_a_pad_o[12] <= wb_sdram_ctrl:wb_sdram_ctrl0.a_pad_o
sdram_cs_n_pad_o <= wb_sdram_ctrl:wb_sdram_ctrl0.cs_n_pad_o
sdram_ras_pad_o <= wb_sdram_ctrl:wb_sdram_ctrl0.ras_pad_o
sdram_cas_pad_o <= wb_sdram_ctrl:wb_sdram_ctrl0.cas_pad_o
sdram_we_pad_o <= wb_sdram_ctrl:wb_sdram_ctrl0.we_pad_o
sdram_dq_o[0] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[1] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[2] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[3] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[4] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[5] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[6] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[7] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[8] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[9] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[10] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[11] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[12] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[13] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[14] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_o[15] <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_o
sdram_dq_i[0] => sdram_dq_i[0].IN1
sdram_dq_i[1] => sdram_dq_i[1].IN1
sdram_dq_i[2] => sdram_dq_i[2].IN1
sdram_dq_i[3] => sdram_dq_i[3].IN1
sdram_dq_i[4] => sdram_dq_i[4].IN1
sdram_dq_i[5] => sdram_dq_i[5].IN1
sdram_dq_i[6] => sdram_dq_i[6].IN1
sdram_dq_i[7] => sdram_dq_i[7].IN1
sdram_dq_i[8] => sdram_dq_i[8].IN1
sdram_dq_i[9] => sdram_dq_i[9].IN1
sdram_dq_i[10] => sdram_dq_i[10].IN1
sdram_dq_i[11] => sdram_dq_i[11].IN1
sdram_dq_i[12] => sdram_dq_i[12].IN1
sdram_dq_i[13] => sdram_dq_i[13].IN1
sdram_dq_i[14] => sdram_dq_i[14].IN1
sdram_dq_i[15] => sdram_dq_i[15].IN1
sdram_dq_oe <= wb_sdram_ctrl:wb_sdram_ctrl0.dq_oe
sdram_dqm_pad_o[0] <= wb_sdram_ctrl:wb_sdram_ctrl0.dqm_pad_o
sdram_dqm_pad_o[1] <= wb_sdram_ctrl:wb_sdram_ctrl0.dqm_pad_o
sdram_cke_pad_o <= wb_sdram_ctrl:wb_sdram_ctrl0.cke_pad_o
uart_rx => uart_rx.IN1
uart_tx <= uart_top:uart16550.stx_pad_o
spi0_cs0 <= wb_spimemio:spi0memio.spi_cs
spi0_sclk <= wb_spimemio:spi0memio.spi_sclk
spi0_mosi <= wb_spimemio:spi0memio.spi_mosi
spi0_miso => spi0_miso.IN1
gpio0_i[0] => gpio0_i[0].IN1
gpio0_i[1] => gpio0_i[1].IN1
gpio0_i[2] => gpio0_i[2].IN1
gpio0_i[3] => gpio0_i[3].IN1
gpio0_i[4] => gpio0_i[4].IN1
gpio0_i[5] => gpio0_i[5].IN1
gpio0_i[6] => gpio0_i[6].IN1
gpio0_i[7] => gpio0_i[7].IN1
gpio0_o[0] <= gpio:gpio0.gpio_o
gpio0_o[1] <= gpio:gpio0.gpio_o
gpio0_o[2] <= gpio:gpio0.gpio_o
gpio0_o[3] <= gpio:gpio0.gpio_o
gpio0_o[4] <= gpio:gpio0.gpio_o
gpio0_o[5] <= gpio:gpio0.gpio_o
gpio0_o[6] <= gpio:gpio0.gpio_o
gpio0_o[7] <= gpio:gpio0.gpio_o
gpio0_dir_o[0] <= gpio:gpio0.gpio_dir_o
gpio0_dir_o[1] <= gpio:gpio0.gpio_dir_o
gpio0_dir_o[2] <= gpio:gpio0.gpio_dir_o
gpio0_dir_o[3] <= gpio:gpio0.gpio_dir_o
gpio0_dir_o[4] <= gpio:gpio0.gpio_dir_o
gpio0_dir_o[5] <= gpio:gpio0.gpio_dir_o
gpio0_dir_o[6] <= gpio:gpio0.gpio_dir_o
gpio0_dir_o[7] <= gpio:gpio0.gpio_dir_o


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_intercon:wb_intercon0
wb_clk_i => wb_clk_i.IN1
wb_rst_i => wb_rst_i.IN1
wb_picorv32_adr_i[0] => wb_picorv32_adr_i[0].IN1
wb_picorv32_adr_i[1] => wb_picorv32_adr_i[1].IN1
wb_picorv32_adr_i[2] => wb_picorv32_adr_i[2].IN1
wb_picorv32_adr_i[3] => wb_picorv32_adr_i[3].IN1
wb_picorv32_adr_i[4] => wb_picorv32_adr_i[4].IN1
wb_picorv32_adr_i[5] => wb_picorv32_adr_i[5].IN1
wb_picorv32_adr_i[6] => wb_picorv32_adr_i[6].IN1
wb_picorv32_adr_i[7] => wb_picorv32_adr_i[7].IN1
wb_picorv32_adr_i[8] => wb_picorv32_adr_i[8].IN1
wb_picorv32_adr_i[9] => wb_picorv32_adr_i[9].IN1
wb_picorv32_adr_i[10] => wb_picorv32_adr_i[10].IN1
wb_picorv32_adr_i[11] => wb_picorv32_adr_i[11].IN1
wb_picorv32_adr_i[12] => wb_picorv32_adr_i[12].IN1
wb_picorv32_adr_i[13] => wb_picorv32_adr_i[13].IN1
wb_picorv32_adr_i[14] => wb_picorv32_adr_i[14].IN1
wb_picorv32_adr_i[15] => wb_picorv32_adr_i[15].IN1
wb_picorv32_adr_i[16] => wb_picorv32_adr_i[16].IN1
wb_picorv32_adr_i[17] => wb_picorv32_adr_i[17].IN1
wb_picorv32_adr_i[18] => wb_picorv32_adr_i[18].IN1
wb_picorv32_adr_i[19] => wb_picorv32_adr_i[19].IN1
wb_picorv32_adr_i[20] => wb_picorv32_adr_i[20].IN1
wb_picorv32_adr_i[21] => wb_picorv32_adr_i[21].IN1
wb_picorv32_adr_i[22] => wb_picorv32_adr_i[22].IN1
wb_picorv32_adr_i[23] => wb_picorv32_adr_i[23].IN1
wb_picorv32_adr_i[24] => wb_picorv32_adr_i[24].IN1
wb_picorv32_adr_i[25] => wb_picorv32_adr_i[25].IN1
wb_picorv32_adr_i[26] => wb_picorv32_adr_i[26].IN1
wb_picorv32_adr_i[27] => wb_picorv32_adr_i[27].IN1
wb_picorv32_adr_i[28] => wb_picorv32_adr_i[28].IN1
wb_picorv32_adr_i[29] => wb_picorv32_adr_i[29].IN1
wb_picorv32_adr_i[30] => wb_picorv32_adr_i[30].IN1
wb_picorv32_adr_i[31] => wb_picorv32_adr_i[31].IN1
wb_picorv32_dat_i[0] => wb_picorv32_dat_i[0].IN1
wb_picorv32_dat_i[1] => wb_picorv32_dat_i[1].IN1
wb_picorv32_dat_i[2] => wb_picorv32_dat_i[2].IN1
wb_picorv32_dat_i[3] => wb_picorv32_dat_i[3].IN1
wb_picorv32_dat_i[4] => wb_picorv32_dat_i[4].IN1
wb_picorv32_dat_i[5] => wb_picorv32_dat_i[5].IN1
wb_picorv32_dat_i[6] => wb_picorv32_dat_i[6].IN1
wb_picorv32_dat_i[7] => wb_picorv32_dat_i[7].IN1
wb_picorv32_dat_i[8] => wb_picorv32_dat_i[8].IN1
wb_picorv32_dat_i[9] => wb_picorv32_dat_i[9].IN1
wb_picorv32_dat_i[10] => wb_picorv32_dat_i[10].IN1
wb_picorv32_dat_i[11] => wb_picorv32_dat_i[11].IN1
wb_picorv32_dat_i[12] => wb_picorv32_dat_i[12].IN1
wb_picorv32_dat_i[13] => wb_picorv32_dat_i[13].IN1
wb_picorv32_dat_i[14] => wb_picorv32_dat_i[14].IN1
wb_picorv32_dat_i[15] => wb_picorv32_dat_i[15].IN1
wb_picorv32_dat_i[16] => wb_picorv32_dat_i[16].IN1
wb_picorv32_dat_i[17] => wb_picorv32_dat_i[17].IN1
wb_picorv32_dat_i[18] => wb_picorv32_dat_i[18].IN1
wb_picorv32_dat_i[19] => wb_picorv32_dat_i[19].IN1
wb_picorv32_dat_i[20] => wb_picorv32_dat_i[20].IN1
wb_picorv32_dat_i[21] => wb_picorv32_dat_i[21].IN1
wb_picorv32_dat_i[22] => wb_picorv32_dat_i[22].IN1
wb_picorv32_dat_i[23] => wb_picorv32_dat_i[23].IN1
wb_picorv32_dat_i[24] => wb_picorv32_dat_i[24].IN1
wb_picorv32_dat_i[25] => wb_picorv32_dat_i[25].IN1
wb_picorv32_dat_i[26] => wb_picorv32_dat_i[26].IN1
wb_picorv32_dat_i[27] => wb_picorv32_dat_i[27].IN1
wb_picorv32_dat_i[28] => wb_picorv32_dat_i[28].IN1
wb_picorv32_dat_i[29] => wb_picorv32_dat_i[29].IN1
wb_picorv32_dat_i[30] => wb_picorv32_dat_i[30].IN1
wb_picorv32_dat_i[31] => wb_picorv32_dat_i[31].IN1
wb_picorv32_sel_i[0] => wb_picorv32_sel_i[0].IN1
wb_picorv32_sel_i[1] => wb_picorv32_sel_i[1].IN1
wb_picorv32_sel_i[2] => wb_picorv32_sel_i[2].IN1
wb_picorv32_sel_i[3] => wb_picorv32_sel_i[3].IN1
wb_picorv32_we_i => wb_picorv32_we_i.IN1
wb_picorv32_cyc_i => wb_picorv32_cyc_i.IN1
wb_picorv32_stb_i => wb_picorv32_stb_i.IN1
wb_picorv32_cti_i[0] => wb_picorv32_cti_i[0].IN1
wb_picorv32_cti_i[1] => wb_picorv32_cti_i[1].IN1
wb_picorv32_cti_i[2] => wb_picorv32_cti_i[2].IN1
wb_picorv32_bte_i[0] => wb_picorv32_bte_i[0].IN1
wb_picorv32_bte_i[1] => wb_picorv32_bte_i[1].IN1
wb_picorv32_dat_o[0] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[1] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[2] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[3] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[4] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[5] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[6] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[7] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[8] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[9] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[10] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[11] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[12] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[13] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[14] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[15] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[16] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[17] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[18] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[19] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[20] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[21] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[22] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[23] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[24] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[25] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[26] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[27] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[28] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[29] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[30] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_dat_o[31] <= wb_mux:wb_mux_picorv32.wbm_dat_o
wb_picorv32_ack_o <= wb_mux:wb_mux_picorv32.wbm_ack_o
wb_picorv32_err_o <= wb_mux:wb_mux_picorv32.wbm_err_o
wb_picorv32_rty_o <= wb_mux:wb_mux_picorv32.wbm_rty_o
wb_rom0_adr_o[0] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[1] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[2] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[3] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[4] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[5] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[6] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[7] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[8] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[9] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[10] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[11] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[12] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[13] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[14] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[15] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[16] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[17] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[18] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[19] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[20] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[21] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[22] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[23] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[24] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[25] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[26] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[27] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[28] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[29] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[30] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_adr_o[31] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_rom0_dat_o[0] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[1] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[2] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[3] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[4] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[5] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[6] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[7] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[8] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[9] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[10] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[11] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[12] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[13] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[14] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[15] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[16] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[17] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[18] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[19] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[20] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[21] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[22] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[23] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[24] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[25] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[26] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[27] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[28] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[29] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[30] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_dat_o[31] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_rom0_sel_o[0] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_rom0_sel_o[1] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_rom0_sel_o[2] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_rom0_sel_o[3] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_rom0_we_o <= wb_mux:wb_mux_picorv32.wbs_we_o
wb_rom0_cyc_o <= wb_mux:wb_mux_picorv32.wbs_cyc_o
wb_rom0_stb_o <= wb_mux:wb_mux_picorv32.wbs_stb_o
wb_rom0_cti_o[0] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_rom0_cti_o[1] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_rom0_cti_o[2] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_rom0_bte_o[0] <= wb_mux:wb_mux_picorv32.wbs_bte_o
wb_rom0_bte_o[1] <= wb_mux:wb_mux_picorv32.wbs_bte_o
wb_rom0_dat_i[0] => wb_rom0_dat_i[0].IN1
wb_rom0_dat_i[1] => wb_rom0_dat_i[1].IN1
wb_rom0_dat_i[2] => wb_rom0_dat_i[2].IN1
wb_rom0_dat_i[3] => wb_rom0_dat_i[3].IN1
wb_rom0_dat_i[4] => wb_rom0_dat_i[4].IN1
wb_rom0_dat_i[5] => wb_rom0_dat_i[5].IN1
wb_rom0_dat_i[6] => wb_rom0_dat_i[6].IN1
wb_rom0_dat_i[7] => wb_rom0_dat_i[7].IN1
wb_rom0_dat_i[8] => wb_rom0_dat_i[8].IN1
wb_rom0_dat_i[9] => wb_rom0_dat_i[9].IN1
wb_rom0_dat_i[10] => wb_rom0_dat_i[10].IN1
wb_rom0_dat_i[11] => wb_rom0_dat_i[11].IN1
wb_rom0_dat_i[12] => wb_rom0_dat_i[12].IN1
wb_rom0_dat_i[13] => wb_rom0_dat_i[13].IN1
wb_rom0_dat_i[14] => wb_rom0_dat_i[14].IN1
wb_rom0_dat_i[15] => wb_rom0_dat_i[15].IN1
wb_rom0_dat_i[16] => wb_rom0_dat_i[16].IN1
wb_rom0_dat_i[17] => wb_rom0_dat_i[17].IN1
wb_rom0_dat_i[18] => wb_rom0_dat_i[18].IN1
wb_rom0_dat_i[19] => wb_rom0_dat_i[19].IN1
wb_rom0_dat_i[20] => wb_rom0_dat_i[20].IN1
wb_rom0_dat_i[21] => wb_rom0_dat_i[21].IN1
wb_rom0_dat_i[22] => wb_rom0_dat_i[22].IN1
wb_rom0_dat_i[23] => wb_rom0_dat_i[23].IN1
wb_rom0_dat_i[24] => wb_rom0_dat_i[24].IN1
wb_rom0_dat_i[25] => wb_rom0_dat_i[25].IN1
wb_rom0_dat_i[26] => wb_rom0_dat_i[26].IN1
wb_rom0_dat_i[27] => wb_rom0_dat_i[27].IN1
wb_rom0_dat_i[28] => wb_rom0_dat_i[28].IN1
wb_rom0_dat_i[29] => wb_rom0_dat_i[29].IN1
wb_rom0_dat_i[30] => wb_rom0_dat_i[30].IN1
wb_rom0_dat_i[31] => wb_rom0_dat_i[31].IN1
wb_rom0_ack_i => wb_rom0_ack_i.IN1
wb_rom0_err_i => wb_rom0_err_i.IN1
wb_rom0_rty_i => wb_rom0_rty_i.IN1
wb_spi0memio_adr_o[0] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[1] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[2] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[3] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[4] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[5] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[6] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[7] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[8] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[9] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[10] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[11] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[12] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[13] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[14] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[15] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[16] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[17] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[18] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[19] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[20] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[21] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[22] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[23] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[24] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[25] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[26] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[27] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[28] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[29] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[30] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_adr_o[31] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_spi0memio_dat_o[0] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[1] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[2] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[3] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[4] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[5] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[6] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[7] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[8] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[9] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[10] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[11] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[12] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[13] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[14] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[15] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[16] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[17] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[18] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[19] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[20] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[21] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[22] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[23] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[24] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[25] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[26] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[27] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[28] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[29] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[30] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_dat_o[31] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_spi0memio_sel_o[0] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_spi0memio_sel_o[1] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_spi0memio_sel_o[2] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_spi0memio_sel_o[3] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_spi0memio_we_o <= wb_mux:wb_mux_picorv32.wbs_we_o
wb_spi0memio_cyc_o <= wb_mux:wb_mux_picorv32.wbs_cyc_o
wb_spi0memio_stb_o <= wb_mux:wb_mux_picorv32.wbs_stb_o
wb_spi0memio_cti_o[0] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_spi0memio_cti_o[1] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_spi0memio_cti_o[2] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_spi0memio_bte_o[0] <= wb_mux:wb_mux_picorv32.wbs_bte_o
wb_spi0memio_bte_o[1] <= wb_mux:wb_mux_picorv32.wbs_bte_o
wb_spi0memio_dat_i[0] => wb_spi0memio_dat_i[0].IN1
wb_spi0memio_dat_i[1] => wb_spi0memio_dat_i[1].IN1
wb_spi0memio_dat_i[2] => wb_spi0memio_dat_i[2].IN1
wb_spi0memio_dat_i[3] => wb_spi0memio_dat_i[3].IN1
wb_spi0memio_dat_i[4] => wb_spi0memio_dat_i[4].IN1
wb_spi0memio_dat_i[5] => wb_spi0memio_dat_i[5].IN1
wb_spi0memio_dat_i[6] => wb_spi0memio_dat_i[6].IN1
wb_spi0memio_dat_i[7] => wb_spi0memio_dat_i[7].IN1
wb_spi0memio_dat_i[8] => wb_spi0memio_dat_i[8].IN1
wb_spi0memio_dat_i[9] => wb_spi0memio_dat_i[9].IN1
wb_spi0memio_dat_i[10] => wb_spi0memio_dat_i[10].IN1
wb_spi0memio_dat_i[11] => wb_spi0memio_dat_i[11].IN1
wb_spi0memio_dat_i[12] => wb_spi0memio_dat_i[12].IN1
wb_spi0memio_dat_i[13] => wb_spi0memio_dat_i[13].IN1
wb_spi0memio_dat_i[14] => wb_spi0memio_dat_i[14].IN1
wb_spi0memio_dat_i[15] => wb_spi0memio_dat_i[15].IN1
wb_spi0memio_dat_i[16] => wb_spi0memio_dat_i[16].IN1
wb_spi0memio_dat_i[17] => wb_spi0memio_dat_i[17].IN1
wb_spi0memio_dat_i[18] => wb_spi0memio_dat_i[18].IN1
wb_spi0memio_dat_i[19] => wb_spi0memio_dat_i[19].IN1
wb_spi0memio_dat_i[20] => wb_spi0memio_dat_i[20].IN1
wb_spi0memio_dat_i[21] => wb_spi0memio_dat_i[21].IN1
wb_spi0memio_dat_i[22] => wb_spi0memio_dat_i[22].IN1
wb_spi0memio_dat_i[23] => wb_spi0memio_dat_i[23].IN1
wb_spi0memio_dat_i[24] => wb_spi0memio_dat_i[24].IN1
wb_spi0memio_dat_i[25] => wb_spi0memio_dat_i[25].IN1
wb_spi0memio_dat_i[26] => wb_spi0memio_dat_i[26].IN1
wb_spi0memio_dat_i[27] => wb_spi0memio_dat_i[27].IN1
wb_spi0memio_dat_i[28] => wb_spi0memio_dat_i[28].IN1
wb_spi0memio_dat_i[29] => wb_spi0memio_dat_i[29].IN1
wb_spi0memio_dat_i[30] => wb_spi0memio_dat_i[30].IN1
wb_spi0memio_dat_i[31] => wb_spi0memio_dat_i[31].IN1
wb_spi0memio_ack_i => wb_spi0memio_ack_i.IN1
wb_spi0memio_err_i => wb_spi0memio_err_i.IN1
wb_spi0memio_rty_i => wb_spi0memio_rty_i.IN1
wb_sram0_adr_o[0] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[1] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[2] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[3] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[4] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[5] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[6] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[7] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[8] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[9] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[10] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[11] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[12] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[13] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[14] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[15] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[16] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[17] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[18] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[19] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[20] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[21] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[22] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[23] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[24] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[25] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[26] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[27] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[28] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[29] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[30] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_adr_o[31] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sram0_dat_o[0] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[1] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[2] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[3] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[4] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[5] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[6] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[7] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[8] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[9] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[10] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[11] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[12] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[13] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[14] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[15] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[16] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[17] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[18] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[19] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[20] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[21] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[22] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[23] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[24] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[25] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[26] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[27] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[28] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[29] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[30] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_dat_o[31] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sram0_sel_o[0] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_sram0_sel_o[1] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_sram0_sel_o[2] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_sram0_sel_o[3] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_sram0_we_o <= wb_mux:wb_mux_picorv32.wbs_we_o
wb_sram0_cyc_o <= wb_mux:wb_mux_picorv32.wbs_cyc_o
wb_sram0_stb_o <= wb_mux:wb_mux_picorv32.wbs_stb_o
wb_sram0_cti_o[0] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_sram0_cti_o[1] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_sram0_cti_o[2] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_sram0_bte_o[0] <= wb_mux:wb_mux_picorv32.wbs_bte_o
wb_sram0_bte_o[1] <= wb_mux:wb_mux_picorv32.wbs_bte_o
wb_sram0_dat_i[0] => wb_sram0_dat_i[0].IN1
wb_sram0_dat_i[1] => wb_sram0_dat_i[1].IN1
wb_sram0_dat_i[2] => wb_sram0_dat_i[2].IN1
wb_sram0_dat_i[3] => wb_sram0_dat_i[3].IN1
wb_sram0_dat_i[4] => wb_sram0_dat_i[4].IN1
wb_sram0_dat_i[5] => wb_sram0_dat_i[5].IN1
wb_sram0_dat_i[6] => wb_sram0_dat_i[6].IN1
wb_sram0_dat_i[7] => wb_sram0_dat_i[7].IN1
wb_sram0_dat_i[8] => wb_sram0_dat_i[8].IN1
wb_sram0_dat_i[9] => wb_sram0_dat_i[9].IN1
wb_sram0_dat_i[10] => wb_sram0_dat_i[10].IN1
wb_sram0_dat_i[11] => wb_sram0_dat_i[11].IN1
wb_sram0_dat_i[12] => wb_sram0_dat_i[12].IN1
wb_sram0_dat_i[13] => wb_sram0_dat_i[13].IN1
wb_sram0_dat_i[14] => wb_sram0_dat_i[14].IN1
wb_sram0_dat_i[15] => wb_sram0_dat_i[15].IN1
wb_sram0_dat_i[16] => wb_sram0_dat_i[16].IN1
wb_sram0_dat_i[17] => wb_sram0_dat_i[17].IN1
wb_sram0_dat_i[18] => wb_sram0_dat_i[18].IN1
wb_sram0_dat_i[19] => wb_sram0_dat_i[19].IN1
wb_sram0_dat_i[20] => wb_sram0_dat_i[20].IN1
wb_sram0_dat_i[21] => wb_sram0_dat_i[21].IN1
wb_sram0_dat_i[22] => wb_sram0_dat_i[22].IN1
wb_sram0_dat_i[23] => wb_sram0_dat_i[23].IN1
wb_sram0_dat_i[24] => wb_sram0_dat_i[24].IN1
wb_sram0_dat_i[25] => wb_sram0_dat_i[25].IN1
wb_sram0_dat_i[26] => wb_sram0_dat_i[26].IN1
wb_sram0_dat_i[27] => wb_sram0_dat_i[27].IN1
wb_sram0_dat_i[28] => wb_sram0_dat_i[28].IN1
wb_sram0_dat_i[29] => wb_sram0_dat_i[29].IN1
wb_sram0_dat_i[30] => wb_sram0_dat_i[30].IN1
wb_sram0_dat_i[31] => wb_sram0_dat_i[31].IN1
wb_sram0_ack_i => wb_sram0_ack_i.IN1
wb_sram0_err_i => wb_sram0_err_i.IN1
wb_sram0_rty_i => wb_sram0_rty_i.IN1
wb_sdram_adr_o[0] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[1] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[2] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[3] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[4] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[5] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[6] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[7] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[8] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[9] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[10] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[11] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[12] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[13] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[14] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[15] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[16] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[17] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[18] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[19] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[20] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[21] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[22] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[23] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[24] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[25] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[26] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[27] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[28] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[29] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[30] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_adr_o[31] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_dat_o[0] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[1] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[2] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[3] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[4] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[5] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[6] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[7] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[8] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[9] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[10] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[11] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[12] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[13] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[14] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[15] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[16] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[17] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[18] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[19] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[20] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[21] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[22] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[23] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[24] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[25] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[26] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[27] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[28] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[29] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[30] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_dat_o[31] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_sel_o[0] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_sdram_sel_o[1] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_sdram_sel_o[2] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_sdram_sel_o[3] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_sdram_we_o <= wb_mux:wb_mux_picorv32.wbs_we_o
wb_sdram_cyc_o <= wb_mux:wb_mux_picorv32.wbs_cyc_o
wb_sdram_stb_o <= wb_mux:wb_mux_picorv32.wbs_stb_o
wb_sdram_cti_o[0] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_sdram_cti_o[1] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_sdram_cti_o[2] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_sdram_bte_o[0] <= wb_mux:wb_mux_picorv32.wbs_bte_o
wb_sdram_bte_o[1] <= wb_mux:wb_mux_picorv32.wbs_bte_o
wb_sdram_dat_i[0] => wb_sdram_dat_i[0].IN1
wb_sdram_dat_i[1] => wb_sdram_dat_i[1].IN1
wb_sdram_dat_i[2] => wb_sdram_dat_i[2].IN1
wb_sdram_dat_i[3] => wb_sdram_dat_i[3].IN1
wb_sdram_dat_i[4] => wb_sdram_dat_i[4].IN1
wb_sdram_dat_i[5] => wb_sdram_dat_i[5].IN1
wb_sdram_dat_i[6] => wb_sdram_dat_i[6].IN1
wb_sdram_dat_i[7] => wb_sdram_dat_i[7].IN1
wb_sdram_dat_i[8] => wb_sdram_dat_i[8].IN1
wb_sdram_dat_i[9] => wb_sdram_dat_i[9].IN1
wb_sdram_dat_i[10] => wb_sdram_dat_i[10].IN1
wb_sdram_dat_i[11] => wb_sdram_dat_i[11].IN1
wb_sdram_dat_i[12] => wb_sdram_dat_i[12].IN1
wb_sdram_dat_i[13] => wb_sdram_dat_i[13].IN1
wb_sdram_dat_i[14] => wb_sdram_dat_i[14].IN1
wb_sdram_dat_i[15] => wb_sdram_dat_i[15].IN1
wb_sdram_dat_i[16] => wb_sdram_dat_i[16].IN1
wb_sdram_dat_i[17] => wb_sdram_dat_i[17].IN1
wb_sdram_dat_i[18] => wb_sdram_dat_i[18].IN1
wb_sdram_dat_i[19] => wb_sdram_dat_i[19].IN1
wb_sdram_dat_i[20] => wb_sdram_dat_i[20].IN1
wb_sdram_dat_i[21] => wb_sdram_dat_i[21].IN1
wb_sdram_dat_i[22] => wb_sdram_dat_i[22].IN1
wb_sdram_dat_i[23] => wb_sdram_dat_i[23].IN1
wb_sdram_dat_i[24] => wb_sdram_dat_i[24].IN1
wb_sdram_dat_i[25] => wb_sdram_dat_i[25].IN1
wb_sdram_dat_i[26] => wb_sdram_dat_i[26].IN1
wb_sdram_dat_i[27] => wb_sdram_dat_i[27].IN1
wb_sdram_dat_i[28] => wb_sdram_dat_i[28].IN1
wb_sdram_dat_i[29] => wb_sdram_dat_i[29].IN1
wb_sdram_dat_i[30] => wb_sdram_dat_i[30].IN1
wb_sdram_dat_i[31] => wb_sdram_dat_i[31].IN1
wb_sdram_ack_i => wb_sdram_ack_i.IN1
wb_sdram_err_i => wb_sdram_err_i.IN1
wb_sdram_rty_i => wb_sdram_rty_i.IN1
wb_uart0_adr_o[0] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[1] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[2] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[3] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[4] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[5] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[6] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[7] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[8] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[9] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[10] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[11] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[12] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[13] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[14] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[15] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[16] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[17] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[18] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[19] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[20] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[21] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[22] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[23] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[24] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[25] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[26] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[27] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[28] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[29] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[30] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_adr_o[31] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_uart0_dat_o[0] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[1] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[2] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[3] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[4] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[5] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[6] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[7] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[8] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[9] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[10] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[11] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[12] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[13] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[14] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[15] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[16] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[17] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[18] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[19] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[20] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[21] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[22] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[23] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[24] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[25] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[26] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[27] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[28] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[29] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[30] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_dat_o[31] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_uart0_sel_o[0] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_uart0_sel_o[1] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_uart0_sel_o[2] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_uart0_sel_o[3] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_uart0_we_o <= wb_mux:wb_mux_picorv32.wbs_we_o
wb_uart0_cyc_o <= wb_mux:wb_mux_picorv32.wbs_cyc_o
wb_uart0_stb_o <= wb_mux:wb_mux_picorv32.wbs_stb_o
wb_uart0_cti_o[0] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_uart0_cti_o[1] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_uart0_cti_o[2] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_uart0_bte_o[0] <= wb_mux:wb_mux_picorv32.wbs_bte_o
wb_uart0_bte_o[1] <= wb_mux:wb_mux_picorv32.wbs_bte_o
wb_uart0_dat_i[0] => wb_uart0_dat_i[0].IN1
wb_uart0_dat_i[1] => wb_uart0_dat_i[1].IN1
wb_uart0_dat_i[2] => wb_uart0_dat_i[2].IN1
wb_uart0_dat_i[3] => wb_uart0_dat_i[3].IN1
wb_uart0_dat_i[4] => wb_uart0_dat_i[4].IN1
wb_uart0_dat_i[5] => wb_uart0_dat_i[5].IN1
wb_uart0_dat_i[6] => wb_uart0_dat_i[6].IN1
wb_uart0_dat_i[7] => wb_uart0_dat_i[7].IN1
wb_uart0_dat_i[8] => wb_uart0_dat_i[8].IN1
wb_uart0_dat_i[9] => wb_uart0_dat_i[9].IN1
wb_uart0_dat_i[10] => wb_uart0_dat_i[10].IN1
wb_uart0_dat_i[11] => wb_uart0_dat_i[11].IN1
wb_uart0_dat_i[12] => wb_uart0_dat_i[12].IN1
wb_uart0_dat_i[13] => wb_uart0_dat_i[13].IN1
wb_uart0_dat_i[14] => wb_uart0_dat_i[14].IN1
wb_uart0_dat_i[15] => wb_uart0_dat_i[15].IN1
wb_uart0_dat_i[16] => wb_uart0_dat_i[16].IN1
wb_uart0_dat_i[17] => wb_uart0_dat_i[17].IN1
wb_uart0_dat_i[18] => wb_uart0_dat_i[18].IN1
wb_uart0_dat_i[19] => wb_uart0_dat_i[19].IN1
wb_uart0_dat_i[20] => wb_uart0_dat_i[20].IN1
wb_uart0_dat_i[21] => wb_uart0_dat_i[21].IN1
wb_uart0_dat_i[22] => wb_uart0_dat_i[22].IN1
wb_uart0_dat_i[23] => wb_uart0_dat_i[23].IN1
wb_uart0_dat_i[24] => wb_uart0_dat_i[24].IN1
wb_uart0_dat_i[25] => wb_uart0_dat_i[25].IN1
wb_uart0_dat_i[26] => wb_uart0_dat_i[26].IN1
wb_uart0_dat_i[27] => wb_uart0_dat_i[27].IN1
wb_uart0_dat_i[28] => wb_uart0_dat_i[28].IN1
wb_uart0_dat_i[29] => wb_uart0_dat_i[29].IN1
wb_uart0_dat_i[30] => wb_uart0_dat_i[30].IN1
wb_uart0_dat_i[31] => wb_uart0_dat_i[31].IN1
wb_uart0_ack_i => wb_uart0_ack_i.IN1
wb_uart0_err_i => wb_uart0_err_i.IN1
wb_uart0_rty_i => wb_uart0_rty_i.IN1
wb_gpio0_adr_o[0] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[1] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[2] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[3] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[4] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[5] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[6] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[7] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[8] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[9] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[10] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[11] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[12] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[13] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[14] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[15] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[16] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[17] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[18] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[19] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[20] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[21] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[22] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[23] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[24] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[25] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[26] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[27] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[28] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[29] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[30] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_adr_o[31] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_gpio0_dat_o[0] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[1] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[2] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[3] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[4] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[5] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[6] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[7] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[8] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[9] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[10] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[11] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[12] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[13] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[14] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[15] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[16] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[17] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[18] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[19] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[20] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[21] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[22] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[23] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[24] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[25] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[26] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[27] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[28] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[29] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[30] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_dat_o[31] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_gpio0_sel_o[0] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_gpio0_sel_o[1] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_gpio0_sel_o[2] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_gpio0_sel_o[3] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_gpio0_we_o <= wb_mux:wb_mux_picorv32.wbs_we_o
wb_gpio0_cyc_o <= wb_mux:wb_mux_picorv32.wbs_cyc_o
wb_gpio0_stb_o <= wb_mux:wb_mux_picorv32.wbs_stb_o
wb_gpio0_cti_o[0] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_gpio0_cti_o[1] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_gpio0_cti_o[2] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_gpio0_bte_o[0] <= wb_mux:wb_mux_picorv32.wbs_bte_o
wb_gpio0_bte_o[1] <= wb_mux:wb_mux_picorv32.wbs_bte_o
wb_gpio0_dat_i[0] => wb_gpio0_dat_i[0].IN1
wb_gpio0_dat_i[1] => wb_gpio0_dat_i[1].IN1
wb_gpio0_dat_i[2] => wb_gpio0_dat_i[2].IN1
wb_gpio0_dat_i[3] => wb_gpio0_dat_i[3].IN1
wb_gpio0_dat_i[4] => wb_gpio0_dat_i[4].IN1
wb_gpio0_dat_i[5] => wb_gpio0_dat_i[5].IN1
wb_gpio0_dat_i[6] => wb_gpio0_dat_i[6].IN1
wb_gpio0_dat_i[7] => wb_gpio0_dat_i[7].IN1
wb_gpio0_dat_i[8] => wb_gpio0_dat_i[8].IN1
wb_gpio0_dat_i[9] => wb_gpio0_dat_i[9].IN1
wb_gpio0_dat_i[10] => wb_gpio0_dat_i[10].IN1
wb_gpio0_dat_i[11] => wb_gpio0_dat_i[11].IN1
wb_gpio0_dat_i[12] => wb_gpio0_dat_i[12].IN1
wb_gpio0_dat_i[13] => wb_gpio0_dat_i[13].IN1
wb_gpio0_dat_i[14] => wb_gpio0_dat_i[14].IN1
wb_gpio0_dat_i[15] => wb_gpio0_dat_i[15].IN1
wb_gpio0_dat_i[16] => wb_gpio0_dat_i[16].IN1
wb_gpio0_dat_i[17] => wb_gpio0_dat_i[17].IN1
wb_gpio0_dat_i[18] => wb_gpio0_dat_i[18].IN1
wb_gpio0_dat_i[19] => wb_gpio0_dat_i[19].IN1
wb_gpio0_dat_i[20] => wb_gpio0_dat_i[20].IN1
wb_gpio0_dat_i[21] => wb_gpio0_dat_i[21].IN1
wb_gpio0_dat_i[22] => wb_gpio0_dat_i[22].IN1
wb_gpio0_dat_i[23] => wb_gpio0_dat_i[23].IN1
wb_gpio0_dat_i[24] => wb_gpio0_dat_i[24].IN1
wb_gpio0_dat_i[25] => wb_gpio0_dat_i[25].IN1
wb_gpio0_dat_i[26] => wb_gpio0_dat_i[26].IN1
wb_gpio0_dat_i[27] => wb_gpio0_dat_i[27].IN1
wb_gpio0_dat_i[28] => wb_gpio0_dat_i[28].IN1
wb_gpio0_dat_i[29] => wb_gpio0_dat_i[29].IN1
wb_gpio0_dat_i[30] => wb_gpio0_dat_i[30].IN1
wb_gpio0_dat_i[31] => wb_gpio0_dat_i[31].IN1
wb_gpio0_ack_i => wb_gpio0_ack_i.IN1
wb_gpio0_err_i => wb_gpio0_err_i.IN1
wb_gpio0_rty_i => wb_gpio0_rty_i.IN1
wb_sdram_reserved_adr_o[0] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[1] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[2] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[3] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[4] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[5] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[6] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[7] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[8] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[9] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[10] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[11] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[12] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[13] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[14] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[15] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[16] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[17] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[18] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[19] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[20] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[21] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[22] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[23] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[24] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[25] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[26] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[27] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[28] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[29] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[30] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_adr_o[31] <= wb_mux:wb_mux_picorv32.wbs_adr_o
wb_sdram_reserved_dat_o[0] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[1] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[2] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[3] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[4] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[5] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[6] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[7] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[8] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[9] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[10] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[11] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[12] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[13] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[14] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[15] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[16] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[17] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[18] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[19] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[20] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[21] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[22] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[23] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[24] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[25] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[26] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[27] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[28] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[29] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[30] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_dat_o[31] <= wb_mux:wb_mux_picorv32.wbs_dat_o
wb_sdram_reserved_sel_o[0] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_sdram_reserved_sel_o[1] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_sdram_reserved_sel_o[2] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_sdram_reserved_sel_o[3] <= wb_mux:wb_mux_picorv32.wbs_sel_o
wb_sdram_reserved_we_o <= wb_mux:wb_mux_picorv32.wbs_we_o
wb_sdram_reserved_cyc_o <= wb_mux:wb_mux_picorv32.wbs_cyc_o
wb_sdram_reserved_stb_o <= wb_mux:wb_mux_picorv32.wbs_stb_o
wb_sdram_reserved_cti_o[0] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_sdram_reserved_cti_o[1] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_sdram_reserved_cti_o[2] <= wb_mux:wb_mux_picorv32.wbs_cti_o
wb_sdram_reserved_bte_o[0] <= wb_mux:wb_mux_picorv32.wbs_bte_o
wb_sdram_reserved_bte_o[1] <= wb_mux:wb_mux_picorv32.wbs_bte_o
wb_sdram_reserved_dat_i[0] => wb_sdram_reserved_dat_i[0].IN1
wb_sdram_reserved_dat_i[1] => wb_sdram_reserved_dat_i[1].IN1
wb_sdram_reserved_dat_i[2] => wb_sdram_reserved_dat_i[2].IN1
wb_sdram_reserved_dat_i[3] => wb_sdram_reserved_dat_i[3].IN1
wb_sdram_reserved_dat_i[4] => wb_sdram_reserved_dat_i[4].IN1
wb_sdram_reserved_dat_i[5] => wb_sdram_reserved_dat_i[5].IN1
wb_sdram_reserved_dat_i[6] => wb_sdram_reserved_dat_i[6].IN1
wb_sdram_reserved_dat_i[7] => wb_sdram_reserved_dat_i[7].IN1
wb_sdram_reserved_dat_i[8] => wb_sdram_reserved_dat_i[8].IN1
wb_sdram_reserved_dat_i[9] => wb_sdram_reserved_dat_i[9].IN1
wb_sdram_reserved_dat_i[10] => wb_sdram_reserved_dat_i[10].IN1
wb_sdram_reserved_dat_i[11] => wb_sdram_reserved_dat_i[11].IN1
wb_sdram_reserved_dat_i[12] => wb_sdram_reserved_dat_i[12].IN1
wb_sdram_reserved_dat_i[13] => wb_sdram_reserved_dat_i[13].IN1
wb_sdram_reserved_dat_i[14] => wb_sdram_reserved_dat_i[14].IN1
wb_sdram_reserved_dat_i[15] => wb_sdram_reserved_dat_i[15].IN1
wb_sdram_reserved_dat_i[16] => wb_sdram_reserved_dat_i[16].IN1
wb_sdram_reserved_dat_i[17] => wb_sdram_reserved_dat_i[17].IN1
wb_sdram_reserved_dat_i[18] => wb_sdram_reserved_dat_i[18].IN1
wb_sdram_reserved_dat_i[19] => wb_sdram_reserved_dat_i[19].IN1
wb_sdram_reserved_dat_i[20] => wb_sdram_reserved_dat_i[20].IN1
wb_sdram_reserved_dat_i[21] => wb_sdram_reserved_dat_i[21].IN1
wb_sdram_reserved_dat_i[22] => wb_sdram_reserved_dat_i[22].IN1
wb_sdram_reserved_dat_i[23] => wb_sdram_reserved_dat_i[23].IN1
wb_sdram_reserved_dat_i[24] => wb_sdram_reserved_dat_i[24].IN1
wb_sdram_reserved_dat_i[25] => wb_sdram_reserved_dat_i[25].IN1
wb_sdram_reserved_dat_i[26] => wb_sdram_reserved_dat_i[26].IN1
wb_sdram_reserved_dat_i[27] => wb_sdram_reserved_dat_i[27].IN1
wb_sdram_reserved_dat_i[28] => wb_sdram_reserved_dat_i[28].IN1
wb_sdram_reserved_dat_i[29] => wb_sdram_reserved_dat_i[29].IN1
wb_sdram_reserved_dat_i[30] => wb_sdram_reserved_dat_i[30].IN1
wb_sdram_reserved_dat_i[31] => wb_sdram_reserved_dat_i[31].IN1
wb_sdram_reserved_ack_i => wb_sdram_reserved_ack_i.IN1
wb_sdram_reserved_err_i => wb_sdram_reserved_err_i.IN1
wb_sdram_reserved_rty_i => wb_sdram_reserved_rty_i.IN1


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_picorv32
wb_clk_i => wbm_err.CLK
wb_rst_i => ~NO_FANOUT~
wbm_adr_i[0] => wbs_adr_o[0].DATAIN
wbm_adr_i[0] => wbs_adr_o[192].DATAIN
wbm_adr_i[0] => wbs_adr_o[160].DATAIN
wbm_adr_i[0] => wbs_adr_o[128].DATAIN
wbm_adr_i[0] => wbs_adr_o[96].DATAIN
wbm_adr_i[0] => wbs_adr_o[64].DATAIN
wbm_adr_i[0] => wbs_adr_o[32].DATAIN
wbm_adr_i[1] => wbs_adr_o[1].DATAIN
wbm_adr_i[1] => wbs_adr_o[193].DATAIN
wbm_adr_i[1] => wbs_adr_o[161].DATAIN
wbm_adr_i[1] => wbs_adr_o[129].DATAIN
wbm_adr_i[1] => wbs_adr_o[97].DATAIN
wbm_adr_i[1] => wbs_adr_o[65].DATAIN
wbm_adr_i[1] => wbs_adr_o[33].DATAIN
wbm_adr_i[2] => wbs_adr_o[2].DATAIN
wbm_adr_i[2] => wbs_adr_o[194].DATAIN
wbm_adr_i[2] => wbs_adr_o[162].DATAIN
wbm_adr_i[2] => wbs_adr_o[130].DATAIN
wbm_adr_i[2] => wbs_adr_o[98].DATAIN
wbm_adr_i[2] => wbs_adr_o[66].DATAIN
wbm_adr_i[2] => wbs_adr_o[34].DATAIN
wbm_adr_i[3] => wbs_adr_o[195].DATAIN
wbm_adr_i[3] => wbs_adr_o[163].DATAIN
wbm_adr_i[3] => wbs_adr_o[131].DATAIN
wbm_adr_i[3] => wbs_adr_o[99].DATAIN
wbm_adr_i[3] => wbs_adr_o[67].DATAIN
wbm_adr_i[3] => wbs_adr_o[35].DATAIN
wbm_adr_i[3] => wbs_adr_o[3].DATAIN
wbm_adr_i[3] => Equal1.IN28
wbm_adr_i[4] => wbs_adr_o[196].DATAIN
wbm_adr_i[4] => wbs_adr_o[164].DATAIN
wbm_adr_i[4] => wbs_adr_o[132].DATAIN
wbm_adr_i[4] => wbs_adr_o[100].DATAIN
wbm_adr_i[4] => wbs_adr_o[68].DATAIN
wbm_adr_i[4] => wbs_adr_o[36].DATAIN
wbm_adr_i[4] => wbs_adr_o[4].DATAIN
wbm_adr_i[4] => Equal1.IN27
wbm_adr_i[5] => wbs_adr_o[197].DATAIN
wbm_adr_i[5] => wbs_adr_o[165].DATAIN
wbm_adr_i[5] => wbs_adr_o[133].DATAIN
wbm_adr_i[5] => wbs_adr_o[101].DATAIN
wbm_adr_i[5] => wbs_adr_o[69].DATAIN
wbm_adr_i[5] => wbs_adr_o[37].DATAIN
wbm_adr_i[5] => wbs_adr_o[5].DATAIN
wbm_adr_i[5] => Equal1.IN26
wbm_adr_i[5] => Equal2.IN26
wbm_adr_i[6] => wbs_adr_o[198].DATAIN
wbm_adr_i[6] => wbs_adr_o[166].DATAIN
wbm_adr_i[6] => wbs_adr_o[134].DATAIN
wbm_adr_i[6] => wbs_adr_o[102].DATAIN
wbm_adr_i[6] => wbs_adr_o[70].DATAIN
wbm_adr_i[6] => wbs_adr_o[38].DATAIN
wbm_adr_i[6] => wbs_adr_o[6].DATAIN
wbm_adr_i[6] => Equal1.IN25
wbm_adr_i[6] => Equal2.IN25
wbm_adr_i[7] => wbs_adr_o[199].DATAIN
wbm_adr_i[7] => wbs_adr_o[167].DATAIN
wbm_adr_i[7] => wbs_adr_o[135].DATAIN
wbm_adr_i[7] => wbs_adr_o[103].DATAIN
wbm_adr_i[7] => wbs_adr_o[71].DATAIN
wbm_adr_i[7] => wbs_adr_o[39].DATAIN
wbm_adr_i[7] => wbs_adr_o[7].DATAIN
wbm_adr_i[7] => Equal1.IN24
wbm_adr_i[7] => Equal2.IN24
wbm_adr_i[8] => wbs_adr_o[200].DATAIN
wbm_adr_i[8] => wbs_adr_o[168].DATAIN
wbm_adr_i[8] => wbs_adr_o[136].DATAIN
wbm_adr_i[8] => wbs_adr_o[104].DATAIN
wbm_adr_i[8] => wbs_adr_o[72].DATAIN
wbm_adr_i[8] => wbs_adr_o[40].DATAIN
wbm_adr_i[8] => wbs_adr_o[8].DATAIN
wbm_adr_i[8] => Equal1.IN23
wbm_adr_i[8] => Equal2.IN23
wbm_adr_i[9] => wbs_adr_o[201].DATAIN
wbm_adr_i[9] => wbs_adr_o[169].DATAIN
wbm_adr_i[9] => wbs_adr_o[137].DATAIN
wbm_adr_i[9] => wbs_adr_o[105].DATAIN
wbm_adr_i[9] => wbs_adr_o[73].DATAIN
wbm_adr_i[9] => wbs_adr_o[41].DATAIN
wbm_adr_i[9] => wbs_adr_o[9].DATAIN
wbm_adr_i[9] => Equal1.IN22
wbm_adr_i[9] => Equal2.IN22
wbm_adr_i[10] => wbs_adr_o[202].DATAIN
wbm_adr_i[10] => wbs_adr_o[170].DATAIN
wbm_adr_i[10] => wbs_adr_o[138].DATAIN
wbm_adr_i[10] => wbs_adr_o[106].DATAIN
wbm_adr_i[10] => wbs_adr_o[74].DATAIN
wbm_adr_i[10] => wbs_adr_o[42].DATAIN
wbm_adr_i[10] => wbs_adr_o[10].DATAIN
wbm_adr_i[10] => Equal1.IN21
wbm_adr_i[10] => Equal2.IN21
wbm_adr_i[11] => wbs_adr_o[203].DATAIN
wbm_adr_i[11] => wbs_adr_o[171].DATAIN
wbm_adr_i[11] => wbs_adr_o[139].DATAIN
wbm_adr_i[11] => wbs_adr_o[107].DATAIN
wbm_adr_i[11] => wbs_adr_o[75].DATAIN
wbm_adr_i[11] => wbs_adr_o[43].DATAIN
wbm_adr_i[11] => wbs_adr_o[11].DATAIN
wbm_adr_i[11] => Equal1.IN20
wbm_adr_i[11] => Equal2.IN20
wbm_adr_i[12] => wbs_adr_o[204].DATAIN
wbm_adr_i[12] => wbs_adr_o[172].DATAIN
wbm_adr_i[12] => wbs_adr_o[140].DATAIN
wbm_adr_i[12] => wbs_adr_o[108].DATAIN
wbm_adr_i[12] => wbs_adr_o[76].DATAIN
wbm_adr_i[12] => wbs_adr_o[44].DATAIN
wbm_adr_i[12] => wbs_adr_o[12].DATAIN
wbm_adr_i[12] => Equal1.IN19
wbm_adr_i[12] => Equal2.IN19
wbm_adr_i[13] => wbs_adr_o[205].DATAIN
wbm_adr_i[13] => wbs_adr_o[173].DATAIN
wbm_adr_i[13] => wbs_adr_o[141].DATAIN
wbm_adr_i[13] => wbs_adr_o[109].DATAIN
wbm_adr_i[13] => wbs_adr_o[77].DATAIN
wbm_adr_i[13] => wbs_adr_o[45].DATAIN
wbm_adr_i[13] => wbs_adr_o[13].DATAIN
wbm_adr_i[13] => Equal1.IN18
wbm_adr_i[13] => Equal2.IN18
wbm_adr_i[14] => wbs_adr_o[206].DATAIN
wbm_adr_i[14] => wbs_adr_o[174].DATAIN
wbm_adr_i[14] => wbs_adr_o[142].DATAIN
wbm_adr_i[14] => wbs_adr_o[110].DATAIN
wbm_adr_i[14] => wbs_adr_o[78].DATAIN
wbm_adr_i[14] => wbs_adr_o[46].DATAIN
wbm_adr_i[14] => wbs_adr_o[14].DATAIN
wbm_adr_i[14] => Equal1.IN17
wbm_adr_i[14] => Equal2.IN17
wbm_adr_i[15] => wbs_adr_o[207].DATAIN
wbm_adr_i[15] => wbs_adr_o[175].DATAIN
wbm_adr_i[15] => wbs_adr_o[143].DATAIN
wbm_adr_i[15] => wbs_adr_o[111].DATAIN
wbm_adr_i[15] => wbs_adr_o[79].DATAIN
wbm_adr_i[15] => wbs_adr_o[47].DATAIN
wbm_adr_i[15] => wbs_adr_o[15].DATAIN
wbm_adr_i[15] => Equal1.IN16
wbm_adr_i[15] => Equal2.IN16
wbm_adr_i[16] => wbs_adr_o[208].DATAIN
wbm_adr_i[16] => wbs_adr_o[176].DATAIN
wbm_adr_i[16] => wbs_adr_o[144].DATAIN
wbm_adr_i[16] => wbs_adr_o[112].DATAIN
wbm_adr_i[16] => wbs_adr_o[80].DATAIN
wbm_adr_i[16] => wbs_adr_o[48].DATAIN
wbm_adr_i[16] => wbs_adr_o[16].DATAIN
wbm_adr_i[16] => Equal1.IN15
wbm_adr_i[16] => Equal2.IN15
wbm_adr_i[16] => Equal4.IN15
wbm_adr_i[16] => Equal6.IN15
wbm_adr_i[17] => wbs_adr_o[209].DATAIN
wbm_adr_i[17] => wbs_adr_o[177].DATAIN
wbm_adr_i[17] => wbs_adr_o[145].DATAIN
wbm_adr_i[17] => wbs_adr_o[113].DATAIN
wbm_adr_i[17] => wbs_adr_o[81].DATAIN
wbm_adr_i[17] => wbs_adr_o[49].DATAIN
wbm_adr_i[17] => wbs_adr_o[17].DATAIN
wbm_adr_i[17] => Equal1.IN14
wbm_adr_i[17] => Equal2.IN14
wbm_adr_i[17] => Equal4.IN14
wbm_adr_i[17] => Equal6.IN14
wbm_adr_i[18] => wbs_adr_o[210].DATAIN
wbm_adr_i[18] => wbs_adr_o[178].DATAIN
wbm_adr_i[18] => wbs_adr_o[146].DATAIN
wbm_adr_i[18] => wbs_adr_o[114].DATAIN
wbm_adr_i[18] => wbs_adr_o[82].DATAIN
wbm_adr_i[18] => wbs_adr_o[50].DATAIN
wbm_adr_i[18] => wbs_adr_o[18].DATAIN
wbm_adr_i[18] => Equal1.IN13
wbm_adr_i[18] => Equal2.IN13
wbm_adr_i[18] => Equal4.IN13
wbm_adr_i[18] => Equal6.IN13
wbm_adr_i[19] => wbs_adr_o[211].DATAIN
wbm_adr_i[19] => wbs_adr_o[179].DATAIN
wbm_adr_i[19] => wbs_adr_o[147].DATAIN
wbm_adr_i[19] => wbs_adr_o[115].DATAIN
wbm_adr_i[19] => wbs_adr_o[83].DATAIN
wbm_adr_i[19] => wbs_adr_o[51].DATAIN
wbm_adr_i[19] => wbs_adr_o[19].DATAIN
wbm_adr_i[19] => Equal1.IN12
wbm_adr_i[19] => Equal2.IN12
wbm_adr_i[19] => Equal4.IN12
wbm_adr_i[19] => Equal6.IN12
wbm_adr_i[20] => wbs_adr_o[212].DATAIN
wbm_adr_i[20] => wbs_adr_o[180].DATAIN
wbm_adr_i[20] => wbs_adr_o[148].DATAIN
wbm_adr_i[20] => wbs_adr_o[116].DATAIN
wbm_adr_i[20] => wbs_adr_o[84].DATAIN
wbm_adr_i[20] => wbs_adr_o[52].DATAIN
wbm_adr_i[20] => wbs_adr_o[20].DATAIN
wbm_adr_i[20] => Equal1.IN11
wbm_adr_i[20] => Equal2.IN11
wbm_adr_i[20] => Equal4.IN11
wbm_adr_i[20] => Equal6.IN11
wbm_adr_i[21] => wbs_adr_o[213].DATAIN
wbm_adr_i[21] => wbs_adr_o[181].DATAIN
wbm_adr_i[21] => wbs_adr_o[149].DATAIN
wbm_adr_i[21] => wbs_adr_o[117].DATAIN
wbm_adr_i[21] => wbs_adr_o[85].DATAIN
wbm_adr_i[21] => wbs_adr_o[53].DATAIN
wbm_adr_i[21] => wbs_adr_o[21].DATAIN
wbm_adr_i[21] => Equal1.IN10
wbm_adr_i[21] => Equal2.IN10
wbm_adr_i[21] => Equal4.IN10
wbm_adr_i[21] => Equal6.IN10
wbm_adr_i[22] => wbs_adr_o[214].DATAIN
wbm_adr_i[22] => wbs_adr_o[182].DATAIN
wbm_adr_i[22] => wbs_adr_o[150].DATAIN
wbm_adr_i[22] => wbs_adr_o[118].DATAIN
wbm_adr_i[22] => wbs_adr_o[86].DATAIN
wbm_adr_i[22] => wbs_adr_o[54].DATAIN
wbm_adr_i[22] => wbs_adr_o[22].DATAIN
wbm_adr_i[22] => Equal1.IN9
wbm_adr_i[22] => Equal2.IN9
wbm_adr_i[22] => Equal4.IN9
wbm_adr_i[22] => Equal6.IN9
wbm_adr_i[23] => wbs_adr_o[215].DATAIN
wbm_adr_i[23] => wbs_adr_o[183].DATAIN
wbm_adr_i[23] => wbs_adr_o[151].DATAIN
wbm_adr_i[23] => wbs_adr_o[119].DATAIN
wbm_adr_i[23] => wbs_adr_o[87].DATAIN
wbm_adr_i[23] => wbs_adr_o[55].DATAIN
wbm_adr_i[23] => wbs_adr_o[23].DATAIN
wbm_adr_i[23] => Equal1.IN8
wbm_adr_i[23] => Equal2.IN8
wbm_adr_i[23] => Equal4.IN8
wbm_adr_i[23] => Equal6.IN8
wbm_adr_i[24] => wbs_adr_o[216].DATAIN
wbm_adr_i[24] => wbs_adr_o[184].DATAIN
wbm_adr_i[24] => wbs_adr_o[152].DATAIN
wbm_adr_i[24] => wbs_adr_o[120].DATAIN
wbm_adr_i[24] => wbs_adr_o[88].DATAIN
wbm_adr_i[24] => wbs_adr_o[56].DATAIN
wbm_adr_i[24] => wbs_adr_o[24].DATAIN
wbm_adr_i[24] => Equal1.IN2
wbm_adr_i[24] => Equal2.IN7
wbm_adr_i[24] => Equal4.IN7
wbm_adr_i[24] => Equal5.IN7
wbm_adr_i[24] => Equal6.IN7
wbm_adr_i[25] => wbs_adr_o[217].DATAIN
wbm_adr_i[25] => wbs_adr_o[185].DATAIN
wbm_adr_i[25] => wbs_adr_o[153].DATAIN
wbm_adr_i[25] => wbs_adr_o[121].DATAIN
wbm_adr_i[25] => wbs_adr_o[89].DATAIN
wbm_adr_i[25] => wbs_adr_o[57].DATAIN
wbm_adr_i[25] => wbs_adr_o[25].DATAIN
wbm_adr_i[25] => Equal0.IN6
wbm_adr_i[25] => Equal1.IN7
wbm_adr_i[25] => Equal2.IN6
wbm_adr_i[25] => Equal3.IN6
wbm_adr_i[25] => Equal4.IN6
wbm_adr_i[25] => Equal5.IN6
wbm_adr_i[25] => Equal6.IN6
wbm_adr_i[26] => wbs_adr_o[218].DATAIN
wbm_adr_i[26] => wbs_adr_o[186].DATAIN
wbm_adr_i[26] => wbs_adr_o[154].DATAIN
wbm_adr_i[26] => wbs_adr_o[122].DATAIN
wbm_adr_i[26] => wbs_adr_o[90].DATAIN
wbm_adr_i[26] => wbs_adr_o[58].DATAIN
wbm_adr_i[26] => wbs_adr_o[26].DATAIN
wbm_adr_i[26] => Equal0.IN5
wbm_adr_i[26] => Equal1.IN6
wbm_adr_i[26] => Equal2.IN5
wbm_adr_i[26] => Equal3.IN5
wbm_adr_i[26] => Equal4.IN5
wbm_adr_i[26] => Equal5.IN5
wbm_adr_i[26] => Equal6.IN5
wbm_adr_i[27] => wbs_adr_o[219].DATAIN
wbm_adr_i[27] => wbs_adr_o[187].DATAIN
wbm_adr_i[27] => wbs_adr_o[155].DATAIN
wbm_adr_i[27] => wbs_adr_o[123].DATAIN
wbm_adr_i[27] => wbs_adr_o[91].DATAIN
wbm_adr_i[27] => wbs_adr_o[59].DATAIN
wbm_adr_i[27] => wbs_adr_o[27].DATAIN
wbm_adr_i[27] => Equal0.IN4
wbm_adr_i[27] => Equal1.IN5
wbm_adr_i[27] => Equal2.IN4
wbm_adr_i[27] => Equal3.IN4
wbm_adr_i[27] => Equal4.IN4
wbm_adr_i[27] => Equal5.IN4
wbm_adr_i[27] => Equal6.IN4
wbm_adr_i[28] => wbs_adr_o[220].DATAIN
wbm_adr_i[28] => wbs_adr_o[188].DATAIN
wbm_adr_i[28] => wbs_adr_o[156].DATAIN
wbm_adr_i[28] => wbs_adr_o[124].DATAIN
wbm_adr_i[28] => wbs_adr_o[92].DATAIN
wbm_adr_i[28] => wbs_adr_o[60].DATAIN
wbm_adr_i[28] => wbs_adr_o[28].DATAIN
wbm_adr_i[28] => Equal0.IN3
wbm_adr_i[28] => Equal1.IN1
wbm_adr_i[28] => Equal2.IN1
wbm_adr_i[28] => Equal3.IN3
wbm_adr_i[28] => Equal4.IN3
wbm_adr_i[28] => Equal5.IN1
wbm_adr_i[28] => Equal6.IN3
wbm_adr_i[29] => wbs_adr_o[221].DATAIN
wbm_adr_i[29] => wbs_adr_o[189].DATAIN
wbm_adr_i[29] => wbs_adr_o[157].DATAIN
wbm_adr_i[29] => wbs_adr_o[125].DATAIN
wbm_adr_i[29] => wbs_adr_o[93].DATAIN
wbm_adr_i[29] => wbs_adr_o[61].DATAIN
wbm_adr_i[29] => wbs_adr_o[29].DATAIN
wbm_adr_i[29] => Equal0.IN1
wbm_adr_i[29] => Equal1.IN4
wbm_adr_i[29] => Equal2.IN3
wbm_adr_i[29] => Equal3.IN2
wbm_adr_i[29] => Equal4.IN2
wbm_adr_i[29] => Equal5.IN0
wbm_adr_i[29] => Equal6.IN2
wbm_adr_i[30] => wbs_adr_o[222].DATAIN
wbm_adr_i[30] => wbs_adr_o[190].DATAIN
wbm_adr_i[30] => wbs_adr_o[158].DATAIN
wbm_adr_i[30] => wbs_adr_o[126].DATAIN
wbm_adr_i[30] => wbs_adr_o[94].DATAIN
wbm_adr_i[30] => wbs_adr_o[62].DATAIN
wbm_adr_i[30] => wbs_adr_o[30].DATAIN
wbm_adr_i[30] => Equal0.IN2
wbm_adr_i[30] => Equal1.IN3
wbm_adr_i[30] => Equal2.IN2
wbm_adr_i[30] => Equal3.IN1
wbm_adr_i[30] => Equal4.IN0
wbm_adr_i[30] => Equal5.IN3
wbm_adr_i[30] => Equal6.IN1
wbm_adr_i[31] => wbs_adr_o[223].DATAIN
wbm_adr_i[31] => wbs_adr_o[191].DATAIN
wbm_adr_i[31] => wbs_adr_o[159].DATAIN
wbm_adr_i[31] => wbs_adr_o[127].DATAIN
wbm_adr_i[31] => wbs_adr_o[95].DATAIN
wbm_adr_i[31] => wbs_adr_o[63].DATAIN
wbm_adr_i[31] => wbs_adr_o[31].DATAIN
wbm_adr_i[31] => Equal0.IN0
wbm_adr_i[31] => Equal1.IN0
wbm_adr_i[31] => Equal2.IN0
wbm_adr_i[31] => Equal3.IN0
wbm_adr_i[31] => Equal4.IN1
wbm_adr_i[31] => Equal5.IN2
wbm_adr_i[31] => Equal6.IN0
wbm_dat_i[0] => wbs_dat_o[0].DATAIN
wbm_dat_i[0] => wbs_dat_o[192].DATAIN
wbm_dat_i[0] => wbs_dat_o[160].DATAIN
wbm_dat_i[0] => wbs_dat_o[128].DATAIN
wbm_dat_i[0] => wbs_dat_o[96].DATAIN
wbm_dat_i[0] => wbs_dat_o[64].DATAIN
wbm_dat_i[0] => wbs_dat_o[32].DATAIN
wbm_dat_i[1] => wbs_dat_o[1].DATAIN
wbm_dat_i[1] => wbs_dat_o[193].DATAIN
wbm_dat_i[1] => wbs_dat_o[161].DATAIN
wbm_dat_i[1] => wbs_dat_o[129].DATAIN
wbm_dat_i[1] => wbs_dat_o[97].DATAIN
wbm_dat_i[1] => wbs_dat_o[65].DATAIN
wbm_dat_i[1] => wbs_dat_o[33].DATAIN
wbm_dat_i[2] => wbs_dat_o[2].DATAIN
wbm_dat_i[2] => wbs_dat_o[194].DATAIN
wbm_dat_i[2] => wbs_dat_o[162].DATAIN
wbm_dat_i[2] => wbs_dat_o[130].DATAIN
wbm_dat_i[2] => wbs_dat_o[98].DATAIN
wbm_dat_i[2] => wbs_dat_o[66].DATAIN
wbm_dat_i[2] => wbs_dat_o[34].DATAIN
wbm_dat_i[3] => wbs_dat_o[3].DATAIN
wbm_dat_i[3] => wbs_dat_o[195].DATAIN
wbm_dat_i[3] => wbs_dat_o[163].DATAIN
wbm_dat_i[3] => wbs_dat_o[131].DATAIN
wbm_dat_i[3] => wbs_dat_o[99].DATAIN
wbm_dat_i[3] => wbs_dat_o[67].DATAIN
wbm_dat_i[3] => wbs_dat_o[35].DATAIN
wbm_dat_i[4] => wbs_dat_o[4].DATAIN
wbm_dat_i[4] => wbs_dat_o[196].DATAIN
wbm_dat_i[4] => wbs_dat_o[164].DATAIN
wbm_dat_i[4] => wbs_dat_o[132].DATAIN
wbm_dat_i[4] => wbs_dat_o[100].DATAIN
wbm_dat_i[4] => wbs_dat_o[68].DATAIN
wbm_dat_i[4] => wbs_dat_o[36].DATAIN
wbm_dat_i[5] => wbs_dat_o[5].DATAIN
wbm_dat_i[5] => wbs_dat_o[197].DATAIN
wbm_dat_i[5] => wbs_dat_o[165].DATAIN
wbm_dat_i[5] => wbs_dat_o[133].DATAIN
wbm_dat_i[5] => wbs_dat_o[101].DATAIN
wbm_dat_i[5] => wbs_dat_o[69].DATAIN
wbm_dat_i[5] => wbs_dat_o[37].DATAIN
wbm_dat_i[6] => wbs_dat_o[6].DATAIN
wbm_dat_i[6] => wbs_dat_o[198].DATAIN
wbm_dat_i[6] => wbs_dat_o[166].DATAIN
wbm_dat_i[6] => wbs_dat_o[134].DATAIN
wbm_dat_i[6] => wbs_dat_o[102].DATAIN
wbm_dat_i[6] => wbs_dat_o[70].DATAIN
wbm_dat_i[6] => wbs_dat_o[38].DATAIN
wbm_dat_i[7] => wbs_dat_o[7].DATAIN
wbm_dat_i[7] => wbs_dat_o[199].DATAIN
wbm_dat_i[7] => wbs_dat_o[167].DATAIN
wbm_dat_i[7] => wbs_dat_o[135].DATAIN
wbm_dat_i[7] => wbs_dat_o[103].DATAIN
wbm_dat_i[7] => wbs_dat_o[71].DATAIN
wbm_dat_i[7] => wbs_dat_o[39].DATAIN
wbm_dat_i[8] => wbs_dat_o[8].DATAIN
wbm_dat_i[8] => wbs_dat_o[200].DATAIN
wbm_dat_i[8] => wbs_dat_o[168].DATAIN
wbm_dat_i[8] => wbs_dat_o[136].DATAIN
wbm_dat_i[8] => wbs_dat_o[104].DATAIN
wbm_dat_i[8] => wbs_dat_o[72].DATAIN
wbm_dat_i[8] => wbs_dat_o[40].DATAIN
wbm_dat_i[9] => wbs_dat_o[9].DATAIN
wbm_dat_i[9] => wbs_dat_o[201].DATAIN
wbm_dat_i[9] => wbs_dat_o[169].DATAIN
wbm_dat_i[9] => wbs_dat_o[137].DATAIN
wbm_dat_i[9] => wbs_dat_o[105].DATAIN
wbm_dat_i[9] => wbs_dat_o[73].DATAIN
wbm_dat_i[9] => wbs_dat_o[41].DATAIN
wbm_dat_i[10] => wbs_dat_o[10].DATAIN
wbm_dat_i[10] => wbs_dat_o[202].DATAIN
wbm_dat_i[10] => wbs_dat_o[170].DATAIN
wbm_dat_i[10] => wbs_dat_o[138].DATAIN
wbm_dat_i[10] => wbs_dat_o[106].DATAIN
wbm_dat_i[10] => wbs_dat_o[74].DATAIN
wbm_dat_i[10] => wbs_dat_o[42].DATAIN
wbm_dat_i[11] => wbs_dat_o[11].DATAIN
wbm_dat_i[11] => wbs_dat_o[203].DATAIN
wbm_dat_i[11] => wbs_dat_o[171].DATAIN
wbm_dat_i[11] => wbs_dat_o[139].DATAIN
wbm_dat_i[11] => wbs_dat_o[107].DATAIN
wbm_dat_i[11] => wbs_dat_o[75].DATAIN
wbm_dat_i[11] => wbs_dat_o[43].DATAIN
wbm_dat_i[12] => wbs_dat_o[12].DATAIN
wbm_dat_i[12] => wbs_dat_o[204].DATAIN
wbm_dat_i[12] => wbs_dat_o[172].DATAIN
wbm_dat_i[12] => wbs_dat_o[140].DATAIN
wbm_dat_i[12] => wbs_dat_o[108].DATAIN
wbm_dat_i[12] => wbs_dat_o[76].DATAIN
wbm_dat_i[12] => wbs_dat_o[44].DATAIN
wbm_dat_i[13] => wbs_dat_o[13].DATAIN
wbm_dat_i[13] => wbs_dat_o[205].DATAIN
wbm_dat_i[13] => wbs_dat_o[173].DATAIN
wbm_dat_i[13] => wbs_dat_o[141].DATAIN
wbm_dat_i[13] => wbs_dat_o[109].DATAIN
wbm_dat_i[13] => wbs_dat_o[77].DATAIN
wbm_dat_i[13] => wbs_dat_o[45].DATAIN
wbm_dat_i[14] => wbs_dat_o[14].DATAIN
wbm_dat_i[14] => wbs_dat_o[206].DATAIN
wbm_dat_i[14] => wbs_dat_o[174].DATAIN
wbm_dat_i[14] => wbs_dat_o[142].DATAIN
wbm_dat_i[14] => wbs_dat_o[110].DATAIN
wbm_dat_i[14] => wbs_dat_o[78].DATAIN
wbm_dat_i[14] => wbs_dat_o[46].DATAIN
wbm_dat_i[15] => wbs_dat_o[15].DATAIN
wbm_dat_i[15] => wbs_dat_o[207].DATAIN
wbm_dat_i[15] => wbs_dat_o[175].DATAIN
wbm_dat_i[15] => wbs_dat_o[143].DATAIN
wbm_dat_i[15] => wbs_dat_o[111].DATAIN
wbm_dat_i[15] => wbs_dat_o[79].DATAIN
wbm_dat_i[15] => wbs_dat_o[47].DATAIN
wbm_dat_i[16] => wbs_dat_o[16].DATAIN
wbm_dat_i[16] => wbs_dat_o[208].DATAIN
wbm_dat_i[16] => wbs_dat_o[176].DATAIN
wbm_dat_i[16] => wbs_dat_o[144].DATAIN
wbm_dat_i[16] => wbs_dat_o[112].DATAIN
wbm_dat_i[16] => wbs_dat_o[80].DATAIN
wbm_dat_i[16] => wbs_dat_o[48].DATAIN
wbm_dat_i[17] => wbs_dat_o[17].DATAIN
wbm_dat_i[17] => wbs_dat_o[209].DATAIN
wbm_dat_i[17] => wbs_dat_o[177].DATAIN
wbm_dat_i[17] => wbs_dat_o[145].DATAIN
wbm_dat_i[17] => wbs_dat_o[113].DATAIN
wbm_dat_i[17] => wbs_dat_o[81].DATAIN
wbm_dat_i[17] => wbs_dat_o[49].DATAIN
wbm_dat_i[18] => wbs_dat_o[18].DATAIN
wbm_dat_i[18] => wbs_dat_o[210].DATAIN
wbm_dat_i[18] => wbs_dat_o[178].DATAIN
wbm_dat_i[18] => wbs_dat_o[146].DATAIN
wbm_dat_i[18] => wbs_dat_o[114].DATAIN
wbm_dat_i[18] => wbs_dat_o[82].DATAIN
wbm_dat_i[18] => wbs_dat_o[50].DATAIN
wbm_dat_i[19] => wbs_dat_o[19].DATAIN
wbm_dat_i[19] => wbs_dat_o[211].DATAIN
wbm_dat_i[19] => wbs_dat_o[179].DATAIN
wbm_dat_i[19] => wbs_dat_o[147].DATAIN
wbm_dat_i[19] => wbs_dat_o[115].DATAIN
wbm_dat_i[19] => wbs_dat_o[83].DATAIN
wbm_dat_i[19] => wbs_dat_o[51].DATAIN
wbm_dat_i[20] => wbs_dat_o[20].DATAIN
wbm_dat_i[20] => wbs_dat_o[212].DATAIN
wbm_dat_i[20] => wbs_dat_o[180].DATAIN
wbm_dat_i[20] => wbs_dat_o[148].DATAIN
wbm_dat_i[20] => wbs_dat_o[116].DATAIN
wbm_dat_i[20] => wbs_dat_o[84].DATAIN
wbm_dat_i[20] => wbs_dat_o[52].DATAIN
wbm_dat_i[21] => wbs_dat_o[21].DATAIN
wbm_dat_i[21] => wbs_dat_o[213].DATAIN
wbm_dat_i[21] => wbs_dat_o[181].DATAIN
wbm_dat_i[21] => wbs_dat_o[149].DATAIN
wbm_dat_i[21] => wbs_dat_o[117].DATAIN
wbm_dat_i[21] => wbs_dat_o[85].DATAIN
wbm_dat_i[21] => wbs_dat_o[53].DATAIN
wbm_dat_i[22] => wbs_dat_o[22].DATAIN
wbm_dat_i[22] => wbs_dat_o[214].DATAIN
wbm_dat_i[22] => wbs_dat_o[182].DATAIN
wbm_dat_i[22] => wbs_dat_o[150].DATAIN
wbm_dat_i[22] => wbs_dat_o[118].DATAIN
wbm_dat_i[22] => wbs_dat_o[86].DATAIN
wbm_dat_i[22] => wbs_dat_o[54].DATAIN
wbm_dat_i[23] => wbs_dat_o[23].DATAIN
wbm_dat_i[23] => wbs_dat_o[215].DATAIN
wbm_dat_i[23] => wbs_dat_o[183].DATAIN
wbm_dat_i[23] => wbs_dat_o[151].DATAIN
wbm_dat_i[23] => wbs_dat_o[119].DATAIN
wbm_dat_i[23] => wbs_dat_o[87].DATAIN
wbm_dat_i[23] => wbs_dat_o[55].DATAIN
wbm_dat_i[24] => wbs_dat_o[24].DATAIN
wbm_dat_i[24] => wbs_dat_o[216].DATAIN
wbm_dat_i[24] => wbs_dat_o[184].DATAIN
wbm_dat_i[24] => wbs_dat_o[152].DATAIN
wbm_dat_i[24] => wbs_dat_o[120].DATAIN
wbm_dat_i[24] => wbs_dat_o[88].DATAIN
wbm_dat_i[24] => wbs_dat_o[56].DATAIN
wbm_dat_i[25] => wbs_dat_o[25].DATAIN
wbm_dat_i[25] => wbs_dat_o[217].DATAIN
wbm_dat_i[25] => wbs_dat_o[185].DATAIN
wbm_dat_i[25] => wbs_dat_o[153].DATAIN
wbm_dat_i[25] => wbs_dat_o[121].DATAIN
wbm_dat_i[25] => wbs_dat_o[89].DATAIN
wbm_dat_i[25] => wbs_dat_o[57].DATAIN
wbm_dat_i[26] => wbs_dat_o[26].DATAIN
wbm_dat_i[26] => wbs_dat_o[218].DATAIN
wbm_dat_i[26] => wbs_dat_o[186].DATAIN
wbm_dat_i[26] => wbs_dat_o[154].DATAIN
wbm_dat_i[26] => wbs_dat_o[122].DATAIN
wbm_dat_i[26] => wbs_dat_o[90].DATAIN
wbm_dat_i[26] => wbs_dat_o[58].DATAIN
wbm_dat_i[27] => wbs_dat_o[27].DATAIN
wbm_dat_i[27] => wbs_dat_o[219].DATAIN
wbm_dat_i[27] => wbs_dat_o[187].DATAIN
wbm_dat_i[27] => wbs_dat_o[155].DATAIN
wbm_dat_i[27] => wbs_dat_o[123].DATAIN
wbm_dat_i[27] => wbs_dat_o[91].DATAIN
wbm_dat_i[27] => wbs_dat_o[59].DATAIN
wbm_dat_i[28] => wbs_dat_o[28].DATAIN
wbm_dat_i[28] => wbs_dat_o[220].DATAIN
wbm_dat_i[28] => wbs_dat_o[188].DATAIN
wbm_dat_i[28] => wbs_dat_o[156].DATAIN
wbm_dat_i[28] => wbs_dat_o[124].DATAIN
wbm_dat_i[28] => wbs_dat_o[92].DATAIN
wbm_dat_i[28] => wbs_dat_o[60].DATAIN
wbm_dat_i[29] => wbs_dat_o[29].DATAIN
wbm_dat_i[29] => wbs_dat_o[221].DATAIN
wbm_dat_i[29] => wbs_dat_o[189].DATAIN
wbm_dat_i[29] => wbs_dat_o[157].DATAIN
wbm_dat_i[29] => wbs_dat_o[125].DATAIN
wbm_dat_i[29] => wbs_dat_o[93].DATAIN
wbm_dat_i[29] => wbs_dat_o[61].DATAIN
wbm_dat_i[30] => wbs_dat_o[30].DATAIN
wbm_dat_i[30] => wbs_dat_o[222].DATAIN
wbm_dat_i[30] => wbs_dat_o[190].DATAIN
wbm_dat_i[30] => wbs_dat_o[158].DATAIN
wbm_dat_i[30] => wbs_dat_o[126].DATAIN
wbm_dat_i[30] => wbs_dat_o[94].DATAIN
wbm_dat_i[30] => wbs_dat_o[62].DATAIN
wbm_dat_i[31] => wbs_dat_o[31].DATAIN
wbm_dat_i[31] => wbs_dat_o[223].DATAIN
wbm_dat_i[31] => wbs_dat_o[191].DATAIN
wbm_dat_i[31] => wbs_dat_o[159].DATAIN
wbm_dat_i[31] => wbs_dat_o[127].DATAIN
wbm_dat_i[31] => wbs_dat_o[95].DATAIN
wbm_dat_i[31] => wbs_dat_o[63].DATAIN
wbm_sel_i[0] => wbs_sel_o[0].DATAIN
wbm_sel_i[0] => wbs_sel_o[24].DATAIN
wbm_sel_i[0] => wbs_sel_o[20].DATAIN
wbm_sel_i[0] => wbs_sel_o[16].DATAIN
wbm_sel_i[0] => wbs_sel_o[12].DATAIN
wbm_sel_i[0] => wbs_sel_o[8].DATAIN
wbm_sel_i[0] => wbs_sel_o[4].DATAIN
wbm_sel_i[1] => wbs_sel_o[1].DATAIN
wbm_sel_i[1] => wbs_sel_o[25].DATAIN
wbm_sel_i[1] => wbs_sel_o[21].DATAIN
wbm_sel_i[1] => wbs_sel_o[17].DATAIN
wbm_sel_i[1] => wbs_sel_o[13].DATAIN
wbm_sel_i[1] => wbs_sel_o[9].DATAIN
wbm_sel_i[1] => wbs_sel_o[5].DATAIN
wbm_sel_i[2] => wbs_sel_o[2].DATAIN
wbm_sel_i[2] => wbs_sel_o[26].DATAIN
wbm_sel_i[2] => wbs_sel_o[22].DATAIN
wbm_sel_i[2] => wbs_sel_o[18].DATAIN
wbm_sel_i[2] => wbs_sel_o[14].DATAIN
wbm_sel_i[2] => wbs_sel_o[10].DATAIN
wbm_sel_i[2] => wbs_sel_o[6].DATAIN
wbm_sel_i[3] => wbs_sel_o[3].DATAIN
wbm_sel_i[3] => wbs_sel_o[27].DATAIN
wbm_sel_i[3] => wbs_sel_o[23].DATAIN
wbm_sel_i[3] => wbs_sel_o[19].DATAIN
wbm_sel_i[3] => wbs_sel_o[15].DATAIN
wbm_sel_i[3] => wbs_sel_o[11].DATAIN
wbm_sel_i[3] => wbs_sel_o[7].DATAIN
wbm_we_i => wbs_we_o[0].DATAIN
wbm_we_i => wbs_we_o[6].DATAIN
wbm_we_i => wbs_we_o[5].DATAIN
wbm_we_i => wbs_we_o[4].DATAIN
wbm_we_i => wbs_we_o[3].DATAIN
wbm_we_i => wbs_we_o[2].DATAIN
wbm_we_i => wbs_we_o[1].DATAIN
wbm_cyc_i => wbm_err.IN1
wbm_cyc_i => ShiftLeft0.IN7
wbm_stb_i => wbs_stb_o[0].DATAIN
wbm_stb_i => wbs_stb_o[6].DATAIN
wbm_stb_i => wbs_stb_o[5].DATAIN
wbm_stb_i => wbs_stb_o[4].DATAIN
wbm_stb_i => wbs_stb_o[3].DATAIN
wbm_stb_i => wbs_stb_o[2].DATAIN
wbm_stb_i => wbs_stb_o[1].DATAIN
wbm_cti_i[0] => wbs_cti_o[0].DATAIN
wbm_cti_i[0] => wbs_cti_o[18].DATAIN
wbm_cti_i[0] => wbs_cti_o[15].DATAIN
wbm_cti_i[0] => wbs_cti_o[12].DATAIN
wbm_cti_i[0] => wbs_cti_o[9].DATAIN
wbm_cti_i[0] => wbs_cti_o[6].DATAIN
wbm_cti_i[0] => wbs_cti_o[3].DATAIN
wbm_cti_i[1] => wbs_cti_o[1].DATAIN
wbm_cti_i[1] => wbs_cti_o[19].DATAIN
wbm_cti_i[1] => wbs_cti_o[16].DATAIN
wbm_cti_i[1] => wbs_cti_o[13].DATAIN
wbm_cti_i[1] => wbs_cti_o[10].DATAIN
wbm_cti_i[1] => wbs_cti_o[7].DATAIN
wbm_cti_i[1] => wbs_cti_o[4].DATAIN
wbm_cti_i[2] => wbs_cti_o[2].DATAIN
wbm_cti_i[2] => wbs_cti_o[20].DATAIN
wbm_cti_i[2] => wbs_cti_o[17].DATAIN
wbm_cti_i[2] => wbs_cti_o[14].DATAIN
wbm_cti_i[2] => wbs_cti_o[11].DATAIN
wbm_cti_i[2] => wbs_cti_o[8].DATAIN
wbm_cti_i[2] => wbs_cti_o[5].DATAIN
wbm_bte_i[0] => wbs_bte_o[0].DATAIN
wbm_bte_i[0] => wbs_bte_o[12].DATAIN
wbm_bte_i[0] => wbs_bte_o[10].DATAIN
wbm_bte_i[0] => wbs_bte_o[8].DATAIN
wbm_bte_i[0] => wbs_bte_o[6].DATAIN
wbm_bte_i[0] => wbs_bte_o[4].DATAIN
wbm_bte_i[0] => wbs_bte_o[2].DATAIN
wbm_bte_i[1] => wbs_bte_o[1].DATAIN
wbm_bte_i[1] => wbs_bte_o[13].DATAIN
wbm_bte_i[1] => wbs_bte_o[11].DATAIN
wbm_bte_i[1] => wbs_bte_o[9].DATAIN
wbm_bte_i[1] => wbs_bte_o[7].DATAIN
wbm_bte_i[1] => wbs_bte_o[5].DATAIN
wbm_bte_i[1] => wbs_bte_o[3].DATAIN
wbm_dat_o[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[18] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[20] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[21] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[22] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[23] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[25] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[26] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[27] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[28] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[30] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
wbm_ack_o <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
wbm_err_o <= wbm_err_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_rty_o <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[0] <= wbm_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[1] <= wbm_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[2] <= wbm_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[3] <= wbm_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[4] <= wbm_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[5] <= wbm_adr_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[6] <= wbm_adr_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[7] <= wbm_adr_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[8] <= wbm_adr_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[9] <= wbm_adr_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[10] <= wbm_adr_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[11] <= wbm_adr_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[12] <= wbm_adr_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[13] <= wbm_adr_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[14] <= wbm_adr_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[15] <= wbm_adr_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[16] <= wbm_adr_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[17] <= wbm_adr_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[18] <= wbm_adr_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[19] <= wbm_adr_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[20] <= wbm_adr_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[21] <= wbm_adr_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[22] <= wbm_adr_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[23] <= wbm_adr_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[24] <= wbm_adr_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[25] <= wbm_adr_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[26] <= wbm_adr_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[27] <= wbm_adr_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[28] <= wbm_adr_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[29] <= wbm_adr_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[30] <= wbm_adr_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[31] <= wbm_adr_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[32] <= wbm_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[33] <= wbm_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[34] <= wbm_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[35] <= wbm_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[36] <= wbm_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[37] <= wbm_adr_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[38] <= wbm_adr_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[39] <= wbm_adr_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[40] <= wbm_adr_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[41] <= wbm_adr_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[42] <= wbm_adr_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[43] <= wbm_adr_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[44] <= wbm_adr_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[45] <= wbm_adr_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[46] <= wbm_adr_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[47] <= wbm_adr_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[48] <= wbm_adr_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[49] <= wbm_adr_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[50] <= wbm_adr_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[51] <= wbm_adr_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[52] <= wbm_adr_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[53] <= wbm_adr_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[54] <= wbm_adr_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[55] <= wbm_adr_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[56] <= wbm_adr_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[57] <= wbm_adr_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[58] <= wbm_adr_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[59] <= wbm_adr_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[60] <= wbm_adr_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[61] <= wbm_adr_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[62] <= wbm_adr_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[63] <= wbm_adr_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[64] <= wbm_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[65] <= wbm_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[66] <= wbm_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[67] <= wbm_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[68] <= wbm_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[69] <= wbm_adr_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[70] <= wbm_adr_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[71] <= wbm_adr_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[72] <= wbm_adr_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[73] <= wbm_adr_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[74] <= wbm_adr_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[75] <= wbm_adr_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[76] <= wbm_adr_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[77] <= wbm_adr_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[78] <= wbm_adr_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[79] <= wbm_adr_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[80] <= wbm_adr_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[81] <= wbm_adr_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[82] <= wbm_adr_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[83] <= wbm_adr_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[84] <= wbm_adr_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[85] <= wbm_adr_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[86] <= wbm_adr_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[87] <= wbm_adr_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[88] <= wbm_adr_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[89] <= wbm_adr_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[90] <= wbm_adr_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[91] <= wbm_adr_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[92] <= wbm_adr_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[93] <= wbm_adr_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[94] <= wbm_adr_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[95] <= wbm_adr_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[96] <= wbm_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[97] <= wbm_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[98] <= wbm_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[99] <= wbm_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[100] <= wbm_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[101] <= wbm_adr_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[102] <= wbm_adr_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[103] <= wbm_adr_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[104] <= wbm_adr_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[105] <= wbm_adr_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[106] <= wbm_adr_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[107] <= wbm_adr_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[108] <= wbm_adr_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[109] <= wbm_adr_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[110] <= wbm_adr_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[111] <= wbm_adr_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[112] <= wbm_adr_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[113] <= wbm_adr_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[114] <= wbm_adr_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[115] <= wbm_adr_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[116] <= wbm_adr_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[117] <= wbm_adr_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[118] <= wbm_adr_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[119] <= wbm_adr_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[120] <= wbm_adr_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[121] <= wbm_adr_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[122] <= wbm_adr_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[123] <= wbm_adr_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[124] <= wbm_adr_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[125] <= wbm_adr_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[126] <= wbm_adr_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[127] <= wbm_adr_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[128] <= wbm_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[129] <= wbm_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[130] <= wbm_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[131] <= wbm_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[132] <= wbm_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[133] <= wbm_adr_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[134] <= wbm_adr_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[135] <= wbm_adr_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[136] <= wbm_adr_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[137] <= wbm_adr_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[138] <= wbm_adr_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[139] <= wbm_adr_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[140] <= wbm_adr_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[141] <= wbm_adr_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[142] <= wbm_adr_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[143] <= wbm_adr_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[144] <= wbm_adr_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[145] <= wbm_adr_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[146] <= wbm_adr_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[147] <= wbm_adr_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[148] <= wbm_adr_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[149] <= wbm_adr_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[150] <= wbm_adr_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[151] <= wbm_adr_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[152] <= wbm_adr_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[153] <= wbm_adr_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[154] <= wbm_adr_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[155] <= wbm_adr_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[156] <= wbm_adr_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[157] <= wbm_adr_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[158] <= wbm_adr_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[159] <= wbm_adr_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[160] <= wbm_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[161] <= wbm_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[162] <= wbm_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[163] <= wbm_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[164] <= wbm_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[165] <= wbm_adr_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[166] <= wbm_adr_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[167] <= wbm_adr_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[168] <= wbm_adr_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[169] <= wbm_adr_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[170] <= wbm_adr_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[171] <= wbm_adr_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[172] <= wbm_adr_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[173] <= wbm_adr_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[174] <= wbm_adr_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[175] <= wbm_adr_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[176] <= wbm_adr_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[177] <= wbm_adr_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[178] <= wbm_adr_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[179] <= wbm_adr_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[180] <= wbm_adr_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[181] <= wbm_adr_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[182] <= wbm_adr_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[183] <= wbm_adr_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[184] <= wbm_adr_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[185] <= wbm_adr_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[186] <= wbm_adr_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[187] <= wbm_adr_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[188] <= wbm_adr_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[189] <= wbm_adr_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[190] <= wbm_adr_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[191] <= wbm_adr_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[192] <= wbm_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[193] <= wbm_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[194] <= wbm_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[195] <= wbm_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[196] <= wbm_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[197] <= wbm_adr_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[198] <= wbm_adr_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[199] <= wbm_adr_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[200] <= wbm_adr_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[201] <= wbm_adr_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[202] <= wbm_adr_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[203] <= wbm_adr_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[204] <= wbm_adr_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[205] <= wbm_adr_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[206] <= wbm_adr_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[207] <= wbm_adr_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[208] <= wbm_adr_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[209] <= wbm_adr_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[210] <= wbm_adr_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[211] <= wbm_adr_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[212] <= wbm_adr_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[213] <= wbm_adr_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[214] <= wbm_adr_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[215] <= wbm_adr_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[216] <= wbm_adr_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[217] <= wbm_adr_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[218] <= wbm_adr_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[219] <= wbm_adr_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[220] <= wbm_adr_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[221] <= wbm_adr_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[222] <= wbm_adr_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_o[223] <= wbm_adr_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[0] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[1] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[2] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[3] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[4] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[5] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[6] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[7] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[8] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[9] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[10] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[11] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[12] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[13] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[14] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[15] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[16] <= wbm_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[17] <= wbm_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[18] <= wbm_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[19] <= wbm_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[20] <= wbm_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[21] <= wbm_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[22] <= wbm_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[23] <= wbm_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[24] <= wbm_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[25] <= wbm_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[26] <= wbm_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[27] <= wbm_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[28] <= wbm_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[29] <= wbm_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[30] <= wbm_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[31] <= wbm_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[32] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[33] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[34] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[35] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[36] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[37] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[38] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[39] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[40] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[41] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[42] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[43] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[44] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[45] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[46] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[47] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[48] <= wbm_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[49] <= wbm_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[50] <= wbm_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[51] <= wbm_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[52] <= wbm_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[53] <= wbm_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[54] <= wbm_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[55] <= wbm_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[56] <= wbm_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[57] <= wbm_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[58] <= wbm_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[59] <= wbm_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[60] <= wbm_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[61] <= wbm_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[62] <= wbm_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[63] <= wbm_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[64] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[65] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[66] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[67] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[68] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[69] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[70] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[71] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[72] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[73] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[74] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[75] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[76] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[77] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[78] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[79] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[80] <= wbm_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[81] <= wbm_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[82] <= wbm_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[83] <= wbm_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[84] <= wbm_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[85] <= wbm_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[86] <= wbm_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[87] <= wbm_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[88] <= wbm_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[89] <= wbm_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[90] <= wbm_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[91] <= wbm_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[92] <= wbm_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[93] <= wbm_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[94] <= wbm_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[95] <= wbm_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[96] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[97] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[98] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[99] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[100] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[101] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[102] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[103] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[104] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[105] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[106] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[107] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[108] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[109] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[110] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[111] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[112] <= wbm_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[113] <= wbm_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[114] <= wbm_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[115] <= wbm_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[116] <= wbm_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[117] <= wbm_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[118] <= wbm_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[119] <= wbm_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[120] <= wbm_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[121] <= wbm_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[122] <= wbm_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[123] <= wbm_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[124] <= wbm_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[125] <= wbm_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[126] <= wbm_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[127] <= wbm_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[128] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[129] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[130] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[131] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[132] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[133] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[134] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[135] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[136] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[137] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[138] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[139] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[140] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[141] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[142] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[143] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[144] <= wbm_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[145] <= wbm_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[146] <= wbm_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[147] <= wbm_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[148] <= wbm_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[149] <= wbm_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[150] <= wbm_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[151] <= wbm_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[152] <= wbm_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[153] <= wbm_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[154] <= wbm_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[155] <= wbm_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[156] <= wbm_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[157] <= wbm_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[158] <= wbm_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[159] <= wbm_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[160] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[161] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[162] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[163] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[164] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[165] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[166] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[167] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[168] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[169] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[170] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[171] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[172] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[173] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[174] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[175] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[176] <= wbm_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[177] <= wbm_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[178] <= wbm_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[179] <= wbm_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[180] <= wbm_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[181] <= wbm_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[182] <= wbm_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[183] <= wbm_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[184] <= wbm_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[185] <= wbm_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[186] <= wbm_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[187] <= wbm_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[188] <= wbm_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[189] <= wbm_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[190] <= wbm_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[191] <= wbm_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[192] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[193] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[194] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[195] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[196] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[197] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[198] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[199] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[200] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[201] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[202] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[203] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[204] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[205] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[206] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[207] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[208] <= wbm_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[209] <= wbm_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[210] <= wbm_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[211] <= wbm_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[212] <= wbm_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[213] <= wbm_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[214] <= wbm_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[215] <= wbm_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[216] <= wbm_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[217] <= wbm_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[218] <= wbm_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[219] <= wbm_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[220] <= wbm_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[221] <= wbm_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[222] <= wbm_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[223] <= wbm_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[0] <= wbm_sel_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[1] <= wbm_sel_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[2] <= wbm_sel_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[3] <= wbm_sel_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[4] <= wbm_sel_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[5] <= wbm_sel_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[6] <= wbm_sel_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[7] <= wbm_sel_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[8] <= wbm_sel_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[9] <= wbm_sel_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[10] <= wbm_sel_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[11] <= wbm_sel_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[12] <= wbm_sel_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[13] <= wbm_sel_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[14] <= wbm_sel_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[15] <= wbm_sel_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[16] <= wbm_sel_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[17] <= wbm_sel_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[18] <= wbm_sel_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[19] <= wbm_sel_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[20] <= wbm_sel_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[21] <= wbm_sel_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[22] <= wbm_sel_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[23] <= wbm_sel_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[24] <= wbm_sel_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[25] <= wbm_sel_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[26] <= wbm_sel_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_sel_o[27] <= wbm_sel_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_we_o[0] <= wbm_we_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_we_o[1] <= wbm_we_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_we_o[2] <= wbm_we_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_we_o[3] <= wbm_we_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_we_o[4] <= wbm_we_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_we_o[5] <= wbm_we_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_we_o[6] <= wbm_we_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_cyc_o[0] <= wbs_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_cyc_o[1] <= wbs_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_cyc_o[2] <= wbs_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_cyc_o[3] <= wbs_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_cyc_o[4] <= wbs_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_cyc_o[5] <= wbs_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_cyc_o[6] <= wbs_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_stb_o[0] <= wbm_stb_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_stb_o[1] <= wbm_stb_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_stb_o[2] <= wbm_stb_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_stb_o[3] <= wbm_stb_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_stb_o[4] <= wbm_stb_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_stb_o[5] <= wbm_stb_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_stb_o[6] <= wbm_stb_i.DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[0] <= wbm_cti_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[1] <= wbm_cti_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[2] <= wbm_cti_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[3] <= wbm_cti_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[4] <= wbm_cti_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[5] <= wbm_cti_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[6] <= wbm_cti_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[7] <= wbm_cti_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[8] <= wbm_cti_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[9] <= wbm_cti_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[10] <= wbm_cti_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[11] <= wbm_cti_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[12] <= wbm_cti_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[13] <= wbm_cti_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[14] <= wbm_cti_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[15] <= wbm_cti_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[16] <= wbm_cti_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[17] <= wbm_cti_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[18] <= wbm_cti_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[19] <= wbm_cti_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_cti_o[20] <= wbm_cti_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_bte_o[0] <= wbm_bte_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_bte_o[1] <= wbm_bte_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_bte_o[2] <= wbm_bte_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_bte_o[3] <= wbm_bte_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_bte_o[4] <= wbm_bte_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_bte_o[5] <= wbm_bte_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_bte_o[6] <= wbm_bte_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_bte_o[7] <= wbm_bte_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_bte_o[8] <= wbm_bte_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_bte_o[9] <= wbm_bte_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_bte_o[10] <= wbm_bte_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_bte_o[11] <= wbm_bte_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_bte_o[12] <= wbm_bte_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_bte_o[13] <= wbm_bte_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_i[0] => Mux0.IN229
wbs_dat_i[1] => Mux1.IN229
wbs_dat_i[2] => Mux2.IN229
wbs_dat_i[3] => Mux3.IN229
wbs_dat_i[4] => Mux4.IN229
wbs_dat_i[5] => Mux5.IN229
wbs_dat_i[6] => Mux6.IN229
wbs_dat_i[7] => Mux7.IN229
wbs_dat_i[8] => Mux8.IN229
wbs_dat_i[9] => Mux9.IN229
wbs_dat_i[10] => Mux10.IN229
wbs_dat_i[11] => Mux11.IN229
wbs_dat_i[12] => Mux12.IN229
wbs_dat_i[13] => Mux13.IN229
wbs_dat_i[14] => Mux14.IN229
wbs_dat_i[15] => Mux15.IN229
wbs_dat_i[16] => Mux16.IN229
wbs_dat_i[17] => Mux17.IN229
wbs_dat_i[18] => Mux18.IN229
wbs_dat_i[19] => Mux19.IN229
wbs_dat_i[20] => Mux20.IN229
wbs_dat_i[21] => Mux21.IN229
wbs_dat_i[22] => Mux22.IN229
wbs_dat_i[23] => Mux23.IN229
wbs_dat_i[24] => Mux24.IN229
wbs_dat_i[25] => Mux25.IN229
wbs_dat_i[26] => Mux26.IN229
wbs_dat_i[27] => Mux27.IN229
wbs_dat_i[28] => Mux28.IN229
wbs_dat_i[29] => Mux29.IN229
wbs_dat_i[30] => Mux30.IN229
wbs_dat_i[31] => Mux31.IN229
wbs_dat_i[32] => Mux0.IN197
wbs_dat_i[33] => Mux1.IN197
wbs_dat_i[34] => Mux2.IN197
wbs_dat_i[35] => Mux3.IN197
wbs_dat_i[36] => Mux4.IN197
wbs_dat_i[37] => Mux5.IN197
wbs_dat_i[38] => Mux6.IN197
wbs_dat_i[39] => Mux7.IN197
wbs_dat_i[40] => Mux8.IN197
wbs_dat_i[41] => Mux9.IN197
wbs_dat_i[42] => Mux10.IN197
wbs_dat_i[43] => Mux11.IN197
wbs_dat_i[44] => Mux12.IN197
wbs_dat_i[45] => Mux13.IN197
wbs_dat_i[46] => Mux14.IN197
wbs_dat_i[47] => Mux15.IN197
wbs_dat_i[48] => Mux16.IN197
wbs_dat_i[49] => Mux17.IN197
wbs_dat_i[50] => Mux18.IN197
wbs_dat_i[51] => Mux19.IN197
wbs_dat_i[52] => Mux20.IN197
wbs_dat_i[53] => Mux21.IN197
wbs_dat_i[54] => Mux22.IN197
wbs_dat_i[55] => Mux23.IN197
wbs_dat_i[56] => Mux24.IN197
wbs_dat_i[57] => Mux25.IN197
wbs_dat_i[58] => Mux26.IN197
wbs_dat_i[59] => Mux27.IN197
wbs_dat_i[60] => Mux28.IN197
wbs_dat_i[61] => Mux29.IN197
wbs_dat_i[62] => Mux30.IN197
wbs_dat_i[63] => Mux31.IN197
wbs_dat_i[64] => Mux0.IN165
wbs_dat_i[65] => Mux1.IN165
wbs_dat_i[66] => Mux2.IN165
wbs_dat_i[67] => Mux3.IN165
wbs_dat_i[68] => Mux4.IN165
wbs_dat_i[69] => Mux5.IN165
wbs_dat_i[70] => Mux6.IN165
wbs_dat_i[71] => Mux7.IN165
wbs_dat_i[72] => Mux8.IN165
wbs_dat_i[73] => Mux9.IN165
wbs_dat_i[74] => Mux10.IN165
wbs_dat_i[75] => Mux11.IN165
wbs_dat_i[76] => Mux12.IN165
wbs_dat_i[77] => Mux13.IN165
wbs_dat_i[78] => Mux14.IN165
wbs_dat_i[79] => Mux15.IN165
wbs_dat_i[80] => Mux16.IN165
wbs_dat_i[81] => Mux17.IN165
wbs_dat_i[82] => Mux18.IN165
wbs_dat_i[83] => Mux19.IN165
wbs_dat_i[84] => Mux20.IN165
wbs_dat_i[85] => Mux21.IN165
wbs_dat_i[86] => Mux22.IN165
wbs_dat_i[87] => Mux23.IN165
wbs_dat_i[88] => Mux24.IN165
wbs_dat_i[89] => Mux25.IN165
wbs_dat_i[90] => Mux26.IN165
wbs_dat_i[91] => Mux27.IN165
wbs_dat_i[92] => Mux28.IN165
wbs_dat_i[93] => Mux29.IN165
wbs_dat_i[94] => Mux30.IN165
wbs_dat_i[95] => Mux31.IN165
wbs_dat_i[96] => Mux0.IN133
wbs_dat_i[97] => Mux1.IN133
wbs_dat_i[98] => Mux2.IN133
wbs_dat_i[99] => Mux3.IN133
wbs_dat_i[100] => Mux4.IN133
wbs_dat_i[101] => Mux5.IN133
wbs_dat_i[102] => Mux6.IN133
wbs_dat_i[103] => Mux7.IN133
wbs_dat_i[104] => Mux8.IN133
wbs_dat_i[105] => Mux9.IN133
wbs_dat_i[106] => Mux10.IN133
wbs_dat_i[107] => Mux11.IN133
wbs_dat_i[108] => Mux12.IN133
wbs_dat_i[109] => Mux13.IN133
wbs_dat_i[110] => Mux14.IN133
wbs_dat_i[111] => Mux15.IN133
wbs_dat_i[112] => Mux16.IN133
wbs_dat_i[113] => Mux17.IN133
wbs_dat_i[114] => Mux18.IN133
wbs_dat_i[115] => Mux19.IN133
wbs_dat_i[116] => Mux20.IN133
wbs_dat_i[117] => Mux21.IN133
wbs_dat_i[118] => Mux22.IN133
wbs_dat_i[119] => Mux23.IN133
wbs_dat_i[120] => Mux24.IN133
wbs_dat_i[121] => Mux25.IN133
wbs_dat_i[122] => Mux26.IN133
wbs_dat_i[123] => Mux27.IN133
wbs_dat_i[124] => Mux28.IN133
wbs_dat_i[125] => Mux29.IN133
wbs_dat_i[126] => Mux30.IN133
wbs_dat_i[127] => Mux31.IN133
wbs_dat_i[128] => Mux0.IN101
wbs_dat_i[129] => Mux1.IN101
wbs_dat_i[130] => Mux2.IN101
wbs_dat_i[131] => Mux3.IN101
wbs_dat_i[132] => Mux4.IN101
wbs_dat_i[133] => Mux5.IN101
wbs_dat_i[134] => Mux6.IN101
wbs_dat_i[135] => Mux7.IN101
wbs_dat_i[136] => Mux8.IN101
wbs_dat_i[137] => Mux9.IN101
wbs_dat_i[138] => Mux10.IN101
wbs_dat_i[139] => Mux11.IN101
wbs_dat_i[140] => Mux12.IN101
wbs_dat_i[141] => Mux13.IN101
wbs_dat_i[142] => Mux14.IN101
wbs_dat_i[143] => Mux15.IN101
wbs_dat_i[144] => Mux16.IN101
wbs_dat_i[145] => Mux17.IN101
wbs_dat_i[146] => Mux18.IN101
wbs_dat_i[147] => Mux19.IN101
wbs_dat_i[148] => Mux20.IN101
wbs_dat_i[149] => Mux21.IN101
wbs_dat_i[150] => Mux22.IN101
wbs_dat_i[151] => Mux23.IN101
wbs_dat_i[152] => Mux24.IN101
wbs_dat_i[153] => Mux25.IN101
wbs_dat_i[154] => Mux26.IN101
wbs_dat_i[155] => Mux27.IN101
wbs_dat_i[156] => Mux28.IN101
wbs_dat_i[157] => Mux29.IN101
wbs_dat_i[158] => Mux30.IN101
wbs_dat_i[159] => Mux31.IN101
wbs_dat_i[160] => Mux0.IN69
wbs_dat_i[161] => Mux1.IN69
wbs_dat_i[162] => Mux2.IN69
wbs_dat_i[163] => Mux3.IN69
wbs_dat_i[164] => Mux4.IN69
wbs_dat_i[165] => Mux5.IN69
wbs_dat_i[166] => Mux6.IN69
wbs_dat_i[167] => Mux7.IN69
wbs_dat_i[168] => Mux8.IN69
wbs_dat_i[169] => Mux9.IN69
wbs_dat_i[170] => Mux10.IN69
wbs_dat_i[171] => Mux11.IN69
wbs_dat_i[172] => Mux12.IN69
wbs_dat_i[173] => Mux13.IN69
wbs_dat_i[174] => Mux14.IN69
wbs_dat_i[175] => Mux15.IN69
wbs_dat_i[176] => Mux16.IN69
wbs_dat_i[177] => Mux17.IN69
wbs_dat_i[178] => Mux18.IN69
wbs_dat_i[179] => Mux19.IN69
wbs_dat_i[180] => Mux20.IN69
wbs_dat_i[181] => Mux21.IN69
wbs_dat_i[182] => Mux22.IN69
wbs_dat_i[183] => Mux23.IN69
wbs_dat_i[184] => Mux24.IN69
wbs_dat_i[185] => Mux25.IN69
wbs_dat_i[186] => Mux26.IN69
wbs_dat_i[187] => Mux27.IN69
wbs_dat_i[188] => Mux28.IN69
wbs_dat_i[189] => Mux29.IN69
wbs_dat_i[190] => Mux30.IN69
wbs_dat_i[191] => Mux31.IN69
wbs_dat_i[192] => Mux0.IN37
wbs_dat_i[193] => Mux1.IN37
wbs_dat_i[194] => Mux2.IN37
wbs_dat_i[195] => Mux3.IN37
wbs_dat_i[196] => Mux4.IN37
wbs_dat_i[197] => Mux5.IN37
wbs_dat_i[198] => Mux6.IN37
wbs_dat_i[199] => Mux7.IN37
wbs_dat_i[200] => Mux8.IN37
wbs_dat_i[201] => Mux9.IN37
wbs_dat_i[202] => Mux10.IN37
wbs_dat_i[203] => Mux11.IN37
wbs_dat_i[204] => Mux12.IN37
wbs_dat_i[205] => Mux13.IN37
wbs_dat_i[206] => Mux14.IN37
wbs_dat_i[207] => Mux15.IN37
wbs_dat_i[208] => Mux16.IN37
wbs_dat_i[209] => Mux17.IN37
wbs_dat_i[210] => Mux18.IN37
wbs_dat_i[211] => Mux19.IN37
wbs_dat_i[212] => Mux20.IN37
wbs_dat_i[213] => Mux21.IN37
wbs_dat_i[214] => Mux22.IN37
wbs_dat_i[215] => Mux23.IN37
wbs_dat_i[216] => Mux24.IN37
wbs_dat_i[217] => Mux25.IN37
wbs_dat_i[218] => Mux26.IN37
wbs_dat_i[219] => Mux27.IN37
wbs_dat_i[220] => Mux28.IN37
wbs_dat_i[221] => Mux29.IN37
wbs_dat_i[222] => Mux30.IN37
wbs_dat_i[223] => Mux31.IN37
wbs_ack_i[0] => Mux32.IN7
wbs_ack_i[1] => Mux32.IN6
wbs_ack_i[2] => Mux32.IN5
wbs_ack_i[3] => Mux32.IN4
wbs_ack_i[4] => Mux32.IN3
wbs_ack_i[5] => Mux32.IN2
wbs_ack_i[6] => Mux32.IN1
wbs_err_i[0] => Mux33.IN7
wbs_err_i[1] => Mux33.IN6
wbs_err_i[2] => Mux33.IN5
wbs_err_i[3] => Mux33.IN4
wbs_err_i[4] => Mux33.IN3
wbs_err_i[5] => Mux33.IN2
wbs_err_i[6] => Mux33.IN1
wbs_rty_i[0] => Mux34.IN7
wbs_rty_i[1] => Mux34.IN6
wbs_rty_i[2] => Mux34.IN5
wbs_rty_i[3] => Mux34.IN4
wbs_rty_i[4] => Mux34.IN3
wbs_rty_i[5] => Mux34.IN2
wbs_rty_i[6] => Mux34.IN1


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0
sdram_rst => sdram_rst.IN2
sdram_clk => sdram_clk.IN2
ba_pad_o[0] <= sdram_ctrl:sdram_ctrl.ba_o
ba_pad_o[1] <= sdram_ctrl:sdram_ctrl.ba_o
a_pad_o[0] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[1] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[2] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[3] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[4] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[5] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[6] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[7] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[8] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[9] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[10] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[11] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[12] <= sdram_ctrl:sdram_ctrl.a_o
cs_n_pad_o <= sdram_ctrl:sdram_ctrl.cs_n_o
ras_pad_o <= sdram_ctrl:sdram_ctrl.ras_o
cas_pad_o <= sdram_ctrl:sdram_ctrl.cas_o
we_pad_o <= sdram_ctrl:sdram_ctrl.we_o
dq_o[0] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[1] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[2] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[3] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[4] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[5] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[6] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[7] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[8] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[9] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[10] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[11] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[12] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[13] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[14] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[15] <= sdram_ctrl:sdram_ctrl.dq_o
dqm_pad_o[0] <= sdram_ctrl:sdram_ctrl.dqm_o
dqm_pad_o[1] <= sdram_ctrl:sdram_ctrl.dqm_o
dq_i[0] => dq_i[0].IN1
dq_i[1] => dq_i[1].IN1
dq_i[2] => dq_i[2].IN1
dq_i[3] => dq_i[3].IN1
dq_i[4] => dq_i[4].IN1
dq_i[5] => dq_i[5].IN1
dq_i[6] => dq_i[6].IN1
dq_i[7] => dq_i[7].IN1
dq_i[8] => dq_i[8].IN1
dq_i[9] => dq_i[9].IN1
dq_i[10] => dq_i[10].IN1
dq_i[11] => dq_i[11].IN1
dq_i[12] => dq_i[12].IN1
dq_i[13] => dq_i[13].IN1
dq_i[14] => dq_i[14].IN1
dq_i[15] => dq_i[15].IN1
dq_oe <= sdram_ctrl:sdram_ctrl.dq_oe_o
cke_pad_o <= sdram_ctrl:sdram_ctrl.cke_o
wb_clk => wb_clk.IN1
wb_rst => wb_rst.IN1
wb_adr_i[0] => wb_adr_i[0].IN1
wb_adr_i[1] => wb_adr_i[1].IN1
wb_adr_i[2] => wb_adr_i[2].IN1
wb_adr_i[3] => wb_adr_i[3].IN1
wb_adr_i[4] => wb_adr_i[4].IN1
wb_adr_i[5] => wb_adr_i[5].IN1
wb_adr_i[6] => wb_adr_i[6].IN1
wb_adr_i[7] => wb_adr_i[7].IN1
wb_adr_i[8] => wb_adr_i[8].IN1
wb_adr_i[9] => wb_adr_i[9].IN1
wb_adr_i[10] => wb_adr_i[10].IN1
wb_adr_i[11] => wb_adr_i[11].IN1
wb_adr_i[12] => wb_adr_i[12].IN1
wb_adr_i[13] => wb_adr_i[13].IN1
wb_adr_i[14] => wb_adr_i[14].IN1
wb_adr_i[15] => wb_adr_i[15].IN1
wb_adr_i[16] => wb_adr_i[16].IN1
wb_adr_i[17] => wb_adr_i[17].IN1
wb_adr_i[18] => wb_adr_i[18].IN1
wb_adr_i[19] => wb_adr_i[19].IN1
wb_adr_i[20] => wb_adr_i[20].IN1
wb_adr_i[21] => wb_adr_i[21].IN1
wb_adr_i[22] => wb_adr_i[22].IN1
wb_adr_i[23] => wb_adr_i[23].IN1
wb_adr_i[24] => wb_adr_i[24].IN1
wb_adr_i[25] => wb_adr_i[25].IN1
wb_adr_i[26] => wb_adr_i[26].IN1
wb_adr_i[27] => wb_adr_i[27].IN1
wb_adr_i[28] => wb_adr_i[28].IN1
wb_adr_i[29] => wb_adr_i[29].IN1
wb_adr_i[30] => wb_adr_i[30].IN1
wb_adr_i[31] => wb_adr_i[31].IN1
wb_adr_i[32] => wb_adr_i[32].IN1
wb_adr_i[33] => wb_adr_i[33].IN1
wb_adr_i[34] => wb_adr_i[34].IN1
wb_adr_i[35] => wb_adr_i[35].IN1
wb_adr_i[36] => wb_adr_i[36].IN1
wb_adr_i[37] => wb_adr_i[37].IN1
wb_adr_i[38] => wb_adr_i[38].IN1
wb_adr_i[39] => wb_adr_i[39].IN1
wb_adr_i[40] => wb_adr_i[40].IN1
wb_adr_i[41] => wb_adr_i[41].IN1
wb_adr_i[42] => wb_adr_i[42].IN1
wb_adr_i[43] => wb_adr_i[43].IN1
wb_adr_i[44] => wb_adr_i[44].IN1
wb_adr_i[45] => wb_adr_i[45].IN1
wb_adr_i[46] => wb_adr_i[46].IN1
wb_adr_i[47] => wb_adr_i[47].IN1
wb_adr_i[48] => wb_adr_i[48].IN1
wb_adr_i[49] => wb_adr_i[49].IN1
wb_adr_i[50] => wb_adr_i[50].IN1
wb_adr_i[51] => wb_adr_i[51].IN1
wb_adr_i[52] => wb_adr_i[52].IN1
wb_adr_i[53] => wb_adr_i[53].IN1
wb_adr_i[54] => wb_adr_i[54].IN1
wb_adr_i[55] => wb_adr_i[55].IN1
wb_adr_i[56] => wb_adr_i[56].IN1
wb_adr_i[57] => wb_adr_i[57].IN1
wb_adr_i[58] => wb_adr_i[58].IN1
wb_adr_i[59] => wb_adr_i[59].IN1
wb_adr_i[60] => wb_adr_i[60].IN1
wb_adr_i[61] => wb_adr_i[61].IN1
wb_adr_i[62] => wb_adr_i[62].IN1
wb_adr_i[63] => wb_adr_i[63].IN1
wb_stb_i[0] => wb_stb_i[0].IN1
wb_stb_i[1] => wb_stb_i[1].IN1
wb_cyc_i[0] => wb_cyc_i[0].IN1
wb_cyc_i[1] => wb_cyc_i[1].IN1
wb_cti_i[0] => wb_cti_i[0].IN1
wb_cti_i[1] => wb_cti_i[1].IN1
wb_cti_i[2] => wb_cti_i[2].IN1
wb_cti_i[3] => wb_cti_i[3].IN1
wb_cti_i[4] => wb_cti_i[4].IN1
wb_cti_i[5] => wb_cti_i[5].IN1
wb_bte_i[0] => wb_bte_i[0].IN1
wb_bte_i[1] => wb_bte_i[1].IN1
wb_bte_i[2] => wb_bte_i[2].IN1
wb_bte_i[3] => wb_bte_i[3].IN1
wb_we_i[0] => wb_we_i[0].IN1
wb_we_i[1] => wb_we_i[1].IN1
wb_sel_i[0] => wb_sel_i[0].IN1
wb_sel_i[1] => wb_sel_i[1].IN1
wb_sel_i[2] => wb_sel_i[2].IN1
wb_sel_i[3] => wb_sel_i[3].IN1
wb_sel_i[4] => wb_sel_i[4].IN1
wb_sel_i[5] => wb_sel_i[5].IN1
wb_sel_i[6] => wb_sel_i[6].IN1
wb_sel_i[7] => wb_sel_i[7].IN1
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_i[8] => wb_dat_i[8].IN1
wb_dat_i[9] => wb_dat_i[9].IN1
wb_dat_i[10] => wb_dat_i[10].IN1
wb_dat_i[11] => wb_dat_i[11].IN1
wb_dat_i[12] => wb_dat_i[12].IN1
wb_dat_i[13] => wb_dat_i[13].IN1
wb_dat_i[14] => wb_dat_i[14].IN1
wb_dat_i[15] => wb_dat_i[15].IN1
wb_dat_i[16] => wb_dat_i[16].IN1
wb_dat_i[17] => wb_dat_i[17].IN1
wb_dat_i[18] => wb_dat_i[18].IN1
wb_dat_i[19] => wb_dat_i[19].IN1
wb_dat_i[20] => wb_dat_i[20].IN1
wb_dat_i[21] => wb_dat_i[21].IN1
wb_dat_i[22] => wb_dat_i[22].IN1
wb_dat_i[23] => wb_dat_i[23].IN1
wb_dat_i[24] => wb_dat_i[24].IN1
wb_dat_i[25] => wb_dat_i[25].IN1
wb_dat_i[26] => wb_dat_i[26].IN1
wb_dat_i[27] => wb_dat_i[27].IN1
wb_dat_i[28] => wb_dat_i[28].IN1
wb_dat_i[29] => wb_dat_i[29].IN1
wb_dat_i[30] => wb_dat_i[30].IN1
wb_dat_i[31] => wb_dat_i[31].IN1
wb_dat_i[32] => wb_dat_i[32].IN1
wb_dat_i[33] => wb_dat_i[33].IN1
wb_dat_i[34] => wb_dat_i[34].IN1
wb_dat_i[35] => wb_dat_i[35].IN1
wb_dat_i[36] => wb_dat_i[36].IN1
wb_dat_i[37] => wb_dat_i[37].IN1
wb_dat_i[38] => wb_dat_i[38].IN1
wb_dat_i[39] => wb_dat_i[39].IN1
wb_dat_i[40] => wb_dat_i[40].IN1
wb_dat_i[41] => wb_dat_i[41].IN1
wb_dat_i[42] => wb_dat_i[42].IN1
wb_dat_i[43] => wb_dat_i[43].IN1
wb_dat_i[44] => wb_dat_i[44].IN1
wb_dat_i[45] => wb_dat_i[45].IN1
wb_dat_i[46] => wb_dat_i[46].IN1
wb_dat_i[47] => wb_dat_i[47].IN1
wb_dat_i[48] => wb_dat_i[48].IN1
wb_dat_i[49] => wb_dat_i[49].IN1
wb_dat_i[50] => wb_dat_i[50].IN1
wb_dat_i[51] => wb_dat_i[51].IN1
wb_dat_i[52] => wb_dat_i[52].IN1
wb_dat_i[53] => wb_dat_i[53].IN1
wb_dat_i[54] => wb_dat_i[54].IN1
wb_dat_i[55] => wb_dat_i[55].IN1
wb_dat_i[56] => wb_dat_i[56].IN1
wb_dat_i[57] => wb_dat_i[57].IN1
wb_dat_i[58] => wb_dat_i[58].IN1
wb_dat_i[59] => wb_dat_i[59].IN1
wb_dat_i[60] => wb_dat_i[60].IN1
wb_dat_i[61] => wb_dat_i[61].IN1
wb_dat_i[62] => wb_dat_i[62].IN1
wb_dat_i[63] => wb_dat_i[63].IN1
wb_dat_o[0] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[1] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[2] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[3] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[4] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[5] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[6] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[7] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[8] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[9] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[10] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[11] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[12] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[13] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[14] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[15] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[16] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[17] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[18] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[19] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[20] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[21] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[22] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[23] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[24] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[25] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[26] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[27] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[28] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[29] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[30] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[31] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[32] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[33] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[34] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[35] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[36] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[37] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[38] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[39] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[40] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[41] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[42] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[43] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[44] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[45] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[46] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[47] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[48] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[49] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[50] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[51] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[52] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[53] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[54] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[55] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[56] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[57] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[58] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[59] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[60] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[61] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[62] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[63] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_ack_o[0] <= wb_port_arbiter:wb_port_arbiter.wb_ack_o
wb_ack_o[1] <= wb_port_arbiter:wb_port_arbiter.wb_ack_o


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl
sdram_rst => dq_oe_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dqm_o.OUTPUTSELECT
sdram_rst => dqm_o.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => ba.OUTPUTSELECT
sdram_rst => ba.OUTPUTSELECT
sdram_rst => ack_o.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => we_r.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => row_active.OUTPUTSELECT
sdram_rst => next_state.OUTPUTSELECT
sdram_rst => next_state.OUTPUTSELECT
sdram_rst => next_state.OUTPUTSELECT
sdram_rst => next_state.OUTPUTSELECT
sdram_rst => dat_o[9]~reg0.ENA
sdram_rst => dat_o[8]~reg0.ENA
sdram_rst => dat_o[7]~reg0.ENA
sdram_rst => dat_o[6]~reg0.ENA
sdram_rst => dat_o[5]~reg0.ENA
sdram_rst => dat_o[4]~reg0.ENA
sdram_rst => dat_o[3]~reg0.ENA
sdram_rst => dat_o[2]~reg0.ENA
sdram_rst => dat_o[1]~reg0.ENA
sdram_rst => dat_o[0]~reg0.ENA
sdram_rst => dat_o[10]~reg0.ENA
sdram_rst => dat_o[11]~reg0.ENA
sdram_rst => dat_o[12]~reg0.ENA
sdram_rst => dat_o[13]~reg0.ENA
sdram_rst => dat_o[14]~reg0.ENA
sdram_rst => dat_o[15]~reg0.ENA
sdram_rst => next_cycle_count[0].ENA
sdram_rst => next_cycle_count[1].ENA
sdram_rst => next_cycle_count[2].ENA
sdram_rst => next_cycle_count[3].ENA
sdram_rst => next_cycle_count[4].ENA
sdram_rst => next_cycle_count[5].ENA
sdram_rst => next_cycle_count[6].ENA
sdram_rst => next_cycle_count[7].ENA
sdram_rst => next_cycle_count[8].ENA
sdram_rst => next_cycle_count[9].ENA
sdram_rst => next_cycle_count[10].ENA
sdram_rst => next_cycle_count[11].ENA
sdram_rst => next_cycle_count[12].ENA
sdram_rst => next_cycle_count[13].ENA
sdram_rst => next_cycle_count[14].ENA
sdram_rst => next_cycle_count[15].ENA
sdram_rst => next_cycle_count[16].ENA
sdram_rst => next_cycle_count[17].ENA
sdram_rst => next_cycle_count[18].ENA
sdram_rst => next_cycle_count[19].ENA
sdram_rst => next_cycle_count[20].ENA
sdram_rst => next_cycle_count[21].ENA
sdram_rst => next_cycle_count[22].ENA
sdram_rst => next_cycle_count[23].ENA
sdram_rst => next_cycle_count[24].ENA
sdram_rst => next_cycle_count[25].ENA
sdram_rst => next_cycle_count[26].ENA
sdram_rst => next_cycle_count[27].ENA
sdram_rst => next_cycle_count[28].ENA
sdram_rst => next_cycle_count[29].ENA
sdram_rst => next_cycle_count[30].ENA
sdram_rst => next_cycle_count[31].ENA
sdram_rst => adr_o[0]~reg0.ENA
sdram_rst => adr_o[1]~reg0.ENA
sdram_rst => adr_o[2]~reg0.ENA
sdram_rst => adr_o[3]~reg0.ENA
sdram_rst => adr_o[4]~reg0.ENA
sdram_rst => adr_o[5]~reg0.ENA
sdram_rst => adr_o[6]~reg0.ENA
sdram_rst => adr_o[7]~reg0.ENA
sdram_rst => adr_o[8]~reg0.ENA
sdram_rst => adr_o[9]~reg0.ENA
sdram_rst => adr_o[10]~reg0.ENA
sdram_rst => adr_o[11]~reg0.ENA
sdram_rst => adr_o[12]~reg0.ENA
sdram_rst => adr_o[13]~reg0.ENA
sdram_rst => adr_o[14]~reg0.ENA
sdram_rst => adr_o[15]~reg0.ENA
sdram_rst => adr_o[16]~reg0.ENA
sdram_rst => adr_o[17]~reg0.ENA
sdram_rst => adr_o[18]~reg0.ENA
sdram_rst => adr_o[19]~reg0.ENA
sdram_rst => adr_o[20]~reg0.ENA
sdram_rst => adr_o[21]~reg0.ENA
sdram_rst => adr_o[22]~reg0.ENA
sdram_rst => adr_o[23]~reg0.ENA
sdram_rst => adr_o[24]~reg0.ENA
sdram_rst => adr_o[25]~reg0.ENA
sdram_rst => adr_o[26]~reg0.ENA
sdram_rst => adr_o[27]~reg0.ENA
sdram_rst => adr_o[28]~reg0.ENA
sdram_rst => adr_o[29]~reg0.ENA
sdram_rst => adr_o[30]~reg0.ENA
sdram_rst => adr_o[31]~reg0.ENA
sdram_rst => state_count[0].ENA
sdram_rst => state_count[1].ENA
sdram_rst => state_count[2].ENA
sdram_rst => state_count[3].ENA
sdram_rst => refresh_count[0].ENA
sdram_rst => refresh_count[1].ENA
sdram_rst => refresh_count[2].ENA
sdram_rst => refresh_count[3].ENA
sdram_rst => refresh_count[4].ENA
sdram_rst => refresh_count[5].ENA
sdram_rst => refresh_count[6].ENA
sdram_rst => refresh_count[7].ENA
sdram_rst => refresh_count[8].ENA
sdram_rst => refresh_count[9].ENA
sdram_rst => refresh_count[10].ENA
sdram_rst => refresh_count[11].ENA
sdram_rst => refresh_count[12].ENA
sdram_rst => refresh_count[13].ENA
sdram_rst => refresh_count[14].ENA
sdram_rst => refresh_count[15].ENA
sdram_rst => refresh_count[16].ENA
sdram_rst => refresh_count[17].ENA
sdram_rst => refresh_count[18].ENA
sdram_rst => refresh_count[19].ENA
sdram_rst => refresh_count[20].ENA
sdram_rst => refresh_count[21].ENA
sdram_rst => refresh_count[22].ENA
sdram_rst => refresh_count[23].ENA
sdram_rst => refresh_count[24].ENA
sdram_rst => refresh_count[25].ENA
sdram_rst => refresh_count[26].ENA
sdram_rst => refresh_count[27].ENA
sdram_rst => refresh_count[28].ENA
sdram_rst => refresh_count[29].ENA
sdram_rst => refresh_count[30].ENA
sdram_rst => refresh_count[31].ENA
sdram_clk => row_active.we_a.CLK
sdram_clk => row_active.waddr_a[1].CLK
sdram_clk => row_active.waddr_a[0].CLK
sdram_clk => row_active.data_a[11].CLK
sdram_clk => row_active.data_a[10].CLK
sdram_clk => row_active.data_a[9].CLK
sdram_clk => row_active.data_a[8].CLK
sdram_clk => row_active.data_a[7].CLK
sdram_clk => row_active.data_a[6].CLK
sdram_clk => row_active.data_a[5].CLK
sdram_clk => row_active.data_a[4].CLK
sdram_clk => row_active.data_a[3].CLK
sdram_clk => row_active.data_a[2].CLK
sdram_clk => row_active.data_a[1].CLK
sdram_clk => row_active.data_a[0].CLK
sdram_clk => dat_o[0]~reg0.CLK
sdram_clk => dat_o[1]~reg0.CLK
sdram_clk => dat_o[2]~reg0.CLK
sdram_clk => dat_o[3]~reg0.CLK
sdram_clk => dat_o[4]~reg0.CLK
sdram_clk => dat_o[5]~reg0.CLK
sdram_clk => dat_o[6]~reg0.CLK
sdram_clk => dat_o[7]~reg0.CLK
sdram_clk => dat_o[8]~reg0.CLK
sdram_clk => dat_o[9]~reg0.CLK
sdram_clk => dat_o[10]~reg0.CLK
sdram_clk => dat_o[11]~reg0.CLK
sdram_clk => dat_o[12]~reg0.CLK
sdram_clk => dat_o[13]~reg0.CLK
sdram_clk => dat_o[14]~reg0.CLK
sdram_clk => dat_o[15]~reg0.CLK
sdram_clk => next_cycle_count[0].CLK
sdram_clk => next_cycle_count[1].CLK
sdram_clk => next_cycle_count[2].CLK
sdram_clk => next_cycle_count[3].CLK
sdram_clk => next_cycle_count[4].CLK
sdram_clk => next_cycle_count[5].CLK
sdram_clk => next_cycle_count[6].CLK
sdram_clk => next_cycle_count[7].CLK
sdram_clk => next_cycle_count[8].CLK
sdram_clk => next_cycle_count[9].CLK
sdram_clk => next_cycle_count[10].CLK
sdram_clk => next_cycle_count[11].CLK
sdram_clk => next_cycle_count[12].CLK
sdram_clk => next_cycle_count[13].CLK
sdram_clk => next_cycle_count[14].CLK
sdram_clk => next_cycle_count[15].CLK
sdram_clk => next_cycle_count[16].CLK
sdram_clk => next_cycle_count[17].CLK
sdram_clk => next_cycle_count[18].CLK
sdram_clk => next_cycle_count[19].CLK
sdram_clk => next_cycle_count[20].CLK
sdram_clk => next_cycle_count[21].CLK
sdram_clk => next_cycle_count[22].CLK
sdram_clk => next_cycle_count[23].CLK
sdram_clk => next_cycle_count[24].CLK
sdram_clk => next_cycle_count[25].CLK
sdram_clk => next_cycle_count[26].CLK
sdram_clk => next_cycle_count[27].CLK
sdram_clk => next_cycle_count[28].CLK
sdram_clk => next_cycle_count[29].CLK
sdram_clk => next_cycle_count[30].CLK
sdram_clk => next_cycle_count[31].CLK
sdram_clk => adr_o[0]~reg0.CLK
sdram_clk => adr_o[1]~reg0.CLK
sdram_clk => adr_o[2]~reg0.CLK
sdram_clk => adr_o[3]~reg0.CLK
sdram_clk => adr_o[4]~reg0.CLK
sdram_clk => adr_o[5]~reg0.CLK
sdram_clk => adr_o[6]~reg0.CLK
sdram_clk => adr_o[7]~reg0.CLK
sdram_clk => adr_o[8]~reg0.CLK
sdram_clk => adr_o[9]~reg0.CLK
sdram_clk => adr_o[10]~reg0.CLK
sdram_clk => adr_o[11]~reg0.CLK
sdram_clk => adr_o[12]~reg0.CLK
sdram_clk => adr_o[13]~reg0.CLK
sdram_clk => adr_o[14]~reg0.CLK
sdram_clk => adr_o[15]~reg0.CLK
sdram_clk => adr_o[16]~reg0.CLK
sdram_clk => adr_o[17]~reg0.CLK
sdram_clk => adr_o[18]~reg0.CLK
sdram_clk => adr_o[19]~reg0.CLK
sdram_clk => adr_o[20]~reg0.CLK
sdram_clk => adr_o[21]~reg0.CLK
sdram_clk => adr_o[22]~reg0.CLK
sdram_clk => adr_o[23]~reg0.CLK
sdram_clk => adr_o[24]~reg0.CLK
sdram_clk => adr_o[25]~reg0.CLK
sdram_clk => adr_o[26]~reg0.CLK
sdram_clk => adr_o[27]~reg0.CLK
sdram_clk => adr_o[28]~reg0.CLK
sdram_clk => adr_o[29]~reg0.CLK
sdram_clk => adr_o[30]~reg0.CLK
sdram_clk => adr_o[31]~reg0.CLK
sdram_clk => state_count[0].CLK
sdram_clk => state_count[1].CLK
sdram_clk => state_count[2].CLK
sdram_clk => state_count[3].CLK
sdram_clk => refresh_count[0].CLK
sdram_clk => refresh_count[1].CLK
sdram_clk => refresh_count[2].CLK
sdram_clk => refresh_count[3].CLK
sdram_clk => refresh_count[4].CLK
sdram_clk => refresh_count[5].CLK
sdram_clk => refresh_count[6].CLK
sdram_clk => refresh_count[7].CLK
sdram_clk => refresh_count[8].CLK
sdram_clk => refresh_count[9].CLK
sdram_clk => refresh_count[10].CLK
sdram_clk => refresh_count[11].CLK
sdram_clk => refresh_count[12].CLK
sdram_clk => refresh_count[13].CLK
sdram_clk => refresh_count[14].CLK
sdram_clk => refresh_count[15].CLK
sdram_clk => refresh_count[16].CLK
sdram_clk => refresh_count[17].CLK
sdram_clk => refresh_count[18].CLK
sdram_clk => refresh_count[19].CLK
sdram_clk => refresh_count[20].CLK
sdram_clk => refresh_count[21].CLK
sdram_clk => refresh_count[22].CLK
sdram_clk => refresh_count[23].CLK
sdram_clk => refresh_count[24].CLK
sdram_clk => refresh_count[25].CLK
sdram_clk => refresh_count[26].CLK
sdram_clk => refresh_count[27].CLK
sdram_clk => refresh_count[28].CLK
sdram_clk => refresh_count[29].CLK
sdram_clk => refresh_count[30].CLK
sdram_clk => refresh_count[31].CLK
sdram_clk => bank_active[0].CLK
sdram_clk => bank_active[1].CLK
sdram_clk => bank_active[2].CLK
sdram_clk => bank_active[3].CLK
sdram_clk => we_r.CLK
sdram_clk => cycle_count[0].CLK
sdram_clk => cycle_count[1].CLK
sdram_clk => cycle_count[2].CLK
sdram_clk => cycle_count[3].CLK
sdram_clk => cycle_count[4].CLK
sdram_clk => cycle_count[5].CLK
sdram_clk => cycle_count[6].CLK
sdram_clk => cycle_count[7].CLK
sdram_clk => cycle_count[8].CLK
sdram_clk => cycle_count[9].CLK
sdram_clk => cycle_count[10].CLK
sdram_clk => cycle_count[11].CLK
sdram_clk => cycle_count[12].CLK
sdram_clk => cycle_count[13].CLK
sdram_clk => cycle_count[14].CLK
sdram_clk => cycle_count[15].CLK
sdram_clk => cycle_count[16].CLK
sdram_clk => cycle_count[17].CLK
sdram_clk => cycle_count[18].CLK
sdram_clk => cycle_count[19].CLK
sdram_clk => cycle_count[20].CLK
sdram_clk => cycle_count[21].CLK
sdram_clk => cycle_count[22].CLK
sdram_clk => cycle_count[23].CLK
sdram_clk => cycle_count[24].CLK
sdram_clk => cycle_count[25].CLK
sdram_clk => cycle_count[26].CLK
sdram_clk => cycle_count[27].CLK
sdram_clk => cycle_count[28].CLK
sdram_clk => cycle_count[29].CLK
sdram_clk => cycle_count[30].CLK
sdram_clk => cycle_count[31].CLK
sdram_clk => ack_o~reg0.CLK
sdram_clk => ba[0].CLK
sdram_clk => ba[1].CLK
sdram_clk => a[0].CLK
sdram_clk => a[1].CLK
sdram_clk => a[2].CLK
sdram_clk => a[3].CLK
sdram_clk => a[4].CLK
sdram_clk => a[5].CLK
sdram_clk => a[6].CLK
sdram_clk => a[7].CLK
sdram_clk => a[8].CLK
sdram_clk => a[9].CLK
sdram_clk => a[10].CLK
sdram_clk => a[11].CLK
sdram_clk => a[12].CLK
sdram_clk => cmd[0].CLK
sdram_clk => cmd[1].CLK
sdram_clk => cmd[2].CLK
sdram_clk => cmd[3].CLK
sdram_clk => cmd[4].CLK
sdram_clk => dqm_o[0]~reg0.CLK
sdram_clk => dqm_o[1]~reg0.CLK
sdram_clk => dq_o[0]~reg0.CLK
sdram_clk => dq_o[1]~reg0.CLK
sdram_clk => dq_o[2]~reg0.CLK
sdram_clk => dq_o[3]~reg0.CLK
sdram_clk => dq_o[4]~reg0.CLK
sdram_clk => dq_o[5]~reg0.CLK
sdram_clk => dq_o[6]~reg0.CLK
sdram_clk => dq_o[7]~reg0.CLK
sdram_clk => dq_o[8]~reg0.CLK
sdram_clk => dq_o[9]~reg0.CLK
sdram_clk => dq_o[10]~reg0.CLK
sdram_clk => dq_o[11]~reg0.CLK
sdram_clk => dq_o[12]~reg0.CLK
sdram_clk => dq_o[13]~reg0.CLK
sdram_clk => dq_o[14]~reg0.CLK
sdram_clk => dq_o[15]~reg0.CLK
sdram_clk => dq_oe_o~reg0.CLK
sdram_clk => next_state~5.DATAIN
sdram_clk => state~9.DATAIN
sdram_clk => row_active.CLK0
ba_o[0] <= ba[0].DB_MAX_OUTPUT_PORT_TYPE
ba_o[1] <= ba[1].DB_MAX_OUTPUT_PORT_TYPE
a_o[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
a_o[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
a_o[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
a_o[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
a_o[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
a_o[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
a_o[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
a_o[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
a_o[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
a_o[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
a_o[10] <= a_o.DB_MAX_OUTPUT_PORT_TYPE
a_o[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
a_o[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
cs_n_o <= <GND>
ras_o <= cmd[2].DB_MAX_OUTPUT_PORT_TYPE
cas_o <= cmd[1].DB_MAX_OUTPUT_PORT_TYPE
we_o <= cmd[0].DB_MAX_OUTPUT_PORT_TYPE
dq_o[0] <= dq_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[1] <= dq_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[2] <= dq_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[3] <= dq_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[4] <= dq_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[5] <= dq_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[6] <= dq_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[7] <= dq_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[8] <= dq_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[9] <= dq_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[10] <= dq_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[11] <= dq_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[12] <= dq_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[13] <= dq_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[14] <= dq_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[15] <= dq_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm_o[0] <= dqm_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm_o[1] <= dqm_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_i[0] => dat_o.DATAB
dq_i[1] => dat_o.DATAB
dq_i[2] => dat_o.DATAB
dq_i[3] => dat_o.DATAB
dq_i[4] => dat_o.DATAB
dq_i[5] => dat_o.DATAB
dq_i[6] => dat_o.DATAB
dq_i[7] => dat_o.DATAB
dq_i[8] => dat_o.DATAB
dq_i[9] => dat_o.DATAB
dq_i[10] => dat_o.DATAB
dq_i[11] => dat_o.DATAB
dq_i[12] => dat_o.DATAB
dq_i[13] => dat_o.DATAB
dq_i[14] => dat_o.DATAB
dq_i[15] => dat_o.DATAB
dq_oe_o <= dq_oe_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
cke_o <= <VCC>
idle_o <= idle_o.DB_MAX_OUTPUT_PORT_TYPE
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => a.DATAB
adr_i[1] => a.DATAB
adr_i[2] => a.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => a.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => a.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => a.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => a.DATAB
adr_i[2] => a.DATAB
adr_i[2] => a.DATAB
adr_i[3] => a.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => a.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => a.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => a.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => a.DATAB
adr_i[3] => a.DATAB
adr_i[3] => a.DATAB
adr_i[4] => a.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => a.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => a.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => a.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => a.DATAB
adr_i[4] => a.DATAB
adr_i[4] => a.DATAB
adr_i[5] => a.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => a.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => a.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => a.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => a.DATAB
adr_i[5] => a.DATAB
adr_i[5] => a.DATAB
adr_i[6] => a.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => a.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => a.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => a.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => a.DATAB
adr_i[6] => a.DATAB
adr_i[6] => a.DATAB
adr_i[7] => a.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => a.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => a.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => a.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => a.DATAB
adr_i[7] => a.DATAB
adr_i[7] => a.DATAB
adr_i[8] => a.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => a.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => a.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => a.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => a.DATAB
adr_i[8] => a.DATAB
adr_i[8] => a.DATAB
adr_i[9] => a.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => a.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => a.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => a.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => a.DATAB
adr_i[9] => a.DATAB
adr_i[9] => a.DATAB
adr_i[9] => Equal0.IN3
adr_i[9] => a.DATAB
adr_i[9] => a.DATAB
adr_i[9] => a.DATAB
adr_i[9] => row_active.data_a[0].DATAIN
adr_i[9] => row_active.DATAIN
adr_i[10] => a.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => a.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => a.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => a.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => Equal0.IN2
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => row_active.data_a[1].DATAIN
adr_i[10] => row_active.DATAIN1
adr_i[11] => a.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => a.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => a.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => a.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => Equal0.IN1
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => row_active.data_a[2].DATAIN
adr_i[11] => row_active.DATAIN2
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => Equal0.IN0
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => row_active.data_a[3].DATAIN
adr_i[12] => row_active.DATAIN3
adr_i[13] => Equal0.IN23
adr_i[13] => a.DATAB
adr_i[13] => a.DATAB
adr_i[13] => a.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => row_active.data_a[4].DATAIN
adr_i[13] => row_active.DATAIN4
adr_i[14] => Equal0.IN22
adr_i[14] => a.DATAB
adr_i[14] => a.DATAB
adr_i[14] => a.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => row_active.data_a[5].DATAIN
adr_i[14] => row_active.DATAIN5
adr_i[15] => Equal0.IN21
adr_i[15] => a.DATAB
adr_i[15] => a.DATAB
adr_i[15] => a.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => row_active.data_a[6].DATAIN
adr_i[15] => row_active.DATAIN6
adr_i[16] => Equal0.IN20
adr_i[16] => a.DATAB
adr_i[16] => a.DATAB
adr_i[16] => a.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => row_active.data_a[7].DATAIN
adr_i[16] => row_active.DATAIN7
adr_i[17] => Equal0.IN19
adr_i[17] => a.DATAB
adr_i[17] => a.DATAB
adr_i[17] => a.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => row_active.data_a[8].DATAIN
adr_i[17] => row_active.DATAIN8
adr_i[18] => Equal0.IN18
adr_i[18] => a.DATAB
adr_i[18] => a.DATAB
adr_i[18] => a.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => row_active.data_a[9].DATAIN
adr_i[18] => row_active.DATAIN9
adr_i[19] => Equal0.IN17
adr_i[19] => a.DATAB
adr_i[19] => a.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => row_active.data_a[10].DATAIN
adr_i[19] => row_active.DATAIN10
adr_i[20] => Equal0.IN16
adr_i[20] => a.DATAB
adr_i[20] => a.DATAB
adr_i[20] => a.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => row_active.data_a[11].DATAIN
adr_i[20] => row_active.DATAIN11
adr_i[21] => Mux0.IN5
adr_i[21] => Decoder0.IN1
adr_i[21] => ba.DATAB
adr_i[21] => ba.DATAB
adr_i[21] => ba.DATAB
adr_i[21] => ba.DATAB
adr_i[21] => Selector85.IN9
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => row_active.waddr_a[0].DATAIN
adr_i[21] => row_active.WADDR
adr_i[21] => row_active.RADDR
adr_i[22] => Mux0.IN4
adr_i[22] => Decoder0.IN0
adr_i[22] => ba.DATAB
adr_i[22] => ba.DATAB
adr_i[22] => ba.DATAB
adr_i[22] => ba.DATAB
adr_i[22] => Selector84.IN9
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => row_active.waddr_a[1].DATAIN
adr_i[22] => row_active.WADDR1
adr_i[22] => row_active.RADDR1
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_o[0] <= adr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => dq_o.DATAB
dat_i[0] => dq_o.DATAB
dat_i[0] => dq_o.DATAB
dat_i[1] => dq_o.DATAB
dat_i[1] => dq_o.DATAB
dat_i[1] => dq_o.DATAB
dat_i[2] => dq_o.DATAB
dat_i[2] => dq_o.DATAB
dat_i[2] => dq_o.DATAB
dat_i[3] => dq_o.DATAB
dat_i[3] => dq_o.DATAB
dat_i[3] => dq_o.DATAB
dat_i[4] => dq_o.DATAB
dat_i[4] => dq_o.DATAB
dat_i[4] => dq_o.DATAB
dat_i[5] => dq_o.DATAB
dat_i[5] => dq_o.DATAB
dat_i[5] => dq_o.DATAB
dat_i[6] => dq_o.DATAB
dat_i[6] => dq_o.DATAB
dat_i[6] => dq_o.DATAB
dat_i[7] => dq_o.DATAB
dat_i[7] => dq_o.DATAB
dat_i[7] => dq_o.DATAB
dat_i[8] => dq_o.DATAB
dat_i[8] => dq_o.DATAB
dat_i[8] => dq_o.DATAB
dat_i[9] => dq_o.DATAB
dat_i[9] => dq_o.DATAB
dat_i[9] => dq_o.DATAB
dat_i[10] => dq_o.DATAB
dat_i[10] => dq_o.DATAB
dat_i[10] => dq_o.DATAB
dat_i[11] => dq_o.DATAB
dat_i[11] => dq_o.DATAB
dat_i[11] => dq_o.DATAB
dat_i[12] => dq_o.DATAB
dat_i[12] => dq_o.DATAB
dat_i[12] => dq_o.DATAB
dat_i[13] => dq_o.DATAB
dat_i[13] => dq_o.DATAB
dat_i[13] => dq_o.DATAB
dat_i[14] => dq_o.DATAB
dat_i[14] => dq_o.DATAB
dat_i[14] => dq_o.DATAB
dat_i[15] => dq_o.DATAB
dat_i[15] => dq_o.DATAB
dat_i[15] => dq_o.DATAB
dat_o[0] <= dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_i[0] => dqm_o.DATAB
sel_i[0] => dqm_o.DATAB
sel_i[0] => dqm_o.DATAB
sel_i[0] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
acc_i => always0.IN1
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => we_r.OUTPUTSELECT
acc_i => always0.IN1
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => we_r.OUTPUTSELECT
acc_i => state.DATAA
acc_i => cmd.DATAA
acc_i => cmd.DATAA
ack_o <= ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
we_i => dqm_o.OUTPUTSELECT
we_i => dqm_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => we_r.DATAB
we_i => we_r.DATAB
we_i => always0.IN1
we_i => we_r.DATAB
we_i => we_r.DATAB
we_i => we_r.DATAB
we_i => dq_oe_o.DATAB
we_i => state.DATAB
we_i => always0.IN1
we_i => cmd.DATAB
we_i => state.DATAB


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter
wb_clk => wb_clk.IN2
wb_rst => wb_rst.IN2
wb_adr_i[0] => wbp_adr_i[0][0].IN1
wb_adr_i[1] => wbp_adr_i[0][1].IN1
wb_adr_i[2] => wbp_adr_i[0][2].IN1
wb_adr_i[3] => wbp_adr_i[0][3].IN1
wb_adr_i[4] => wbp_adr_i[0][4].IN1
wb_adr_i[5] => wbp_adr_i[0][5].IN1
wb_adr_i[6] => wbp_adr_i[0][6].IN1
wb_adr_i[7] => wbp_adr_i[0][7].IN1
wb_adr_i[8] => wbp_adr_i[0][8].IN1
wb_adr_i[9] => wbp_adr_i[0][9].IN1
wb_adr_i[10] => wbp_adr_i[0][10].IN1
wb_adr_i[11] => wbp_adr_i[0][11].IN1
wb_adr_i[12] => wbp_adr_i[0][12].IN1
wb_adr_i[13] => wbp_adr_i[0][13].IN1
wb_adr_i[14] => wbp_adr_i[0][14].IN1
wb_adr_i[15] => wbp_adr_i[0][15].IN1
wb_adr_i[16] => wbp_adr_i[0][16].IN1
wb_adr_i[17] => wbp_adr_i[0][17].IN1
wb_adr_i[18] => wbp_adr_i[0][18].IN1
wb_adr_i[19] => wbp_adr_i[0][19].IN1
wb_adr_i[20] => wbp_adr_i[0][20].IN1
wb_adr_i[21] => wbp_adr_i[0][21].IN1
wb_adr_i[22] => wbp_adr_i[0][22].IN1
wb_adr_i[23] => wbp_adr_i[0][23].IN1
wb_adr_i[24] => wbp_adr_i[0][24].IN1
wb_adr_i[25] => wbp_adr_i[0][25].IN1
wb_adr_i[26] => wbp_adr_i[0][26].IN1
wb_adr_i[27] => wbp_adr_i[0][27].IN1
wb_adr_i[28] => wbp_adr_i[0][28].IN1
wb_adr_i[29] => wbp_adr_i[0][29].IN1
wb_adr_i[30] => wbp_adr_i[0][30].IN1
wb_adr_i[31] => wbp_adr_i[0][31].IN1
wb_adr_i[32] => wbp_adr_i[1][0].IN1
wb_adr_i[33] => wbp_adr_i[1][1].IN1
wb_adr_i[34] => wbp_adr_i[1][2].IN1
wb_adr_i[35] => wbp_adr_i[1][3].IN1
wb_adr_i[36] => wbp_adr_i[1][4].IN1
wb_adr_i[37] => wbp_adr_i[1][5].IN1
wb_adr_i[38] => wbp_adr_i[1][6].IN1
wb_adr_i[39] => wbp_adr_i[1][7].IN1
wb_adr_i[40] => wbp_adr_i[1][8].IN1
wb_adr_i[41] => wbp_adr_i[1][9].IN1
wb_adr_i[42] => wbp_adr_i[1][10].IN1
wb_adr_i[43] => wbp_adr_i[1][11].IN1
wb_adr_i[44] => wbp_adr_i[1][12].IN1
wb_adr_i[45] => wbp_adr_i[1][13].IN1
wb_adr_i[46] => wbp_adr_i[1][14].IN1
wb_adr_i[47] => wbp_adr_i[1][15].IN1
wb_adr_i[48] => wbp_adr_i[1][16].IN1
wb_adr_i[49] => wbp_adr_i[1][17].IN1
wb_adr_i[50] => wbp_adr_i[1][18].IN1
wb_adr_i[51] => wbp_adr_i[1][19].IN1
wb_adr_i[52] => wbp_adr_i[1][20].IN1
wb_adr_i[53] => wbp_adr_i[1][21].IN1
wb_adr_i[54] => wbp_adr_i[1][22].IN1
wb_adr_i[55] => wbp_adr_i[1][23].IN1
wb_adr_i[56] => wbp_adr_i[1][24].IN1
wb_adr_i[57] => wbp_adr_i[1][25].IN1
wb_adr_i[58] => wbp_adr_i[1][26].IN1
wb_adr_i[59] => wbp_adr_i[1][27].IN1
wb_adr_i[60] => wbp_adr_i[1][28].IN1
wb_adr_i[61] => wbp_adr_i[1][29].IN1
wb_adr_i[62] => wbp_adr_i[1][30].IN1
wb_adr_i[63] => wbp_adr_i[1][31].IN1
wb_stb_i[0] => wbp_stb_i[0].IN1
wb_stb_i[1] => wbp_stb_i[1].IN1
wb_cyc_i[0] => wbp_cyc_i[0].IN1
wb_cyc_i[1] => wbp_cyc_i[1].IN1
wb_cti_i[0] => wbp_cti_i[0][0].IN1
wb_cti_i[1] => wbp_cti_i[0][1].IN1
wb_cti_i[2] => wbp_cti_i[0][2].IN1
wb_cti_i[3] => wbp_cti_i[1][0].IN1
wb_cti_i[4] => wbp_cti_i[1][1].IN1
wb_cti_i[5] => wbp_cti_i[1][2].IN1
wb_bte_i[0] => wbp_bte_i[0][0].IN1
wb_bte_i[1] => wbp_bte_i[0][1].IN1
wb_bte_i[2] => wbp_bte_i[1][0].IN1
wb_bte_i[3] => wbp_bte_i[1][1].IN1
wb_we_i[0] => wbp_we_i[0].IN1
wb_we_i[1] => wbp_we_i[1].IN1
wb_sel_i[0] => wbp_sel_i[0][0].IN1
wb_sel_i[1] => wbp_sel_i[0][1].IN1
wb_sel_i[2] => wbp_sel_i[0][2].IN1
wb_sel_i[3] => wbp_sel_i[0][3].IN1
wb_sel_i[4] => wbp_sel_i[1][0].IN1
wb_sel_i[5] => wbp_sel_i[1][1].IN1
wb_sel_i[6] => wbp_sel_i[1][2].IN1
wb_sel_i[7] => wbp_sel_i[1][3].IN1
wb_dat_i[0] => wbp_dat_i[0][0].IN1
wb_dat_i[1] => wbp_dat_i[0][1].IN1
wb_dat_i[2] => wbp_dat_i[0][2].IN1
wb_dat_i[3] => wbp_dat_i[0][3].IN1
wb_dat_i[4] => wbp_dat_i[0][4].IN1
wb_dat_i[5] => wbp_dat_i[0][5].IN1
wb_dat_i[6] => wbp_dat_i[0][6].IN1
wb_dat_i[7] => wbp_dat_i[0][7].IN1
wb_dat_i[8] => wbp_dat_i[0][8].IN1
wb_dat_i[9] => wbp_dat_i[0][9].IN1
wb_dat_i[10] => wbp_dat_i[0][10].IN1
wb_dat_i[11] => wbp_dat_i[0][11].IN1
wb_dat_i[12] => wbp_dat_i[0][12].IN1
wb_dat_i[13] => wbp_dat_i[0][13].IN1
wb_dat_i[14] => wbp_dat_i[0][14].IN1
wb_dat_i[15] => wbp_dat_i[0][15].IN1
wb_dat_i[16] => wbp_dat_i[0][16].IN1
wb_dat_i[17] => wbp_dat_i[0][17].IN1
wb_dat_i[18] => wbp_dat_i[0][18].IN1
wb_dat_i[19] => wbp_dat_i[0][19].IN1
wb_dat_i[20] => wbp_dat_i[0][20].IN1
wb_dat_i[21] => wbp_dat_i[0][21].IN1
wb_dat_i[22] => wbp_dat_i[0][22].IN1
wb_dat_i[23] => wbp_dat_i[0][23].IN1
wb_dat_i[24] => wbp_dat_i[0][24].IN1
wb_dat_i[25] => wbp_dat_i[0][25].IN1
wb_dat_i[26] => wbp_dat_i[0][26].IN1
wb_dat_i[27] => wbp_dat_i[0][27].IN1
wb_dat_i[28] => wbp_dat_i[0][28].IN1
wb_dat_i[29] => wbp_dat_i[0][29].IN1
wb_dat_i[30] => wbp_dat_i[0][30].IN1
wb_dat_i[31] => wbp_dat_i[0][31].IN1
wb_dat_i[32] => wbp_dat_i[1][0].IN1
wb_dat_i[33] => wbp_dat_i[1][1].IN1
wb_dat_i[34] => wbp_dat_i[1][2].IN1
wb_dat_i[35] => wbp_dat_i[1][3].IN1
wb_dat_i[36] => wbp_dat_i[1][4].IN1
wb_dat_i[37] => wbp_dat_i[1][5].IN1
wb_dat_i[38] => wbp_dat_i[1][6].IN1
wb_dat_i[39] => wbp_dat_i[1][7].IN1
wb_dat_i[40] => wbp_dat_i[1][8].IN1
wb_dat_i[41] => wbp_dat_i[1][9].IN1
wb_dat_i[42] => wbp_dat_i[1][10].IN1
wb_dat_i[43] => wbp_dat_i[1][11].IN1
wb_dat_i[44] => wbp_dat_i[1][12].IN1
wb_dat_i[45] => wbp_dat_i[1][13].IN1
wb_dat_i[46] => wbp_dat_i[1][14].IN1
wb_dat_i[47] => wbp_dat_i[1][15].IN1
wb_dat_i[48] => wbp_dat_i[1][16].IN1
wb_dat_i[49] => wbp_dat_i[1][17].IN1
wb_dat_i[50] => wbp_dat_i[1][18].IN1
wb_dat_i[51] => wbp_dat_i[1][19].IN1
wb_dat_i[52] => wbp_dat_i[1][20].IN1
wb_dat_i[53] => wbp_dat_i[1][21].IN1
wb_dat_i[54] => wbp_dat_i[1][22].IN1
wb_dat_i[55] => wbp_dat_i[1][23].IN1
wb_dat_i[56] => wbp_dat_i[1][24].IN1
wb_dat_i[57] => wbp_dat_i[1][25].IN1
wb_dat_i[58] => wbp_dat_i[1][26].IN1
wb_dat_i[59] => wbp_dat_i[1][27].IN1
wb_dat_i[60] => wbp_dat_i[1][28].IN1
wb_dat_i[61] => wbp_dat_i[1][29].IN1
wb_dat_i[62] => wbp_dat_i[1][30].IN1
wb_dat_i[63] => wbp_dat_i[1][31].IN1
wb_dat_o[0] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[1] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[2] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[3] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[4] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[5] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[6] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[7] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[8] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[9] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[10] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[11] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[12] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[13] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[14] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[15] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[16] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[17] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[18] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[19] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[20] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[21] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[22] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[23] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[24] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[25] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[26] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[27] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[28] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[29] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[30] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[31] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[32] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[33] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[34] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[35] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[36] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[37] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[38] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[39] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[40] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[41] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[42] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[43] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[44] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[45] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[46] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[47] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[48] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[49] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[50] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[51] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[52] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[53] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[54] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[55] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[56] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[57] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[58] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[59] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[60] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[61] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[62] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[63] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_ack_o[0] <= wb_port:wbports[0].wb_port.wb_ack_o
wb_ack_o[1] <= wb_port:wbports[1].wb_port.wb_ack_o
sdram_rst => sdram_rst.IN2
sdram_clk => sdram_clk.IN2
sdram_idle_i => safe_to_switch.IN1
adr_i[0] => p_adr_i[1][0].IN2
adr_i[1] => p_adr_i[1][1].IN2
adr_i[2] => p_adr_i[1][2].IN2
adr_i[3] => p_adr_i[1][3].IN2
adr_i[4] => p_adr_i[1][4].IN2
adr_i[5] => p_adr_i[1][5].IN2
adr_i[6] => p_adr_i[1][6].IN2
adr_i[7] => p_adr_i[1][7].IN2
adr_i[8] => p_adr_i[1][8].IN2
adr_i[9] => p_adr_i[1][9].IN2
adr_i[10] => p_adr_i[1][10].IN2
adr_i[11] => p_adr_i[1][11].IN2
adr_i[12] => p_adr_i[1][12].IN2
adr_i[13] => p_adr_i[1][13].IN2
adr_i[14] => p_adr_i[1][14].IN2
adr_i[15] => p_adr_i[1][15].IN2
adr_i[16] => p_adr_i[1][16].IN2
adr_i[17] => p_adr_i[1][17].IN2
adr_i[18] => p_adr_i[1][18].IN2
adr_i[19] => p_adr_i[1][19].IN2
adr_i[20] => p_adr_i[1][20].IN2
adr_i[21] => p_adr_i[1][21].IN2
adr_i[22] => p_adr_i[1][22].IN2
adr_i[23] => p_adr_i[1][23].IN2
adr_i[24] => p_adr_i[1][24].IN2
adr_i[25] => p_adr_i[1][25].IN2
adr_i[26] => p_adr_i[1][26].IN2
adr_i[27] => p_adr_i[1][27].IN2
adr_i[28] => p_adr_i[1][28].IN2
adr_i[29] => p_adr_i[1][29].IN2
adr_i[30] => p_adr_i[1][30].IN2
adr_i[31] => p_adr_i[1][31].IN2
adr_o[0] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => p_dat_i[1][0].IN2
dat_i[1] => p_dat_i[1][1].IN2
dat_i[2] => p_dat_i[1][2].IN2
dat_i[3] => p_dat_i[1][3].IN2
dat_i[4] => p_dat_i[1][4].IN2
dat_i[5] => p_dat_i[1][5].IN2
dat_i[6] => p_dat_i[1][6].IN2
dat_i[7] => p_dat_i[1][7].IN2
dat_i[8] => p_dat_i[1][8].IN2
dat_i[9] => p_dat_i[1][9].IN2
dat_i[10] => p_dat_i[1][10].IN2
dat_i[11] => p_dat_i[1][11].IN2
dat_i[12] => p_dat_i[1][12].IN2
dat_i[13] => p_dat_i[1][13].IN2
dat_i[14] => p_dat_i[1][14].IN2
dat_i[15] => p_dat_i[1][15].IN2
dat_o[0] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[0] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[1] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
acc_o <= acc_o.DB_MAX_OUTPUT_PORT_TYPE
ack_i => p_ack_i.IN1
ack_i => p_ack_i.IN1
we_o <= we_o.DB_MAX_OUTPUT_PORT_TYPE


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port
wb_clk => wb_clk.IN2
wb_rst => wb_rst.IN1
wb_adr_i[0] => ~NO_FANOUT~
wb_adr_i[1] => ~NO_FANOUT~
wb_adr_i[2] => wb_adr_i[2].IN1
wb_adr_i[3] => wb_adr_i[3].IN1
wb_adr_i[4] => wb_adr_i[4].IN1
wb_adr_i[5] => wb_adr_i[5].IN1
wb_adr_i[6] => wb_adr_i[6].IN1
wb_adr_i[7] => wb_adr_i[7].IN1
wb_adr_i[8] => wb_adr_i[8].IN1
wb_adr_i[9] => wb_adr_i[9].IN1
wb_adr_i[10] => wb_adr_i[10].IN1
wb_adr_i[11] => wb_adr_i[11].IN1
wb_adr_i[12] => wb_adr_i[12].IN1
wb_adr_i[13] => wb_adr_i[13].IN1
wb_adr_i[14] => wb_adr_i[14].IN1
wb_adr_i[15] => wb_adr_i[15].IN1
wb_adr_i[16] => wb_adr_i[16].IN1
wb_adr_i[17] => wb_adr_i[17].IN1
wb_adr_i[18] => wb_adr_i[18].IN1
wb_adr_i[19] => wb_adr_i[19].IN1
wb_adr_i[20] => wb_adr_i[20].IN1
wb_adr_i[21] => wb_adr_i[21].IN1
wb_adr_i[22] => wb_adr_i[22].IN1
wb_adr_i[23] => wb_adr_i[23].IN1
wb_adr_i[24] => wb_adr_i[24].IN1
wb_adr_i[25] => wb_adr_i[25].IN1
wb_adr_i[26] => wb_adr_i[26].IN1
wb_adr_i[27] => wb_adr_i[27].IN1
wb_adr_i[28] => wb_adr_i[28].IN1
wb_adr_i[29] => wb_adr_i[29].IN1
wb_adr_i[30] => wb_adr_i[30].IN1
wb_adr_i[31] => wb_adr_i[31].IN1
wb_stb_i => always1.IN0
wb_cyc_i => always1.IN1
wb_cti_i[0] => Equal5.IN2
wb_cti_i[0] => Equal7.IN2
wb_cti_i[1] => Equal5.IN0
wb_cti_i[1] => Equal7.IN0
wb_cti_i[2] => Equal5.IN1
wb_cti_i[2] => Equal7.IN1
wb_bte_i[0] => Equal0.IN1
wb_bte_i[0] => Equal1.IN0
wb_bte_i[0] => Equal2.IN1
wb_bte_i[1] => Equal0.IN0
wb_bte_i[1] => Equal1.IN1
wb_bte_i[1] => Equal2.IN0
wb_we_i => always1.IN1
wb_we_i => always1.IN1
wb_sel_i[0] => wb_sel_i[0].IN1
wb_sel_i[1] => wb_sel_i[1].IN1
wb_sel_i[2] => wb_sel_i[2].IN1
wb_sel_i[3] => wb_sel_i[3].IN1
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_i[8] => wb_dat_i[8].IN1
wb_dat_i[9] => wb_dat_i[9].IN1
wb_dat_i[10] => wb_dat_i[10].IN1
wb_dat_i[11] => wb_dat_i[11].IN1
wb_dat_i[12] => wb_dat_i[12].IN1
wb_dat_i[13] => wb_dat_i[13].IN1
wb_dat_i[14] => wb_dat_i[14].IN1
wb_dat_i[15] => wb_dat_i[15].IN1
wb_dat_i[16] => wb_dat_i[16].IN1
wb_dat_i[17] => wb_dat_i[17].IN1
wb_dat_i[18] => wb_dat_i[18].IN1
wb_dat_i[19] => wb_dat_i[19].IN1
wb_dat_i[20] => wb_dat_i[20].IN1
wb_dat_i[21] => wb_dat_i[21].IN1
wb_dat_i[22] => wb_dat_i[22].IN1
wb_dat_i[23] => wb_dat_i[23].IN1
wb_dat_i[24] => wb_dat_i[24].IN1
wb_dat_i[25] => wb_dat_i[25].IN1
wb_dat_i[26] => wb_dat_i[26].IN1
wb_dat_i[27] => wb_dat_i[27].IN1
wb_dat_i[28] => wb_dat_i[28].IN1
wb_dat_i[29] => wb_dat_i[29].IN1
wb_dat_i[30] => wb_dat_i[30].IN1
wb_dat_i[31] => wb_dat_i[31].IN1
wb_dat_o[0] <= bufram:bufram.do_a
wb_dat_o[1] <= bufram:bufram.do_a
wb_dat_o[2] <= bufram:bufram.do_a
wb_dat_o[3] <= bufram:bufram.do_a
wb_dat_o[4] <= bufram:bufram.do_a
wb_dat_o[5] <= bufram:bufram.do_a
wb_dat_o[6] <= bufram:bufram.do_a
wb_dat_o[7] <= bufram:bufram.do_a
wb_dat_o[8] <= bufram:bufram.do_a
wb_dat_o[9] <= bufram:bufram.do_a
wb_dat_o[10] <= bufram:bufram.do_a
wb_dat_o[11] <= bufram:bufram.do_a
wb_dat_o[12] <= bufram:bufram.do_a
wb_dat_o[13] <= bufram:bufram.do_a
wb_dat_o[14] <= bufram:bufram.do_a
wb_dat_o[15] <= bufram:bufram.do_a
wb_dat_o[16] <= bufram:bufram.do_a
wb_dat_o[17] <= bufram:bufram.do_a
wb_dat_o[18] <= bufram:bufram.do_a
wb_dat_o[19] <= bufram:bufram.do_a
wb_dat_o[20] <= bufram:bufram.do_a
wb_dat_o[21] <= bufram:bufram.do_a
wb_dat_o[22] <= bufram:bufram.do_a
wb_dat_o[23] <= bufram:bufram.do_a
wb_dat_o[24] <= bufram:bufram.do_a
wb_dat_o[25] <= bufram:bufram.do_a
wb_dat_o[26] <= bufram:bufram.do_a
wb_dat_o[27] <= bufram:bufram.do_a
wb_dat_o[28] <= bufram:bufram.do_a
wb_dat_o[29] <= bufram:bufram.do_a
wb_dat_o[30] <= bufram:bufram.do_a
wb_dat_o[31] <= bufram:bufram.do_a
wb_ack_o <= wb_ack_o.DB_MAX_OUTPUT_PORT_TYPE
sdram_rst => sdram_rst.IN1
sdram_clk => sdram_clk.IN2
adr_i[0] => ~NO_FANOUT~
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => read_done.OUTPUTSELECT
adr_i[1] => sdram_write_bufram.DATAB
adr_i[2] => adr_i[2].IN1
adr_i[3] => adr_i[3].IN1
adr_i[4] => adr_i[4].IN1
adr_i[5] => ~NO_FANOUT~
adr_i[6] => ~NO_FANOUT~
adr_i[7] => ~NO_FANOUT~
adr_i[8] => ~NO_FANOUT~
adr_i[9] => ~NO_FANOUT~
adr_i[10] => ~NO_FANOUT~
adr_i[11] => ~NO_FANOUT~
adr_i[12] => ~NO_FANOUT~
adr_i[13] => ~NO_FANOUT~
adr_i[14] => ~NO_FANOUT~
adr_i[15] => ~NO_FANOUT~
adr_i[16] => ~NO_FANOUT~
adr_i[17] => ~NO_FANOUT~
adr_i[18] => ~NO_FANOUT~
adr_i[19] => ~NO_FANOUT~
adr_i[20] => ~NO_FANOUT~
adr_i[21] => ~NO_FANOUT~
adr_i[22] => ~NO_FANOUT~
adr_i[23] => ~NO_FANOUT~
adr_i[24] => ~NO_FANOUT~
adr_i[25] => ~NO_FANOUT~
adr_i[26] => ~NO_FANOUT~
adr_i[27] => ~NO_FANOUT~
adr_i[28] => ~NO_FANOUT~
adr_i[29] => ~NO_FANOUT~
adr_i[30] => ~NO_FANOUT~
adr_i[31] => ~NO_FANOUT~
adr_o[0] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => dat_i[0].IN1
dat_i[1] => dat_i[1].IN1
dat_i[2] => dat_i[2].IN1
dat_i[3] => dat_i[3].IN1
dat_i[4] => dat_i[4].IN1
dat_i[5] => dat_i[5].IN1
dat_i[6] => dat_i[6].IN1
dat_i[7] => dat_i[7].IN1
dat_i[8] => dat_i[8].IN1
dat_i[9] => dat_i[9].IN1
dat_i[10] => dat_i[10].IN1
dat_i[11] => dat_i[11].IN1
dat_i[12] => dat_i[12].IN1
dat_i[13] => dat_i[13].IN1
dat_i[14] => dat_i[14].IN1
dat_i[15] => dat_i[15].IN1
dat_o[0] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[0] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[1] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
acc_o <= acc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => dat_o.IN0
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => acc_o.OUTPUTSELECT
ack_i => always4.IN1
ack_i => sdram_state.OUTPUTSELECT
ack_i => sdram_state.OUTPUTSELECT
ack_i => sdram_state.OUTPUTSELECT
we_o <= we_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
bufw_adr_i[0] => ~NO_FANOUT~
bufw_adr_i[1] => ~NO_FANOUT~
bufw_adr_i[2] => wb_bufram_addr.DATAB
bufw_adr_i[3] => wb_bufram_addr.DATAB
bufw_adr_i[4] => wb_bufram_addr.DATAB
bufw_adr_i[5] => Equal4.IN26
bufw_adr_i[6] => Equal4.IN25
bufw_adr_i[7] => Equal4.IN24
bufw_adr_i[8] => Equal4.IN23
bufw_adr_i[9] => Equal4.IN22
bufw_adr_i[10] => Equal4.IN21
bufw_adr_i[11] => Equal4.IN20
bufw_adr_i[12] => Equal4.IN19
bufw_adr_i[13] => Equal4.IN18
bufw_adr_i[14] => Equal4.IN17
bufw_adr_i[15] => Equal4.IN16
bufw_adr_i[16] => Equal4.IN15
bufw_adr_i[17] => Equal4.IN14
bufw_adr_i[18] => Equal4.IN13
bufw_adr_i[19] => Equal4.IN12
bufw_adr_i[20] => Equal4.IN11
bufw_adr_i[21] => Equal4.IN10
bufw_adr_i[22] => Equal4.IN9
bufw_adr_i[23] => Equal4.IN8
bufw_adr_i[24] => Equal4.IN7
bufw_adr_i[25] => Equal4.IN6
bufw_adr_i[26] => Equal4.IN5
bufw_adr_i[27] => Equal4.IN4
bufw_adr_i[28] => Equal4.IN3
bufw_adr_i[29] => Equal4.IN2
bufw_adr_i[30] => Equal4.IN1
bufw_adr_i[31] => Equal4.IN0
bufw_dat_i[0] => wb_bufram_di.DATAB
bufw_dat_i[1] => wb_bufram_di.DATAB
bufw_dat_i[2] => wb_bufram_di.DATAB
bufw_dat_i[3] => wb_bufram_di.DATAB
bufw_dat_i[4] => wb_bufram_di.DATAB
bufw_dat_i[5] => wb_bufram_di.DATAB
bufw_dat_i[6] => wb_bufram_di.DATAB
bufw_dat_i[7] => wb_bufram_di.DATAB
bufw_dat_i[8] => wb_bufram_di.DATAB
bufw_dat_i[9] => wb_bufram_di.DATAB
bufw_dat_i[10] => wb_bufram_di.DATAB
bufw_dat_i[11] => wb_bufram_di.DATAB
bufw_dat_i[12] => wb_bufram_di.DATAB
bufw_dat_i[13] => wb_bufram_di.DATAB
bufw_dat_i[14] => wb_bufram_di.DATAB
bufw_dat_i[15] => wb_bufram_di.DATAB
bufw_dat_i[16] => wb_bufram_di.DATAB
bufw_dat_i[17] => wb_bufram_di.DATAB
bufw_dat_i[18] => wb_bufram_di.DATAB
bufw_dat_i[19] => wb_bufram_di.DATAB
bufw_dat_i[20] => wb_bufram_di.DATAB
bufw_dat_i[21] => wb_bufram_di.DATAB
bufw_dat_i[22] => wb_bufram_di.DATAB
bufw_dat_i[23] => wb_bufram_di.DATAB
bufw_dat_i[24] => wb_bufram_di.DATAB
bufw_dat_i[25] => wb_bufram_di.DATAB
bufw_dat_i[26] => wb_bufram_di.DATAB
bufw_dat_i[27] => wb_bufram_di.DATAB
bufw_dat_i[28] => wb_bufram_di.DATAB
bufw_dat_i[29] => wb_bufram_di.DATAB
bufw_dat_i[30] => wb_bufram_di.DATAB
bufw_dat_i[31] => wb_bufram_di.DATAB
bufw_sel_i[0] => wb_bufram_we.DATAB
bufw_sel_i[1] => wb_bufram_we.DATAB
bufw_sel_i[2] => wb_bufram_we.DATAB
bufw_sel_i[3] => wb_bufram_we.DATAB
bufw_we_i => wb_bufram_we.IN1
bufw_we_i => wb_bufram_addr.IN1
bufw_we_i => wb_bufram_di.IN1


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram
clk_a => clk_a.IN1
addr_a[0] => addr_a[0].IN1
addr_a[1] => addr_a[1].IN1
addr_a[2] => addr_a[2].IN1
we_a[0] => we_a[0].IN1
we_a[1] => we_a[1].IN1
we_a[2] => we_a[2].IN1
we_a[3] => we_a[3].IN1
di_a[0] => di_a[0].IN1
di_a[1] => di_a[1].IN1
di_a[2] => di_a[2].IN1
di_a[3] => di_a[3].IN1
di_a[4] => di_a[4].IN1
di_a[5] => di_a[5].IN1
di_a[6] => di_a[6].IN1
di_a[7] => di_a[7].IN1
di_a[8] => di_a[8].IN1
di_a[9] => di_a[9].IN1
di_a[10] => di_a[10].IN1
di_a[11] => di_a[11].IN1
di_a[12] => di_a[12].IN1
di_a[13] => di_a[13].IN1
di_a[14] => di_a[14].IN1
di_a[15] => di_a[15].IN1
di_a[16] => di_a[16].IN1
di_a[17] => di_a[17].IN1
di_a[18] => di_a[18].IN1
di_a[19] => di_a[19].IN1
di_a[20] => di_a[20].IN1
di_a[21] => di_a[21].IN1
di_a[22] => di_a[22].IN1
di_a[23] => di_a[23].IN1
di_a[24] => di_a[24].IN1
di_a[25] => di_a[25].IN1
di_a[26] => di_a[26].IN1
di_a[27] => di_a[27].IN1
di_a[28] => di_a[28].IN1
di_a[29] => di_a[29].IN1
di_a[30] => di_a[30].IN1
di_a[31] => di_a[31].IN1
do_a[0] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[1] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[2] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[3] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[4] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[5] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[6] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[7] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[8] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[9] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[10] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[11] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[12] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[13] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[14] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[15] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[16] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[17] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[18] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[19] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[20] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[21] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[22] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[23] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[24] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[25] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[26] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[27] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[28] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[29] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[30] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[31] <= dpram_altera:dpram_altera.dpram_altera.do_a
clk_b => clk_b.IN1
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
we_b[0] => we_b[0].IN1
we_b[1] => we_b[1].IN1
we_b[2] => we_b[2].IN1
we_b[3] => we_b[3].IN1
di_b[0] => di_b[0].IN1
di_b[1] => di_b[1].IN1
di_b[2] => di_b[2].IN1
di_b[3] => di_b[3].IN1
di_b[4] => di_b[4].IN1
di_b[5] => di_b[5].IN1
di_b[6] => di_b[6].IN1
di_b[7] => di_b[7].IN1
di_b[8] => di_b[8].IN1
di_b[9] => di_b[9].IN1
di_b[10] => di_b[10].IN1
di_b[11] => di_b[11].IN1
di_b[12] => di_b[12].IN1
di_b[13] => di_b[13].IN1
di_b[14] => di_b[14].IN1
di_b[15] => di_b[15].IN1
di_b[16] => di_b[16].IN1
di_b[17] => di_b[17].IN1
di_b[18] => di_b[18].IN1
di_b[19] => di_b[19].IN1
di_b[20] => di_b[20].IN1
di_b[21] => di_b[21].IN1
di_b[22] => di_b[22].IN1
di_b[23] => di_b[23].IN1
di_b[24] => di_b[24].IN1
di_b[25] => di_b[25].IN1
di_b[26] => di_b[26].IN1
di_b[27] => di_b[27].IN1
di_b[28] => di_b[28].IN1
di_b[29] => di_b[29].IN1
di_b[30] => di_b[30].IN1
di_b[31] => di_b[31].IN1
do_b[0] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[1] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[2] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[3] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[4] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[5] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[6] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[7] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[8] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[9] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[10] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[11] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[12] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[13] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[14] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[15] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[16] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[17] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[18] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[19] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[20] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[21] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[22] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[23] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[24] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[25] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[26] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[27] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[28] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[29] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[30] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[31] <= dpram_altera:dpram_altera.dpram_altera.do_b


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
clk_a => clk_a.IN1
addr_a[0] => addr_a[0].IN1
addr_a[1] => addr_a[1].IN1
addr_a[2] => addr_a[2].IN1
we_a[0] => we_a[0].IN1
we_a[1] => we_a[1].IN1
we_a[2] => we_a[2].IN1
we_a[3] => we_a[3].IN1
di_a[0] => di_a[0].IN1
di_a[1] => di_a[1].IN1
di_a[2] => di_a[2].IN1
di_a[3] => di_a[3].IN1
di_a[4] => di_a[4].IN1
di_a[5] => di_a[5].IN1
di_a[6] => di_a[6].IN1
di_a[7] => di_a[7].IN1
di_a[8] => di_a[8].IN1
di_a[9] => di_a[9].IN1
di_a[10] => di_a[10].IN1
di_a[11] => di_a[11].IN1
di_a[12] => di_a[12].IN1
di_a[13] => di_a[13].IN1
di_a[14] => di_a[14].IN1
di_a[15] => di_a[15].IN1
di_a[16] => di_a[16].IN1
di_a[17] => di_a[17].IN1
di_a[18] => di_a[18].IN1
di_a[19] => di_a[19].IN1
di_a[20] => di_a[20].IN1
di_a[21] => di_a[21].IN1
di_a[22] => di_a[22].IN1
di_a[23] => di_a[23].IN1
di_a[24] => di_a[24].IN1
di_a[25] => di_a[25].IN1
di_a[26] => di_a[26].IN1
di_a[27] => di_a[27].IN1
di_a[28] => di_a[28].IN1
di_a[29] => di_a[29].IN1
di_a[30] => di_a[30].IN1
di_a[31] => di_a[31].IN1
do_a[0] <= altsyncram:altsyncram_component.q_a
do_a[1] <= altsyncram:altsyncram_component.q_a
do_a[2] <= altsyncram:altsyncram_component.q_a
do_a[3] <= altsyncram:altsyncram_component.q_a
do_a[4] <= altsyncram:altsyncram_component.q_a
do_a[5] <= altsyncram:altsyncram_component.q_a
do_a[6] <= altsyncram:altsyncram_component.q_a
do_a[7] <= altsyncram:altsyncram_component.q_a
do_a[8] <= altsyncram:altsyncram_component.q_a
do_a[9] <= altsyncram:altsyncram_component.q_a
do_a[10] <= altsyncram:altsyncram_component.q_a
do_a[11] <= altsyncram:altsyncram_component.q_a
do_a[12] <= altsyncram:altsyncram_component.q_a
do_a[13] <= altsyncram:altsyncram_component.q_a
do_a[14] <= altsyncram:altsyncram_component.q_a
do_a[15] <= altsyncram:altsyncram_component.q_a
do_a[16] <= altsyncram:altsyncram_component.q_a
do_a[17] <= altsyncram:altsyncram_component.q_a
do_a[18] <= altsyncram:altsyncram_component.q_a
do_a[19] <= altsyncram:altsyncram_component.q_a
do_a[20] <= altsyncram:altsyncram_component.q_a
do_a[21] <= altsyncram:altsyncram_component.q_a
do_a[22] <= altsyncram:altsyncram_component.q_a
do_a[23] <= altsyncram:altsyncram_component.q_a
do_a[24] <= altsyncram:altsyncram_component.q_a
do_a[25] <= altsyncram:altsyncram_component.q_a
do_a[26] <= altsyncram:altsyncram_component.q_a
do_a[27] <= altsyncram:altsyncram_component.q_a
do_a[28] <= altsyncram:altsyncram_component.q_a
do_a[29] <= altsyncram:altsyncram_component.q_a
do_a[30] <= altsyncram:altsyncram_component.q_a
do_a[31] <= altsyncram:altsyncram_component.q_a
clk_b => clk_b.IN1
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
we_b[0] => we_b[0].IN1
we_b[1] => we_b[1].IN1
we_b[2] => we_b[2].IN1
we_b[3] => we_b[3].IN1
di_b[0] => di_b[0].IN1
di_b[1] => di_b[1].IN1
di_b[2] => di_b[2].IN1
di_b[3] => di_b[3].IN1
di_b[4] => di_b[4].IN1
di_b[5] => di_b[5].IN1
di_b[6] => di_b[6].IN1
di_b[7] => di_b[7].IN1
di_b[8] => di_b[8].IN1
di_b[9] => di_b[9].IN1
di_b[10] => di_b[10].IN1
di_b[11] => di_b[11].IN1
di_b[12] => di_b[12].IN1
di_b[13] => di_b[13].IN1
di_b[14] => di_b[14].IN1
di_b[15] => di_b[15].IN1
di_b[16] => di_b[16].IN1
di_b[17] => di_b[17].IN1
di_b[18] => di_b[18].IN1
di_b[19] => di_b[19].IN1
di_b[20] => di_b[20].IN1
di_b[21] => di_b[21].IN1
di_b[22] => di_b[22].IN1
di_b[23] => di_b[23].IN1
di_b[24] => di_b[24].IN1
di_b[25] => di_b[25].IN1
di_b[26] => di_b[26].IN1
di_b[27] => di_b[27].IN1
di_b[28] => di_b[28].IN1
di_b[29] => di_b[29].IN1
di_b[30] => di_b[30].IN1
di_b[31] => di_b[31].IN1
do_b[0] <= altsyncram:altsyncram_component.q_b
do_b[1] <= altsyncram:altsyncram_component.q_b
do_b[2] <= altsyncram:altsyncram_component.q_b
do_b[3] <= altsyncram:altsyncram_component.q_b
do_b[4] <= altsyncram:altsyncram_component.q_b
do_b[5] <= altsyncram:altsyncram_component.q_b
do_b[6] <= altsyncram:altsyncram_component.q_b
do_b[7] <= altsyncram:altsyncram_component.q_b
do_b[8] <= altsyncram:altsyncram_component.q_b
do_b[9] <= altsyncram:altsyncram_component.q_b
do_b[10] <= altsyncram:altsyncram_component.q_b
do_b[11] <= altsyncram:altsyncram_component.q_b
do_b[12] <= altsyncram:altsyncram_component.q_b
do_b[13] <= altsyncram:altsyncram_component.q_b
do_b[14] <= altsyncram:altsyncram_component.q_b
do_b[15] <= altsyncram:altsyncram_component.q_b
do_b[16] <= altsyncram:altsyncram_component.q_b
do_b[17] <= altsyncram:altsyncram_component.q_b
do_b[18] <= altsyncram:altsyncram_component.q_b
do_b[19] <= altsyncram:altsyncram_component.q_b
do_b[20] <= altsyncram:altsyncram_component.q_b
do_b[21] <= altsyncram:altsyncram_component.q_b
do_b[22] <= altsyncram:altsyncram_component.q_b
do_b[23] <= altsyncram:altsyncram_component.q_b
do_b[24] <= altsyncram:altsyncram_component.q_b
do_b[25] <= altsyncram:altsyncram_component.q_b
do_b[26] <= altsyncram:altsyncram_component.q_b
do_b[27] <= altsyncram:altsyncram_component.q_b
do_b[28] <= altsyncram:altsyncram_component.q_b
do_b[29] <= altsyncram:altsyncram_component.q_b
do_b[30] <= altsyncram:altsyncram_component.q_b
do_b[31] <= altsyncram:altsyncram_component.q_b


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
wren_a => altsyncram_urv1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_urv1:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_urv1:auto_generated.data_a[0]
data_a[1] => altsyncram_urv1:auto_generated.data_a[1]
data_a[2] => altsyncram_urv1:auto_generated.data_a[2]
data_a[3] => altsyncram_urv1:auto_generated.data_a[3]
data_a[4] => altsyncram_urv1:auto_generated.data_a[4]
data_a[5] => altsyncram_urv1:auto_generated.data_a[5]
data_a[6] => altsyncram_urv1:auto_generated.data_a[6]
data_a[7] => altsyncram_urv1:auto_generated.data_a[7]
data_a[8] => altsyncram_urv1:auto_generated.data_a[8]
data_a[9] => altsyncram_urv1:auto_generated.data_a[9]
data_a[10] => altsyncram_urv1:auto_generated.data_a[10]
data_a[11] => altsyncram_urv1:auto_generated.data_a[11]
data_a[12] => altsyncram_urv1:auto_generated.data_a[12]
data_a[13] => altsyncram_urv1:auto_generated.data_a[13]
data_a[14] => altsyncram_urv1:auto_generated.data_a[14]
data_a[15] => altsyncram_urv1:auto_generated.data_a[15]
data_a[16] => altsyncram_urv1:auto_generated.data_a[16]
data_a[17] => altsyncram_urv1:auto_generated.data_a[17]
data_a[18] => altsyncram_urv1:auto_generated.data_a[18]
data_a[19] => altsyncram_urv1:auto_generated.data_a[19]
data_a[20] => altsyncram_urv1:auto_generated.data_a[20]
data_a[21] => altsyncram_urv1:auto_generated.data_a[21]
data_a[22] => altsyncram_urv1:auto_generated.data_a[22]
data_a[23] => altsyncram_urv1:auto_generated.data_a[23]
data_a[24] => altsyncram_urv1:auto_generated.data_a[24]
data_a[25] => altsyncram_urv1:auto_generated.data_a[25]
data_a[26] => altsyncram_urv1:auto_generated.data_a[26]
data_a[27] => altsyncram_urv1:auto_generated.data_a[27]
data_a[28] => altsyncram_urv1:auto_generated.data_a[28]
data_a[29] => altsyncram_urv1:auto_generated.data_a[29]
data_a[30] => altsyncram_urv1:auto_generated.data_a[30]
data_a[31] => altsyncram_urv1:auto_generated.data_a[31]
data_b[0] => altsyncram_urv1:auto_generated.data_b[0]
data_b[1] => altsyncram_urv1:auto_generated.data_b[1]
data_b[2] => altsyncram_urv1:auto_generated.data_b[2]
data_b[3] => altsyncram_urv1:auto_generated.data_b[3]
data_b[4] => altsyncram_urv1:auto_generated.data_b[4]
data_b[5] => altsyncram_urv1:auto_generated.data_b[5]
data_b[6] => altsyncram_urv1:auto_generated.data_b[6]
data_b[7] => altsyncram_urv1:auto_generated.data_b[7]
data_b[8] => altsyncram_urv1:auto_generated.data_b[8]
data_b[9] => altsyncram_urv1:auto_generated.data_b[9]
data_b[10] => altsyncram_urv1:auto_generated.data_b[10]
data_b[11] => altsyncram_urv1:auto_generated.data_b[11]
data_b[12] => altsyncram_urv1:auto_generated.data_b[12]
data_b[13] => altsyncram_urv1:auto_generated.data_b[13]
data_b[14] => altsyncram_urv1:auto_generated.data_b[14]
data_b[15] => altsyncram_urv1:auto_generated.data_b[15]
data_b[16] => altsyncram_urv1:auto_generated.data_b[16]
data_b[17] => altsyncram_urv1:auto_generated.data_b[17]
data_b[18] => altsyncram_urv1:auto_generated.data_b[18]
data_b[19] => altsyncram_urv1:auto_generated.data_b[19]
data_b[20] => altsyncram_urv1:auto_generated.data_b[20]
data_b[21] => altsyncram_urv1:auto_generated.data_b[21]
data_b[22] => altsyncram_urv1:auto_generated.data_b[22]
data_b[23] => altsyncram_urv1:auto_generated.data_b[23]
data_b[24] => altsyncram_urv1:auto_generated.data_b[24]
data_b[25] => altsyncram_urv1:auto_generated.data_b[25]
data_b[26] => altsyncram_urv1:auto_generated.data_b[26]
data_b[27] => altsyncram_urv1:auto_generated.data_b[27]
data_b[28] => altsyncram_urv1:auto_generated.data_b[28]
data_b[29] => altsyncram_urv1:auto_generated.data_b[29]
data_b[30] => altsyncram_urv1:auto_generated.data_b[30]
data_b[31] => altsyncram_urv1:auto_generated.data_b[31]
address_a[0] => altsyncram_urv1:auto_generated.address_a[0]
address_a[1] => altsyncram_urv1:auto_generated.address_a[1]
address_a[2] => altsyncram_urv1:auto_generated.address_a[2]
address_a[3] => altsyncram_urv1:auto_generated.address_a[3]
address_b[0] => altsyncram_urv1:auto_generated.address_b[0]
address_b[1] => altsyncram_urv1:auto_generated.address_b[1]
address_b[2] => altsyncram_urv1:auto_generated.address_b[2]
address_b[3] => altsyncram_urv1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_urv1:auto_generated.clock0
clock1 => altsyncram_urv1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_urv1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_urv1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_urv1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_urv1:auto_generated.byteena_a[3]
byteena_b[0] => altsyncram_urv1:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_urv1:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_urv1:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_urv1:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_urv1:auto_generated.q_a[0]
q_a[1] <= altsyncram_urv1:auto_generated.q_a[1]
q_a[2] <= altsyncram_urv1:auto_generated.q_a[2]
q_a[3] <= altsyncram_urv1:auto_generated.q_a[3]
q_a[4] <= altsyncram_urv1:auto_generated.q_a[4]
q_a[5] <= altsyncram_urv1:auto_generated.q_a[5]
q_a[6] <= altsyncram_urv1:auto_generated.q_a[6]
q_a[7] <= altsyncram_urv1:auto_generated.q_a[7]
q_a[8] <= altsyncram_urv1:auto_generated.q_a[8]
q_a[9] <= altsyncram_urv1:auto_generated.q_a[9]
q_a[10] <= altsyncram_urv1:auto_generated.q_a[10]
q_a[11] <= altsyncram_urv1:auto_generated.q_a[11]
q_a[12] <= altsyncram_urv1:auto_generated.q_a[12]
q_a[13] <= altsyncram_urv1:auto_generated.q_a[13]
q_a[14] <= altsyncram_urv1:auto_generated.q_a[14]
q_a[15] <= altsyncram_urv1:auto_generated.q_a[15]
q_a[16] <= altsyncram_urv1:auto_generated.q_a[16]
q_a[17] <= altsyncram_urv1:auto_generated.q_a[17]
q_a[18] <= altsyncram_urv1:auto_generated.q_a[18]
q_a[19] <= altsyncram_urv1:auto_generated.q_a[19]
q_a[20] <= altsyncram_urv1:auto_generated.q_a[20]
q_a[21] <= altsyncram_urv1:auto_generated.q_a[21]
q_a[22] <= altsyncram_urv1:auto_generated.q_a[22]
q_a[23] <= altsyncram_urv1:auto_generated.q_a[23]
q_a[24] <= altsyncram_urv1:auto_generated.q_a[24]
q_a[25] <= altsyncram_urv1:auto_generated.q_a[25]
q_a[26] <= altsyncram_urv1:auto_generated.q_a[26]
q_a[27] <= altsyncram_urv1:auto_generated.q_a[27]
q_a[28] <= altsyncram_urv1:auto_generated.q_a[28]
q_a[29] <= altsyncram_urv1:auto_generated.q_a[29]
q_a[30] <= altsyncram_urv1:auto_generated.q_a[30]
q_a[31] <= altsyncram_urv1:auto_generated.q_a[31]
q_b[0] <= altsyncram_urv1:auto_generated.q_b[0]
q_b[1] <= altsyncram_urv1:auto_generated.q_b[1]
q_b[2] <= altsyncram_urv1:auto_generated.q_b[2]
q_b[3] <= altsyncram_urv1:auto_generated.q_b[3]
q_b[4] <= altsyncram_urv1:auto_generated.q_b[4]
q_b[5] <= altsyncram_urv1:auto_generated.q_b[5]
q_b[6] <= altsyncram_urv1:auto_generated.q_b[6]
q_b[7] <= altsyncram_urv1:auto_generated.q_b[7]
q_b[8] <= altsyncram_urv1:auto_generated.q_b[8]
q_b[9] <= altsyncram_urv1:auto_generated.q_b[9]
q_b[10] <= altsyncram_urv1:auto_generated.q_b[10]
q_b[11] <= altsyncram_urv1:auto_generated.q_b[11]
q_b[12] <= altsyncram_urv1:auto_generated.q_b[12]
q_b[13] <= altsyncram_urv1:auto_generated.q_b[13]
q_b[14] <= altsyncram_urv1:auto_generated.q_b[14]
q_b[15] <= altsyncram_urv1:auto_generated.q_b[15]
q_b[16] <= altsyncram_urv1:auto_generated.q_b[16]
q_b[17] <= altsyncram_urv1:auto_generated.q_b[17]
q_b[18] <= altsyncram_urv1:auto_generated.q_b[18]
q_b[19] <= altsyncram_urv1:auto_generated.q_b[19]
q_b[20] <= altsyncram_urv1:auto_generated.q_b[20]
q_b[21] <= altsyncram_urv1:auto_generated.q_b[21]
q_b[22] <= altsyncram_urv1:auto_generated.q_b[22]
q_b[23] <= altsyncram_urv1:auto_generated.q_b[23]
q_b[24] <= altsyncram_urv1:auto_generated.q_b[24]
q_b[25] <= altsyncram_urv1:auto_generated.q_b[25]
q_b[26] <= altsyncram_urv1:auto_generated.q_b[26]
q_b[27] <= altsyncram_urv1:auto_generated.q_b[27]
q_b[28] <= altsyncram_urv1:auto_generated.q_b[28]
q_b[29] <= altsyncram_urv1:auto_generated.q_b[29]
q_b[30] <= altsyncram_urv1:auto_generated.q_b[30]
q_b[31] <= altsyncram_urv1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => full_o.OUTPUTSELECT
wr_clk_i => mem.we_a.CLK
wr_clk_i => mem.waddr_a[2].CLK
wr_clk_i => mem.waddr_a[1].CLK
wr_clk_i => mem.waddr_a[0].CLK
wr_clk_i => mem.data_a[71].CLK
wr_clk_i => mem.data_a[70].CLK
wr_clk_i => mem.data_a[69].CLK
wr_clk_i => mem.data_a[68].CLK
wr_clk_i => mem.data_a[67].CLK
wr_clk_i => mem.data_a[66].CLK
wr_clk_i => mem.data_a[65].CLK
wr_clk_i => mem.data_a[64].CLK
wr_clk_i => mem.data_a[63].CLK
wr_clk_i => mem.data_a[62].CLK
wr_clk_i => mem.data_a[61].CLK
wr_clk_i => mem.data_a[60].CLK
wr_clk_i => mem.data_a[59].CLK
wr_clk_i => mem.data_a[58].CLK
wr_clk_i => mem.data_a[57].CLK
wr_clk_i => mem.data_a[56].CLK
wr_clk_i => mem.data_a[55].CLK
wr_clk_i => mem.data_a[54].CLK
wr_clk_i => mem.data_a[53].CLK
wr_clk_i => mem.data_a[52].CLK
wr_clk_i => mem.data_a[51].CLK
wr_clk_i => mem.data_a[50].CLK
wr_clk_i => mem.data_a[49].CLK
wr_clk_i => mem.data_a[48].CLK
wr_clk_i => mem.data_a[47].CLK
wr_clk_i => mem.data_a[46].CLK
wr_clk_i => mem.data_a[45].CLK
wr_clk_i => mem.data_a[44].CLK
wr_clk_i => mem.data_a[43].CLK
wr_clk_i => mem.data_a[42].CLK
wr_clk_i => mem.data_a[41].CLK
wr_clk_i => mem.data_a[40].CLK
wr_clk_i => mem.data_a[39].CLK
wr_clk_i => mem.data_a[38].CLK
wr_clk_i => mem.data_a[37].CLK
wr_clk_i => mem.data_a[36].CLK
wr_clk_i => mem.data_a[35].CLK
wr_clk_i => mem.data_a[34].CLK
wr_clk_i => mem.data_a[33].CLK
wr_clk_i => mem.data_a[32].CLK
wr_clk_i => mem.data_a[31].CLK
wr_clk_i => mem.data_a[30].CLK
wr_clk_i => mem.data_a[29].CLK
wr_clk_i => mem.data_a[28].CLK
wr_clk_i => mem.data_a[27].CLK
wr_clk_i => mem.data_a[26].CLK
wr_clk_i => mem.data_a[25].CLK
wr_clk_i => mem.data_a[24].CLK
wr_clk_i => mem.data_a[23].CLK
wr_clk_i => mem.data_a[22].CLK
wr_clk_i => mem.data_a[21].CLK
wr_clk_i => mem.data_a[20].CLK
wr_clk_i => mem.data_a[19].CLK
wr_clk_i => mem.data_a[18].CLK
wr_clk_i => mem.data_a[17].CLK
wr_clk_i => mem.data_a[16].CLK
wr_clk_i => mem.data_a[15].CLK
wr_clk_i => mem.data_a[14].CLK
wr_clk_i => mem.data_a[13].CLK
wr_clk_i => mem.data_a[12].CLK
wr_clk_i => mem.data_a[11].CLK
wr_clk_i => mem.data_a[10].CLK
wr_clk_i => mem.data_a[9].CLK
wr_clk_i => mem.data_a[8].CLK
wr_clk_i => mem.data_a[7].CLK
wr_clk_i => mem.data_a[6].CLK
wr_clk_i => mem.data_a[5].CLK
wr_clk_i => mem.data_a[4].CLK
wr_clk_i => mem.data_a[3].CLK
wr_clk_i => mem.data_a[2].CLK
wr_clk_i => mem.data_a[1].CLK
wr_clk_i => mem.data_a[0].CLK
wr_clk_i => full_o~reg0.CLK
wr_clk_i => rd_addr_gray_wr_r[0].CLK
wr_clk_i => rd_addr_gray_wr_r[1].CLK
wr_clk_i => rd_addr_gray_wr_r[2].CLK
wr_clk_i => rd_addr_gray_wr[0].CLK
wr_clk_i => rd_addr_gray_wr[1].CLK
wr_clk_i => rd_addr_gray_wr[2].CLK
wr_clk_i => wr_addr_gray[0].CLK
wr_clk_i => wr_addr_gray[1].CLK
wr_clk_i => wr_addr_gray[2].CLK
wr_clk_i => wr_addr[0].CLK
wr_clk_i => wr_addr[1].CLK
wr_clk_i => wr_addr[2].CLK
wr_clk_i => mem.CLK0
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => full_o.OUTPUTSELECT
wr_en_i => mem.we_a.DATAIN
wr_en_i => mem.WE
wr_data_i[0] => mem.data_a[0].DATAIN
wr_data_i[0] => mem.DATAIN
wr_data_i[1] => mem.data_a[1].DATAIN
wr_data_i[1] => mem.DATAIN1
wr_data_i[2] => mem.data_a[2].DATAIN
wr_data_i[2] => mem.DATAIN2
wr_data_i[3] => mem.data_a[3].DATAIN
wr_data_i[3] => mem.DATAIN3
wr_data_i[4] => mem.data_a[4].DATAIN
wr_data_i[4] => mem.DATAIN4
wr_data_i[5] => mem.data_a[5].DATAIN
wr_data_i[5] => mem.DATAIN5
wr_data_i[6] => mem.data_a[6].DATAIN
wr_data_i[6] => mem.DATAIN6
wr_data_i[7] => mem.data_a[7].DATAIN
wr_data_i[7] => mem.DATAIN7
wr_data_i[8] => mem.data_a[8].DATAIN
wr_data_i[8] => mem.DATAIN8
wr_data_i[9] => mem.data_a[9].DATAIN
wr_data_i[9] => mem.DATAIN9
wr_data_i[10] => mem.data_a[10].DATAIN
wr_data_i[10] => mem.DATAIN10
wr_data_i[11] => mem.data_a[11].DATAIN
wr_data_i[11] => mem.DATAIN11
wr_data_i[12] => mem.data_a[12].DATAIN
wr_data_i[12] => mem.DATAIN12
wr_data_i[13] => mem.data_a[13].DATAIN
wr_data_i[13] => mem.DATAIN13
wr_data_i[14] => mem.data_a[14].DATAIN
wr_data_i[14] => mem.DATAIN14
wr_data_i[15] => mem.data_a[15].DATAIN
wr_data_i[15] => mem.DATAIN15
wr_data_i[16] => mem.data_a[16].DATAIN
wr_data_i[16] => mem.DATAIN16
wr_data_i[17] => mem.data_a[17].DATAIN
wr_data_i[17] => mem.DATAIN17
wr_data_i[18] => mem.data_a[18].DATAIN
wr_data_i[18] => mem.DATAIN18
wr_data_i[19] => mem.data_a[19].DATAIN
wr_data_i[19] => mem.DATAIN19
wr_data_i[20] => mem.data_a[20].DATAIN
wr_data_i[20] => mem.DATAIN20
wr_data_i[21] => mem.data_a[21].DATAIN
wr_data_i[21] => mem.DATAIN21
wr_data_i[22] => mem.data_a[22].DATAIN
wr_data_i[22] => mem.DATAIN22
wr_data_i[23] => mem.data_a[23].DATAIN
wr_data_i[23] => mem.DATAIN23
wr_data_i[24] => mem.data_a[24].DATAIN
wr_data_i[24] => mem.DATAIN24
wr_data_i[25] => mem.data_a[25].DATAIN
wr_data_i[25] => mem.DATAIN25
wr_data_i[26] => mem.data_a[26].DATAIN
wr_data_i[26] => mem.DATAIN26
wr_data_i[27] => mem.data_a[27].DATAIN
wr_data_i[27] => mem.DATAIN27
wr_data_i[28] => mem.data_a[28].DATAIN
wr_data_i[28] => mem.DATAIN28
wr_data_i[29] => mem.data_a[29].DATAIN
wr_data_i[29] => mem.DATAIN29
wr_data_i[30] => mem.data_a[30].DATAIN
wr_data_i[30] => mem.DATAIN30
wr_data_i[31] => mem.data_a[31].DATAIN
wr_data_i[31] => mem.DATAIN31
wr_data_i[32] => mem.data_a[32].DATAIN
wr_data_i[32] => mem.DATAIN32
wr_data_i[33] => mem.data_a[33].DATAIN
wr_data_i[33] => mem.DATAIN33
wr_data_i[34] => mem.data_a[34].DATAIN
wr_data_i[34] => mem.DATAIN34
wr_data_i[35] => mem.data_a[35].DATAIN
wr_data_i[35] => mem.DATAIN35
wr_data_i[36] => mem.data_a[36].DATAIN
wr_data_i[36] => mem.DATAIN36
wr_data_i[37] => mem.data_a[37].DATAIN
wr_data_i[37] => mem.DATAIN37
wr_data_i[38] => mem.data_a[38].DATAIN
wr_data_i[38] => mem.DATAIN38
wr_data_i[39] => mem.data_a[39].DATAIN
wr_data_i[39] => mem.DATAIN39
wr_data_i[40] => mem.data_a[40].DATAIN
wr_data_i[40] => mem.DATAIN40
wr_data_i[41] => mem.data_a[41].DATAIN
wr_data_i[41] => mem.DATAIN41
wr_data_i[42] => mem.data_a[42].DATAIN
wr_data_i[42] => mem.DATAIN42
wr_data_i[43] => mem.data_a[43].DATAIN
wr_data_i[43] => mem.DATAIN43
wr_data_i[44] => mem.data_a[44].DATAIN
wr_data_i[44] => mem.DATAIN44
wr_data_i[45] => mem.data_a[45].DATAIN
wr_data_i[45] => mem.DATAIN45
wr_data_i[46] => mem.data_a[46].DATAIN
wr_data_i[46] => mem.DATAIN46
wr_data_i[47] => mem.data_a[47].DATAIN
wr_data_i[47] => mem.DATAIN47
wr_data_i[48] => mem.data_a[48].DATAIN
wr_data_i[48] => mem.DATAIN48
wr_data_i[49] => mem.data_a[49].DATAIN
wr_data_i[49] => mem.DATAIN49
wr_data_i[50] => mem.data_a[50].DATAIN
wr_data_i[50] => mem.DATAIN50
wr_data_i[51] => mem.data_a[51].DATAIN
wr_data_i[51] => mem.DATAIN51
wr_data_i[52] => mem.data_a[52].DATAIN
wr_data_i[52] => mem.DATAIN52
wr_data_i[53] => mem.data_a[53].DATAIN
wr_data_i[53] => mem.DATAIN53
wr_data_i[54] => mem.data_a[54].DATAIN
wr_data_i[54] => mem.DATAIN54
wr_data_i[55] => mem.data_a[55].DATAIN
wr_data_i[55] => mem.DATAIN55
wr_data_i[56] => mem.data_a[56].DATAIN
wr_data_i[56] => mem.DATAIN56
wr_data_i[57] => mem.data_a[57].DATAIN
wr_data_i[57] => mem.DATAIN57
wr_data_i[58] => mem.data_a[58].DATAIN
wr_data_i[58] => mem.DATAIN58
wr_data_i[59] => mem.data_a[59].DATAIN
wr_data_i[59] => mem.DATAIN59
wr_data_i[60] => mem.data_a[60].DATAIN
wr_data_i[60] => mem.DATAIN60
wr_data_i[61] => mem.data_a[61].DATAIN
wr_data_i[61] => mem.DATAIN61
wr_data_i[62] => mem.data_a[62].DATAIN
wr_data_i[62] => mem.DATAIN62
wr_data_i[63] => mem.data_a[63].DATAIN
wr_data_i[63] => mem.DATAIN63
wr_data_i[64] => mem.data_a[64].DATAIN
wr_data_i[64] => mem.DATAIN64
wr_data_i[65] => mem.data_a[65].DATAIN
wr_data_i[65] => mem.DATAIN65
wr_data_i[66] => mem.data_a[66].DATAIN
wr_data_i[66] => mem.DATAIN66
wr_data_i[67] => mem.data_a[67].DATAIN
wr_data_i[67] => mem.DATAIN67
wr_data_i[68] => mem.data_a[68].DATAIN
wr_data_i[68] => mem.DATAIN68
wr_data_i[69] => mem.data_a[69].DATAIN
wr_data_i[69] => mem.DATAIN69
wr_data_i[70] => mem.data_a[70].DATAIN
wr_data_i[70] => mem.DATAIN70
wr_data_i[71] => mem.data_a[71].DATAIN
wr_data_i[71] => mem.DATAIN71
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => empty_o.OUTPUTSELECT
rd_clk_i => rd_data_o[0]~reg0.CLK
rd_clk_i => rd_data_o[1]~reg0.CLK
rd_clk_i => rd_data_o[2]~reg0.CLK
rd_clk_i => rd_data_o[3]~reg0.CLK
rd_clk_i => rd_data_o[4]~reg0.CLK
rd_clk_i => rd_data_o[5]~reg0.CLK
rd_clk_i => rd_data_o[6]~reg0.CLK
rd_clk_i => rd_data_o[7]~reg0.CLK
rd_clk_i => rd_data_o[8]~reg0.CLK
rd_clk_i => rd_data_o[9]~reg0.CLK
rd_clk_i => rd_data_o[10]~reg0.CLK
rd_clk_i => rd_data_o[11]~reg0.CLK
rd_clk_i => rd_data_o[12]~reg0.CLK
rd_clk_i => rd_data_o[13]~reg0.CLK
rd_clk_i => rd_data_o[14]~reg0.CLK
rd_clk_i => rd_data_o[15]~reg0.CLK
rd_clk_i => rd_data_o[16]~reg0.CLK
rd_clk_i => rd_data_o[17]~reg0.CLK
rd_clk_i => rd_data_o[18]~reg0.CLK
rd_clk_i => rd_data_o[19]~reg0.CLK
rd_clk_i => rd_data_o[20]~reg0.CLK
rd_clk_i => rd_data_o[21]~reg0.CLK
rd_clk_i => rd_data_o[22]~reg0.CLK
rd_clk_i => rd_data_o[23]~reg0.CLK
rd_clk_i => rd_data_o[24]~reg0.CLK
rd_clk_i => rd_data_o[25]~reg0.CLK
rd_clk_i => rd_data_o[26]~reg0.CLK
rd_clk_i => rd_data_o[27]~reg0.CLK
rd_clk_i => rd_data_o[28]~reg0.CLK
rd_clk_i => rd_data_o[29]~reg0.CLK
rd_clk_i => rd_data_o[30]~reg0.CLK
rd_clk_i => rd_data_o[31]~reg0.CLK
rd_clk_i => rd_data_o[32]~reg0.CLK
rd_clk_i => rd_data_o[33]~reg0.CLK
rd_clk_i => rd_data_o[34]~reg0.CLK
rd_clk_i => rd_data_o[35]~reg0.CLK
rd_clk_i => rd_data_o[36]~reg0.CLK
rd_clk_i => rd_data_o[37]~reg0.CLK
rd_clk_i => rd_data_o[38]~reg0.CLK
rd_clk_i => rd_data_o[39]~reg0.CLK
rd_clk_i => rd_data_o[40]~reg0.CLK
rd_clk_i => rd_data_o[41]~reg0.CLK
rd_clk_i => rd_data_o[42]~reg0.CLK
rd_clk_i => rd_data_o[43]~reg0.CLK
rd_clk_i => rd_data_o[44]~reg0.CLK
rd_clk_i => rd_data_o[45]~reg0.CLK
rd_clk_i => rd_data_o[46]~reg0.CLK
rd_clk_i => rd_data_o[47]~reg0.CLK
rd_clk_i => rd_data_o[48]~reg0.CLK
rd_clk_i => rd_data_o[49]~reg0.CLK
rd_clk_i => rd_data_o[50]~reg0.CLK
rd_clk_i => rd_data_o[51]~reg0.CLK
rd_clk_i => rd_data_o[52]~reg0.CLK
rd_clk_i => rd_data_o[53]~reg0.CLK
rd_clk_i => rd_data_o[54]~reg0.CLK
rd_clk_i => rd_data_o[55]~reg0.CLK
rd_clk_i => rd_data_o[56]~reg0.CLK
rd_clk_i => rd_data_o[57]~reg0.CLK
rd_clk_i => rd_data_o[58]~reg0.CLK
rd_clk_i => rd_data_o[59]~reg0.CLK
rd_clk_i => rd_data_o[60]~reg0.CLK
rd_clk_i => rd_data_o[61]~reg0.CLK
rd_clk_i => rd_data_o[62]~reg0.CLK
rd_clk_i => rd_data_o[63]~reg0.CLK
rd_clk_i => rd_data_o[64]~reg0.CLK
rd_clk_i => rd_data_o[65]~reg0.CLK
rd_clk_i => rd_data_o[66]~reg0.CLK
rd_clk_i => rd_data_o[67]~reg0.CLK
rd_clk_i => rd_data_o[68]~reg0.CLK
rd_clk_i => rd_data_o[69]~reg0.CLK
rd_clk_i => rd_data_o[70]~reg0.CLK
rd_clk_i => rd_data_o[71]~reg0.CLK
rd_clk_i => empty_o~reg0.CLK
rd_clk_i => wr_addr_gray_rd_r[0].CLK
rd_clk_i => wr_addr_gray_rd_r[1].CLK
rd_clk_i => wr_addr_gray_rd_r[2].CLK
rd_clk_i => wr_addr_gray_rd[0].CLK
rd_clk_i => wr_addr_gray_rd[1].CLK
rd_clk_i => wr_addr_gray_rd[2].CLK
rd_clk_i => rd_addr_gray[0].CLK
rd_clk_i => rd_addr_gray[1].CLK
rd_clk_i => rd_addr_gray[2].CLK
rd_clk_i => rd_addr[0].CLK
rd_clk_i => rd_addr[1].CLK
rd_clk_i => rd_addr[2].CLK
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => empty_o.OUTPUTSELECT
rd_en_i => rd_data_o[3]~reg0.ENA
rd_en_i => rd_data_o[2]~reg0.ENA
rd_en_i => rd_data_o[1]~reg0.ENA
rd_en_i => rd_data_o[0]~reg0.ENA
rd_en_i => rd_data_o[4]~reg0.ENA
rd_en_i => rd_data_o[5]~reg0.ENA
rd_en_i => rd_data_o[6]~reg0.ENA
rd_en_i => rd_data_o[7]~reg0.ENA
rd_en_i => rd_data_o[8]~reg0.ENA
rd_en_i => rd_data_o[9]~reg0.ENA
rd_en_i => rd_data_o[10]~reg0.ENA
rd_en_i => rd_data_o[11]~reg0.ENA
rd_en_i => rd_data_o[12]~reg0.ENA
rd_en_i => rd_data_o[13]~reg0.ENA
rd_en_i => rd_data_o[14]~reg0.ENA
rd_en_i => rd_data_o[15]~reg0.ENA
rd_en_i => rd_data_o[16]~reg0.ENA
rd_en_i => rd_data_o[17]~reg0.ENA
rd_en_i => rd_data_o[18]~reg0.ENA
rd_en_i => rd_data_o[19]~reg0.ENA
rd_en_i => rd_data_o[20]~reg0.ENA
rd_en_i => rd_data_o[21]~reg0.ENA
rd_en_i => rd_data_o[22]~reg0.ENA
rd_en_i => rd_data_o[23]~reg0.ENA
rd_en_i => rd_data_o[24]~reg0.ENA
rd_en_i => rd_data_o[25]~reg0.ENA
rd_en_i => rd_data_o[26]~reg0.ENA
rd_en_i => rd_data_o[27]~reg0.ENA
rd_en_i => rd_data_o[28]~reg0.ENA
rd_en_i => rd_data_o[29]~reg0.ENA
rd_en_i => rd_data_o[30]~reg0.ENA
rd_en_i => rd_data_o[31]~reg0.ENA
rd_en_i => rd_data_o[32]~reg0.ENA
rd_en_i => rd_data_o[33]~reg0.ENA
rd_en_i => rd_data_o[34]~reg0.ENA
rd_en_i => rd_data_o[35]~reg0.ENA
rd_en_i => rd_data_o[36]~reg0.ENA
rd_en_i => rd_data_o[37]~reg0.ENA
rd_en_i => rd_data_o[38]~reg0.ENA
rd_en_i => rd_data_o[39]~reg0.ENA
rd_en_i => rd_data_o[40]~reg0.ENA
rd_en_i => rd_data_o[41]~reg0.ENA
rd_en_i => rd_data_o[42]~reg0.ENA
rd_en_i => rd_data_o[43]~reg0.ENA
rd_en_i => rd_data_o[44]~reg0.ENA
rd_en_i => rd_data_o[45]~reg0.ENA
rd_en_i => rd_data_o[46]~reg0.ENA
rd_en_i => rd_data_o[47]~reg0.ENA
rd_en_i => rd_data_o[48]~reg0.ENA
rd_en_i => rd_data_o[49]~reg0.ENA
rd_en_i => rd_data_o[50]~reg0.ENA
rd_en_i => rd_data_o[51]~reg0.ENA
rd_en_i => rd_data_o[52]~reg0.ENA
rd_en_i => rd_data_o[53]~reg0.ENA
rd_en_i => rd_data_o[54]~reg0.ENA
rd_en_i => rd_data_o[55]~reg0.ENA
rd_en_i => rd_data_o[56]~reg0.ENA
rd_en_i => rd_data_o[57]~reg0.ENA
rd_en_i => rd_data_o[58]~reg0.ENA
rd_en_i => rd_data_o[59]~reg0.ENA
rd_en_i => rd_data_o[60]~reg0.ENA
rd_en_i => rd_data_o[61]~reg0.ENA
rd_en_i => rd_data_o[62]~reg0.ENA
rd_en_i => rd_data_o[63]~reg0.ENA
rd_en_i => rd_data_o[64]~reg0.ENA
rd_en_i => rd_data_o[65]~reg0.ENA
rd_en_i => rd_data_o[66]~reg0.ENA
rd_en_i => rd_data_o[67]~reg0.ENA
rd_en_i => rd_data_o[68]~reg0.ENA
rd_en_i => rd_data_o[69]~reg0.ENA
rd_en_i => rd_data_o[70]~reg0.ENA
rd_en_i => rd_data_o[71]~reg0.ENA
rd_data_o[0] <= rd_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[1] <= rd_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[2] <= rd_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[3] <= rd_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[4] <= rd_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[5] <= rd_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[6] <= rd_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[7] <= rd_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[8] <= rd_data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[9] <= rd_data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[10] <= rd_data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[11] <= rd_data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[12] <= rd_data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[13] <= rd_data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[14] <= rd_data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[15] <= rd_data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[16] <= rd_data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[17] <= rd_data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[18] <= rd_data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[19] <= rd_data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[20] <= rd_data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[21] <= rd_data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[22] <= rd_data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[23] <= rd_data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[24] <= rd_data_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[25] <= rd_data_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[26] <= rd_data_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[27] <= rd_data_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[28] <= rd_data_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[29] <= rd_data_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[30] <= rd_data_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[31] <= rd_data_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[32] <= rd_data_o[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[33] <= rd_data_o[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[34] <= rd_data_o[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[35] <= rd_data_o[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[36] <= rd_data_o[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[37] <= rd_data_o[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[38] <= rd_data_o[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[39] <= rd_data_o[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[40] <= rd_data_o[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[41] <= rd_data_o[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[42] <= rd_data_o[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[43] <= rd_data_o[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[44] <= rd_data_o[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[45] <= rd_data_o[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[46] <= rd_data_o[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[47] <= rd_data_o[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[48] <= rd_data_o[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[49] <= rd_data_o[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[50] <= rd_data_o[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[51] <= rd_data_o[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[52] <= rd_data_o[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[53] <= rd_data_o[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[54] <= rd_data_o[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[55] <= rd_data_o[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[56] <= rd_data_o[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[57] <= rd_data_o[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[58] <= rd_data_o[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[59] <= rd_data_o[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[60] <= rd_data_o[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[61] <= rd_data_o[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[62] <= rd_data_o[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[63] <= rd_data_o[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[64] <= rd_data_o[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[65] <= rd_data_o[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[66] <= rd_data_o[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[67] <= rd_data_o[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[68] <= rd_data_o[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[69] <= rd_data_o[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[70] <= rd_data_o[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[71] <= rd_data_o[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_o <= full_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port
wb_clk => wb_clk.IN2
wb_rst => wb_rst.IN1
wb_adr_i[0] => ~NO_FANOUT~
wb_adr_i[1] => ~NO_FANOUT~
wb_adr_i[2] => wb_adr_i[2].IN1
wb_adr_i[3] => wb_adr_i[3].IN1
wb_adr_i[4] => wb_adr_i[4].IN1
wb_adr_i[5] => wb_adr_i[5].IN1
wb_adr_i[6] => wb_adr_i[6].IN1
wb_adr_i[7] => wb_adr_i[7].IN1
wb_adr_i[8] => wb_adr_i[8].IN1
wb_adr_i[9] => wb_adr_i[9].IN1
wb_adr_i[10] => wb_adr_i[10].IN1
wb_adr_i[11] => wb_adr_i[11].IN1
wb_adr_i[12] => wb_adr_i[12].IN1
wb_adr_i[13] => wb_adr_i[13].IN1
wb_adr_i[14] => wb_adr_i[14].IN1
wb_adr_i[15] => wb_adr_i[15].IN1
wb_adr_i[16] => wb_adr_i[16].IN1
wb_adr_i[17] => wb_adr_i[17].IN1
wb_adr_i[18] => wb_adr_i[18].IN1
wb_adr_i[19] => wb_adr_i[19].IN1
wb_adr_i[20] => wb_adr_i[20].IN1
wb_adr_i[21] => wb_adr_i[21].IN1
wb_adr_i[22] => wb_adr_i[22].IN1
wb_adr_i[23] => wb_adr_i[23].IN1
wb_adr_i[24] => wb_adr_i[24].IN1
wb_adr_i[25] => wb_adr_i[25].IN1
wb_adr_i[26] => wb_adr_i[26].IN1
wb_adr_i[27] => wb_adr_i[27].IN1
wb_adr_i[28] => wb_adr_i[28].IN1
wb_adr_i[29] => wb_adr_i[29].IN1
wb_adr_i[30] => wb_adr_i[30].IN1
wb_adr_i[31] => wb_adr_i[31].IN1
wb_stb_i => always1.IN0
wb_cyc_i => always1.IN1
wb_cti_i[0] => Equal5.IN2
wb_cti_i[0] => Equal7.IN2
wb_cti_i[1] => Equal5.IN0
wb_cti_i[1] => Equal7.IN0
wb_cti_i[2] => Equal5.IN1
wb_cti_i[2] => Equal7.IN1
wb_bte_i[0] => Equal0.IN1
wb_bte_i[0] => Equal1.IN0
wb_bte_i[0] => Equal2.IN1
wb_bte_i[1] => Equal0.IN0
wb_bte_i[1] => Equal1.IN1
wb_bte_i[1] => Equal2.IN0
wb_we_i => always1.IN1
wb_we_i => always1.IN1
wb_sel_i[0] => wb_sel_i[0].IN1
wb_sel_i[1] => wb_sel_i[1].IN1
wb_sel_i[2] => wb_sel_i[2].IN1
wb_sel_i[3] => wb_sel_i[3].IN1
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_i[8] => wb_dat_i[8].IN1
wb_dat_i[9] => wb_dat_i[9].IN1
wb_dat_i[10] => wb_dat_i[10].IN1
wb_dat_i[11] => wb_dat_i[11].IN1
wb_dat_i[12] => wb_dat_i[12].IN1
wb_dat_i[13] => wb_dat_i[13].IN1
wb_dat_i[14] => wb_dat_i[14].IN1
wb_dat_i[15] => wb_dat_i[15].IN1
wb_dat_i[16] => wb_dat_i[16].IN1
wb_dat_i[17] => wb_dat_i[17].IN1
wb_dat_i[18] => wb_dat_i[18].IN1
wb_dat_i[19] => wb_dat_i[19].IN1
wb_dat_i[20] => wb_dat_i[20].IN1
wb_dat_i[21] => wb_dat_i[21].IN1
wb_dat_i[22] => wb_dat_i[22].IN1
wb_dat_i[23] => wb_dat_i[23].IN1
wb_dat_i[24] => wb_dat_i[24].IN1
wb_dat_i[25] => wb_dat_i[25].IN1
wb_dat_i[26] => wb_dat_i[26].IN1
wb_dat_i[27] => wb_dat_i[27].IN1
wb_dat_i[28] => wb_dat_i[28].IN1
wb_dat_i[29] => wb_dat_i[29].IN1
wb_dat_i[30] => wb_dat_i[30].IN1
wb_dat_i[31] => wb_dat_i[31].IN1
wb_dat_o[0] <= bufram:bufram.do_a
wb_dat_o[1] <= bufram:bufram.do_a
wb_dat_o[2] <= bufram:bufram.do_a
wb_dat_o[3] <= bufram:bufram.do_a
wb_dat_o[4] <= bufram:bufram.do_a
wb_dat_o[5] <= bufram:bufram.do_a
wb_dat_o[6] <= bufram:bufram.do_a
wb_dat_o[7] <= bufram:bufram.do_a
wb_dat_o[8] <= bufram:bufram.do_a
wb_dat_o[9] <= bufram:bufram.do_a
wb_dat_o[10] <= bufram:bufram.do_a
wb_dat_o[11] <= bufram:bufram.do_a
wb_dat_o[12] <= bufram:bufram.do_a
wb_dat_o[13] <= bufram:bufram.do_a
wb_dat_o[14] <= bufram:bufram.do_a
wb_dat_o[15] <= bufram:bufram.do_a
wb_dat_o[16] <= bufram:bufram.do_a
wb_dat_o[17] <= bufram:bufram.do_a
wb_dat_o[18] <= bufram:bufram.do_a
wb_dat_o[19] <= bufram:bufram.do_a
wb_dat_o[20] <= bufram:bufram.do_a
wb_dat_o[21] <= bufram:bufram.do_a
wb_dat_o[22] <= bufram:bufram.do_a
wb_dat_o[23] <= bufram:bufram.do_a
wb_dat_o[24] <= bufram:bufram.do_a
wb_dat_o[25] <= bufram:bufram.do_a
wb_dat_o[26] <= bufram:bufram.do_a
wb_dat_o[27] <= bufram:bufram.do_a
wb_dat_o[28] <= bufram:bufram.do_a
wb_dat_o[29] <= bufram:bufram.do_a
wb_dat_o[30] <= bufram:bufram.do_a
wb_dat_o[31] <= bufram:bufram.do_a
wb_ack_o <= wb_ack_o.DB_MAX_OUTPUT_PORT_TYPE
sdram_rst => sdram_rst.IN1
sdram_clk => sdram_clk.IN2
adr_i[0] => ~NO_FANOUT~
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => read_done.OUTPUTSELECT
adr_i[1] => sdram_write_bufram.DATAB
adr_i[2] => adr_i[2].IN1
adr_i[3] => adr_i[3].IN1
adr_i[4] => adr_i[4].IN1
adr_i[5] => ~NO_FANOUT~
adr_i[6] => ~NO_FANOUT~
adr_i[7] => ~NO_FANOUT~
adr_i[8] => ~NO_FANOUT~
adr_i[9] => ~NO_FANOUT~
adr_i[10] => ~NO_FANOUT~
adr_i[11] => ~NO_FANOUT~
adr_i[12] => ~NO_FANOUT~
adr_i[13] => ~NO_FANOUT~
adr_i[14] => ~NO_FANOUT~
adr_i[15] => ~NO_FANOUT~
adr_i[16] => ~NO_FANOUT~
adr_i[17] => ~NO_FANOUT~
adr_i[18] => ~NO_FANOUT~
adr_i[19] => ~NO_FANOUT~
adr_i[20] => ~NO_FANOUT~
adr_i[21] => ~NO_FANOUT~
adr_i[22] => ~NO_FANOUT~
adr_i[23] => ~NO_FANOUT~
adr_i[24] => ~NO_FANOUT~
adr_i[25] => ~NO_FANOUT~
adr_i[26] => ~NO_FANOUT~
adr_i[27] => ~NO_FANOUT~
adr_i[28] => ~NO_FANOUT~
adr_i[29] => ~NO_FANOUT~
adr_i[30] => ~NO_FANOUT~
adr_i[31] => ~NO_FANOUT~
adr_o[0] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => dat_i[0].IN1
dat_i[1] => dat_i[1].IN1
dat_i[2] => dat_i[2].IN1
dat_i[3] => dat_i[3].IN1
dat_i[4] => dat_i[4].IN1
dat_i[5] => dat_i[5].IN1
dat_i[6] => dat_i[6].IN1
dat_i[7] => dat_i[7].IN1
dat_i[8] => dat_i[8].IN1
dat_i[9] => dat_i[9].IN1
dat_i[10] => dat_i[10].IN1
dat_i[11] => dat_i[11].IN1
dat_i[12] => dat_i[12].IN1
dat_i[13] => dat_i[13].IN1
dat_i[14] => dat_i[14].IN1
dat_i[15] => dat_i[15].IN1
dat_o[0] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[0] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[1] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
acc_o <= acc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => dat_o.IN0
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => acc_o.OUTPUTSELECT
ack_i => always4.IN1
ack_i => sdram_state.OUTPUTSELECT
ack_i => sdram_state.OUTPUTSELECT
ack_i => sdram_state.OUTPUTSELECT
we_o <= we_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
bufw_adr_i[0] => ~NO_FANOUT~
bufw_adr_i[1] => ~NO_FANOUT~
bufw_adr_i[2] => wb_bufram_addr.DATAB
bufw_adr_i[3] => wb_bufram_addr.DATAB
bufw_adr_i[4] => wb_bufram_addr.DATAB
bufw_adr_i[5] => Equal4.IN26
bufw_adr_i[6] => Equal4.IN25
bufw_adr_i[7] => Equal4.IN24
bufw_adr_i[8] => Equal4.IN23
bufw_adr_i[9] => Equal4.IN22
bufw_adr_i[10] => Equal4.IN21
bufw_adr_i[11] => Equal4.IN20
bufw_adr_i[12] => Equal4.IN19
bufw_adr_i[13] => Equal4.IN18
bufw_adr_i[14] => Equal4.IN17
bufw_adr_i[15] => Equal4.IN16
bufw_adr_i[16] => Equal4.IN15
bufw_adr_i[17] => Equal4.IN14
bufw_adr_i[18] => Equal4.IN13
bufw_adr_i[19] => Equal4.IN12
bufw_adr_i[20] => Equal4.IN11
bufw_adr_i[21] => Equal4.IN10
bufw_adr_i[22] => Equal4.IN9
bufw_adr_i[23] => Equal4.IN8
bufw_adr_i[24] => Equal4.IN7
bufw_adr_i[25] => Equal4.IN6
bufw_adr_i[26] => Equal4.IN5
bufw_adr_i[27] => Equal4.IN4
bufw_adr_i[28] => Equal4.IN3
bufw_adr_i[29] => Equal4.IN2
bufw_adr_i[30] => Equal4.IN1
bufw_adr_i[31] => Equal4.IN0
bufw_dat_i[0] => wb_bufram_di.DATAB
bufw_dat_i[1] => wb_bufram_di.DATAB
bufw_dat_i[2] => wb_bufram_di.DATAB
bufw_dat_i[3] => wb_bufram_di.DATAB
bufw_dat_i[4] => wb_bufram_di.DATAB
bufw_dat_i[5] => wb_bufram_di.DATAB
bufw_dat_i[6] => wb_bufram_di.DATAB
bufw_dat_i[7] => wb_bufram_di.DATAB
bufw_dat_i[8] => wb_bufram_di.DATAB
bufw_dat_i[9] => wb_bufram_di.DATAB
bufw_dat_i[10] => wb_bufram_di.DATAB
bufw_dat_i[11] => wb_bufram_di.DATAB
bufw_dat_i[12] => wb_bufram_di.DATAB
bufw_dat_i[13] => wb_bufram_di.DATAB
bufw_dat_i[14] => wb_bufram_di.DATAB
bufw_dat_i[15] => wb_bufram_di.DATAB
bufw_dat_i[16] => wb_bufram_di.DATAB
bufw_dat_i[17] => wb_bufram_di.DATAB
bufw_dat_i[18] => wb_bufram_di.DATAB
bufw_dat_i[19] => wb_bufram_di.DATAB
bufw_dat_i[20] => wb_bufram_di.DATAB
bufw_dat_i[21] => wb_bufram_di.DATAB
bufw_dat_i[22] => wb_bufram_di.DATAB
bufw_dat_i[23] => wb_bufram_di.DATAB
bufw_dat_i[24] => wb_bufram_di.DATAB
bufw_dat_i[25] => wb_bufram_di.DATAB
bufw_dat_i[26] => wb_bufram_di.DATAB
bufw_dat_i[27] => wb_bufram_di.DATAB
bufw_dat_i[28] => wb_bufram_di.DATAB
bufw_dat_i[29] => wb_bufram_di.DATAB
bufw_dat_i[30] => wb_bufram_di.DATAB
bufw_dat_i[31] => wb_bufram_di.DATAB
bufw_sel_i[0] => wb_bufram_we.DATAB
bufw_sel_i[1] => wb_bufram_we.DATAB
bufw_sel_i[2] => wb_bufram_we.DATAB
bufw_sel_i[3] => wb_bufram_we.DATAB
bufw_we_i => wb_bufram_we.IN1
bufw_we_i => wb_bufram_addr.IN1
bufw_we_i => wb_bufram_di.IN1


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram
clk_a => clk_a.IN1
addr_a[0] => addr_a[0].IN1
addr_a[1] => addr_a[1].IN1
addr_a[2] => addr_a[2].IN1
we_a[0] => we_a[0].IN1
we_a[1] => we_a[1].IN1
we_a[2] => we_a[2].IN1
we_a[3] => we_a[3].IN1
di_a[0] => di_a[0].IN1
di_a[1] => di_a[1].IN1
di_a[2] => di_a[2].IN1
di_a[3] => di_a[3].IN1
di_a[4] => di_a[4].IN1
di_a[5] => di_a[5].IN1
di_a[6] => di_a[6].IN1
di_a[7] => di_a[7].IN1
di_a[8] => di_a[8].IN1
di_a[9] => di_a[9].IN1
di_a[10] => di_a[10].IN1
di_a[11] => di_a[11].IN1
di_a[12] => di_a[12].IN1
di_a[13] => di_a[13].IN1
di_a[14] => di_a[14].IN1
di_a[15] => di_a[15].IN1
di_a[16] => di_a[16].IN1
di_a[17] => di_a[17].IN1
di_a[18] => di_a[18].IN1
di_a[19] => di_a[19].IN1
di_a[20] => di_a[20].IN1
di_a[21] => di_a[21].IN1
di_a[22] => di_a[22].IN1
di_a[23] => di_a[23].IN1
di_a[24] => di_a[24].IN1
di_a[25] => di_a[25].IN1
di_a[26] => di_a[26].IN1
di_a[27] => di_a[27].IN1
di_a[28] => di_a[28].IN1
di_a[29] => di_a[29].IN1
di_a[30] => di_a[30].IN1
di_a[31] => di_a[31].IN1
do_a[0] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[1] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[2] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[3] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[4] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[5] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[6] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[7] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[8] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[9] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[10] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[11] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[12] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[13] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[14] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[15] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[16] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[17] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[18] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[19] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[20] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[21] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[22] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[23] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[24] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[25] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[26] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[27] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[28] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[29] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[30] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[31] <= dpram_altera:dpram_altera.dpram_altera.do_a
clk_b => clk_b.IN1
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
we_b[0] => we_b[0].IN1
we_b[1] => we_b[1].IN1
we_b[2] => we_b[2].IN1
we_b[3] => we_b[3].IN1
di_b[0] => di_b[0].IN1
di_b[1] => di_b[1].IN1
di_b[2] => di_b[2].IN1
di_b[3] => di_b[3].IN1
di_b[4] => di_b[4].IN1
di_b[5] => di_b[5].IN1
di_b[6] => di_b[6].IN1
di_b[7] => di_b[7].IN1
di_b[8] => di_b[8].IN1
di_b[9] => di_b[9].IN1
di_b[10] => di_b[10].IN1
di_b[11] => di_b[11].IN1
di_b[12] => di_b[12].IN1
di_b[13] => di_b[13].IN1
di_b[14] => di_b[14].IN1
di_b[15] => di_b[15].IN1
di_b[16] => di_b[16].IN1
di_b[17] => di_b[17].IN1
di_b[18] => di_b[18].IN1
di_b[19] => di_b[19].IN1
di_b[20] => di_b[20].IN1
di_b[21] => di_b[21].IN1
di_b[22] => di_b[22].IN1
di_b[23] => di_b[23].IN1
di_b[24] => di_b[24].IN1
di_b[25] => di_b[25].IN1
di_b[26] => di_b[26].IN1
di_b[27] => di_b[27].IN1
di_b[28] => di_b[28].IN1
di_b[29] => di_b[29].IN1
di_b[30] => di_b[30].IN1
di_b[31] => di_b[31].IN1
do_b[0] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[1] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[2] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[3] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[4] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[5] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[6] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[7] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[8] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[9] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[10] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[11] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[12] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[13] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[14] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[15] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[16] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[17] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[18] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[19] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[20] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[21] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[22] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[23] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[24] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[25] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[26] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[27] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[28] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[29] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[30] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[31] <= dpram_altera:dpram_altera.dpram_altera.do_b


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
clk_a => clk_a.IN1
addr_a[0] => addr_a[0].IN1
addr_a[1] => addr_a[1].IN1
addr_a[2] => addr_a[2].IN1
we_a[0] => we_a[0].IN1
we_a[1] => we_a[1].IN1
we_a[2] => we_a[2].IN1
we_a[3] => we_a[3].IN1
di_a[0] => di_a[0].IN1
di_a[1] => di_a[1].IN1
di_a[2] => di_a[2].IN1
di_a[3] => di_a[3].IN1
di_a[4] => di_a[4].IN1
di_a[5] => di_a[5].IN1
di_a[6] => di_a[6].IN1
di_a[7] => di_a[7].IN1
di_a[8] => di_a[8].IN1
di_a[9] => di_a[9].IN1
di_a[10] => di_a[10].IN1
di_a[11] => di_a[11].IN1
di_a[12] => di_a[12].IN1
di_a[13] => di_a[13].IN1
di_a[14] => di_a[14].IN1
di_a[15] => di_a[15].IN1
di_a[16] => di_a[16].IN1
di_a[17] => di_a[17].IN1
di_a[18] => di_a[18].IN1
di_a[19] => di_a[19].IN1
di_a[20] => di_a[20].IN1
di_a[21] => di_a[21].IN1
di_a[22] => di_a[22].IN1
di_a[23] => di_a[23].IN1
di_a[24] => di_a[24].IN1
di_a[25] => di_a[25].IN1
di_a[26] => di_a[26].IN1
di_a[27] => di_a[27].IN1
di_a[28] => di_a[28].IN1
di_a[29] => di_a[29].IN1
di_a[30] => di_a[30].IN1
di_a[31] => di_a[31].IN1
do_a[0] <= altsyncram:altsyncram_component.q_a
do_a[1] <= altsyncram:altsyncram_component.q_a
do_a[2] <= altsyncram:altsyncram_component.q_a
do_a[3] <= altsyncram:altsyncram_component.q_a
do_a[4] <= altsyncram:altsyncram_component.q_a
do_a[5] <= altsyncram:altsyncram_component.q_a
do_a[6] <= altsyncram:altsyncram_component.q_a
do_a[7] <= altsyncram:altsyncram_component.q_a
do_a[8] <= altsyncram:altsyncram_component.q_a
do_a[9] <= altsyncram:altsyncram_component.q_a
do_a[10] <= altsyncram:altsyncram_component.q_a
do_a[11] <= altsyncram:altsyncram_component.q_a
do_a[12] <= altsyncram:altsyncram_component.q_a
do_a[13] <= altsyncram:altsyncram_component.q_a
do_a[14] <= altsyncram:altsyncram_component.q_a
do_a[15] <= altsyncram:altsyncram_component.q_a
do_a[16] <= altsyncram:altsyncram_component.q_a
do_a[17] <= altsyncram:altsyncram_component.q_a
do_a[18] <= altsyncram:altsyncram_component.q_a
do_a[19] <= altsyncram:altsyncram_component.q_a
do_a[20] <= altsyncram:altsyncram_component.q_a
do_a[21] <= altsyncram:altsyncram_component.q_a
do_a[22] <= altsyncram:altsyncram_component.q_a
do_a[23] <= altsyncram:altsyncram_component.q_a
do_a[24] <= altsyncram:altsyncram_component.q_a
do_a[25] <= altsyncram:altsyncram_component.q_a
do_a[26] <= altsyncram:altsyncram_component.q_a
do_a[27] <= altsyncram:altsyncram_component.q_a
do_a[28] <= altsyncram:altsyncram_component.q_a
do_a[29] <= altsyncram:altsyncram_component.q_a
do_a[30] <= altsyncram:altsyncram_component.q_a
do_a[31] <= altsyncram:altsyncram_component.q_a
clk_b => clk_b.IN1
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
we_b[0] => we_b[0].IN1
we_b[1] => we_b[1].IN1
we_b[2] => we_b[2].IN1
we_b[3] => we_b[3].IN1
di_b[0] => di_b[0].IN1
di_b[1] => di_b[1].IN1
di_b[2] => di_b[2].IN1
di_b[3] => di_b[3].IN1
di_b[4] => di_b[4].IN1
di_b[5] => di_b[5].IN1
di_b[6] => di_b[6].IN1
di_b[7] => di_b[7].IN1
di_b[8] => di_b[8].IN1
di_b[9] => di_b[9].IN1
di_b[10] => di_b[10].IN1
di_b[11] => di_b[11].IN1
di_b[12] => di_b[12].IN1
di_b[13] => di_b[13].IN1
di_b[14] => di_b[14].IN1
di_b[15] => di_b[15].IN1
di_b[16] => di_b[16].IN1
di_b[17] => di_b[17].IN1
di_b[18] => di_b[18].IN1
di_b[19] => di_b[19].IN1
di_b[20] => di_b[20].IN1
di_b[21] => di_b[21].IN1
di_b[22] => di_b[22].IN1
di_b[23] => di_b[23].IN1
di_b[24] => di_b[24].IN1
di_b[25] => di_b[25].IN1
di_b[26] => di_b[26].IN1
di_b[27] => di_b[27].IN1
di_b[28] => di_b[28].IN1
di_b[29] => di_b[29].IN1
di_b[30] => di_b[30].IN1
di_b[31] => di_b[31].IN1
do_b[0] <= altsyncram:altsyncram_component.q_b
do_b[1] <= altsyncram:altsyncram_component.q_b
do_b[2] <= altsyncram:altsyncram_component.q_b
do_b[3] <= altsyncram:altsyncram_component.q_b
do_b[4] <= altsyncram:altsyncram_component.q_b
do_b[5] <= altsyncram:altsyncram_component.q_b
do_b[6] <= altsyncram:altsyncram_component.q_b
do_b[7] <= altsyncram:altsyncram_component.q_b
do_b[8] <= altsyncram:altsyncram_component.q_b
do_b[9] <= altsyncram:altsyncram_component.q_b
do_b[10] <= altsyncram:altsyncram_component.q_b
do_b[11] <= altsyncram:altsyncram_component.q_b
do_b[12] <= altsyncram:altsyncram_component.q_b
do_b[13] <= altsyncram:altsyncram_component.q_b
do_b[14] <= altsyncram:altsyncram_component.q_b
do_b[15] <= altsyncram:altsyncram_component.q_b
do_b[16] <= altsyncram:altsyncram_component.q_b
do_b[17] <= altsyncram:altsyncram_component.q_b
do_b[18] <= altsyncram:altsyncram_component.q_b
do_b[19] <= altsyncram:altsyncram_component.q_b
do_b[20] <= altsyncram:altsyncram_component.q_b
do_b[21] <= altsyncram:altsyncram_component.q_b
do_b[22] <= altsyncram:altsyncram_component.q_b
do_b[23] <= altsyncram:altsyncram_component.q_b
do_b[24] <= altsyncram:altsyncram_component.q_b
do_b[25] <= altsyncram:altsyncram_component.q_b
do_b[26] <= altsyncram:altsyncram_component.q_b
do_b[27] <= altsyncram:altsyncram_component.q_b
do_b[28] <= altsyncram:altsyncram_component.q_b
do_b[29] <= altsyncram:altsyncram_component.q_b
do_b[30] <= altsyncram:altsyncram_component.q_b
do_b[31] <= altsyncram:altsyncram_component.q_b


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
wren_a => altsyncram_urv1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_urv1:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_urv1:auto_generated.data_a[0]
data_a[1] => altsyncram_urv1:auto_generated.data_a[1]
data_a[2] => altsyncram_urv1:auto_generated.data_a[2]
data_a[3] => altsyncram_urv1:auto_generated.data_a[3]
data_a[4] => altsyncram_urv1:auto_generated.data_a[4]
data_a[5] => altsyncram_urv1:auto_generated.data_a[5]
data_a[6] => altsyncram_urv1:auto_generated.data_a[6]
data_a[7] => altsyncram_urv1:auto_generated.data_a[7]
data_a[8] => altsyncram_urv1:auto_generated.data_a[8]
data_a[9] => altsyncram_urv1:auto_generated.data_a[9]
data_a[10] => altsyncram_urv1:auto_generated.data_a[10]
data_a[11] => altsyncram_urv1:auto_generated.data_a[11]
data_a[12] => altsyncram_urv1:auto_generated.data_a[12]
data_a[13] => altsyncram_urv1:auto_generated.data_a[13]
data_a[14] => altsyncram_urv1:auto_generated.data_a[14]
data_a[15] => altsyncram_urv1:auto_generated.data_a[15]
data_a[16] => altsyncram_urv1:auto_generated.data_a[16]
data_a[17] => altsyncram_urv1:auto_generated.data_a[17]
data_a[18] => altsyncram_urv1:auto_generated.data_a[18]
data_a[19] => altsyncram_urv1:auto_generated.data_a[19]
data_a[20] => altsyncram_urv1:auto_generated.data_a[20]
data_a[21] => altsyncram_urv1:auto_generated.data_a[21]
data_a[22] => altsyncram_urv1:auto_generated.data_a[22]
data_a[23] => altsyncram_urv1:auto_generated.data_a[23]
data_a[24] => altsyncram_urv1:auto_generated.data_a[24]
data_a[25] => altsyncram_urv1:auto_generated.data_a[25]
data_a[26] => altsyncram_urv1:auto_generated.data_a[26]
data_a[27] => altsyncram_urv1:auto_generated.data_a[27]
data_a[28] => altsyncram_urv1:auto_generated.data_a[28]
data_a[29] => altsyncram_urv1:auto_generated.data_a[29]
data_a[30] => altsyncram_urv1:auto_generated.data_a[30]
data_a[31] => altsyncram_urv1:auto_generated.data_a[31]
data_b[0] => altsyncram_urv1:auto_generated.data_b[0]
data_b[1] => altsyncram_urv1:auto_generated.data_b[1]
data_b[2] => altsyncram_urv1:auto_generated.data_b[2]
data_b[3] => altsyncram_urv1:auto_generated.data_b[3]
data_b[4] => altsyncram_urv1:auto_generated.data_b[4]
data_b[5] => altsyncram_urv1:auto_generated.data_b[5]
data_b[6] => altsyncram_urv1:auto_generated.data_b[6]
data_b[7] => altsyncram_urv1:auto_generated.data_b[7]
data_b[8] => altsyncram_urv1:auto_generated.data_b[8]
data_b[9] => altsyncram_urv1:auto_generated.data_b[9]
data_b[10] => altsyncram_urv1:auto_generated.data_b[10]
data_b[11] => altsyncram_urv1:auto_generated.data_b[11]
data_b[12] => altsyncram_urv1:auto_generated.data_b[12]
data_b[13] => altsyncram_urv1:auto_generated.data_b[13]
data_b[14] => altsyncram_urv1:auto_generated.data_b[14]
data_b[15] => altsyncram_urv1:auto_generated.data_b[15]
data_b[16] => altsyncram_urv1:auto_generated.data_b[16]
data_b[17] => altsyncram_urv1:auto_generated.data_b[17]
data_b[18] => altsyncram_urv1:auto_generated.data_b[18]
data_b[19] => altsyncram_urv1:auto_generated.data_b[19]
data_b[20] => altsyncram_urv1:auto_generated.data_b[20]
data_b[21] => altsyncram_urv1:auto_generated.data_b[21]
data_b[22] => altsyncram_urv1:auto_generated.data_b[22]
data_b[23] => altsyncram_urv1:auto_generated.data_b[23]
data_b[24] => altsyncram_urv1:auto_generated.data_b[24]
data_b[25] => altsyncram_urv1:auto_generated.data_b[25]
data_b[26] => altsyncram_urv1:auto_generated.data_b[26]
data_b[27] => altsyncram_urv1:auto_generated.data_b[27]
data_b[28] => altsyncram_urv1:auto_generated.data_b[28]
data_b[29] => altsyncram_urv1:auto_generated.data_b[29]
data_b[30] => altsyncram_urv1:auto_generated.data_b[30]
data_b[31] => altsyncram_urv1:auto_generated.data_b[31]
address_a[0] => altsyncram_urv1:auto_generated.address_a[0]
address_a[1] => altsyncram_urv1:auto_generated.address_a[1]
address_a[2] => altsyncram_urv1:auto_generated.address_a[2]
address_a[3] => altsyncram_urv1:auto_generated.address_a[3]
address_b[0] => altsyncram_urv1:auto_generated.address_b[0]
address_b[1] => altsyncram_urv1:auto_generated.address_b[1]
address_b[2] => altsyncram_urv1:auto_generated.address_b[2]
address_b[3] => altsyncram_urv1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_urv1:auto_generated.clock0
clock1 => altsyncram_urv1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_urv1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_urv1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_urv1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_urv1:auto_generated.byteena_a[3]
byteena_b[0] => altsyncram_urv1:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_urv1:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_urv1:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_urv1:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_urv1:auto_generated.q_a[0]
q_a[1] <= altsyncram_urv1:auto_generated.q_a[1]
q_a[2] <= altsyncram_urv1:auto_generated.q_a[2]
q_a[3] <= altsyncram_urv1:auto_generated.q_a[3]
q_a[4] <= altsyncram_urv1:auto_generated.q_a[4]
q_a[5] <= altsyncram_urv1:auto_generated.q_a[5]
q_a[6] <= altsyncram_urv1:auto_generated.q_a[6]
q_a[7] <= altsyncram_urv1:auto_generated.q_a[7]
q_a[8] <= altsyncram_urv1:auto_generated.q_a[8]
q_a[9] <= altsyncram_urv1:auto_generated.q_a[9]
q_a[10] <= altsyncram_urv1:auto_generated.q_a[10]
q_a[11] <= altsyncram_urv1:auto_generated.q_a[11]
q_a[12] <= altsyncram_urv1:auto_generated.q_a[12]
q_a[13] <= altsyncram_urv1:auto_generated.q_a[13]
q_a[14] <= altsyncram_urv1:auto_generated.q_a[14]
q_a[15] <= altsyncram_urv1:auto_generated.q_a[15]
q_a[16] <= altsyncram_urv1:auto_generated.q_a[16]
q_a[17] <= altsyncram_urv1:auto_generated.q_a[17]
q_a[18] <= altsyncram_urv1:auto_generated.q_a[18]
q_a[19] <= altsyncram_urv1:auto_generated.q_a[19]
q_a[20] <= altsyncram_urv1:auto_generated.q_a[20]
q_a[21] <= altsyncram_urv1:auto_generated.q_a[21]
q_a[22] <= altsyncram_urv1:auto_generated.q_a[22]
q_a[23] <= altsyncram_urv1:auto_generated.q_a[23]
q_a[24] <= altsyncram_urv1:auto_generated.q_a[24]
q_a[25] <= altsyncram_urv1:auto_generated.q_a[25]
q_a[26] <= altsyncram_urv1:auto_generated.q_a[26]
q_a[27] <= altsyncram_urv1:auto_generated.q_a[27]
q_a[28] <= altsyncram_urv1:auto_generated.q_a[28]
q_a[29] <= altsyncram_urv1:auto_generated.q_a[29]
q_a[30] <= altsyncram_urv1:auto_generated.q_a[30]
q_a[31] <= altsyncram_urv1:auto_generated.q_a[31]
q_b[0] <= altsyncram_urv1:auto_generated.q_b[0]
q_b[1] <= altsyncram_urv1:auto_generated.q_b[1]
q_b[2] <= altsyncram_urv1:auto_generated.q_b[2]
q_b[3] <= altsyncram_urv1:auto_generated.q_b[3]
q_b[4] <= altsyncram_urv1:auto_generated.q_b[4]
q_b[5] <= altsyncram_urv1:auto_generated.q_b[5]
q_b[6] <= altsyncram_urv1:auto_generated.q_b[6]
q_b[7] <= altsyncram_urv1:auto_generated.q_b[7]
q_b[8] <= altsyncram_urv1:auto_generated.q_b[8]
q_b[9] <= altsyncram_urv1:auto_generated.q_b[9]
q_b[10] <= altsyncram_urv1:auto_generated.q_b[10]
q_b[11] <= altsyncram_urv1:auto_generated.q_b[11]
q_b[12] <= altsyncram_urv1:auto_generated.q_b[12]
q_b[13] <= altsyncram_urv1:auto_generated.q_b[13]
q_b[14] <= altsyncram_urv1:auto_generated.q_b[14]
q_b[15] <= altsyncram_urv1:auto_generated.q_b[15]
q_b[16] <= altsyncram_urv1:auto_generated.q_b[16]
q_b[17] <= altsyncram_urv1:auto_generated.q_b[17]
q_b[18] <= altsyncram_urv1:auto_generated.q_b[18]
q_b[19] <= altsyncram_urv1:auto_generated.q_b[19]
q_b[20] <= altsyncram_urv1:auto_generated.q_b[20]
q_b[21] <= altsyncram_urv1:auto_generated.q_b[21]
q_b[22] <= altsyncram_urv1:auto_generated.q_b[22]
q_b[23] <= altsyncram_urv1:auto_generated.q_b[23]
q_b[24] <= altsyncram_urv1:auto_generated.q_b[24]
q_b[25] <= altsyncram_urv1:auto_generated.q_b[25]
q_b[26] <= altsyncram_urv1:auto_generated.q_b[26]
q_b[27] <= altsyncram_urv1:auto_generated.q_b[27]
q_b[28] <= altsyncram_urv1:auto_generated.q_b[28]
q_b[29] <= altsyncram_urv1:auto_generated.q_b[29]
q_b[30] <= altsyncram_urv1:auto_generated.q_b[30]
q_b[31] <= altsyncram_urv1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => full_o.OUTPUTSELECT
wr_clk_i => mem.we_a.CLK
wr_clk_i => mem.waddr_a[2].CLK
wr_clk_i => mem.waddr_a[1].CLK
wr_clk_i => mem.waddr_a[0].CLK
wr_clk_i => mem.data_a[71].CLK
wr_clk_i => mem.data_a[70].CLK
wr_clk_i => mem.data_a[69].CLK
wr_clk_i => mem.data_a[68].CLK
wr_clk_i => mem.data_a[67].CLK
wr_clk_i => mem.data_a[66].CLK
wr_clk_i => mem.data_a[65].CLK
wr_clk_i => mem.data_a[64].CLK
wr_clk_i => mem.data_a[63].CLK
wr_clk_i => mem.data_a[62].CLK
wr_clk_i => mem.data_a[61].CLK
wr_clk_i => mem.data_a[60].CLK
wr_clk_i => mem.data_a[59].CLK
wr_clk_i => mem.data_a[58].CLK
wr_clk_i => mem.data_a[57].CLK
wr_clk_i => mem.data_a[56].CLK
wr_clk_i => mem.data_a[55].CLK
wr_clk_i => mem.data_a[54].CLK
wr_clk_i => mem.data_a[53].CLK
wr_clk_i => mem.data_a[52].CLK
wr_clk_i => mem.data_a[51].CLK
wr_clk_i => mem.data_a[50].CLK
wr_clk_i => mem.data_a[49].CLK
wr_clk_i => mem.data_a[48].CLK
wr_clk_i => mem.data_a[47].CLK
wr_clk_i => mem.data_a[46].CLK
wr_clk_i => mem.data_a[45].CLK
wr_clk_i => mem.data_a[44].CLK
wr_clk_i => mem.data_a[43].CLK
wr_clk_i => mem.data_a[42].CLK
wr_clk_i => mem.data_a[41].CLK
wr_clk_i => mem.data_a[40].CLK
wr_clk_i => mem.data_a[39].CLK
wr_clk_i => mem.data_a[38].CLK
wr_clk_i => mem.data_a[37].CLK
wr_clk_i => mem.data_a[36].CLK
wr_clk_i => mem.data_a[35].CLK
wr_clk_i => mem.data_a[34].CLK
wr_clk_i => mem.data_a[33].CLK
wr_clk_i => mem.data_a[32].CLK
wr_clk_i => mem.data_a[31].CLK
wr_clk_i => mem.data_a[30].CLK
wr_clk_i => mem.data_a[29].CLK
wr_clk_i => mem.data_a[28].CLK
wr_clk_i => mem.data_a[27].CLK
wr_clk_i => mem.data_a[26].CLK
wr_clk_i => mem.data_a[25].CLK
wr_clk_i => mem.data_a[24].CLK
wr_clk_i => mem.data_a[23].CLK
wr_clk_i => mem.data_a[22].CLK
wr_clk_i => mem.data_a[21].CLK
wr_clk_i => mem.data_a[20].CLK
wr_clk_i => mem.data_a[19].CLK
wr_clk_i => mem.data_a[18].CLK
wr_clk_i => mem.data_a[17].CLK
wr_clk_i => mem.data_a[16].CLK
wr_clk_i => mem.data_a[15].CLK
wr_clk_i => mem.data_a[14].CLK
wr_clk_i => mem.data_a[13].CLK
wr_clk_i => mem.data_a[12].CLK
wr_clk_i => mem.data_a[11].CLK
wr_clk_i => mem.data_a[10].CLK
wr_clk_i => mem.data_a[9].CLK
wr_clk_i => mem.data_a[8].CLK
wr_clk_i => mem.data_a[7].CLK
wr_clk_i => mem.data_a[6].CLK
wr_clk_i => mem.data_a[5].CLK
wr_clk_i => mem.data_a[4].CLK
wr_clk_i => mem.data_a[3].CLK
wr_clk_i => mem.data_a[2].CLK
wr_clk_i => mem.data_a[1].CLK
wr_clk_i => mem.data_a[0].CLK
wr_clk_i => full_o~reg0.CLK
wr_clk_i => rd_addr_gray_wr_r[0].CLK
wr_clk_i => rd_addr_gray_wr_r[1].CLK
wr_clk_i => rd_addr_gray_wr_r[2].CLK
wr_clk_i => rd_addr_gray_wr[0].CLK
wr_clk_i => rd_addr_gray_wr[1].CLK
wr_clk_i => rd_addr_gray_wr[2].CLK
wr_clk_i => wr_addr_gray[0].CLK
wr_clk_i => wr_addr_gray[1].CLK
wr_clk_i => wr_addr_gray[2].CLK
wr_clk_i => wr_addr[0].CLK
wr_clk_i => wr_addr[1].CLK
wr_clk_i => wr_addr[2].CLK
wr_clk_i => mem.CLK0
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => full_o.OUTPUTSELECT
wr_en_i => mem.we_a.DATAIN
wr_en_i => mem.WE
wr_data_i[0] => mem.data_a[0].DATAIN
wr_data_i[0] => mem.DATAIN
wr_data_i[1] => mem.data_a[1].DATAIN
wr_data_i[1] => mem.DATAIN1
wr_data_i[2] => mem.data_a[2].DATAIN
wr_data_i[2] => mem.DATAIN2
wr_data_i[3] => mem.data_a[3].DATAIN
wr_data_i[3] => mem.DATAIN3
wr_data_i[4] => mem.data_a[4].DATAIN
wr_data_i[4] => mem.DATAIN4
wr_data_i[5] => mem.data_a[5].DATAIN
wr_data_i[5] => mem.DATAIN5
wr_data_i[6] => mem.data_a[6].DATAIN
wr_data_i[6] => mem.DATAIN6
wr_data_i[7] => mem.data_a[7].DATAIN
wr_data_i[7] => mem.DATAIN7
wr_data_i[8] => mem.data_a[8].DATAIN
wr_data_i[8] => mem.DATAIN8
wr_data_i[9] => mem.data_a[9].DATAIN
wr_data_i[9] => mem.DATAIN9
wr_data_i[10] => mem.data_a[10].DATAIN
wr_data_i[10] => mem.DATAIN10
wr_data_i[11] => mem.data_a[11].DATAIN
wr_data_i[11] => mem.DATAIN11
wr_data_i[12] => mem.data_a[12].DATAIN
wr_data_i[12] => mem.DATAIN12
wr_data_i[13] => mem.data_a[13].DATAIN
wr_data_i[13] => mem.DATAIN13
wr_data_i[14] => mem.data_a[14].DATAIN
wr_data_i[14] => mem.DATAIN14
wr_data_i[15] => mem.data_a[15].DATAIN
wr_data_i[15] => mem.DATAIN15
wr_data_i[16] => mem.data_a[16].DATAIN
wr_data_i[16] => mem.DATAIN16
wr_data_i[17] => mem.data_a[17].DATAIN
wr_data_i[17] => mem.DATAIN17
wr_data_i[18] => mem.data_a[18].DATAIN
wr_data_i[18] => mem.DATAIN18
wr_data_i[19] => mem.data_a[19].DATAIN
wr_data_i[19] => mem.DATAIN19
wr_data_i[20] => mem.data_a[20].DATAIN
wr_data_i[20] => mem.DATAIN20
wr_data_i[21] => mem.data_a[21].DATAIN
wr_data_i[21] => mem.DATAIN21
wr_data_i[22] => mem.data_a[22].DATAIN
wr_data_i[22] => mem.DATAIN22
wr_data_i[23] => mem.data_a[23].DATAIN
wr_data_i[23] => mem.DATAIN23
wr_data_i[24] => mem.data_a[24].DATAIN
wr_data_i[24] => mem.DATAIN24
wr_data_i[25] => mem.data_a[25].DATAIN
wr_data_i[25] => mem.DATAIN25
wr_data_i[26] => mem.data_a[26].DATAIN
wr_data_i[26] => mem.DATAIN26
wr_data_i[27] => mem.data_a[27].DATAIN
wr_data_i[27] => mem.DATAIN27
wr_data_i[28] => mem.data_a[28].DATAIN
wr_data_i[28] => mem.DATAIN28
wr_data_i[29] => mem.data_a[29].DATAIN
wr_data_i[29] => mem.DATAIN29
wr_data_i[30] => mem.data_a[30].DATAIN
wr_data_i[30] => mem.DATAIN30
wr_data_i[31] => mem.data_a[31].DATAIN
wr_data_i[31] => mem.DATAIN31
wr_data_i[32] => mem.data_a[32].DATAIN
wr_data_i[32] => mem.DATAIN32
wr_data_i[33] => mem.data_a[33].DATAIN
wr_data_i[33] => mem.DATAIN33
wr_data_i[34] => mem.data_a[34].DATAIN
wr_data_i[34] => mem.DATAIN34
wr_data_i[35] => mem.data_a[35].DATAIN
wr_data_i[35] => mem.DATAIN35
wr_data_i[36] => mem.data_a[36].DATAIN
wr_data_i[36] => mem.DATAIN36
wr_data_i[37] => mem.data_a[37].DATAIN
wr_data_i[37] => mem.DATAIN37
wr_data_i[38] => mem.data_a[38].DATAIN
wr_data_i[38] => mem.DATAIN38
wr_data_i[39] => mem.data_a[39].DATAIN
wr_data_i[39] => mem.DATAIN39
wr_data_i[40] => mem.data_a[40].DATAIN
wr_data_i[40] => mem.DATAIN40
wr_data_i[41] => mem.data_a[41].DATAIN
wr_data_i[41] => mem.DATAIN41
wr_data_i[42] => mem.data_a[42].DATAIN
wr_data_i[42] => mem.DATAIN42
wr_data_i[43] => mem.data_a[43].DATAIN
wr_data_i[43] => mem.DATAIN43
wr_data_i[44] => mem.data_a[44].DATAIN
wr_data_i[44] => mem.DATAIN44
wr_data_i[45] => mem.data_a[45].DATAIN
wr_data_i[45] => mem.DATAIN45
wr_data_i[46] => mem.data_a[46].DATAIN
wr_data_i[46] => mem.DATAIN46
wr_data_i[47] => mem.data_a[47].DATAIN
wr_data_i[47] => mem.DATAIN47
wr_data_i[48] => mem.data_a[48].DATAIN
wr_data_i[48] => mem.DATAIN48
wr_data_i[49] => mem.data_a[49].DATAIN
wr_data_i[49] => mem.DATAIN49
wr_data_i[50] => mem.data_a[50].DATAIN
wr_data_i[50] => mem.DATAIN50
wr_data_i[51] => mem.data_a[51].DATAIN
wr_data_i[51] => mem.DATAIN51
wr_data_i[52] => mem.data_a[52].DATAIN
wr_data_i[52] => mem.DATAIN52
wr_data_i[53] => mem.data_a[53].DATAIN
wr_data_i[53] => mem.DATAIN53
wr_data_i[54] => mem.data_a[54].DATAIN
wr_data_i[54] => mem.DATAIN54
wr_data_i[55] => mem.data_a[55].DATAIN
wr_data_i[55] => mem.DATAIN55
wr_data_i[56] => mem.data_a[56].DATAIN
wr_data_i[56] => mem.DATAIN56
wr_data_i[57] => mem.data_a[57].DATAIN
wr_data_i[57] => mem.DATAIN57
wr_data_i[58] => mem.data_a[58].DATAIN
wr_data_i[58] => mem.DATAIN58
wr_data_i[59] => mem.data_a[59].DATAIN
wr_data_i[59] => mem.DATAIN59
wr_data_i[60] => mem.data_a[60].DATAIN
wr_data_i[60] => mem.DATAIN60
wr_data_i[61] => mem.data_a[61].DATAIN
wr_data_i[61] => mem.DATAIN61
wr_data_i[62] => mem.data_a[62].DATAIN
wr_data_i[62] => mem.DATAIN62
wr_data_i[63] => mem.data_a[63].DATAIN
wr_data_i[63] => mem.DATAIN63
wr_data_i[64] => mem.data_a[64].DATAIN
wr_data_i[64] => mem.DATAIN64
wr_data_i[65] => mem.data_a[65].DATAIN
wr_data_i[65] => mem.DATAIN65
wr_data_i[66] => mem.data_a[66].DATAIN
wr_data_i[66] => mem.DATAIN66
wr_data_i[67] => mem.data_a[67].DATAIN
wr_data_i[67] => mem.DATAIN67
wr_data_i[68] => mem.data_a[68].DATAIN
wr_data_i[68] => mem.DATAIN68
wr_data_i[69] => mem.data_a[69].DATAIN
wr_data_i[69] => mem.DATAIN69
wr_data_i[70] => mem.data_a[70].DATAIN
wr_data_i[70] => mem.DATAIN70
wr_data_i[71] => mem.data_a[71].DATAIN
wr_data_i[71] => mem.DATAIN71
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => empty_o.OUTPUTSELECT
rd_clk_i => rd_data_o[0]~reg0.CLK
rd_clk_i => rd_data_o[1]~reg0.CLK
rd_clk_i => rd_data_o[2]~reg0.CLK
rd_clk_i => rd_data_o[3]~reg0.CLK
rd_clk_i => rd_data_o[4]~reg0.CLK
rd_clk_i => rd_data_o[5]~reg0.CLK
rd_clk_i => rd_data_o[6]~reg0.CLK
rd_clk_i => rd_data_o[7]~reg0.CLK
rd_clk_i => rd_data_o[8]~reg0.CLK
rd_clk_i => rd_data_o[9]~reg0.CLK
rd_clk_i => rd_data_o[10]~reg0.CLK
rd_clk_i => rd_data_o[11]~reg0.CLK
rd_clk_i => rd_data_o[12]~reg0.CLK
rd_clk_i => rd_data_o[13]~reg0.CLK
rd_clk_i => rd_data_o[14]~reg0.CLK
rd_clk_i => rd_data_o[15]~reg0.CLK
rd_clk_i => rd_data_o[16]~reg0.CLK
rd_clk_i => rd_data_o[17]~reg0.CLK
rd_clk_i => rd_data_o[18]~reg0.CLK
rd_clk_i => rd_data_o[19]~reg0.CLK
rd_clk_i => rd_data_o[20]~reg0.CLK
rd_clk_i => rd_data_o[21]~reg0.CLK
rd_clk_i => rd_data_o[22]~reg0.CLK
rd_clk_i => rd_data_o[23]~reg0.CLK
rd_clk_i => rd_data_o[24]~reg0.CLK
rd_clk_i => rd_data_o[25]~reg0.CLK
rd_clk_i => rd_data_o[26]~reg0.CLK
rd_clk_i => rd_data_o[27]~reg0.CLK
rd_clk_i => rd_data_o[28]~reg0.CLK
rd_clk_i => rd_data_o[29]~reg0.CLK
rd_clk_i => rd_data_o[30]~reg0.CLK
rd_clk_i => rd_data_o[31]~reg0.CLK
rd_clk_i => rd_data_o[32]~reg0.CLK
rd_clk_i => rd_data_o[33]~reg0.CLK
rd_clk_i => rd_data_o[34]~reg0.CLK
rd_clk_i => rd_data_o[35]~reg0.CLK
rd_clk_i => rd_data_o[36]~reg0.CLK
rd_clk_i => rd_data_o[37]~reg0.CLK
rd_clk_i => rd_data_o[38]~reg0.CLK
rd_clk_i => rd_data_o[39]~reg0.CLK
rd_clk_i => rd_data_o[40]~reg0.CLK
rd_clk_i => rd_data_o[41]~reg0.CLK
rd_clk_i => rd_data_o[42]~reg0.CLK
rd_clk_i => rd_data_o[43]~reg0.CLK
rd_clk_i => rd_data_o[44]~reg0.CLK
rd_clk_i => rd_data_o[45]~reg0.CLK
rd_clk_i => rd_data_o[46]~reg0.CLK
rd_clk_i => rd_data_o[47]~reg0.CLK
rd_clk_i => rd_data_o[48]~reg0.CLK
rd_clk_i => rd_data_o[49]~reg0.CLK
rd_clk_i => rd_data_o[50]~reg0.CLK
rd_clk_i => rd_data_o[51]~reg0.CLK
rd_clk_i => rd_data_o[52]~reg0.CLK
rd_clk_i => rd_data_o[53]~reg0.CLK
rd_clk_i => rd_data_o[54]~reg0.CLK
rd_clk_i => rd_data_o[55]~reg0.CLK
rd_clk_i => rd_data_o[56]~reg0.CLK
rd_clk_i => rd_data_o[57]~reg0.CLK
rd_clk_i => rd_data_o[58]~reg0.CLK
rd_clk_i => rd_data_o[59]~reg0.CLK
rd_clk_i => rd_data_o[60]~reg0.CLK
rd_clk_i => rd_data_o[61]~reg0.CLK
rd_clk_i => rd_data_o[62]~reg0.CLK
rd_clk_i => rd_data_o[63]~reg0.CLK
rd_clk_i => rd_data_o[64]~reg0.CLK
rd_clk_i => rd_data_o[65]~reg0.CLK
rd_clk_i => rd_data_o[66]~reg0.CLK
rd_clk_i => rd_data_o[67]~reg0.CLK
rd_clk_i => rd_data_o[68]~reg0.CLK
rd_clk_i => rd_data_o[69]~reg0.CLK
rd_clk_i => rd_data_o[70]~reg0.CLK
rd_clk_i => rd_data_o[71]~reg0.CLK
rd_clk_i => empty_o~reg0.CLK
rd_clk_i => wr_addr_gray_rd_r[0].CLK
rd_clk_i => wr_addr_gray_rd_r[1].CLK
rd_clk_i => wr_addr_gray_rd_r[2].CLK
rd_clk_i => wr_addr_gray_rd[0].CLK
rd_clk_i => wr_addr_gray_rd[1].CLK
rd_clk_i => wr_addr_gray_rd[2].CLK
rd_clk_i => rd_addr_gray[0].CLK
rd_clk_i => rd_addr_gray[1].CLK
rd_clk_i => rd_addr_gray[2].CLK
rd_clk_i => rd_addr[0].CLK
rd_clk_i => rd_addr[1].CLK
rd_clk_i => rd_addr[2].CLK
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => empty_o.OUTPUTSELECT
rd_en_i => rd_data_o[3]~reg0.ENA
rd_en_i => rd_data_o[2]~reg0.ENA
rd_en_i => rd_data_o[1]~reg0.ENA
rd_en_i => rd_data_o[0]~reg0.ENA
rd_en_i => rd_data_o[4]~reg0.ENA
rd_en_i => rd_data_o[5]~reg0.ENA
rd_en_i => rd_data_o[6]~reg0.ENA
rd_en_i => rd_data_o[7]~reg0.ENA
rd_en_i => rd_data_o[8]~reg0.ENA
rd_en_i => rd_data_o[9]~reg0.ENA
rd_en_i => rd_data_o[10]~reg0.ENA
rd_en_i => rd_data_o[11]~reg0.ENA
rd_en_i => rd_data_o[12]~reg0.ENA
rd_en_i => rd_data_o[13]~reg0.ENA
rd_en_i => rd_data_o[14]~reg0.ENA
rd_en_i => rd_data_o[15]~reg0.ENA
rd_en_i => rd_data_o[16]~reg0.ENA
rd_en_i => rd_data_o[17]~reg0.ENA
rd_en_i => rd_data_o[18]~reg0.ENA
rd_en_i => rd_data_o[19]~reg0.ENA
rd_en_i => rd_data_o[20]~reg0.ENA
rd_en_i => rd_data_o[21]~reg0.ENA
rd_en_i => rd_data_o[22]~reg0.ENA
rd_en_i => rd_data_o[23]~reg0.ENA
rd_en_i => rd_data_o[24]~reg0.ENA
rd_en_i => rd_data_o[25]~reg0.ENA
rd_en_i => rd_data_o[26]~reg0.ENA
rd_en_i => rd_data_o[27]~reg0.ENA
rd_en_i => rd_data_o[28]~reg0.ENA
rd_en_i => rd_data_o[29]~reg0.ENA
rd_en_i => rd_data_o[30]~reg0.ENA
rd_en_i => rd_data_o[31]~reg0.ENA
rd_en_i => rd_data_o[32]~reg0.ENA
rd_en_i => rd_data_o[33]~reg0.ENA
rd_en_i => rd_data_o[34]~reg0.ENA
rd_en_i => rd_data_o[35]~reg0.ENA
rd_en_i => rd_data_o[36]~reg0.ENA
rd_en_i => rd_data_o[37]~reg0.ENA
rd_en_i => rd_data_o[38]~reg0.ENA
rd_en_i => rd_data_o[39]~reg0.ENA
rd_en_i => rd_data_o[40]~reg0.ENA
rd_en_i => rd_data_o[41]~reg0.ENA
rd_en_i => rd_data_o[42]~reg0.ENA
rd_en_i => rd_data_o[43]~reg0.ENA
rd_en_i => rd_data_o[44]~reg0.ENA
rd_en_i => rd_data_o[45]~reg0.ENA
rd_en_i => rd_data_o[46]~reg0.ENA
rd_en_i => rd_data_o[47]~reg0.ENA
rd_en_i => rd_data_o[48]~reg0.ENA
rd_en_i => rd_data_o[49]~reg0.ENA
rd_en_i => rd_data_o[50]~reg0.ENA
rd_en_i => rd_data_o[51]~reg0.ENA
rd_en_i => rd_data_o[52]~reg0.ENA
rd_en_i => rd_data_o[53]~reg0.ENA
rd_en_i => rd_data_o[54]~reg0.ENA
rd_en_i => rd_data_o[55]~reg0.ENA
rd_en_i => rd_data_o[56]~reg0.ENA
rd_en_i => rd_data_o[57]~reg0.ENA
rd_en_i => rd_data_o[58]~reg0.ENA
rd_en_i => rd_data_o[59]~reg0.ENA
rd_en_i => rd_data_o[60]~reg0.ENA
rd_en_i => rd_data_o[61]~reg0.ENA
rd_en_i => rd_data_o[62]~reg0.ENA
rd_en_i => rd_data_o[63]~reg0.ENA
rd_en_i => rd_data_o[64]~reg0.ENA
rd_en_i => rd_data_o[65]~reg0.ENA
rd_en_i => rd_data_o[66]~reg0.ENA
rd_en_i => rd_data_o[67]~reg0.ENA
rd_en_i => rd_data_o[68]~reg0.ENA
rd_en_i => rd_data_o[69]~reg0.ENA
rd_en_i => rd_data_o[70]~reg0.ENA
rd_en_i => rd_data_o[71]~reg0.ENA
rd_data_o[0] <= rd_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[1] <= rd_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[2] <= rd_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[3] <= rd_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[4] <= rd_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[5] <= rd_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[6] <= rd_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[7] <= rd_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[8] <= rd_data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[9] <= rd_data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[10] <= rd_data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[11] <= rd_data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[12] <= rd_data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[13] <= rd_data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[14] <= rd_data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[15] <= rd_data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[16] <= rd_data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[17] <= rd_data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[18] <= rd_data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[19] <= rd_data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[20] <= rd_data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[21] <= rd_data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[22] <= rd_data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[23] <= rd_data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[24] <= rd_data_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[25] <= rd_data_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[26] <= rd_data_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[27] <= rd_data_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[28] <= rd_data_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[29] <= rd_data_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[30] <= rd_data_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[31] <= rd_data_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[32] <= rd_data_o[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[33] <= rd_data_o[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[34] <= rd_data_o[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[35] <= rd_data_o[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[36] <= rd_data_o[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[37] <= rd_data_o[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[38] <= rd_data_o[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[39] <= rd_data_o[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[40] <= rd_data_o[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[41] <= rd_data_o[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[42] <= rd_data_o[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[43] <= rd_data_o[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[44] <= rd_data_o[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[45] <= rd_data_o[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[46] <= rd_data_o[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[47] <= rd_data_o[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[48] <= rd_data_o[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[49] <= rd_data_o[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[50] <= rd_data_o[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[51] <= rd_data_o[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[52] <= rd_data_o[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[53] <= rd_data_o[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[54] <= rd_data_o[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[55] <= rd_data_o[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[56] <= rd_data_o[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[57] <= rd_data_o[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[58] <= rd_data_o[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[59] <= rd_data_o[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[60] <= rd_data_o[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[61] <= rd_data_o[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[62] <= rd_data_o[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[63] <= rd_data_o[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[64] <= rd_data_o[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[65] <= rd_data_o[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[66] <= rd_data_o[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[67] <= rd_data_o[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[68] <= rd_data_o[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[69] <= rd_data_o[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[70] <= rd_data_o[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[71] <= rd_data_o[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_o <= full_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_spimemio:spi0memio
wb_clk_i => wb_dat_o[0]~reg0.CLK
wb_clk_i => wb_dat_o[1]~reg0.CLK
wb_clk_i => wb_dat_o[2]~reg0.CLK
wb_clk_i => wb_dat_o[3]~reg0.CLK
wb_clk_i => wb_dat_o[4]~reg0.CLK
wb_clk_i => wb_dat_o[5]~reg0.CLK
wb_clk_i => wb_dat_o[6]~reg0.CLK
wb_clk_i => wb_dat_o[7]~reg0.CLK
wb_clk_i => wb_dat_o[8]~reg0.CLK
wb_clk_i => wb_dat_o[9]~reg0.CLK
wb_clk_i => wb_dat_o[10]~reg0.CLK
wb_clk_i => wb_dat_o[11]~reg0.CLK
wb_clk_i => wb_dat_o[12]~reg0.CLK
wb_clk_i => wb_dat_o[13]~reg0.CLK
wb_clk_i => wb_dat_o[14]~reg0.CLK
wb_clk_i => wb_dat_o[15]~reg0.CLK
wb_clk_i => wb_dat_o[16]~reg0.CLK
wb_clk_i => wb_dat_o[17]~reg0.CLK
wb_clk_i => wb_dat_o[18]~reg0.CLK
wb_clk_i => wb_dat_o[19]~reg0.CLK
wb_clk_i => wb_dat_o[20]~reg0.CLK
wb_clk_i => wb_dat_o[21]~reg0.CLK
wb_clk_i => wb_dat_o[22]~reg0.CLK
wb_clk_i => wb_dat_o[23]~reg0.CLK
wb_clk_i => wb_dat_o[24]~reg0.CLK
wb_clk_i => wb_dat_o[25]~reg0.CLK
wb_clk_i => wb_dat_o[26]~reg0.CLK
wb_clk_i => wb_dat_o[27]~reg0.CLK
wb_clk_i => wb_dat_o[28]~reg0.CLK
wb_clk_i => wb_dat_o[29]~reg0.CLK
wb_clk_i => wb_dat_o[30]~reg0.CLK
wb_clk_i => wb_dat_o[31]~reg0.CLK
wb_clk_i => spi_mosi~reg0.CLK
wb_clk_i => xfer_wait.CLK
wb_clk_i => buffer[0].CLK
wb_clk_i => buffer[1].CLK
wb_clk_i => buffer[2].CLK
wb_clk_i => buffer[3].CLK
wb_clk_i => buffer[4].CLK
wb_clk_i => buffer[5].CLK
wb_clk_i => buffer[6].CLK
wb_clk_i => buffer[7].CLK
wb_clk_i => buffer[8].CLK
wb_clk_i => buffer[9].CLK
wb_clk_i => buffer[10].CLK
wb_clk_i => buffer[11].CLK
wb_clk_i => buffer[12].CLK
wb_clk_i => buffer[13].CLK
wb_clk_i => buffer[14].CLK
wb_clk_i => buffer[15].CLK
wb_clk_i => buffer[16].CLK
wb_clk_i => buffer[17].CLK
wb_clk_i => buffer[18].CLK
wb_clk_i => buffer[19].CLK
wb_clk_i => buffer[20].CLK
wb_clk_i => buffer[21].CLK
wb_clk_i => buffer[22].CLK
wb_clk_i => buffer[23].CLK
wb_clk_i => buffer[24].CLK
wb_clk_i => buffer[25].CLK
wb_clk_i => buffer[26].CLK
wb_clk_i => buffer[27].CLK
wb_clk_i => buffer[28].CLK
wb_clk_i => buffer[29].CLK
wb_clk_i => buffer[30].CLK
wb_clk_i => buffer[31].CLK
wb_clk_i => xfer_cnt[0].CLK
wb_clk_i => xfer_cnt[1].CLK
wb_clk_i => xfer_cnt[2].CLK
wb_clk_i => xfer_cnt[3].CLK
wb_clk_i => xfer_cnt[4].CLK
wb_clk_i => xfer_cnt[5].CLK
wb_clk_i => xfer_cnt[6].CLK
wb_clk_i => spi_sclk~reg0.CLK
wb_clk_i => spi_cs~reg0.CLK
wb_clk_i => wb_ack_o~reg0.CLK
wb_rst_i => spi_cs.OUTPUTSELECT
wb_rst_i => spi_sclk.OUTPUTSELECT
wb_rst_i => xfer_cnt.OUTPUTSELECT
wb_rst_i => xfer_cnt.OUTPUTSELECT
wb_rst_i => xfer_cnt.OUTPUTSELECT
wb_rst_i => xfer_cnt.OUTPUTSELECT
wb_rst_i => xfer_cnt.OUTPUTSELECT
wb_rst_i => xfer_cnt.OUTPUTSELECT
wb_rst_i => xfer_cnt.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => buffer.OUTPUTSELECT
wb_rst_i => xfer_wait.OUTPUTSELECT
wb_rst_i => wb_ack_o.OUTPUTSELECT
wb_rst_i => wb_dat_o[2]~reg0.ENA
wb_rst_i => wb_dat_o[1]~reg0.ENA
wb_rst_i => wb_dat_o[0]~reg0.ENA
wb_rst_i => wb_dat_o[3]~reg0.ENA
wb_rst_i => wb_dat_o[4]~reg0.ENA
wb_rst_i => wb_dat_o[5]~reg0.ENA
wb_rst_i => wb_dat_o[6]~reg0.ENA
wb_rst_i => wb_dat_o[7]~reg0.ENA
wb_rst_i => wb_dat_o[8]~reg0.ENA
wb_rst_i => wb_dat_o[9]~reg0.ENA
wb_rst_i => wb_dat_o[10]~reg0.ENA
wb_rst_i => wb_dat_o[11]~reg0.ENA
wb_rst_i => wb_dat_o[12]~reg0.ENA
wb_rst_i => wb_dat_o[13]~reg0.ENA
wb_rst_i => wb_dat_o[14]~reg0.ENA
wb_rst_i => wb_dat_o[15]~reg0.ENA
wb_rst_i => wb_dat_o[16]~reg0.ENA
wb_rst_i => wb_dat_o[17]~reg0.ENA
wb_rst_i => wb_dat_o[18]~reg0.ENA
wb_rst_i => wb_dat_o[19]~reg0.ENA
wb_rst_i => wb_dat_o[20]~reg0.ENA
wb_rst_i => wb_dat_o[21]~reg0.ENA
wb_rst_i => wb_dat_o[22]~reg0.ENA
wb_rst_i => wb_dat_o[23]~reg0.ENA
wb_rst_i => wb_dat_o[24]~reg0.ENA
wb_rst_i => wb_dat_o[25]~reg0.ENA
wb_rst_i => wb_dat_o[26]~reg0.ENA
wb_rst_i => wb_dat_o[27]~reg0.ENA
wb_rst_i => wb_dat_o[28]~reg0.ENA
wb_rst_i => wb_dat_o[29]~reg0.ENA
wb_rst_i => wb_dat_o[30]~reg0.ENA
wb_rst_i => wb_dat_o[31]~reg0.ENA
wb_rst_i => spi_mosi~reg0.ENA
wb_adr_i[0] => buffer.DATAB
wb_adr_i[1] => buffer.DATAB
wb_adr_i[2] => buffer.DATAB
wb_adr_i[3] => buffer.DATAB
wb_adr_i[4] => buffer.DATAB
wb_adr_i[5] => buffer.DATAB
wb_adr_i[6] => buffer.DATAB
wb_adr_i[7] => buffer.DATAB
wb_adr_i[8] => buffer.DATAB
wb_adr_i[9] => buffer.DATAB
wb_adr_i[10] => buffer.DATAB
wb_adr_i[11] => buffer.DATAB
wb_adr_i[12] => buffer.DATAB
wb_adr_i[13] => buffer.DATAB
wb_adr_i[14] => buffer.DATAB
wb_adr_i[15] => buffer.DATAB
wb_adr_i[16] => buffer.DATAB
wb_adr_i[17] => buffer.DATAB
wb_adr_i[18] => buffer.DATAB
wb_adr_i[19] => buffer.DATAB
wb_adr_i[20] => buffer.DATAB
wb_adr_i[21] => buffer.DATAB
wb_adr_i[22] => buffer.DATAB
wb_adr_i[23] => buffer.DATAB
wb_cyc_i => wb_ack_o.IN0
wb_stb_i => wb_ack_o.IN1
wb_dat_o[0] <= wb_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= wb_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= wb_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= wb_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= wb_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= wb_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= wb_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= wb_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[8] <= wb_dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[9] <= wb_dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[10] <= wb_dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[11] <= wb_dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[12] <= wb_dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[13] <= wb_dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[14] <= wb_dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[15] <= wb_dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[16] <= wb_dat_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[17] <= wb_dat_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[18] <= wb_dat_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[19] <= wb_dat_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[20] <= wb_dat_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[21] <= wb_dat_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[22] <= wb_dat_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[23] <= wb_dat_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[24] <= wb_dat_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[25] <= wb_dat_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[26] <= wb_dat_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[27] <= wb_dat_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[28] <= wb_dat_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[29] <= wb_dat_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[30] <= wb_dat_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[31] <= wb_dat_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_ack_o <= wb_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_cs <= spi_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_sclk <= spi_sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_mosi <= spi_mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_miso => buffer.DATAA


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0
wb_clk_i => wb_clk_i.IN1
wb_rst_i => wb_rst_i.IN1
wb_adr_i[0] => wb_adr_i[0].IN1
wb_adr_i[1] => wb_adr_i[1].IN1
wb_adr_i[2] => wb_adr_i[2].IN1
wb_adr_i[3] => wb_adr_i[3].IN1
wb_adr_i[4] => wb_adr_i[4].IN1
wb_adr_i[5] => wb_adr_i[5].IN1
wb_adr_i[6] => wb_adr_i[6].IN1
wb_adr_i[7] => wb_adr_i[7].IN1
wb_adr_i[8] => wb_adr_i[8].IN1
wb_adr_i[9] => wb_adr_i[9].IN1
wb_adr_i[10] => wb_adr_i[10].IN1
wb_adr_i[11] => wb_adr_i[11].IN1
wb_adr_i[12] => wb_adr_i[12].IN1
wb_adr_i[13] => wb_adr_i[13].IN1
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_i[8] => wb_dat_i[8].IN1
wb_dat_i[9] => wb_dat_i[9].IN1
wb_dat_i[10] => wb_dat_i[10].IN1
wb_dat_i[11] => wb_dat_i[11].IN1
wb_dat_i[12] => wb_dat_i[12].IN1
wb_dat_i[13] => wb_dat_i[13].IN1
wb_dat_i[14] => wb_dat_i[14].IN1
wb_dat_i[15] => wb_dat_i[15].IN1
wb_dat_i[16] => wb_dat_i[16].IN1
wb_dat_i[17] => wb_dat_i[17].IN1
wb_dat_i[18] => wb_dat_i[18].IN1
wb_dat_i[19] => wb_dat_i[19].IN1
wb_dat_i[20] => wb_dat_i[20].IN1
wb_dat_i[21] => wb_dat_i[21].IN1
wb_dat_i[22] => wb_dat_i[22].IN1
wb_dat_i[23] => wb_dat_i[23].IN1
wb_dat_i[24] => wb_dat_i[24].IN1
wb_dat_i[25] => wb_dat_i[25].IN1
wb_dat_i[26] => wb_dat_i[26].IN1
wb_dat_i[27] => wb_dat_i[27].IN1
wb_dat_i[28] => wb_dat_i[28].IN1
wb_dat_i[29] => wb_dat_i[29].IN1
wb_dat_i[30] => wb_dat_i[30].IN1
wb_dat_i[31] => wb_dat_i[31].IN1
wb_sel_i[0] => wb_sel_i[0].IN1
wb_sel_i[1] => wb_sel_i[1].IN1
wb_sel_i[2] => wb_sel_i[2].IN1
wb_sel_i[3] => wb_sel_i[3].IN1
wb_we_i => wb_we_i.IN1
wb_bte_i[0] => wb_bte_i[0].IN1
wb_bte_i[1] => wb_bte_i[1].IN1
wb_cti_i[0] => wb_cti_i[0].IN1
wb_cti_i[1] => wb_cti_i[1].IN1
wb_cti_i[2] => wb_cti_i[2].IN1
wb_cyc_i => wb_cyc_i.IN1
wb_stb_i => wb_stb_i.IN1
wb_ack_o <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_ack_o
wb_err_o <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_err_o
wb_dat_o[0] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[1] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[2] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[3] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[4] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[5] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[6] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[7] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[8] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[9] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[10] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[11] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[12] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[13] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[14] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[15] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[16] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[17] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[18] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[19] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[20] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[21] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[22] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[23] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[24] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[25] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[26] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[27] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[28] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[29] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[30] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o
wb_dat_o[31] <= wb_ram_altsyncram:wb_ram_altsyncram.ram0.wb_dat_o


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_altsyncram:wb_ram_altsyncram.ram0
wb_clk_i => wb_clk_i.IN1
wb_rst_i => adr_r.OUTPUTSELECT
wb_rst_i => adr_r.OUTPUTSELECT
wb_rst_i => adr_r.OUTPUTSELECT
wb_rst_i => adr_r.OUTPUTSELECT
wb_rst_i => adr_r.OUTPUTSELECT
wb_rst_i => adr_r.OUTPUTSELECT
wb_rst_i => adr_r.OUTPUTSELECT
wb_rst_i => adr_r.OUTPUTSELECT
wb_rst_i => adr_r.OUTPUTSELECT
wb_rst_i => adr_r.OUTPUTSELECT
wb_rst_i => adr_r.OUTPUTSELECT
wb_rst_i => adr_r.OUTPUTSELECT
wb_rst_i => valid_r.OUTPUTSELECT
wb_rst_i => wb_ack_o.OUTPUTSELECT
wb_rst_i => wb_ack_o_rr.OUTPUTSELECT
wb_rst_i => wb_ack_o_r.OUTPUTSELECT
wb_adr_i[0] => ~NO_FANOUT~
wb_adr_i[1] => ~NO_FANOUT~
wb_adr_i[2] => adr[2].DATAB
wb_adr_i[3] => adr[3].DATAB
wb_adr_i[4] => adr[4].DATAB
wb_adr_i[5] => adr[5].DATAB
wb_adr_i[6] => adr[6].DATAB
wb_adr_i[7] => adr[7].DATAB
wb_adr_i[8] => adr[8].DATAB
wb_adr_i[9] => adr[9].DATAB
wb_adr_i[10] => adr[10].DATAB
wb_adr_i[11] => adr[11].DATAB
wb_adr_i[12] => adr[12].DATAB
wb_adr_i[13] => adr[13].DATAB
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_i[8] => wb_dat_i[8].IN1
wb_dat_i[9] => wb_dat_i[9].IN1
wb_dat_i[10] => wb_dat_i[10].IN1
wb_dat_i[11] => wb_dat_i[11].IN1
wb_dat_i[12] => wb_dat_i[12].IN1
wb_dat_i[13] => wb_dat_i[13].IN1
wb_dat_i[14] => wb_dat_i[14].IN1
wb_dat_i[15] => wb_dat_i[15].IN1
wb_dat_i[16] => wb_dat_i[16].IN1
wb_dat_i[17] => wb_dat_i[17].IN1
wb_dat_i[18] => wb_dat_i[18].IN1
wb_dat_i[19] => wb_dat_i[19].IN1
wb_dat_i[20] => wb_dat_i[20].IN1
wb_dat_i[21] => wb_dat_i[21].IN1
wb_dat_i[22] => wb_dat_i[22].IN1
wb_dat_i[23] => wb_dat_i[23].IN1
wb_dat_i[24] => wb_dat_i[24].IN1
wb_dat_i[25] => wb_dat_i[25].IN1
wb_dat_i[26] => wb_dat_i[26].IN1
wb_dat_i[27] => wb_dat_i[27].IN1
wb_dat_i[28] => wb_dat_i[28].IN1
wb_dat_i[29] => wb_dat_i[29].IN1
wb_dat_i[30] => wb_dat_i[30].IN1
wb_dat_i[31] => wb_dat_i[31].IN1
wb_sel_i[0] => comb.IN0
wb_sel_i[1] => comb.IN0
wb_sel_i[2] => comb.IN0
wb_sel_i[3] => comb.IN0
wb_we_i => comb.IN1
wb_bte_i[0] => Decoder0.IN1
wb_bte_i[0] => Mux1.IN3
wb_bte_i[0] => Mux2.IN4
wb_bte_i[0] => Mux3.IN5
wb_bte_i[0] => Mux4.IN5
wb_bte_i[1] => Decoder0.IN0
wb_bte_i[1] => Mux1.IN2
wb_bte_i[1] => Mux2.IN3
wb_bte_i[1] => Mux3.IN4
wb_bte_i[1] => Mux4.IN4
wb_cti_i[0] => Mux0.IN10
wb_cti_i[0] => Equal0.IN2
wb_cti_i[0] => Equal1.IN2
wb_cti_i[0] => Equal2.IN2
wb_cti_i[1] => Mux0.IN9
wb_cti_i[1] => Equal0.IN0
wb_cti_i[1] => Equal1.IN1
wb_cti_i[1] => Equal2.IN1
wb_cti_i[2] => Mux0.IN8
wb_cti_i[2] => Equal0.IN1
wb_cti_i[2] => Equal1.IN0
wb_cti_i[2] => Equal2.IN0
wb_cyc_i => valid.IN0
wb_stb_i => valid.IN1
wb_ack_o <= wb_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_err_o <= <GND>
wb_dat_o[0] <= altsyncram:altsyncram0.q_a
wb_dat_o[1] <= altsyncram:altsyncram0.q_a
wb_dat_o[2] <= altsyncram:altsyncram0.q_a
wb_dat_o[3] <= altsyncram:altsyncram0.q_a
wb_dat_o[4] <= altsyncram:altsyncram0.q_a
wb_dat_o[5] <= altsyncram:altsyncram0.q_a
wb_dat_o[6] <= altsyncram:altsyncram0.q_a
wb_dat_o[7] <= altsyncram:altsyncram0.q_a
wb_dat_o[8] <= altsyncram:altsyncram0.q_a
wb_dat_o[9] <= altsyncram:altsyncram0.q_a
wb_dat_o[10] <= altsyncram:altsyncram0.q_a
wb_dat_o[11] <= altsyncram:altsyncram0.q_a
wb_dat_o[12] <= altsyncram:altsyncram0.q_a
wb_dat_o[13] <= altsyncram:altsyncram0.q_a
wb_dat_o[14] <= altsyncram:altsyncram0.q_a
wb_dat_o[15] <= altsyncram:altsyncram0.q_a
wb_dat_o[16] <= altsyncram:altsyncram0.q_a
wb_dat_o[17] <= altsyncram:altsyncram0.q_a
wb_dat_o[18] <= altsyncram:altsyncram0.q_a
wb_dat_o[19] <= altsyncram:altsyncram0.q_a
wb_dat_o[20] <= altsyncram:altsyncram0.q_a
wb_dat_o[21] <= altsyncram:altsyncram0.q_a
wb_dat_o[22] <= altsyncram:altsyncram0.q_a
wb_dat_o[23] <= altsyncram:altsyncram0.q_a
wb_dat_o[24] <= altsyncram:altsyncram0.q_a
wb_dat_o[25] <= altsyncram:altsyncram0.q_a
wb_dat_o[26] <= altsyncram:altsyncram0.q_a
wb_dat_o[27] <= altsyncram:altsyncram0.q_a
wb_dat_o[28] <= altsyncram:altsyncram0.q_a
wb_dat_o[29] <= altsyncram:altsyncram0.q_a
wb_dat_o[30] <= altsyncram:altsyncram0.q_a
wb_dat_o[31] <= altsyncram:altsyncram0.q_a


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_altsyncram:wb_ram_altsyncram.ram0|altsyncram:altsyncram0
wren_a => altsyncram_dsf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dsf1:auto_generated.data_a[0]
data_a[1] => altsyncram_dsf1:auto_generated.data_a[1]
data_a[2] => altsyncram_dsf1:auto_generated.data_a[2]
data_a[3] => altsyncram_dsf1:auto_generated.data_a[3]
data_a[4] => altsyncram_dsf1:auto_generated.data_a[4]
data_a[5] => altsyncram_dsf1:auto_generated.data_a[5]
data_a[6] => altsyncram_dsf1:auto_generated.data_a[6]
data_a[7] => altsyncram_dsf1:auto_generated.data_a[7]
data_a[8] => altsyncram_dsf1:auto_generated.data_a[8]
data_a[9] => altsyncram_dsf1:auto_generated.data_a[9]
data_a[10] => altsyncram_dsf1:auto_generated.data_a[10]
data_a[11] => altsyncram_dsf1:auto_generated.data_a[11]
data_a[12] => altsyncram_dsf1:auto_generated.data_a[12]
data_a[13] => altsyncram_dsf1:auto_generated.data_a[13]
data_a[14] => altsyncram_dsf1:auto_generated.data_a[14]
data_a[15] => altsyncram_dsf1:auto_generated.data_a[15]
data_a[16] => altsyncram_dsf1:auto_generated.data_a[16]
data_a[17] => altsyncram_dsf1:auto_generated.data_a[17]
data_a[18] => altsyncram_dsf1:auto_generated.data_a[18]
data_a[19] => altsyncram_dsf1:auto_generated.data_a[19]
data_a[20] => altsyncram_dsf1:auto_generated.data_a[20]
data_a[21] => altsyncram_dsf1:auto_generated.data_a[21]
data_a[22] => altsyncram_dsf1:auto_generated.data_a[22]
data_a[23] => altsyncram_dsf1:auto_generated.data_a[23]
data_a[24] => altsyncram_dsf1:auto_generated.data_a[24]
data_a[25] => altsyncram_dsf1:auto_generated.data_a[25]
data_a[26] => altsyncram_dsf1:auto_generated.data_a[26]
data_a[27] => altsyncram_dsf1:auto_generated.data_a[27]
data_a[28] => altsyncram_dsf1:auto_generated.data_a[28]
data_a[29] => altsyncram_dsf1:auto_generated.data_a[29]
data_a[30] => altsyncram_dsf1:auto_generated.data_a[30]
data_a[31] => altsyncram_dsf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dsf1:auto_generated.address_a[0]
address_a[1] => altsyncram_dsf1:auto_generated.address_a[1]
address_a[2] => altsyncram_dsf1:auto_generated.address_a[2]
address_a[3] => altsyncram_dsf1:auto_generated.address_a[3]
address_a[4] => altsyncram_dsf1:auto_generated.address_a[4]
address_a[5] => altsyncram_dsf1:auto_generated.address_a[5]
address_a[6] => altsyncram_dsf1:auto_generated.address_a[6]
address_a[7] => altsyncram_dsf1:auto_generated.address_a[7]
address_a[8] => altsyncram_dsf1:auto_generated.address_a[8]
address_a[9] => altsyncram_dsf1:auto_generated.address_a[9]
address_a[10] => altsyncram_dsf1:auto_generated.address_a[10]
address_a[11] => altsyncram_dsf1:auto_generated.address_a[11]
address_a[12] => altsyncram_dsf1:auto_generated.address_a[12]
address_a[13] => altsyncram_dsf1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dsf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_dsf1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_dsf1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_dsf1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_dsf1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dsf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dsf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dsf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dsf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dsf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dsf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dsf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dsf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_dsf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_dsf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_dsf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_dsf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_dsf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_dsf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_dsf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_dsf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_dsf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_dsf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_dsf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_dsf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_dsf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_dsf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_dsf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_dsf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_dsf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_dsf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_dsf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_dsf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_dsf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_dsf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_dsf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_dsf1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_altsyncram:wb_ram_altsyncram.ram0|altsyncram:altsyncram0|altsyncram_dsf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ~NO_FANOUT~
address_a[13] => ~NO_FANOUT~
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom
wb_clk_i => wb_dat_o[0]~reg0.CLK
wb_clk_i => wb_dat_o[1]~reg0.CLK
wb_clk_i => wb_dat_o[2]~reg0.CLK
wb_clk_i => wb_dat_o[3]~reg0.CLK
wb_clk_i => wb_dat_o[4]~reg0.CLK
wb_clk_i => wb_dat_o[5]~reg0.CLK
wb_clk_i => wb_dat_o[6]~reg0.CLK
wb_clk_i => wb_dat_o[7]~reg0.CLK
wb_clk_i => wb_dat_o[8]~reg0.CLK
wb_clk_i => wb_dat_o[9]~reg0.CLK
wb_clk_i => wb_dat_o[10]~reg0.CLK
wb_clk_i => wb_dat_o[11]~reg0.CLK
wb_clk_i => wb_dat_o[12]~reg0.CLK
wb_clk_i => wb_dat_o[13]~reg0.CLK
wb_clk_i => wb_dat_o[14]~reg0.CLK
wb_clk_i => wb_dat_o[15]~reg0.CLK
wb_clk_i => wb_dat_o[16]~reg0.CLK
wb_clk_i => wb_dat_o[17]~reg0.CLK
wb_clk_i => wb_dat_o[18]~reg0.CLK
wb_clk_i => wb_dat_o[19]~reg0.CLK
wb_clk_i => wb_dat_o[20]~reg0.CLK
wb_clk_i => wb_dat_o[21]~reg0.CLK
wb_clk_i => wb_dat_o[22]~reg0.CLK
wb_clk_i => wb_dat_o[23]~reg0.CLK
wb_clk_i => wb_dat_o[24]~reg0.CLK
wb_clk_i => wb_dat_o[25]~reg0.CLK
wb_clk_i => wb_dat_o[26]~reg0.CLK
wb_clk_i => wb_dat_o[27]~reg0.CLK
wb_clk_i => wb_dat_o[28]~reg0.CLK
wb_clk_i => wb_dat_o[29]~reg0.CLK
wb_clk_i => wb_dat_o[30]~reg0.CLK
wb_clk_i => wb_dat_o[31]~reg0.CLK
wb_clk_i => wb_ack_o~reg0.CLK
wb_rst_i => ~NO_FANOUT~
wb_adr_i[0] => ~NO_FANOUT~
wb_adr_i[1] => ~NO_FANOUT~
wb_adr_i[2] => mem.RADDR
wb_adr_i[3] => mem.RADDR1
wb_adr_i[4] => mem.RADDR2
wb_adr_i[5] => mem.RADDR3
wb_adr_i[6] => mem.RADDR4
wb_adr_i[7] => mem.RADDR5
wb_adr_i[8] => mem.RADDR6
wb_adr_i[9] => mem.RADDR7
wb_adr_i[10] => ~NO_FANOUT~
wb_adr_i[11] => ~NO_FANOUT~
wb_adr_i[12] => ~NO_FANOUT~
wb_adr_i[13] => ~NO_FANOUT~
wb_adr_i[14] => ~NO_FANOUT~
wb_adr_i[15] => ~NO_FANOUT~
wb_adr_i[16] => ~NO_FANOUT~
wb_adr_i[17] => ~NO_FANOUT~
wb_adr_i[18] => ~NO_FANOUT~
wb_adr_i[19] => ~NO_FANOUT~
wb_adr_i[20] => ~NO_FANOUT~
wb_adr_i[21] => ~NO_FANOUT~
wb_adr_i[22] => ~NO_FANOUT~
wb_adr_i[23] => ~NO_FANOUT~
wb_adr_i[24] => ~NO_FANOUT~
wb_adr_i[25] => ~NO_FANOUT~
wb_adr_i[26] => ~NO_FANOUT~
wb_adr_i[27] => ~NO_FANOUT~
wb_adr_i[28] => ~NO_FANOUT~
wb_adr_i[29] => ~NO_FANOUT~
wb_adr_i[30] => ~NO_FANOUT~
wb_adr_i[31] => ~NO_FANOUT~
wb_cyc_i => wb_ack_o.IN0
wb_stb_i => wb_ack_o.IN1
wb_dat_o[0] <= wb_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= wb_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= wb_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= wb_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= wb_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= wb_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= wb_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= wb_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[8] <= wb_dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[9] <= wb_dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[10] <= wb_dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[11] <= wb_dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[12] <= wb_dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[13] <= wb_dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[14] <= wb_dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[15] <= wb_dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[16] <= wb_dat_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[17] <= wb_dat_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[18] <= wb_dat_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[19] <= wb_dat_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[20] <= wb_dat_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[21] <= wb_dat_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[22] <= wb_dat_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[23] <= wb_dat_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[24] <= wb_dat_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[25] <= wb_dat_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[26] <= wb_dat_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[27] <= wb_dat_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[28] <= wb_dat_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[29] <= wb_dat_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[30] <= wb_dat_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[31] <= wb_dat_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_ack_o <= wb_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550
wb_clk_i => wb_clk_i.IN2
wb_rst_i => wb_rst_i.IN2
wb_adr_i[0] => wb_adr_i[0].IN1
wb_adr_i[1] => wb_adr_i[1].IN1
wb_adr_i[2] => wb_adr_i[2].IN1
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_o[0] <= uart_wb:wb_interface.wb_dat_o
wb_dat_o[1] <= uart_wb:wb_interface.wb_dat_o
wb_dat_o[2] <= uart_wb:wb_interface.wb_dat_o
wb_dat_o[3] <= uart_wb:wb_interface.wb_dat_o
wb_dat_o[4] <= uart_wb:wb_interface.wb_dat_o
wb_dat_o[5] <= uart_wb:wb_interface.wb_dat_o
wb_dat_o[6] <= uart_wb:wb_interface.wb_dat_o
wb_dat_o[7] <= uart_wb:wb_interface.wb_dat_o
wb_we_i => wb_we_i.IN1
wb_stb_i => wb_stb_i.IN1
wb_cyc_i => wb_cyc_i.IN1
wb_ack_o <= uart_wb:wb_interface.wb_ack_o
wb_sel_i[0] => ~NO_FANOUT~
wb_sel_i[1] => ~NO_FANOUT~
wb_sel_i[2] => ~NO_FANOUT~
wb_sel_i[3] => ~NO_FANOUT~
int_o <= uart_regs:regs.int_o
stx_pad_o <= uart_regs:regs.stx_pad_o
srx_pad_i => srx_pad_i.IN1
rts_pad_o <= uart_regs:regs.rts_pad_o
cts_pad_i => cts_pad_i.IN1
dtr_pad_o <= uart_regs:regs.dtr_pad_o
dsr_pad_i => dsr_pad_i.IN1
ri_pad_i => ri_pad_i.IN1
dcd_pad_i => dcd_pad_i.IN1


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface
clk => wb_dat_o[0]~reg0.CLK
clk => wb_dat_o[1]~reg0.CLK
clk => wb_dat_o[2]~reg0.CLK
clk => wb_dat_o[3]~reg0.CLK
clk => wb_dat_o[4]~reg0.CLK
clk => wb_dat_o[5]~reg0.CLK
clk => wb_dat_o[6]~reg0.CLK
clk => wb_dat_o[7]~reg0.CLK
clk => wb_dat_is[0].CLK
clk => wb_dat_is[1].CLK
clk => wb_dat_is[2].CLK
clk => wb_dat_is[3].CLK
clk => wb_dat_is[4].CLK
clk => wb_dat_is[5].CLK
clk => wb_dat_is[6].CLK
clk => wb_dat_is[7].CLK
clk => wb_stb_is.CLK
clk => wb_cyc_is.CLK
clk => wb_we_is.CLK
clk => wb_adr_is[0].CLK
clk => wb_adr_is[1].CLK
clk => wb_adr_is[2].CLK
clk => wre.CLK
clk => wb_ack_o~reg0.CLK
clk => wbstate~5.DATAIN
wb_rst_i => wb_dat_o[0]~reg0.ACLR
wb_rst_i => wb_dat_o[1]~reg0.ACLR
wb_rst_i => wb_dat_o[2]~reg0.ACLR
wb_rst_i => wb_dat_o[3]~reg0.ACLR
wb_rst_i => wb_dat_o[4]~reg0.ACLR
wb_rst_i => wb_dat_o[5]~reg0.ACLR
wb_rst_i => wb_dat_o[6]~reg0.ACLR
wb_rst_i => wb_dat_o[7]~reg0.ACLR
wb_rst_i => wb_dat_is[0].ACLR
wb_rst_i => wb_dat_is[1].ACLR
wb_rst_i => wb_dat_is[2].ACLR
wb_rst_i => wb_dat_is[3].ACLR
wb_rst_i => wb_dat_is[4].ACLR
wb_rst_i => wb_dat_is[5].ACLR
wb_rst_i => wb_dat_is[6].ACLR
wb_rst_i => wb_dat_is[7].ACLR
wb_rst_i => wb_stb_is.ACLR
wb_rst_i => wb_cyc_is.ACLR
wb_rst_i => wb_we_is.ACLR
wb_rst_i => wb_adr_is[0].ACLR
wb_rst_i => wb_adr_is[1].ACLR
wb_rst_i => wb_adr_is[2].ACLR
wb_rst_i => wre.PRESET
wb_rst_i => wb_ack_o~reg0.ACLR
wb_rst_i => wbstate~7.DATAIN
wb_we_i => wb_we_is.DATAIN
wb_stb_i => wb_stb_is.DATAIN
wb_cyc_i => wb_cyc_is.DATAIN
wb_ack_o <= wb_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_adr_i[0] => wb_adr_is[0].DATAIN
wb_adr_i[1] => wb_adr_is[1].DATAIN
wb_adr_i[2] => wb_adr_is[2].DATAIN
wb_adr_int[0] <= wb_adr_is[0].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_int[1] <= wb_adr_is[1].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_int[2] <= wb_adr_is[2].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_i[0] => wb_dat_is[0].DATAIN
wb_dat_i[1] => wb_dat_is[1].DATAIN
wb_dat_i[2] => wb_dat_is[2].DATAIN
wb_dat_i[3] => wb_dat_is[3].DATAIN
wb_dat_i[4] => wb_dat_is[4].DATAIN
wb_dat_i[5] => wb_dat_is[5].DATAIN
wb_dat_i[6] => wb_dat_is[6].DATAIN
wb_dat_i[7] => wb_dat_is[7].DATAIN
wb_dat_o[0] <= wb_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= wb_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= wb_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= wb_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= wb_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= wb_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= wb_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= wb_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat8_i[0] <= wb_dat_is[0].DB_MAX_OUTPUT_PORT_TYPE
wb_dat8_i[1] <= wb_dat_is[1].DB_MAX_OUTPUT_PORT_TYPE
wb_dat8_i[2] <= wb_dat_is[2].DB_MAX_OUTPUT_PORT_TYPE
wb_dat8_i[3] <= wb_dat_is[3].DB_MAX_OUTPUT_PORT_TYPE
wb_dat8_i[4] <= wb_dat_is[4].DB_MAX_OUTPUT_PORT_TYPE
wb_dat8_i[5] <= wb_dat_is[5].DB_MAX_OUTPUT_PORT_TYPE
wb_dat8_i[6] <= wb_dat_is[6].DB_MAX_OUTPUT_PORT_TYPE
wb_dat8_i[7] <= wb_dat_is[7].DB_MAX_OUTPUT_PORT_TYPE
wb_dat8_o[0] => wb_dat_o[0]~reg0.DATAIN
wb_dat8_o[1] => wb_dat_o[1]~reg0.DATAIN
wb_dat8_o[2] => wb_dat_o[2]~reg0.DATAIN
wb_dat8_o[3] => wb_dat_o[3]~reg0.DATAIN
wb_dat8_o[4] => wb_dat_o[4]~reg0.DATAIN
wb_dat8_o[5] => wb_dat_o[5]~reg0.DATAIN
wb_dat8_o[6] => wb_dat_o[6]~reg0.DATAIN
wb_dat8_o[7] => wb_dat_o[7]~reg0.DATAIN
wb_dat32_o[0] => ~NO_FANOUT~
wb_dat32_o[1] => ~NO_FANOUT~
wb_dat32_o[2] => ~NO_FANOUT~
wb_dat32_o[3] => ~NO_FANOUT~
wb_dat32_o[4] => ~NO_FANOUT~
wb_dat32_o[5] => ~NO_FANOUT~
wb_dat32_o[6] => ~NO_FANOUT~
wb_dat32_o[7] => ~NO_FANOUT~
wb_dat32_o[8] => ~NO_FANOUT~
wb_dat32_o[9] => ~NO_FANOUT~
wb_dat32_o[10] => ~NO_FANOUT~
wb_dat32_o[11] => ~NO_FANOUT~
wb_dat32_o[12] => ~NO_FANOUT~
wb_dat32_o[13] => ~NO_FANOUT~
wb_dat32_o[14] => ~NO_FANOUT~
wb_dat32_o[15] => ~NO_FANOUT~
wb_dat32_o[16] => ~NO_FANOUT~
wb_dat32_o[17] => ~NO_FANOUT~
wb_dat32_o[18] => ~NO_FANOUT~
wb_dat32_o[19] => ~NO_FANOUT~
wb_dat32_o[20] => ~NO_FANOUT~
wb_dat32_o[21] => ~NO_FANOUT~
wb_dat32_o[22] => ~NO_FANOUT~
wb_dat32_o[23] => ~NO_FANOUT~
wb_dat32_o[24] => ~NO_FANOUT~
wb_dat32_o[25] => ~NO_FANOUT~
wb_dat32_o[26] => ~NO_FANOUT~
wb_dat32_o[27] => ~NO_FANOUT~
wb_dat32_o[28] => ~NO_FANOUT~
wb_dat32_o[29] => ~NO_FANOUT~
wb_dat32_o[30] => ~NO_FANOUT~
wb_dat32_o[31] => ~NO_FANOUT~
wb_sel_i[0] => ~NO_FANOUT~
wb_sel_i[1] => ~NO_FANOUT~
wb_sel_i[2] => ~NO_FANOUT~
wb_sel_i[3] => ~NO_FANOUT~
we_o <= we_o.DB_MAX_OUTPUT_PORT_TYPE
re_o <= re_o.DB_MAX_OUTPUT_PORT_TYPE


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs
clk => clk.IN3
wb_rst_i => wb_rst_i.IN3
wb_addr_i[0] => Mux0.IN6
wb_addr_i[0] => Mux1.IN6
wb_addr_i[0] => Mux2.IN6
wb_addr_i[0] => Mux3.IN6
wb_addr_i[0] => Mux4.IN5
wb_addr_i[0] => Mux5.IN5
wb_addr_i[0] => Mux6.IN5
wb_addr_i[0] => Mux7.IN5
wb_addr_i[0] => Equal0.IN2
wb_addr_i[0] => Equal1.IN1
wb_addr_i[0] => Equal2.IN0
wb_addr_i[0] => Equal3.IN2
wb_addr_i[0] => Equal4.IN2
wb_addr_i[0] => Equal5.IN2
wb_addr_i[0] => Equal6.IN1
wb_addr_i[0] => Equal7.IN2
wb_addr_i[1] => Mux0.IN5
wb_addr_i[1] => Mux1.IN5
wb_addr_i[1] => Mux2.IN5
wb_addr_i[1] => Mux3.IN5
wb_addr_i[1] => Mux4.IN4
wb_addr_i[1] => Mux5.IN4
wb_addr_i[1] => Mux6.IN4
wb_addr_i[1] => Mux7.IN4
wb_addr_i[1] => Equal0.IN0
wb_addr_i[1] => Equal1.IN2
wb_addr_i[1] => Equal2.IN2
wb_addr_i[1] => Equal3.IN1
wb_addr_i[1] => Equal4.IN1
wb_addr_i[1] => Equal5.IN1
wb_addr_i[1] => Equal6.IN0
wb_addr_i[1] => Equal7.IN1
wb_addr_i[2] => Mux0.IN4
wb_addr_i[2] => Mux1.IN4
wb_addr_i[2] => Mux2.IN4
wb_addr_i[2] => Mux3.IN4
wb_addr_i[2] => Mux4.IN3
wb_addr_i[2] => Mux5.IN3
wb_addr_i[2] => Mux6.IN3
wb_addr_i[2] => Mux7.IN3
wb_addr_i[2] => Equal0.IN1
wb_addr_i[2] => Equal1.IN0
wb_addr_i[2] => Equal2.IN1
wb_addr_i[2] => Equal3.IN0
wb_addr_i[2] => Equal4.IN0
wb_addr_i[2] => Equal5.IN0
wb_addr_i[2] => Equal6.IN2
wb_addr_i[2] => Equal7.IN0
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_o[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
wb_we_i => fifo_write.IN1
wb_we_i => always4.IN1
wb_we_i => always5.IN1
wb_we_i => always6.IN1
wb_we_i => always7.IN1
wb_we_i => always8.IN1
wb_re_i => lsr_mask_condition.IN1
wb_re_i => iir_read.IN1
wb_re_i => msr_read.IN1
wb_re_i => fifo_read.IN1
modem_inputs[0] => dcd_c.DATAA
modem_inputs[0] => msr.IN1
modem_inputs[0] => delayed_modem_signals[3].DATAIN
modem_inputs[1] => ri_c.DATAA
modem_inputs[1] => msr.IN1
modem_inputs[1] => delayed_modem_signals[2].DATAIN
modem_inputs[2] => dsr_c.DATAA
modem_inputs[2] => msr.IN1
modem_inputs[2] => delayed_modem_signals[1].DATAIN
modem_inputs[3] => cts_c.DATAA
modem_inputs[3] => msr.IN1
modem_inputs[3] => delayed_modem_signals[0].DATAIN
stx_pad_o <= stx_pad_o.DB_MAX_OUTPUT_PORT_TYPE
srx_pad_i => srx_pad_i.IN1
rts_pad_o <= mcr[1].DB_MAX_OUTPUT_PORT_TYPE
dtr_pad_o <= mcr[0].DB_MAX_OUTPUT_PORT_TYPE
int_o <= int_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter
clk => clk.IN1
wb_rst_i => wb_rst_i.IN1
lcr[0] => Mux0.IN5
lcr[0] => Equal0.IN5
lcr[0] => Mux8.IN1
lcr[1] => Mux0.IN4
lcr[1] => Equal0.IN4
lcr[1] => Mux7.IN1
lcr[2] => Equal0.IN3
lcr[2] => counter.DATAB
lcr[3] => tstate.DATAA
lcr[3] => tstate.DATAA
lcr[3] => bit_out.OUTPUTSELECT
lcr[3] => tstate.DATAA
lcr[4] => Mux1.IN4
lcr[5] => Mux1.IN3
lcr[6] => stx_pad_o.OUTPUTSELECT
lcr[7] => ~NO_FANOUT~
tf_push => tf_push.IN1
wb_dat_i[0] => tf_data_in[0].IN1
wb_dat_i[1] => tf_data_in[1].IN1
wb_dat_i[2] => tf_data_in[2].IN1
wb_dat_i[3] => tf_data_in[3].IN1
wb_dat_i[4] => tf_data_in[4].IN1
wb_dat_i[5] => tf_data_in[5].IN1
wb_dat_i[6] => tf_data_in[6].IN1
wb_dat_i[7] => tf_data_in[7].IN1
enable => tf_pop.OUTPUTSELECT
enable => bit_counter[0].ENA
enable => tstate[2]~reg0.ENA
enable => tstate[1]~reg0.ENA
enable => tstate[0]~reg0.ENA
enable => stx_o_tmp.ENA
enable => counter[4].ENA
enable => counter[3].ENA
enable => counter[2].ENA
enable => counter[1].ENA
enable => counter[0].ENA
enable => shift_out[6].ENA
enable => shift_out[5].ENA
enable => shift_out[4].ENA
enable => shift_out[3].ENA
enable => shift_out[2].ENA
enable => shift_out[1].ENA
enable => shift_out[0].ENA
enable => bit_out.ENA
enable => parity_xor.ENA
enable => bit_counter[2].ENA
enable => bit_counter[1].ENA
stx_pad_o <= stx_pad_o.DB_MAX_OUTPUT_PORT_TYPE
tstate[0] <= tstate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tstate[1] <= tstate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tstate[2] <= tstate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tf_count[0] <= uart_tfifo:fifo_tx.count
tf_count[1] <= uart_tfifo:fifo_tx.count
tf_count[2] <= uart_tfifo:fifo_tx.count
tf_count[3] <= uart_tfifo:fifo_tx.count
tf_count[4] <= uart_tfifo:fifo_tx.count
tx_reset => tx_reset.IN1
lsr_mask => lsr_mask.IN1


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx
clk => clk.IN1
wb_rst_i => overrun~reg0.ACLR
wb_rst_i => count[0]~reg0.ACLR
wb_rst_i => count[1]~reg0.ACLR
wb_rst_i => count[2]~reg0.ACLR
wb_rst_i => count[3]~reg0.ACLR
wb_rst_i => count[4]~reg0.ACLR
wb_rst_i => bottom[0].ACLR
wb_rst_i => bottom[1].ACLR
wb_rst_i => bottom[2].ACLR
wb_rst_i => bottom[3].ACLR
wb_rst_i => top[0].ACLR
wb_rst_i => top[1].ACLR
wb_rst_i => top[2].ACLR
wb_rst_i => top[3].ACLR
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= raminfr:tfifo.dpo
data_out[1] <= raminfr:tfifo.dpo
data_out[2] <= raminfr:tfifo.dpo
data_out[3] <= raminfr:tfifo.dpo
data_out[4] <= raminfr:tfifo.dpo
data_out[5] <= raminfr:tfifo.dpo
data_out[6] <= raminfr:tfifo.dpo
data_out[7] <= raminfr:tfifo.dpo
push => push.IN1
pop => Mux0.IN3
pop => Mux1.IN3
pop => Mux2.IN3
pop => Mux3.IN3
pop => Mux4.IN2
pop => Mux5.IN2
pop => Mux6.IN2
pop => Mux7.IN2
pop => Mux8.IN3
pop => Mux9.IN3
pop => Mux10.IN3
pop => Mux11.IN3
pop => Mux12.IN3
overrun <= overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_reset => top.OUTPUTSELECT
fifo_reset => top.OUTPUTSELECT
fifo_reset => top.OUTPUTSELECT
fifo_reset => top.OUTPUTSELECT
fifo_reset => bottom.OUTPUTSELECT
fifo_reset => bottom.OUTPUTSELECT
fifo_reset => bottom.OUTPUTSELECT
fifo_reset => bottom.OUTPUTSELECT
fifo_reset => count.OUTPUTSELECT
fifo_reset => count.OUTPUTSELECT
fifo_reset => count.OUTPUTSELECT
fifo_reset => count.OUTPUTSELECT
fifo_reset => count.OUTPUTSELECT
fifo_reset => always1.IN0
reset_status => always1.IN1


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo
clk => ram.we_a.CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.CLK0
we => ram.we_a.DATAIN
we => ram.WE
a[0] => ram.waddr_a[0].DATAIN
a[0] => ram.WADDR
a[1] => ram.waddr_a[1].DATAIN
a[1] => ram.WADDR1
a[2] => ram.waddr_a[2].DATAIN
a[2] => ram.WADDR2
a[3] => ram.waddr_a[3].DATAIN
a[3] => ram.WADDR3
dpra[0] => ram.RADDR
dpra[1] => ram.RADDR1
dpra[2] => ram.RADDR2
dpra[3] => ram.RADDR3
di[0] => ram.data_a[0].DATAIN
di[0] => ram.DATAIN
di[1] => ram.data_a[1].DATAIN
di[1] => ram.DATAIN1
di[2] => ram.data_a[2].DATAIN
di[2] => ram.DATAIN2
di[3] => ram.data_a[3].DATAIN
di[3] => ram.DATAIN3
di[4] => ram.data_a[4].DATAIN
di[4] => ram.DATAIN4
di[5] => ram.data_a[5].DATAIN
di[5] => ram.DATAIN5
di[6] => ram.data_a[6].DATAIN
di[6] => ram.DATAIN6
di[7] => ram.data_a[7].DATAIN
di[7] => ram.DATAIN7
dpo[0] <= ram.DATAOUT
dpo[1] <= ram.DATAOUT1
dpo[2] <= ram.DATAOUT2
dpo[3] <= ram.DATAOUT3
dpo[4] <= ram.DATAOUT4
dpo[5] <= ram.DATAOUT5
dpo[6] <= ram.DATAOUT6
dpo[7] <= ram.DATAOUT7


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops
rst_i => sync_dat_o[0]~reg0.PRESET
rst_i => flop_0[0].PRESET
clk_i => sync_dat_o[0]~reg0.CLK
clk_i => flop_0[0].CLK
stage1_rst_i => sync_dat_o.OUTPUTSELECT
stage1_clk_en_i => sync_dat_o.OUTPUTSELECT
async_dat_i[0] => flop_0[0].DATAIN
sync_dat_o[0] <= sync_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver
clk => clk.IN1
wb_rst_i => wb_rst_i.IN1
lcr[0] => Decoder0.IN1
lcr[0] => Mux0.IN1
lcr[0] => Mux1.IN1
lcr[0] => Decoder2.IN3
lcr[0] => Decoder3.IN2
lcr[0] => Decoder4.IN2
lcr[0] => Selector15.IN4
lcr[1] => Decoder0.IN0
lcr[1] => Mux0.IN0
lcr[1] => Mux1.IN0
lcr[1] => Decoder2.IN2
lcr[1] => Decoder4.IN1
lcr[1] => Selector14.IN4
lcr[2] => Decoder2.IN1
lcr[2] => Decoder3.IN1
lcr[2] => Decoder4.IN0
lcr[3] => rparity_error.OUTPUTSELECT
lcr[3] => Decoder2.IN0
lcr[3] => Decoder3.IN0
lcr[3] => rstate.DATAB
lcr[3] => rstate.DATAB
lcr[3] => rstate.DATAB
lcr[4] => Mux2.IN3
lcr[5] => Mux2.IN2
lcr[6] => ~NO_FANOUT~
lcr[7] => ~NO_FANOUT~
rf_pop => rf_pop.IN1
srx_pad_i => rshift.DATAB
srx_pad_i => Mux0.IN2
srx_pad_i => Mux1.IN2
srx_pad_i => rshift.DATAB
srx_pad_i => rparity.DATAB
srx_pad_i => always0.IN1
srx_pad_i => counter_b.OUTPUTSELECT
srx_pad_i => counter_b.OUTPUTSELECT
srx_pad_i => counter_b.OUTPUTSELECT
srx_pad_i => counter_b.OUTPUTSELECT
srx_pad_i => counter_b.OUTPUTSELECT
srx_pad_i => counter_b.OUTPUTSELECT
srx_pad_i => counter_b.OUTPUTSELECT
srx_pad_i => counter_b.OUTPUTSELECT
srx_pad_i => always0.IN1
srx_pad_i => rstate.DATAB
srx_pad_i => rstate.DATAB
srx_pad_i => rframing_error.DATAB
enable => rf_data_in.OUTPUTSELECT
enable => rf_data_in.OUTPUTSELECT
enable => rf_data_in.OUTPUTSELECT
enable => rf_data_in.OUTPUTSELECT
enable => rf_data_in.OUTPUTSELECT
enable => rf_data_in.OUTPUTSELECT
enable => rf_data_in.OUTPUTSELECT
enable => rf_data_in.OUTPUTSELECT
enable => rf_data_in.OUTPUTSELECT
enable => rf_data_in.OUTPUTSELECT
enable => rf_data_in.OUTPUTSELECT
enable => always3.IN1
enable => always4.IN1
enable => rstate[3]~reg0.ENA
enable => rstate[2]~reg0.ENA
enable => rstate[1]~reg0.ENA
enable => rstate[0]~reg0.ENA
enable => rcounter16[3].ENA
enable => rcounter16[2].ENA
enable => rcounter16[1].ENA
enable => rcounter16[0].ENA
enable => rbit_counter[2].ENA
enable => rbit_counter[1].ENA
enable => rbit_counter[0].ENA
enable => rparity_xor.ENA
enable => rframing_error.ENA
enable => rparity_error.ENA
enable => rparity.ENA
enable => rshift[7].ENA
enable => rshift[6].ENA
enable => rshift[5].ENA
enable => rshift[4].ENA
enable => rshift[3].ENA
enable => rshift[2].ENA
enable => rshift[1].ENA
enable => rshift[0].ENA
enable => rf_push.ENA
counter_t[0] <= counter_t[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_t[1] <= counter_t[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_t[2] <= counter_t[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_t[3] <= counter_t[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_t[4] <= counter_t[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_t[5] <= counter_t[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_t[6] <= counter_t[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_t[7] <= counter_t[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_t[8] <= counter_t[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_t[9] <= counter_t[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_count[0] <= uart_rfifo:fifo_rx.count
rf_count[1] <= uart_rfifo:fifo_rx.count
rf_count[2] <= uart_rfifo:fifo_rx.count
rf_count[3] <= uart_rfifo:fifo_rx.count
rf_count[4] <= uart_rfifo:fifo_rx.count
rf_data_out[0] <= uart_rfifo:fifo_rx.data_out
rf_data_out[1] <= uart_rfifo:fifo_rx.data_out
rf_data_out[2] <= uart_rfifo:fifo_rx.data_out
rf_data_out[3] <= uart_rfifo:fifo_rx.data_out
rf_data_out[4] <= uart_rfifo:fifo_rx.data_out
rf_data_out[5] <= uart_rfifo:fifo_rx.data_out
rf_data_out[6] <= uart_rfifo:fifo_rx.data_out
rf_data_out[7] <= uart_rfifo:fifo_rx.data_out
rf_data_out[8] <= uart_rfifo:fifo_rx.data_out
rf_data_out[9] <= uart_rfifo:fifo_rx.data_out
rf_data_out[10] <= uart_rfifo:fifo_rx.data_out
rf_error_bit <= uart_rfifo:fifo_rx.error_bit
rf_overrun <= uart_rfifo:fifo_rx.overrun
rx_reset => rx_reset.IN1
lsr_mask => lsr_mask.IN1
rstate[0] <= rstate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rstate[1] <= rstate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rstate[2] <= rstate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rstate[3] <= rstate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_push_pulse <= rf_push_pulse.DB_MAX_OUTPUT_PORT_TYPE


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx
clk => clk.IN1
wb_rst_i => overrun~reg0.ACLR
wb_rst_i => fifo[0][0].ACLR
wb_rst_i => fifo[0][1].ACLR
wb_rst_i => fifo[0][2].ACLR
wb_rst_i => fifo[1][0].ACLR
wb_rst_i => fifo[1][1].ACLR
wb_rst_i => fifo[1][2].ACLR
wb_rst_i => fifo[2][0].ACLR
wb_rst_i => fifo[2][1].ACLR
wb_rst_i => fifo[2][2].ACLR
wb_rst_i => fifo[3][0].ACLR
wb_rst_i => fifo[3][1].ACLR
wb_rst_i => fifo[3][2].ACLR
wb_rst_i => fifo[4][0].ACLR
wb_rst_i => fifo[4][1].ACLR
wb_rst_i => fifo[4][2].ACLR
wb_rst_i => fifo[5][0].ACLR
wb_rst_i => fifo[5][1].ACLR
wb_rst_i => fifo[5][2].ACLR
wb_rst_i => fifo[6][0].ACLR
wb_rst_i => fifo[6][1].ACLR
wb_rst_i => fifo[6][2].ACLR
wb_rst_i => fifo[7][0].ACLR
wb_rst_i => fifo[7][1].ACLR
wb_rst_i => fifo[7][2].ACLR
wb_rst_i => fifo[8][0].ACLR
wb_rst_i => fifo[8][1].ACLR
wb_rst_i => fifo[8][2].ACLR
wb_rst_i => fifo[9][0].ACLR
wb_rst_i => fifo[9][1].ACLR
wb_rst_i => fifo[9][2].ACLR
wb_rst_i => fifo[10][0].ACLR
wb_rst_i => fifo[10][1].ACLR
wb_rst_i => fifo[10][2].ACLR
wb_rst_i => fifo[11][0].ACLR
wb_rst_i => fifo[11][1].ACLR
wb_rst_i => fifo[11][2].ACLR
wb_rst_i => fifo[12][0].ACLR
wb_rst_i => fifo[12][1].ACLR
wb_rst_i => fifo[12][2].ACLR
wb_rst_i => fifo[13][0].ACLR
wb_rst_i => fifo[13][1].ACLR
wb_rst_i => fifo[13][2].ACLR
wb_rst_i => fifo[14][0].ACLR
wb_rst_i => fifo[14][1].ACLR
wb_rst_i => fifo[14][2].ACLR
wb_rst_i => fifo[15][0].ACLR
wb_rst_i => fifo[15][1].ACLR
wb_rst_i => fifo[15][2].ACLR
wb_rst_i => count[0]~reg0.ACLR
wb_rst_i => count[1]~reg0.ACLR
wb_rst_i => count[2]~reg0.ACLR
wb_rst_i => count[3]~reg0.ACLR
wb_rst_i => count[4]~reg0.ACLR
wb_rst_i => bottom[0].ACLR
wb_rst_i => bottom[1].ACLR
wb_rst_i => bottom[2].ACLR
wb_rst_i => bottom[3].ACLR
wb_rst_i => top[0].ACLR
wb_rst_i => top[1].ACLR
wb_rst_i => top[2].ACLR
wb_rst_i => top[3].ACLR
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[0] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[1] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[2] => fifo.DATAB
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_out[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= raminfr:rfifo.dpo
data_out[4] <= raminfr:rfifo.dpo
data_out[5] <= raminfr:rfifo.dpo
data_out[6] <= raminfr:rfifo.dpo
data_out[7] <= raminfr:rfifo.dpo
data_out[8] <= raminfr:rfifo.dpo
data_out[9] <= raminfr:rfifo.dpo
data_out[10] <= raminfr:rfifo.dpo
push => push.IN1
pop => Mux0.IN3
pop => Mux1.IN3
pop => Mux2.IN3
pop => Mux3.IN3
pop => Mux4.IN2
pop => Mux5.IN2
pop => Mux6.IN2
pop => Mux7.IN2
pop => Mux8.IN4
pop => Mux9.IN4
pop => Mux10.IN4
pop => Mux11.IN4
pop => Mux12.IN4
pop => Mux13.IN4
pop => Mux14.IN4
pop => Mux15.IN4
pop => Mux16.IN4
pop => Mux17.IN4
pop => Mux18.IN4
pop => Mux19.IN4
pop => Mux20.IN4
pop => Mux21.IN4
pop => Mux22.IN4
pop => Mux23.IN4
pop => Mux24.IN4
pop => Mux25.IN4
pop => Mux26.IN4
pop => Mux27.IN4
pop => Mux28.IN4
pop => Mux29.IN4
pop => Mux30.IN4
pop => Mux31.IN4
pop => Mux32.IN4
pop => Mux33.IN4
pop => Mux34.IN4
pop => Mux35.IN4
pop => Mux36.IN4
pop => Mux37.IN4
pop => Mux38.IN4
pop => Mux39.IN4
pop => Mux40.IN4
pop => Mux41.IN4
pop => Mux42.IN4
pop => Mux43.IN4
pop => Mux44.IN4
pop => Mux45.IN4
pop => Mux46.IN4
pop => Mux47.IN4
pop => Mux48.IN4
pop => Mux49.IN4
pop => Mux50.IN4
pop => Mux51.IN4
pop => Mux52.IN4
pop => Mux53.IN4
pop => Mux54.IN4
pop => Mux55.IN4
pop => Mux56.IN3
pop => Mux57.IN3
pop => Mux58.IN3
pop => Mux59.IN3
pop => Mux60.IN3
pop => always1.IN0
overrun <= overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_bit <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
fifo_reset => top.OUTPUTSELECT
fifo_reset => top.OUTPUTSELECT
fifo_reset => top.OUTPUTSELECT
fifo_reset => top.OUTPUTSELECT
fifo_reset => bottom.OUTPUTSELECT
fifo_reset => bottom.OUTPUTSELECT
fifo_reset => bottom.OUTPUTSELECT
fifo_reset => bottom.OUTPUTSELECT
fifo_reset => count.OUTPUTSELECT
fifo_reset => count.OUTPUTSELECT
fifo_reset => count.OUTPUTSELECT
fifo_reset => count.OUTPUTSELECT
fifo_reset => count.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => fifo.OUTPUTSELECT
fifo_reset => always1.IN0
reset_status => always1.IN1


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo
clk => ram.we_a.CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.CLK0
we => ram.we_a.DATAIN
we => ram.WE
a[0] => ram.waddr_a[0].DATAIN
a[0] => ram.WADDR
a[1] => ram.waddr_a[1].DATAIN
a[1] => ram.WADDR1
a[2] => ram.waddr_a[2].DATAIN
a[2] => ram.WADDR2
a[3] => ram.waddr_a[3].DATAIN
a[3] => ram.WADDR3
dpra[0] => ram.RADDR
dpra[1] => ram.RADDR1
dpra[2] => ram.RADDR2
dpra[3] => ram.RADDR3
di[0] => ram.data_a[0].DATAIN
di[0] => ram.DATAIN
di[1] => ram.data_a[1].DATAIN
di[1] => ram.DATAIN1
di[2] => ram.data_a[2].DATAIN
di[2] => ram.DATAIN2
di[3] => ram.data_a[3].DATAIN
di[3] => ram.DATAIN3
di[4] => ram.data_a[4].DATAIN
di[4] => ram.DATAIN4
di[5] => ram.data_a[5].DATAIN
di[5] => ram.DATAIN5
di[6] => ram.data_a[6].DATAIN
di[6] => ram.DATAIN6
di[7] => ram.data_a[7].DATAIN
di[7] => ram.DATAIN7
dpo[0] <= ram.DATAOUT
dpo[1] <= ram.DATAOUT1
dpo[2] <= ram.DATAOUT2
dpo[3] <= ram.DATAOUT3
dpo[4] <= ram.DATAOUT4
dpo[5] <= ram.DATAOUT5
dpo[6] <= ram.DATAOUT6
dpo[7] <= ram.DATAOUT7


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|gpio:gpio0
wb_clk => wb_ack_o~reg0.CLK
wb_clk => wb_dat_o[0]~reg0.CLK
wb_clk => wb_dat_o[1]~reg0.CLK
wb_clk => wb_dat_o[2]~reg0.CLK
wb_clk => wb_dat_o[3]~reg0.CLK
wb_clk => wb_dat_o[4]~reg0.CLK
wb_clk => wb_dat_o[5]~reg0.CLK
wb_clk => wb_dat_o[6]~reg0.CLK
wb_clk => wb_dat_o[7]~reg0.CLK
wb_clk => gpio_o[0]~reg0.CLK
wb_clk => gpio_o[1]~reg0.CLK
wb_clk => gpio_o[2]~reg0.CLK
wb_clk => gpio_o[3]~reg0.CLK
wb_clk => gpio_o[4]~reg0.CLK
wb_clk => gpio_o[5]~reg0.CLK
wb_clk => gpio_o[6]~reg0.CLK
wb_clk => gpio_o[7]~reg0.CLK
wb_clk => gpio_dir_o[0]~reg0.CLK
wb_clk => gpio_dir_o[1]~reg0.CLK
wb_clk => gpio_dir_o[2]~reg0.CLK
wb_clk => gpio_dir_o[3]~reg0.CLK
wb_clk => gpio_dir_o[4]~reg0.CLK
wb_clk => gpio_dir_o[5]~reg0.CLK
wb_clk => gpio_dir_o[6]~reg0.CLK
wb_clk => gpio_dir_o[7]~reg0.CLK
wb_rst => gpio_dir_o.OUTPUTSELECT
wb_rst => gpio_dir_o.OUTPUTSELECT
wb_rst => gpio_dir_o.OUTPUTSELECT
wb_rst => gpio_dir_o.OUTPUTSELECT
wb_rst => gpio_dir_o.OUTPUTSELECT
wb_rst => gpio_dir_o.OUTPUTSELECT
wb_rst => gpio_dir_o.OUTPUTSELECT
wb_rst => gpio_dir_o.OUTPUTSELECT
wb_rst => gpio_o.OUTPUTSELECT
wb_rst => gpio_o.OUTPUTSELECT
wb_rst => gpio_o.OUTPUTSELECT
wb_rst => gpio_o.OUTPUTSELECT
wb_rst => gpio_o.OUTPUTSELECT
wb_rst => gpio_o.OUTPUTSELECT
wb_rst => gpio_o.OUTPUTSELECT
wb_rst => gpio_o.OUTPUTSELECT
wb_rst => wb_ack_o.OUTPUTSELECT
wb_adr_i => gpio_dir_o.OUTPUTSELECT
wb_adr_i => gpio_dir_o.OUTPUTSELECT
wb_adr_i => gpio_dir_o.OUTPUTSELECT
wb_adr_i => gpio_dir_o.OUTPUTSELECT
wb_adr_i => gpio_dir_o.OUTPUTSELECT
wb_adr_i => gpio_dir_o.OUTPUTSELECT
wb_adr_i => gpio_dir_o.OUTPUTSELECT
wb_adr_i => gpio_dir_o.OUTPUTSELECT
wb_adr_i => wb_dat_o.OUTPUTSELECT
wb_adr_i => wb_dat_o.OUTPUTSELECT
wb_adr_i => wb_dat_o.OUTPUTSELECT
wb_adr_i => wb_dat_o.OUTPUTSELECT
wb_adr_i => wb_dat_o.OUTPUTSELECT
wb_adr_i => wb_dat_o.OUTPUTSELECT
wb_adr_i => wb_dat_o.OUTPUTSELECT
wb_adr_i => wb_dat_o.OUTPUTSELECT
wb_adr_i => gpio_o.OUTPUTSELECT
wb_adr_i => gpio_o.OUTPUTSELECT
wb_adr_i => gpio_o.OUTPUTSELECT
wb_adr_i => gpio_o.OUTPUTSELECT
wb_adr_i => gpio_o.OUTPUTSELECT
wb_adr_i => gpio_o.OUTPUTSELECT
wb_adr_i => gpio_o.OUTPUTSELECT
wb_adr_i => gpio_o.OUTPUTSELECT
wb_dat_i[0] => gpio_dir_o.DATAB
wb_dat_i[0] => gpio_o.DATAB
wb_dat_i[1] => gpio_dir_o.DATAB
wb_dat_i[1] => gpio_o.DATAB
wb_dat_i[2] => gpio_dir_o.DATAB
wb_dat_i[2] => gpio_o.DATAB
wb_dat_i[3] => gpio_dir_o.DATAB
wb_dat_i[3] => gpio_o.DATAB
wb_dat_i[4] => gpio_dir_o.DATAB
wb_dat_i[4] => gpio_o.DATAB
wb_dat_i[5] => gpio_dir_o.DATAB
wb_dat_i[5] => gpio_o.DATAB
wb_dat_i[6] => gpio_dir_o.DATAB
wb_dat_i[6] => gpio_o.DATAB
wb_dat_i[7] => gpio_dir_o.DATAB
wb_dat_i[7] => gpio_o.DATAB
wb_we_i => always1.IN1
wb_cyc_i => always3.IN0
wb_stb_i => always3.IN1
wb_cti_i[0] => ~NO_FANOUT~
wb_cti_i[1] => ~NO_FANOUT~
wb_cti_i[2] => ~NO_FANOUT~
wb_bte_i[0] => ~NO_FANOUT~
wb_bte_i[1] => ~NO_FANOUT~
wb_dat_o[0] <= wb_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= wb_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= wb_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= wb_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= wb_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= wb_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= wb_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= wb_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_ack_o <= wb_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_err_o <= <GND>
wb_rty_o <= <GND>
gpio_i[0] => wb_dat_o.DATAA
gpio_i[1] => wb_dat_o.DATAA
gpio_i[2] => wb_dat_o.DATAA
gpio_i[3] => wb_dat_o.DATAA
gpio_i[4] => wb_dat_o.DATAA
gpio_i[5] => wb_dat_o.DATAA
gpio_i[6] => wb_dat_o.DATAA
gpio_i[7] => wb_dat_o.DATAA
gpio_o[0] <= gpio_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[1] <= gpio_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[2] <= gpio_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[3] <= gpio_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[4] <= gpio_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[5] <= gpio_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[6] <= gpio_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_o[7] <= gpio_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_dir_o[0] <= gpio_dir_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_dir_o[1] <= gpio_dir_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_dir_o[2] <= gpio_dir_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_dir_o[3] <= gpio_dir_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_dir_o[4] <= gpio_dir_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_dir_o[5] <= gpio_dir_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_dir_o[6] <= gpio_dir_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_dir_o[7] <= gpio_dir_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb
trap <= picorv32:picorv32_core.trap
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_adr_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_dat_o.OUTPUTSELECT
wb_rst_i => wbm_we_o.OUTPUTSELECT
wb_rst_i => wbm_sel_o.OUTPUTSELECT
wb_rst_i => wbm_sel_o.OUTPUTSELECT
wb_rst_i => wbm_sel_o.OUTPUTSELECT
wb_rst_i => wbm_sel_o.OUTPUTSELECT
wb_rst_i => wbm_stb_o.OUTPUTSELECT
wb_rst_i => wbm_cyc_o.OUTPUTSELECT
wb_rst_i => state.OUTPUTSELECT
wb_rst_i => state.OUTPUTSELECT
wb_rst_i => state.OUTPUTSELECT
wb_rst_i => mem_ready.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => mem_rdata.OUTPUTSELECT
wb_rst_i => resetn.IN1
wb_clk_i => clk.IN1
wbm_adr_o[0] <= wbm_adr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= wbm_adr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= wbm_adr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= wbm_adr_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= wbm_adr_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= wbm_adr_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= wbm_adr_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= wbm_adr_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= wbm_adr_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= wbm_adr_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[10] <= wbm_adr_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[11] <= wbm_adr_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[12] <= wbm_adr_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[13] <= wbm_adr_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[14] <= wbm_adr_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[15] <= wbm_adr_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[16] <= wbm_adr_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[17] <= wbm_adr_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[18] <= wbm_adr_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[19] <= wbm_adr_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[20] <= wbm_adr_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[21] <= wbm_adr_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[22] <= wbm_adr_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[23] <= wbm_adr_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[24] <= wbm_adr_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[25] <= wbm_adr_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[26] <= wbm_adr_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[27] <= wbm_adr_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[28] <= wbm_adr_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[29] <= wbm_adr_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[30] <= wbm_adr_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[31] <= wbm_adr_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[0] <= wbm_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= wbm_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= wbm_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= wbm_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= wbm_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= wbm_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= wbm_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= wbm_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[8] <= wbm_dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[9] <= wbm_dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[10] <= wbm_dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[11] <= wbm_dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[12] <= wbm_dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[13] <= wbm_dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[14] <= wbm_dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[15] <= wbm_dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[16] <= wbm_dat_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[17] <= wbm_dat_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[18] <= wbm_dat_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[19] <= wbm_dat_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[20] <= wbm_dat_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[21] <= wbm_dat_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[22] <= wbm_dat_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[23] <= wbm_dat_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[24] <= wbm_dat_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[25] <= wbm_dat_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[26] <= wbm_dat_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[27] <= wbm_dat_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[28] <= wbm_dat_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[29] <= wbm_dat_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[30] <= wbm_dat_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[31] <= wbm_dat_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_i[0] => mem_rdata.DATAB
wbm_dat_i[1] => mem_rdata.DATAB
wbm_dat_i[2] => mem_rdata.DATAB
wbm_dat_i[3] => mem_rdata.DATAB
wbm_dat_i[4] => mem_rdata.DATAB
wbm_dat_i[5] => mem_rdata.DATAB
wbm_dat_i[6] => mem_rdata.DATAB
wbm_dat_i[7] => mem_rdata.DATAB
wbm_dat_i[8] => mem_rdata.DATAB
wbm_dat_i[9] => mem_rdata.DATAB
wbm_dat_i[10] => mem_rdata.DATAB
wbm_dat_i[11] => mem_rdata.DATAB
wbm_dat_i[12] => mem_rdata.DATAB
wbm_dat_i[13] => mem_rdata.DATAB
wbm_dat_i[14] => mem_rdata.DATAB
wbm_dat_i[15] => mem_rdata.DATAB
wbm_dat_i[16] => mem_rdata.DATAB
wbm_dat_i[17] => mem_rdata.DATAB
wbm_dat_i[18] => mem_rdata.DATAB
wbm_dat_i[19] => mem_rdata.DATAB
wbm_dat_i[20] => mem_rdata.DATAB
wbm_dat_i[21] => mem_rdata.DATAB
wbm_dat_i[22] => mem_rdata.DATAB
wbm_dat_i[23] => mem_rdata.DATAB
wbm_dat_i[24] => mem_rdata.DATAB
wbm_dat_i[25] => mem_rdata.DATAB
wbm_dat_i[26] => mem_rdata.DATAB
wbm_dat_i[27] => mem_rdata.DATAB
wbm_dat_i[28] => mem_rdata.DATAB
wbm_dat_i[29] => mem_rdata.DATAB
wbm_dat_i[30] => mem_rdata.DATAB
wbm_dat_i[31] => mem_rdata.DATAB
wbm_we_o <= wbm_we_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[0] <= wbm_sel_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[1] <= wbm_sel_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[2] <= wbm_sel_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[3] <= wbm_sel_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_rdata.OUTPUTSELECT
wbm_ack_i => mem_ready.OUTPUTSELECT
wbm_ack_i => state.OUTPUTSELECT
wbm_ack_i => state.OUTPUTSELECT
wbm_ack_i => state.OUTPUTSELECT
wbm_ack_i => wbm_stb_o.OUTPUTSELECT
wbm_ack_i => wbm_cyc_o.OUTPUTSELECT
wbm_ack_i => wbm_we_o.OUTPUTSELECT
wbm_cyc_o <= wbm_cyc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_valid <= picorv32:picorv32_core.pcpi_valid
pcpi_insn[0] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[1] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[2] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[3] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[4] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[5] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[6] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[7] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[8] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[9] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[10] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[11] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[12] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[13] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[14] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[15] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[16] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[17] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[18] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[19] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[20] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[21] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[22] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[23] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[24] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[25] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[26] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[27] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[28] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[29] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[30] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[31] <= picorv32:picorv32_core.pcpi_insn
pcpi_rs1[0] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[1] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[2] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[3] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[4] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[5] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[6] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[7] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[8] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[9] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[10] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[11] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[12] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[13] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[14] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[15] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[16] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[17] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[18] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[19] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[20] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[21] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[22] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[23] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[24] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[25] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[26] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[27] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[28] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[29] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[30] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[31] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs2[0] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[1] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[2] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[3] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[4] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[5] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[6] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[7] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[8] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[9] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[10] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[11] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[12] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[13] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[14] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[15] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[16] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[17] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[18] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[19] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[20] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[21] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[22] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[23] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[24] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[25] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[26] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[27] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[28] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[29] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[30] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[31] <= picorv32:picorv32_core.pcpi_rs2
pcpi_wr => pcpi_wr.IN1
pcpi_rd[0] => pcpi_rd[0].IN1
pcpi_rd[1] => pcpi_rd[1].IN1
pcpi_rd[2] => pcpi_rd[2].IN1
pcpi_rd[3] => pcpi_rd[3].IN1
pcpi_rd[4] => pcpi_rd[4].IN1
pcpi_rd[5] => pcpi_rd[5].IN1
pcpi_rd[6] => pcpi_rd[6].IN1
pcpi_rd[7] => pcpi_rd[7].IN1
pcpi_rd[8] => pcpi_rd[8].IN1
pcpi_rd[9] => pcpi_rd[9].IN1
pcpi_rd[10] => pcpi_rd[10].IN1
pcpi_rd[11] => pcpi_rd[11].IN1
pcpi_rd[12] => pcpi_rd[12].IN1
pcpi_rd[13] => pcpi_rd[13].IN1
pcpi_rd[14] => pcpi_rd[14].IN1
pcpi_rd[15] => pcpi_rd[15].IN1
pcpi_rd[16] => pcpi_rd[16].IN1
pcpi_rd[17] => pcpi_rd[17].IN1
pcpi_rd[18] => pcpi_rd[18].IN1
pcpi_rd[19] => pcpi_rd[19].IN1
pcpi_rd[20] => pcpi_rd[20].IN1
pcpi_rd[21] => pcpi_rd[21].IN1
pcpi_rd[22] => pcpi_rd[22].IN1
pcpi_rd[23] => pcpi_rd[23].IN1
pcpi_rd[24] => pcpi_rd[24].IN1
pcpi_rd[25] => pcpi_rd[25].IN1
pcpi_rd[26] => pcpi_rd[26].IN1
pcpi_rd[27] => pcpi_rd[27].IN1
pcpi_rd[28] => pcpi_rd[28].IN1
pcpi_rd[29] => pcpi_rd[29].IN1
pcpi_rd[30] => pcpi_rd[30].IN1
pcpi_rd[31] => pcpi_rd[31].IN1
pcpi_wait => pcpi_wait.IN1
pcpi_ready => pcpi_ready.IN1
irq[0] => irq[0].IN1
irq[1] => irq[1].IN1
irq[2] => irq[2].IN1
irq[3] => irq[3].IN1
irq[4] => irq[4].IN1
irq[5] => irq[5].IN1
irq[6] => irq[6].IN1
irq[7] => irq[7].IN1
irq[8] => irq[8].IN1
irq[9] => irq[9].IN1
irq[10] => irq[10].IN1
irq[11] => irq[11].IN1
irq[12] => irq[12].IN1
irq[13] => irq[13].IN1
irq[14] => irq[14].IN1
irq[15] => irq[15].IN1
irq[16] => irq[16].IN1
irq[17] => irq[17].IN1
irq[18] => irq[18].IN1
irq[19] => irq[19].IN1
irq[20] => irq[20].IN1
irq[21] => irq[21].IN1
irq[22] => irq[22].IN1
irq[23] => irq[23].IN1
irq[24] => irq[24].IN1
irq[25] => irq[25].IN1
irq[26] => irq[26].IN1
irq[27] => irq[27].IN1
irq[28] => irq[28].IN1
irq[29] => irq[29].IN1
irq[30] => irq[30].IN1
irq[31] => irq[31].IN1
eoi[0] <= picorv32:picorv32_core.eoi
eoi[1] <= picorv32:picorv32_core.eoi
eoi[2] <= picorv32:picorv32_core.eoi
eoi[3] <= picorv32:picorv32_core.eoi
eoi[4] <= picorv32:picorv32_core.eoi
eoi[5] <= picorv32:picorv32_core.eoi
eoi[6] <= picorv32:picorv32_core.eoi
eoi[7] <= picorv32:picorv32_core.eoi
eoi[8] <= picorv32:picorv32_core.eoi
eoi[9] <= picorv32:picorv32_core.eoi
eoi[10] <= picorv32:picorv32_core.eoi
eoi[11] <= picorv32:picorv32_core.eoi
eoi[12] <= picorv32:picorv32_core.eoi
eoi[13] <= picorv32:picorv32_core.eoi
eoi[14] <= picorv32:picorv32_core.eoi
eoi[15] <= picorv32:picorv32_core.eoi
eoi[16] <= picorv32:picorv32_core.eoi
eoi[17] <= picorv32:picorv32_core.eoi
eoi[18] <= picorv32:picorv32_core.eoi
eoi[19] <= picorv32:picorv32_core.eoi
eoi[20] <= picorv32:picorv32_core.eoi
eoi[21] <= picorv32:picorv32_core.eoi
eoi[22] <= picorv32:picorv32_core.eoi
eoi[23] <= picorv32:picorv32_core.eoi
eoi[24] <= picorv32:picorv32_core.eoi
eoi[25] <= picorv32:picorv32_core.eoi
eoi[26] <= picorv32:picorv32_core.eoi
eoi[27] <= picorv32:picorv32_core.eoi
eoi[28] <= picorv32:picorv32_core.eoi
eoi[29] <= picorv32:picorv32_core.eoi
eoi[30] <= picorv32:picorv32_core.eoi
eoi[31] <= picorv32:picorv32_core.eoi
trace_valid <= picorv32:picorv32_core.trace_valid
trace_data[0] <= picorv32:picorv32_core.trace_data
trace_data[1] <= picorv32:picorv32_core.trace_data
trace_data[2] <= picorv32:picorv32_core.trace_data
trace_data[3] <= picorv32:picorv32_core.trace_data
trace_data[4] <= picorv32:picorv32_core.trace_data
trace_data[5] <= picorv32:picorv32_core.trace_data
trace_data[6] <= picorv32:picorv32_core.trace_data
trace_data[7] <= picorv32:picorv32_core.trace_data
trace_data[8] <= picorv32:picorv32_core.trace_data
trace_data[9] <= picorv32:picorv32_core.trace_data
trace_data[10] <= picorv32:picorv32_core.trace_data
trace_data[11] <= picorv32:picorv32_core.trace_data
trace_data[12] <= picorv32:picorv32_core.trace_data
trace_data[13] <= picorv32:picorv32_core.trace_data
trace_data[14] <= picorv32:picorv32_core.trace_data
trace_data[15] <= picorv32:picorv32_core.trace_data
trace_data[16] <= picorv32:picorv32_core.trace_data
trace_data[17] <= picorv32:picorv32_core.trace_data
trace_data[18] <= picorv32:picorv32_core.trace_data
trace_data[19] <= picorv32:picorv32_core.trace_data
trace_data[20] <= picorv32:picorv32_core.trace_data
trace_data[21] <= picorv32:picorv32_core.trace_data
trace_data[22] <= picorv32:picorv32_core.trace_data
trace_data[23] <= picorv32:picorv32_core.trace_data
trace_data[24] <= picorv32:picorv32_core.trace_data
trace_data[25] <= picorv32:picorv32_core.trace_data
trace_data[26] <= picorv32:picorv32_core.trace_data
trace_data[27] <= picorv32:picorv32_core.trace_data
trace_data[28] <= picorv32:picorv32_core.trace_data
trace_data[29] <= picorv32:picorv32_core.trace_data
trace_data[30] <= picorv32:picorv32_core.trace_data
trace_data[31] <= picorv32:picorv32_core.trace_data
trace_data[32] <= picorv32:picorv32_core.trace_data
trace_data[33] <= picorv32:picorv32_core.trace_data
trace_data[34] <= picorv32:picorv32_core.trace_data
trace_data[35] <= picorv32:picorv32_core.trace_data
mem_instr <= picorv32:picorv32_core.mem_instr


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core
clk => clk.IN2
resetn => resetn.IN2
trap <= trap~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_valid <= mem_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_instr <= mem_instr~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_ready => mem_xfer.IN1
mem_ready => always5.IN0
mem_ready => last_mem_valid.IN1
mem_addr[0] <= mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= mem_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= mem_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[18] <= mem_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[19] <= mem_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[20] <= mem_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[21] <= mem_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[22] <= mem_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[23] <= mem_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[24] <= mem_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[25] <= mem_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[26] <= mem_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[27] <= mem_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[28] <= mem_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[29] <= mem_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[30] <= mem_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[31] <= mem_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[0] <= mem_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[1] <= mem_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[2] <= mem_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[3] <= mem_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[4] <= mem_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[5] <= mem_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[6] <= mem_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[7] <= mem_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[8] <= mem_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[9] <= mem_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[10] <= mem_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[11] <= mem_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[12] <= mem_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[13] <= mem_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[14] <= mem_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[15] <= mem_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[16] <= mem_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[17] <= mem_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[18] <= mem_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[19] <= mem_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[20] <= mem_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[21] <= mem_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[22] <= mem_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[23] <= mem_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[24] <= mem_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[25] <= mem_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[26] <= mem_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[27] <= mem_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[28] <= mem_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[29] <= mem_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[30] <= mem_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[31] <= mem_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[0] <= mem_wstrb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[1] <= mem_wstrb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[2] <= mem_wstrb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[3] <= mem_wstrb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[0] => mem_rdata_latched_noshuffle[0].DATAB
mem_rdata[0] => mem_rdata_word.DATAA
mem_rdata[0] => Mux7.IN3
mem_rdata[0] => Selector60.IN2
mem_rdata[0] => WideNand1.IN0
mem_rdata[1] => mem_rdata_latched_noshuffle[1].DATAB
mem_rdata[1] => mem_rdata_word.DATAA
mem_rdata[1] => Mux6.IN3
mem_rdata[1] => Selector59.IN2
mem_rdata[1] => WideNand1.IN1
mem_rdata[2] => mem_rdata_latched_noshuffle[2].DATAB
mem_rdata[2] => mem_rdata_word.DATAA
mem_rdata[2] => Mux5.IN3
mem_rdata[2] => Selector58.IN2
mem_rdata[3] => mem_rdata_latched_noshuffle[3].DATAB
mem_rdata[3] => mem_rdata_word.DATAA
mem_rdata[3] => Mux4.IN3
mem_rdata[3] => Selector57.IN2
mem_rdata[4] => mem_rdata_latched_noshuffle[4].DATAB
mem_rdata[4] => mem_rdata_word.DATAA
mem_rdata[4] => Mux3.IN3
mem_rdata[4] => Selector56.IN2
mem_rdata[5] => mem_rdata_latched_noshuffle[5].DATAB
mem_rdata[5] => mem_rdata_word.DATAA
mem_rdata[5] => Mux2.IN3
mem_rdata[5] => Selector55.IN2
mem_rdata[6] => mem_rdata_latched_noshuffle[6].DATAB
mem_rdata[6] => mem_rdata_word.DATAA
mem_rdata[6] => Mux1.IN3
mem_rdata[6] => Selector54.IN2
mem_rdata[7] => mem_rdata_latched_noshuffle[7].DATAB
mem_rdata[7] => mem_rdata_word.DATAA
mem_rdata[7] => Mux0.IN3
mem_rdata[7] => Selector53.IN2
mem_rdata[8] => mem_rdata_latched_noshuffle[8].DATAB
mem_rdata[8] => mem_rdata_word.DATAA
mem_rdata[8] => Mux7.IN2
mem_rdata[8] => Selector52.IN2
mem_rdata[9] => mem_rdata_latched_noshuffle[9].DATAB
mem_rdata[9] => mem_rdata_word.DATAA
mem_rdata[9] => Mux6.IN2
mem_rdata[9] => Selector51.IN2
mem_rdata[10] => mem_rdata_latched_noshuffle[10].DATAB
mem_rdata[10] => mem_rdata_word.DATAA
mem_rdata[10] => Mux5.IN2
mem_rdata[10] => Selector50.IN2
mem_rdata[11] => mem_rdata_latched_noshuffle[11].DATAB
mem_rdata[11] => mem_rdata_word.DATAA
mem_rdata[11] => Mux4.IN2
mem_rdata[11] => Selector49.IN2
mem_rdata[12] => mem_rdata_latched_noshuffle[12].DATAB
mem_rdata[12] => mem_rdata_word.DATAA
mem_rdata[12] => Mux3.IN2
mem_rdata[12] => Selector48.IN2
mem_rdata[13] => mem_rdata_latched_noshuffle[13].DATAB
mem_rdata[13] => mem_rdata_word.DATAA
mem_rdata[13] => Mux2.IN2
mem_rdata[13] => Selector47.IN2
mem_rdata[14] => mem_rdata_latched_noshuffle[14].DATAB
mem_rdata[14] => mem_rdata_word.DATAA
mem_rdata[14] => Mux1.IN2
mem_rdata[14] => Selector46.IN2
mem_rdata[15] => mem_rdata_latched_noshuffle[15].DATAB
mem_rdata[15] => mem_rdata_word.DATAA
mem_rdata[15] => Mux0.IN2
mem_rdata[15] => Selector45.IN2
mem_rdata[16] => mem_rdata_latched_noshuffle[16].DATAB
mem_rdata[16] => mem_rdata_word.DATAB
mem_rdata[16] => Mux7.IN1
mem_rdata[16] => mem_rdata_word[16].DATAB
mem_rdata[16] => mem_16bit_buffer.DATAB
mem_rdata[16] => mem_16bit_buffer.DATAB
mem_rdata[17] => mem_rdata_latched_noshuffle[17].DATAB
mem_rdata[17] => mem_rdata_word.DATAB
mem_rdata[17] => Mux6.IN1
mem_rdata[17] => mem_rdata_word[17].DATAB
mem_rdata[17] => mem_16bit_buffer.DATAB
mem_rdata[17] => mem_16bit_buffer.DATAB
mem_rdata[18] => mem_rdata_latched_noshuffle[18].DATAB
mem_rdata[18] => mem_rdata_word.DATAB
mem_rdata[18] => Mux5.IN1
mem_rdata[18] => mem_rdata_word[18].DATAB
mem_rdata[18] => mem_16bit_buffer.DATAB
mem_rdata[18] => mem_16bit_buffer.DATAB
mem_rdata[19] => mem_rdata_latched_noshuffle[19].DATAB
mem_rdata[19] => mem_rdata_word.DATAB
mem_rdata[19] => Mux4.IN1
mem_rdata[19] => mem_rdata_word[19].DATAB
mem_rdata[19] => mem_16bit_buffer.DATAB
mem_rdata[19] => mem_16bit_buffer.DATAB
mem_rdata[20] => mem_rdata_latched_noshuffle[20].DATAB
mem_rdata[20] => mem_rdata_word.DATAB
mem_rdata[20] => Mux3.IN1
mem_rdata[20] => mem_rdata_word[20].DATAB
mem_rdata[20] => mem_16bit_buffer.DATAB
mem_rdata[20] => mem_16bit_buffer.DATAB
mem_rdata[21] => mem_rdata_latched_noshuffle[21].DATAB
mem_rdata[21] => mem_rdata_word.DATAB
mem_rdata[21] => Mux2.IN1
mem_rdata[21] => mem_rdata_word[21].DATAB
mem_rdata[21] => mem_16bit_buffer.DATAB
mem_rdata[21] => mem_16bit_buffer.DATAB
mem_rdata[22] => mem_rdata_latched_noshuffle[22].DATAB
mem_rdata[22] => mem_rdata_word.DATAB
mem_rdata[22] => Mux1.IN1
mem_rdata[22] => mem_rdata_word[22].DATAB
mem_rdata[22] => mem_16bit_buffer.DATAB
mem_rdata[22] => mem_16bit_buffer.DATAB
mem_rdata[23] => mem_rdata_latched_noshuffle[23].DATAB
mem_rdata[23] => mem_rdata_word.DATAB
mem_rdata[23] => Mux0.IN1
mem_rdata[23] => mem_rdata_word[23].DATAB
mem_rdata[23] => mem_16bit_buffer.DATAB
mem_rdata[23] => mem_16bit_buffer.DATAB
mem_rdata[24] => mem_rdata_latched_noshuffle[24].DATAB
mem_rdata[24] => mem_rdata_word.DATAB
mem_rdata[24] => Mux7.IN0
mem_rdata[24] => mem_rdata_word[24].DATAB
mem_rdata[24] => mem_16bit_buffer.DATAB
mem_rdata[24] => mem_16bit_buffer.DATAB
mem_rdata[25] => mem_rdata_latched_noshuffle[25].DATAB
mem_rdata[25] => mem_rdata_word.DATAB
mem_rdata[25] => Mux6.IN0
mem_rdata[25] => mem_rdata_word[25].DATAB
mem_rdata[25] => mem_16bit_buffer.DATAB
mem_rdata[25] => mem_16bit_buffer.DATAB
mem_rdata[26] => mem_rdata_latched_noshuffle[26].DATAB
mem_rdata[26] => mem_rdata_word.DATAB
mem_rdata[26] => Mux5.IN0
mem_rdata[26] => mem_rdata_word[26].DATAB
mem_rdata[26] => mem_16bit_buffer.DATAB
mem_rdata[26] => mem_16bit_buffer.DATAB
mem_rdata[27] => mem_rdata_latched_noshuffle[27].DATAB
mem_rdata[27] => mem_rdata_word.DATAB
mem_rdata[27] => Mux4.IN0
mem_rdata[27] => mem_rdata_word[27].DATAB
mem_rdata[27] => mem_16bit_buffer.DATAB
mem_rdata[27] => mem_16bit_buffer.DATAB
mem_rdata[28] => mem_rdata_latched_noshuffle[28].DATAB
mem_rdata[28] => mem_rdata_word.DATAB
mem_rdata[28] => Mux3.IN0
mem_rdata[28] => mem_rdata_word[28].DATAB
mem_rdata[28] => mem_16bit_buffer.DATAB
mem_rdata[28] => mem_16bit_buffer.DATAB
mem_rdata[29] => mem_rdata_latched_noshuffle[29].DATAB
mem_rdata[29] => mem_rdata_word.DATAB
mem_rdata[29] => Mux2.IN0
mem_rdata[29] => mem_rdata_word[29].DATAB
mem_rdata[29] => mem_16bit_buffer.DATAB
mem_rdata[29] => mem_16bit_buffer.DATAB
mem_rdata[30] => mem_rdata_latched_noshuffle[30].DATAB
mem_rdata[30] => mem_rdata_word.DATAB
mem_rdata[30] => Mux1.IN0
mem_rdata[30] => mem_rdata_word[30].DATAB
mem_rdata[30] => mem_16bit_buffer.DATAB
mem_rdata[30] => mem_16bit_buffer.DATAB
mem_rdata[31] => mem_rdata_latched_noshuffle[31].DATAB
mem_rdata[31] => mem_rdata_word.DATAB
mem_rdata[31] => Mux0.IN0
mem_rdata[31] => mem_rdata_word[31].DATAB
mem_rdata[31] => mem_16bit_buffer.DATAB
mem_rdata[31] => mem_16bit_buffer.DATAB
mem_la_read <= mem_la_read.DB_MAX_OUTPUT_PORT_TYPE
mem_la_write <= mem_la_write.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[0] <= <GND>
mem_la_addr[1] <= <GND>
mem_la_addr[2] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[3] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[4] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[5] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[6] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[7] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[8] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[9] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[10] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[11] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[12] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[13] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[14] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[15] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[16] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[17] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[18] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[19] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[20] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[21] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[22] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[23] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[24] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[25] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[26] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[27] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[28] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[29] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[30] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[31] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[0] <= mem_la_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[1] <= mem_la_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[2] <= mem_la_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[3] <= mem_la_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[4] <= mem_la_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[5] <= mem_la_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[6] <= mem_la_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[7] <= mem_la_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[8] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[9] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[10] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[11] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[12] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[13] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[14] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[15] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[16] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[17] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[18] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[19] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[20] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[21] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[22] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[23] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[24] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[25] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[26] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[27] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[28] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[29] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[30] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[31] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[0] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[1] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[2] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[3] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
pcpi_valid <= pcpi_valid.DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[0] <= pcpi_insn[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[1] <= pcpi_insn[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[2] <= pcpi_insn[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[3] <= pcpi_insn[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[4] <= pcpi_insn[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[5] <= pcpi_insn[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[6] <= pcpi_insn[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[7] <= pcpi_insn[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[8] <= pcpi_insn[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[9] <= pcpi_insn[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[10] <= pcpi_insn[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[11] <= pcpi_insn[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[12] <= pcpi_insn[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[13] <= pcpi_insn[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[14] <= pcpi_insn[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[15] <= pcpi_insn[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[16] <= pcpi_insn[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[17] <= pcpi_insn[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[18] <= pcpi_insn[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[19] <= pcpi_insn[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[20] <= pcpi_insn[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[21] <= pcpi_insn[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[22] <= pcpi_insn[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[23] <= pcpi_insn[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[24] <= pcpi_insn[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[25] <= pcpi_insn[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[26] <= pcpi_insn[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[27] <= pcpi_insn[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[28] <= pcpi_insn[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[29] <= pcpi_insn[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[30] <= pcpi_insn[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[31] <= pcpi_insn[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[0] <= pcpi_rs1[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[1] <= pcpi_rs1[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[2] <= pcpi_rs1[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[3] <= pcpi_rs1[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[4] <= pcpi_rs1[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[5] <= pcpi_rs1[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[6] <= pcpi_rs1[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[7] <= pcpi_rs1[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[8] <= pcpi_rs1[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[9] <= pcpi_rs1[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[10] <= pcpi_rs1[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[11] <= pcpi_rs1[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[12] <= pcpi_rs1[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[13] <= pcpi_rs1[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[14] <= pcpi_rs1[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[15] <= pcpi_rs1[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[16] <= pcpi_rs1[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[17] <= pcpi_rs1[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[18] <= pcpi_rs1[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[19] <= pcpi_rs1[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[20] <= pcpi_rs1[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[21] <= pcpi_rs1[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[22] <= pcpi_rs1[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[23] <= pcpi_rs1[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[24] <= pcpi_rs1[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[25] <= pcpi_rs1[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[26] <= pcpi_rs1[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[27] <= pcpi_rs1[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[28] <= pcpi_rs1[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[29] <= pcpi_rs1[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[30] <= pcpi_rs1[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[31] <= pcpi_rs1[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[0] <= mem_la_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[1] <= mem_la_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[2] <= mem_la_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[3] <= mem_la_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[4] <= mem_la_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[5] <= mem_la_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[6] <= mem_la_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[7] <= mem_la_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[8] <= pcpi_rs2[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[9] <= pcpi_rs2[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[10] <= pcpi_rs2[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[11] <= pcpi_rs2[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[12] <= pcpi_rs2[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[13] <= pcpi_rs2[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[14] <= pcpi_rs2[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[15] <= pcpi_rs2[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[16] <= pcpi_rs2[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[17] <= pcpi_rs2[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[18] <= pcpi_rs2[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[19] <= pcpi_rs2[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[20] <= pcpi_rs2[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[21] <= pcpi_rs2[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[22] <= pcpi_rs2[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[23] <= pcpi_rs2[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[24] <= pcpi_rs2[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[25] <= pcpi_rs2[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[26] <= pcpi_rs2[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[27] <= pcpi_rs2[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[28] <= pcpi_rs2[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[29] <= pcpi_rs2[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[30] <= pcpi_rs2[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[31] <= pcpi_rs2[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_wr => ~NO_FANOUT~
pcpi_rd[0] => ~NO_FANOUT~
pcpi_rd[1] => ~NO_FANOUT~
pcpi_rd[2] => ~NO_FANOUT~
pcpi_rd[3] => ~NO_FANOUT~
pcpi_rd[4] => ~NO_FANOUT~
pcpi_rd[5] => ~NO_FANOUT~
pcpi_rd[6] => ~NO_FANOUT~
pcpi_rd[7] => ~NO_FANOUT~
pcpi_rd[8] => ~NO_FANOUT~
pcpi_rd[9] => ~NO_FANOUT~
pcpi_rd[10] => ~NO_FANOUT~
pcpi_rd[11] => ~NO_FANOUT~
pcpi_rd[12] => ~NO_FANOUT~
pcpi_rd[13] => ~NO_FANOUT~
pcpi_rd[14] => ~NO_FANOUT~
pcpi_rd[15] => ~NO_FANOUT~
pcpi_rd[16] => ~NO_FANOUT~
pcpi_rd[17] => ~NO_FANOUT~
pcpi_rd[18] => ~NO_FANOUT~
pcpi_rd[19] => ~NO_FANOUT~
pcpi_rd[20] => ~NO_FANOUT~
pcpi_rd[21] => ~NO_FANOUT~
pcpi_rd[22] => ~NO_FANOUT~
pcpi_rd[23] => ~NO_FANOUT~
pcpi_rd[24] => ~NO_FANOUT~
pcpi_rd[25] => ~NO_FANOUT~
pcpi_rd[26] => ~NO_FANOUT~
pcpi_rd[27] => ~NO_FANOUT~
pcpi_rd[28] => ~NO_FANOUT~
pcpi_rd[29] => ~NO_FANOUT~
pcpi_rd[30] => ~NO_FANOUT~
pcpi_rd[31] => ~NO_FANOUT~
pcpi_wait => ~NO_FANOUT~
pcpi_ready => ~NO_FANOUT~
irq[0] => ~NO_FANOUT~
irq[1] => ~NO_FANOUT~
irq[2] => ~NO_FANOUT~
irq[3] => ~NO_FANOUT~
irq[4] => ~NO_FANOUT~
irq[5] => ~NO_FANOUT~
irq[6] => ~NO_FANOUT~
irq[7] => ~NO_FANOUT~
irq[8] => ~NO_FANOUT~
irq[9] => ~NO_FANOUT~
irq[10] => ~NO_FANOUT~
irq[11] => ~NO_FANOUT~
irq[12] => ~NO_FANOUT~
irq[13] => ~NO_FANOUT~
irq[14] => ~NO_FANOUT~
irq[15] => ~NO_FANOUT~
irq[16] => ~NO_FANOUT~
irq[17] => ~NO_FANOUT~
irq[18] => ~NO_FANOUT~
irq[19] => ~NO_FANOUT~
irq[20] => ~NO_FANOUT~
irq[21] => ~NO_FANOUT~
irq[22] => ~NO_FANOUT~
irq[23] => ~NO_FANOUT~
irq[24] => ~NO_FANOUT~
irq[25] => ~NO_FANOUT~
irq[26] => ~NO_FANOUT~
irq[27] => ~NO_FANOUT~
irq[28] => ~NO_FANOUT~
irq[29] => ~NO_FANOUT~
irq[30] => ~NO_FANOUT~
irq[31] => ~NO_FANOUT~
eoi[0] <= eoi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[1] <= eoi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[2] <= eoi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[3] <= eoi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[4] <= eoi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[5] <= eoi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[6] <= eoi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[7] <= eoi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[8] <= eoi[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[9] <= eoi[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[10] <= eoi[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[11] <= eoi[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[12] <= eoi[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[13] <= eoi[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[14] <= eoi[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[15] <= eoi[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[16] <= eoi[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[17] <= eoi[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[18] <= eoi[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[19] <= eoi[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[20] <= eoi[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[21] <= eoi[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[22] <= eoi[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[23] <= eoi[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[24] <= eoi[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[25] <= eoi[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[26] <= eoi[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[27] <= eoi[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[28] <= eoi[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[29] <= eoi[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[30] <= eoi[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[31] <= eoi[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_valid <= trace_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[0] <= trace_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[1] <= trace_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[2] <= trace_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[3] <= trace_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[4] <= trace_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[5] <= trace_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[6] <= trace_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[7] <= trace_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[8] <= trace_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[9] <= trace_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[10] <= trace_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[11] <= trace_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[12] <= trace_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[13] <= trace_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[14] <= trace_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[15] <= trace_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[16] <= trace_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[17] <= trace_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[18] <= trace_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[19] <= trace_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[20] <= trace_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[21] <= trace_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[22] <= trace_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[23] <= trace_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[24] <= trace_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[25] <= trace_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[26] <= trace_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[27] <= trace_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[28] <= trace_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[29] <= trace_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[30] <= trace_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[31] <= trace_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[32] <= trace_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[33] <= trace_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[34] <= trace_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[35] <= trace_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul
clk => pcpi_rd[0]~reg0.CLK
clk => pcpi_rd[1]~reg0.CLK
clk => pcpi_rd[2]~reg0.CLK
clk => pcpi_rd[3]~reg0.CLK
clk => pcpi_rd[4]~reg0.CLK
clk => pcpi_rd[5]~reg0.CLK
clk => pcpi_rd[6]~reg0.CLK
clk => pcpi_rd[7]~reg0.CLK
clk => pcpi_rd[8]~reg0.CLK
clk => pcpi_rd[9]~reg0.CLK
clk => pcpi_rd[10]~reg0.CLK
clk => pcpi_rd[11]~reg0.CLK
clk => pcpi_rd[12]~reg0.CLK
clk => pcpi_rd[13]~reg0.CLK
clk => pcpi_rd[14]~reg0.CLK
clk => pcpi_rd[15]~reg0.CLK
clk => pcpi_rd[16]~reg0.CLK
clk => pcpi_rd[17]~reg0.CLK
clk => pcpi_rd[18]~reg0.CLK
clk => pcpi_rd[19]~reg0.CLK
clk => pcpi_rd[20]~reg0.CLK
clk => pcpi_rd[21]~reg0.CLK
clk => pcpi_rd[22]~reg0.CLK
clk => pcpi_rd[23]~reg0.CLK
clk => pcpi_rd[24]~reg0.CLK
clk => pcpi_rd[25]~reg0.CLK
clk => pcpi_rd[26]~reg0.CLK
clk => pcpi_rd[27]~reg0.CLK
clk => pcpi_rd[28]~reg0.CLK
clk => pcpi_rd[29]~reg0.CLK
clk => pcpi_rd[30]~reg0.CLK
clk => pcpi_rd[31]~reg0.CLK
clk => pcpi_ready~reg0.CLK
clk => pcpi_wr~reg0.CLK
clk => mul_counter[0].CLK
clk => mul_counter[1].CLK
clk => mul_counter[2].CLK
clk => mul_counter[3].CLK
clk => mul_counter[4].CLK
clk => mul_counter[5].CLK
clk => mul_counter[6].CLK
clk => rdx[0].CLK
clk => rdx[1].CLK
clk => rdx[2].CLK
clk => rdx[3].CLK
clk => rdx[4].CLK
clk => rdx[5].CLK
clk => rdx[6].CLK
clk => rdx[7].CLK
clk => rdx[8].CLK
clk => rdx[9].CLK
clk => rdx[10].CLK
clk => rdx[11].CLK
clk => rdx[12].CLK
clk => rdx[13].CLK
clk => rdx[14].CLK
clk => rdx[15].CLK
clk => rdx[16].CLK
clk => rdx[17].CLK
clk => rdx[18].CLK
clk => rdx[19].CLK
clk => rdx[20].CLK
clk => rdx[21].CLK
clk => rdx[22].CLK
clk => rdx[23].CLK
clk => rdx[24].CLK
clk => rdx[25].CLK
clk => rdx[26].CLK
clk => rdx[27].CLK
clk => rdx[28].CLK
clk => rdx[29].CLK
clk => rdx[30].CLK
clk => rdx[31].CLK
clk => rdx[32].CLK
clk => rdx[33].CLK
clk => rdx[34].CLK
clk => rdx[35].CLK
clk => rdx[36].CLK
clk => rdx[37].CLK
clk => rdx[38].CLK
clk => rdx[39].CLK
clk => rdx[40].CLK
clk => rdx[41].CLK
clk => rdx[42].CLK
clk => rdx[43].CLK
clk => rdx[44].CLK
clk => rdx[45].CLK
clk => rdx[46].CLK
clk => rdx[47].CLK
clk => rdx[48].CLK
clk => rdx[49].CLK
clk => rdx[50].CLK
clk => rdx[51].CLK
clk => rdx[52].CLK
clk => rdx[53].CLK
clk => rdx[54].CLK
clk => rdx[55].CLK
clk => rdx[56].CLK
clk => rdx[57].CLK
clk => rdx[58].CLK
clk => rdx[59].CLK
clk => rdx[60].CLK
clk => rdx[61].CLK
clk => rdx[62].CLK
clk => rdx[63].CLK
clk => rd[0].CLK
clk => rd[1].CLK
clk => rd[2].CLK
clk => rd[3].CLK
clk => rd[4].CLK
clk => rd[5].CLK
clk => rd[6].CLK
clk => rd[7].CLK
clk => rd[8].CLK
clk => rd[9].CLK
clk => rd[10].CLK
clk => rd[11].CLK
clk => rd[12].CLK
clk => rd[13].CLK
clk => rd[14].CLK
clk => rd[15].CLK
clk => rd[16].CLK
clk => rd[17].CLK
clk => rd[18].CLK
clk => rd[19].CLK
clk => rd[20].CLK
clk => rd[21].CLK
clk => rd[22].CLK
clk => rd[23].CLK
clk => rd[24].CLK
clk => rd[25].CLK
clk => rd[26].CLK
clk => rd[27].CLK
clk => rd[28].CLK
clk => rd[29].CLK
clk => rd[30].CLK
clk => rd[31].CLK
clk => rd[32].CLK
clk => rd[33].CLK
clk => rd[34].CLK
clk => rd[35].CLK
clk => rd[36].CLK
clk => rd[37].CLK
clk => rd[38].CLK
clk => rd[39].CLK
clk => rd[40].CLK
clk => rd[41].CLK
clk => rd[42].CLK
clk => rd[43].CLK
clk => rd[44].CLK
clk => rd[45].CLK
clk => rd[46].CLK
clk => rd[47].CLK
clk => rd[48].CLK
clk => rd[49].CLK
clk => rd[50].CLK
clk => rd[51].CLK
clk => rd[52].CLK
clk => rd[53].CLK
clk => rd[54].CLK
clk => rd[55].CLK
clk => rd[56].CLK
clk => rd[57].CLK
clk => rd[58].CLK
clk => rd[59].CLK
clk => rd[60].CLK
clk => rd[61].CLK
clk => rd[62].CLK
clk => rd[63].CLK
clk => rs2[0].CLK
clk => rs2[1].CLK
clk => rs2[2].CLK
clk => rs2[3].CLK
clk => rs2[4].CLK
clk => rs2[5].CLK
clk => rs2[6].CLK
clk => rs2[7].CLK
clk => rs2[8].CLK
clk => rs2[9].CLK
clk => rs2[10].CLK
clk => rs2[11].CLK
clk => rs2[12].CLK
clk => rs2[13].CLK
clk => rs2[14].CLK
clk => rs2[15].CLK
clk => rs2[16].CLK
clk => rs2[17].CLK
clk => rs2[18].CLK
clk => rs2[19].CLK
clk => rs2[20].CLK
clk => rs2[21].CLK
clk => rs2[22].CLK
clk => rs2[23].CLK
clk => rs2[24].CLK
clk => rs2[25].CLK
clk => rs2[26].CLK
clk => rs2[27].CLK
clk => rs2[28].CLK
clk => rs2[29].CLK
clk => rs2[30].CLK
clk => rs2[31].CLK
clk => rs2[32].CLK
clk => rs2[33].CLK
clk => rs2[34].CLK
clk => rs2[35].CLK
clk => rs2[36].CLK
clk => rs2[37].CLK
clk => rs2[38].CLK
clk => rs2[39].CLK
clk => rs2[40].CLK
clk => rs2[41].CLK
clk => rs2[42].CLK
clk => rs2[43].CLK
clk => rs2[44].CLK
clk => rs2[45].CLK
clk => rs2[46].CLK
clk => rs2[47].CLK
clk => rs2[48].CLK
clk => rs2[49].CLK
clk => rs2[50].CLK
clk => rs2[51].CLK
clk => rs2[52].CLK
clk => rs2[53].CLK
clk => rs2[54].CLK
clk => rs2[55].CLK
clk => rs2[56].CLK
clk => rs2[57].CLK
clk => rs2[58].CLK
clk => rs2[59].CLK
clk => rs2[60].CLK
clk => rs2[61].CLK
clk => rs2[62].CLK
clk => rs2[63].CLK
clk => rs1[0].CLK
clk => rs1[1].CLK
clk => rs1[2].CLK
clk => rs1[3].CLK
clk => rs1[4].CLK
clk => rs1[5].CLK
clk => rs1[6].CLK
clk => rs1[7].CLK
clk => rs1[8].CLK
clk => rs1[9].CLK
clk => rs1[10].CLK
clk => rs1[11].CLK
clk => rs1[12].CLK
clk => rs1[13].CLK
clk => rs1[14].CLK
clk => rs1[15].CLK
clk => rs1[16].CLK
clk => rs1[17].CLK
clk => rs1[18].CLK
clk => rs1[19].CLK
clk => rs1[20].CLK
clk => rs1[21].CLK
clk => rs1[22].CLK
clk => rs1[23].CLK
clk => rs1[24].CLK
clk => rs1[25].CLK
clk => rs1[26].CLK
clk => rs1[27].CLK
clk => rs1[28].CLK
clk => rs1[29].CLK
clk => rs1[30].CLK
clk => rs1[31].CLK
clk => rs1[32].CLK
clk => rs1[33].CLK
clk => rs1[34].CLK
clk => rs1[35].CLK
clk => rs1[36].CLK
clk => rs1[37].CLK
clk => rs1[38].CLK
clk => rs1[39].CLK
clk => rs1[40].CLK
clk => rs1[41].CLK
clk => rs1[42].CLK
clk => rs1[43].CLK
clk => rs1[44].CLK
clk => rs1[45].CLK
clk => rs1[46].CLK
clk => rs1[47].CLK
clk => rs1[48].CLK
clk => rs1[49].CLK
clk => rs1[50].CLK
clk => rs1[51].CLK
clk => rs1[52].CLK
clk => rs1[53].CLK
clk => rs1[54].CLK
clk => rs1[55].CLK
clk => rs1[56].CLK
clk => rs1[57].CLK
clk => rs1[58].CLK
clk => rs1[59].CLK
clk => rs1[60].CLK
clk => rs1[61].CLK
clk => rs1[62].CLK
clk => rs1[63].CLK
clk => mul_waiting.CLK
clk => mul_finish.CLK
clk => pcpi_wait_q.CLK
clk => pcpi_wait~reg0.CLK
clk => instr_mulhu.CLK
clk => instr_mulhsu.CLK
clk => instr_mulh.CLK
clk => instr_mul.CLK
resetn => always0.IN0
resetn => always3.IN1
resetn => mul_waiting.OUTPUTSELECT
resetn => mul_finish.OUTPUTSELECT
resetn => rdx[9].ENA
resetn => rdx[8].ENA
resetn => rdx[7].ENA
resetn => rdx[6].ENA
resetn => rdx[5].ENA
resetn => rdx[4].ENA
resetn => rdx[3].ENA
resetn => rdx[2].ENA
resetn => rdx[1].ENA
resetn => rdx[0].ENA
resetn => mul_counter[6].ENA
resetn => mul_counter[5].ENA
resetn => mul_counter[4].ENA
resetn => mul_counter[3].ENA
resetn => mul_counter[2].ENA
resetn => mul_counter[1].ENA
resetn => mul_counter[0].ENA
resetn => rdx[10].ENA
resetn => rdx[11].ENA
resetn => rdx[12].ENA
resetn => rdx[13].ENA
resetn => rdx[14].ENA
resetn => rdx[15].ENA
resetn => rdx[16].ENA
resetn => rdx[17].ENA
resetn => rdx[18].ENA
resetn => rdx[19].ENA
resetn => rdx[20].ENA
resetn => rdx[21].ENA
resetn => rdx[22].ENA
resetn => rdx[23].ENA
resetn => rdx[24].ENA
resetn => rdx[25].ENA
resetn => rdx[26].ENA
resetn => rdx[27].ENA
resetn => rdx[28].ENA
resetn => rdx[29].ENA
resetn => rdx[30].ENA
resetn => rdx[31].ENA
resetn => rdx[32].ENA
resetn => rdx[33].ENA
resetn => rdx[34].ENA
resetn => rdx[35].ENA
resetn => rdx[36].ENA
resetn => rdx[37].ENA
resetn => rdx[38].ENA
resetn => rdx[39].ENA
resetn => rdx[40].ENA
resetn => rdx[41].ENA
resetn => rdx[42].ENA
resetn => rdx[43].ENA
resetn => rdx[44].ENA
resetn => rdx[45].ENA
resetn => rdx[46].ENA
resetn => rdx[47].ENA
resetn => rdx[48].ENA
resetn => rdx[49].ENA
resetn => rdx[50].ENA
resetn => rdx[51].ENA
resetn => rdx[52].ENA
resetn => rdx[53].ENA
resetn => rdx[54].ENA
resetn => rdx[55].ENA
resetn => rdx[56].ENA
resetn => rdx[57].ENA
resetn => rdx[58].ENA
resetn => rdx[59].ENA
resetn => rdx[60].ENA
resetn => rdx[61].ENA
resetn => rdx[62].ENA
resetn => rdx[63].ENA
resetn => rd[0].ENA
resetn => rd[1].ENA
resetn => rd[2].ENA
resetn => rd[3].ENA
resetn => rd[4].ENA
resetn => rd[5].ENA
resetn => rd[6].ENA
resetn => rd[7].ENA
resetn => rd[8].ENA
resetn => rd[9].ENA
resetn => rd[10].ENA
resetn => rd[11].ENA
resetn => rd[12].ENA
resetn => rd[13].ENA
resetn => rd[14].ENA
resetn => rd[15].ENA
resetn => rd[16].ENA
resetn => rd[17].ENA
resetn => rd[18].ENA
resetn => rd[19].ENA
resetn => rd[20].ENA
resetn => rd[21].ENA
resetn => rd[22].ENA
resetn => rd[23].ENA
resetn => rd[24].ENA
resetn => rd[25].ENA
resetn => rd[26].ENA
resetn => rd[27].ENA
resetn => rd[28].ENA
resetn => rd[29].ENA
resetn => rd[30].ENA
resetn => rd[31].ENA
resetn => rd[32].ENA
resetn => rd[33].ENA
resetn => rd[34].ENA
resetn => rd[35].ENA
resetn => rd[36].ENA
resetn => rd[37].ENA
resetn => rd[38].ENA
resetn => rd[39].ENA
resetn => rd[40].ENA
resetn => rd[41].ENA
resetn => rd[42].ENA
resetn => rd[43].ENA
resetn => rd[44].ENA
resetn => rd[45].ENA
resetn => rd[46].ENA
resetn => rd[47].ENA
resetn => rd[48].ENA
resetn => rd[49].ENA
resetn => rd[50].ENA
resetn => rd[51].ENA
resetn => rd[52].ENA
resetn => rd[53].ENA
resetn => rd[54].ENA
resetn => rd[55].ENA
resetn => rd[56].ENA
resetn => rd[57].ENA
resetn => rd[58].ENA
resetn => rd[59].ENA
resetn => rd[60].ENA
resetn => rd[61].ENA
resetn => rd[62].ENA
resetn => rd[63].ENA
resetn => rs2[0].ENA
resetn => rs2[1].ENA
resetn => rs2[2].ENA
resetn => rs2[3].ENA
resetn => rs2[4].ENA
resetn => rs2[5].ENA
resetn => rs2[6].ENA
resetn => rs2[7].ENA
resetn => rs2[8].ENA
resetn => rs2[9].ENA
resetn => rs2[10].ENA
resetn => rs2[11].ENA
resetn => rs2[12].ENA
resetn => rs2[13].ENA
resetn => rs2[14].ENA
resetn => rs2[15].ENA
resetn => rs2[16].ENA
resetn => rs2[17].ENA
resetn => rs2[18].ENA
resetn => rs2[19].ENA
resetn => rs2[20].ENA
resetn => rs2[21].ENA
resetn => rs2[22].ENA
resetn => rs2[23].ENA
resetn => rs2[24].ENA
resetn => rs2[25].ENA
resetn => rs2[26].ENA
resetn => rs2[27].ENA
resetn => rs2[28].ENA
resetn => rs2[29].ENA
resetn => rs2[30].ENA
resetn => rs2[31].ENA
resetn => rs2[32].ENA
resetn => rs2[33].ENA
resetn => rs2[34].ENA
resetn => rs2[35].ENA
resetn => rs2[36].ENA
resetn => rs2[37].ENA
resetn => rs2[38].ENA
resetn => rs2[39].ENA
resetn => rs2[40].ENA
resetn => rs2[41].ENA
resetn => rs2[42].ENA
resetn => rs2[43].ENA
resetn => rs2[44].ENA
resetn => rs2[45].ENA
resetn => rs2[46].ENA
resetn => rs2[47].ENA
resetn => rs2[48].ENA
resetn => rs2[49].ENA
resetn => rs2[50].ENA
resetn => rs2[51].ENA
resetn => rs2[52].ENA
resetn => rs2[53].ENA
resetn => rs2[54].ENA
resetn => rs2[55].ENA
resetn => rs2[56].ENA
resetn => rs2[57].ENA
resetn => rs2[58].ENA
resetn => rs2[59].ENA
resetn => rs2[60].ENA
resetn => rs2[61].ENA
resetn => rs2[62].ENA
resetn => rs2[63].ENA
resetn => rs1[0].ENA
resetn => rs1[1].ENA
resetn => rs1[2].ENA
resetn => rs1[3].ENA
resetn => rs1[4].ENA
resetn => rs1[5].ENA
resetn => rs1[6].ENA
resetn => rs1[7].ENA
resetn => rs1[8].ENA
resetn => rs1[9].ENA
resetn => rs1[10].ENA
resetn => rs1[11].ENA
resetn => rs1[12].ENA
resetn => rs1[13].ENA
resetn => rs1[14].ENA
resetn => rs1[15].ENA
resetn => rs1[16].ENA
resetn => rs1[17].ENA
resetn => rs1[18].ENA
resetn => rs1[19].ENA
resetn => rs1[20].ENA
resetn => rs1[21].ENA
resetn => rs1[22].ENA
resetn => rs1[23].ENA
resetn => rs1[24].ENA
resetn => rs1[25].ENA
resetn => rs1[26].ENA
resetn => rs1[27].ENA
resetn => rs1[28].ENA
resetn => rs1[29].ENA
resetn => rs1[30].ENA
resetn => rs1[31].ENA
resetn => rs1[32].ENA
resetn => rs1[33].ENA
resetn => rs1[34].ENA
resetn => rs1[35].ENA
resetn => rs1[36].ENA
resetn => rs1[37].ENA
resetn => rs1[38].ENA
resetn => rs1[39].ENA
resetn => rs1[40].ENA
resetn => rs1[41].ENA
resetn => rs1[42].ENA
resetn => rs1[43].ENA
resetn => rs1[44].ENA
resetn => rs1[45].ENA
resetn => rs1[46].ENA
resetn => rs1[47].ENA
resetn => rs1[48].ENA
resetn => rs1[49].ENA
resetn => rs1[50].ENA
resetn => rs1[51].ENA
resetn => rs1[52].ENA
resetn => rs1[53].ENA
resetn => rs1[54].ENA
resetn => rs1[55].ENA
resetn => rs1[56].ENA
resetn => rs1[57].ENA
resetn => rs1[58].ENA
resetn => rs1[59].ENA
resetn => rs1[60].ENA
resetn => rs1[61].ENA
resetn => rs1[62].ENA
resetn => rs1[63].ENA
pcpi_valid => always0.IN1
pcpi_insn[0] => Equal0.IN3
pcpi_insn[1] => Equal0.IN2
pcpi_insn[2] => Equal0.IN6
pcpi_insn[3] => Equal0.IN5
pcpi_insn[4] => Equal0.IN1
pcpi_insn[5] => Equal0.IN0
pcpi_insn[6] => Equal0.IN4
pcpi_insn[7] => ~NO_FANOUT~
pcpi_insn[8] => ~NO_FANOUT~
pcpi_insn[9] => ~NO_FANOUT~
pcpi_insn[10] => ~NO_FANOUT~
pcpi_insn[11] => ~NO_FANOUT~
pcpi_insn[12] => Decoder0.IN2
pcpi_insn[13] => Decoder0.IN1
pcpi_insn[14] => Decoder0.IN0
pcpi_insn[15] => ~NO_FANOUT~
pcpi_insn[16] => ~NO_FANOUT~
pcpi_insn[17] => ~NO_FANOUT~
pcpi_insn[18] => ~NO_FANOUT~
pcpi_insn[19] => ~NO_FANOUT~
pcpi_insn[20] => ~NO_FANOUT~
pcpi_insn[21] => ~NO_FANOUT~
pcpi_insn[22] => ~NO_FANOUT~
pcpi_insn[23] => ~NO_FANOUT~
pcpi_insn[24] => ~NO_FANOUT~
pcpi_insn[25] => Equal1.IN0
pcpi_insn[26] => Equal1.IN6
pcpi_insn[27] => Equal1.IN5
pcpi_insn[28] => Equal1.IN4
pcpi_insn[29] => Equal1.IN3
pcpi_insn[30] => Equal1.IN2
pcpi_insn[31] => Equal1.IN1
pcpi_rs1[0] => rs1.DATAB
pcpi_rs1[1] => rs1.DATAB
pcpi_rs1[2] => rs1.DATAB
pcpi_rs1[3] => rs1.DATAB
pcpi_rs1[4] => rs1.DATAB
pcpi_rs1[5] => rs1.DATAB
pcpi_rs1[6] => rs1.DATAB
pcpi_rs1[7] => rs1.DATAB
pcpi_rs1[8] => rs1.DATAB
pcpi_rs1[9] => rs1.DATAB
pcpi_rs1[10] => rs1.DATAB
pcpi_rs1[11] => rs1.DATAB
pcpi_rs1[12] => rs1.DATAB
pcpi_rs1[13] => rs1.DATAB
pcpi_rs1[14] => rs1.DATAB
pcpi_rs1[15] => rs1.DATAB
pcpi_rs1[16] => rs1.DATAB
pcpi_rs1[17] => rs1.DATAB
pcpi_rs1[18] => rs1.DATAB
pcpi_rs1[19] => rs1.DATAB
pcpi_rs1[20] => rs1.DATAB
pcpi_rs1[21] => rs1.DATAB
pcpi_rs1[22] => rs1.DATAB
pcpi_rs1[23] => rs1.DATAB
pcpi_rs1[24] => rs1.DATAB
pcpi_rs1[25] => rs1.DATAB
pcpi_rs1[26] => rs1.DATAB
pcpi_rs1[27] => rs1.DATAB
pcpi_rs1[28] => rs1.DATAB
pcpi_rs1[29] => rs1.DATAB
pcpi_rs1[30] => rs1.DATAB
pcpi_rs1[31] => rs1.DATAB
pcpi_rs1[31] => rs1.DATAB
pcpi_rs2[0] => rs2.DATAB
pcpi_rs2[1] => rs2.DATAB
pcpi_rs2[2] => rs2.DATAB
pcpi_rs2[3] => rs2.DATAB
pcpi_rs2[4] => rs2.DATAB
pcpi_rs2[5] => rs2.DATAB
pcpi_rs2[6] => rs2.DATAB
pcpi_rs2[7] => rs2.DATAB
pcpi_rs2[8] => rs2.DATAB
pcpi_rs2[9] => rs2.DATAB
pcpi_rs2[10] => rs2.DATAB
pcpi_rs2[11] => rs2.DATAB
pcpi_rs2[12] => rs2.DATAB
pcpi_rs2[13] => rs2.DATAB
pcpi_rs2[14] => rs2.DATAB
pcpi_rs2[15] => rs2.DATAB
pcpi_rs2[16] => rs2.DATAB
pcpi_rs2[17] => rs2.DATAB
pcpi_rs2[18] => rs2.DATAB
pcpi_rs2[19] => rs2.DATAB
pcpi_rs2[20] => rs2.DATAB
pcpi_rs2[21] => rs2.DATAB
pcpi_rs2[22] => rs2.DATAB
pcpi_rs2[23] => rs2.DATAB
pcpi_rs2[24] => rs2.DATAB
pcpi_rs2[25] => rs2.DATAB
pcpi_rs2[26] => rs2.DATAB
pcpi_rs2[27] => rs2.DATAB
pcpi_rs2[28] => rs2.DATAB
pcpi_rs2[29] => rs2.DATAB
pcpi_rs2[30] => rs2.DATAB
pcpi_rs2[31] => rs2.DATAB
pcpi_rs2[31] => rs2.DATAB
pcpi_wr <= pcpi_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[0] <= pcpi_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[1] <= pcpi_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[2] <= pcpi_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[3] <= pcpi_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[4] <= pcpi_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[5] <= pcpi_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[6] <= pcpi_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[7] <= pcpi_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[8] <= pcpi_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[9] <= pcpi_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[10] <= pcpi_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[11] <= pcpi_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[12] <= pcpi_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[13] <= pcpi_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[14] <= pcpi_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[15] <= pcpi_rd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[16] <= pcpi_rd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[17] <= pcpi_rd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[18] <= pcpi_rd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[19] <= pcpi_rd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[20] <= pcpi_rd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[21] <= pcpi_rd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[22] <= pcpi_rd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[23] <= pcpi_rd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[24] <= pcpi_rd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[25] <= pcpi_rd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[26] <= pcpi_rd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[27] <= pcpi_rd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[28] <= pcpi_rd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[29] <= pcpi_rd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[30] <= pcpi_rd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[31] <= pcpi_rd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_wait <= pcpi_wait~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_ready <= pcpi_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div
clk => quotient_msk[0].CLK
clk => quotient_msk[1].CLK
clk => quotient_msk[2].CLK
clk => quotient_msk[3].CLK
clk => quotient_msk[4].CLK
clk => quotient_msk[5].CLK
clk => quotient_msk[6].CLK
clk => quotient_msk[7].CLK
clk => quotient_msk[8].CLK
clk => quotient_msk[9].CLK
clk => quotient_msk[10].CLK
clk => quotient_msk[11].CLK
clk => quotient_msk[12].CLK
clk => quotient_msk[13].CLK
clk => quotient_msk[14].CLK
clk => quotient_msk[15].CLK
clk => quotient_msk[16].CLK
clk => quotient_msk[17].CLK
clk => quotient_msk[18].CLK
clk => quotient_msk[19].CLK
clk => quotient_msk[20].CLK
clk => quotient_msk[21].CLK
clk => quotient_msk[22].CLK
clk => quotient_msk[23].CLK
clk => quotient_msk[24].CLK
clk => quotient_msk[25].CLK
clk => quotient_msk[26].CLK
clk => quotient_msk[27].CLK
clk => quotient_msk[28].CLK
clk => quotient_msk[29].CLK
clk => quotient_msk[30].CLK
clk => quotient_msk[31].CLK
clk => quotient[0].CLK
clk => quotient[1].CLK
clk => quotient[2].CLK
clk => quotient[3].CLK
clk => quotient[4].CLK
clk => quotient[5].CLK
clk => quotient[6].CLK
clk => quotient[7].CLK
clk => quotient[8].CLK
clk => quotient[9].CLK
clk => quotient[10].CLK
clk => quotient[11].CLK
clk => quotient[12].CLK
clk => quotient[13].CLK
clk => quotient[14].CLK
clk => quotient[15].CLK
clk => quotient[16].CLK
clk => quotient[17].CLK
clk => quotient[18].CLK
clk => quotient[19].CLK
clk => quotient[20].CLK
clk => quotient[21].CLK
clk => quotient[22].CLK
clk => quotient[23].CLK
clk => quotient[24].CLK
clk => quotient[25].CLK
clk => quotient[26].CLK
clk => quotient[27].CLK
clk => quotient[28].CLK
clk => quotient[29].CLK
clk => quotient[30].CLK
clk => quotient[31].CLK
clk => outsign.CLK
clk => divisor[0].CLK
clk => divisor[1].CLK
clk => divisor[2].CLK
clk => divisor[3].CLK
clk => divisor[4].CLK
clk => divisor[5].CLK
clk => divisor[6].CLK
clk => divisor[7].CLK
clk => divisor[8].CLK
clk => divisor[9].CLK
clk => divisor[10].CLK
clk => divisor[11].CLK
clk => divisor[12].CLK
clk => divisor[13].CLK
clk => divisor[14].CLK
clk => divisor[15].CLK
clk => divisor[16].CLK
clk => divisor[17].CLK
clk => divisor[18].CLK
clk => divisor[19].CLK
clk => divisor[20].CLK
clk => divisor[21].CLK
clk => divisor[22].CLK
clk => divisor[23].CLK
clk => divisor[24].CLK
clk => divisor[25].CLK
clk => divisor[26].CLK
clk => divisor[27].CLK
clk => divisor[28].CLK
clk => divisor[29].CLK
clk => divisor[30].CLK
clk => divisor[31].CLK
clk => divisor[32].CLK
clk => divisor[33].CLK
clk => divisor[34].CLK
clk => divisor[35].CLK
clk => divisor[36].CLK
clk => divisor[37].CLK
clk => divisor[38].CLK
clk => divisor[39].CLK
clk => divisor[40].CLK
clk => divisor[41].CLK
clk => divisor[42].CLK
clk => divisor[43].CLK
clk => divisor[44].CLK
clk => divisor[45].CLK
clk => divisor[46].CLK
clk => divisor[47].CLK
clk => divisor[48].CLK
clk => divisor[49].CLK
clk => divisor[50].CLK
clk => divisor[51].CLK
clk => divisor[52].CLK
clk => divisor[53].CLK
clk => divisor[54].CLK
clk => divisor[55].CLK
clk => divisor[56].CLK
clk => divisor[57].CLK
clk => divisor[58].CLK
clk => divisor[59].CLK
clk => divisor[60].CLK
clk => divisor[61].CLK
clk => divisor[62].CLK
clk => dividend[0].CLK
clk => dividend[1].CLK
clk => dividend[2].CLK
clk => dividend[3].CLK
clk => dividend[4].CLK
clk => dividend[5].CLK
clk => dividend[6].CLK
clk => dividend[7].CLK
clk => dividend[8].CLK
clk => dividend[9].CLK
clk => dividend[10].CLK
clk => dividend[11].CLK
clk => dividend[12].CLK
clk => dividend[13].CLK
clk => dividend[14].CLK
clk => dividend[15].CLK
clk => dividend[16].CLK
clk => dividend[17].CLK
clk => dividend[18].CLK
clk => dividend[19].CLK
clk => dividend[20].CLK
clk => dividend[21].CLK
clk => dividend[22].CLK
clk => dividend[23].CLK
clk => dividend[24].CLK
clk => dividend[25].CLK
clk => dividend[26].CLK
clk => dividend[27].CLK
clk => dividend[28].CLK
clk => dividend[29].CLK
clk => dividend[30].CLK
clk => dividend[31].CLK
clk => running.CLK
clk => pcpi_rd[0]~reg0.CLK
clk => pcpi_rd[1]~reg0.CLK
clk => pcpi_rd[2]~reg0.CLK
clk => pcpi_rd[3]~reg0.CLK
clk => pcpi_rd[4]~reg0.CLK
clk => pcpi_rd[5]~reg0.CLK
clk => pcpi_rd[6]~reg0.CLK
clk => pcpi_rd[7]~reg0.CLK
clk => pcpi_rd[8]~reg0.CLK
clk => pcpi_rd[9]~reg0.CLK
clk => pcpi_rd[10]~reg0.CLK
clk => pcpi_rd[11]~reg0.CLK
clk => pcpi_rd[12]~reg0.CLK
clk => pcpi_rd[13]~reg0.CLK
clk => pcpi_rd[14]~reg0.CLK
clk => pcpi_rd[15]~reg0.CLK
clk => pcpi_rd[16]~reg0.CLK
clk => pcpi_rd[17]~reg0.CLK
clk => pcpi_rd[18]~reg0.CLK
clk => pcpi_rd[19]~reg0.CLK
clk => pcpi_rd[20]~reg0.CLK
clk => pcpi_rd[21]~reg0.CLK
clk => pcpi_rd[22]~reg0.CLK
clk => pcpi_rd[23]~reg0.CLK
clk => pcpi_rd[24]~reg0.CLK
clk => pcpi_rd[25]~reg0.CLK
clk => pcpi_rd[26]~reg0.CLK
clk => pcpi_rd[27]~reg0.CLK
clk => pcpi_rd[28]~reg0.CLK
clk => pcpi_rd[29]~reg0.CLK
clk => pcpi_rd[30]~reg0.CLK
clk => pcpi_rd[31]~reg0.CLK
clk => pcpi_wr~reg0.CLK
clk => pcpi_ready~reg0.CLK
clk => pcpi_wait_q.CLK
clk => pcpi_wait~reg0.CLK
clk => instr_remu.CLK
clk => instr_rem.CLK
clk => instr_divu.CLK
clk => instr_div.CLK
resetn => always0.IN0
resetn => pcpi_wait.IN1
resetn => pcpi_wait_q.IN1
resetn => running.OUTPUTSELECT
resetn => pcpi_wr.OUTPUTSELECT
resetn => quotient_msk[4].ENA
resetn => quotient_msk[3].ENA
resetn => quotient_msk[2].ENA
resetn => quotient_msk[1].ENA
resetn => quotient_msk[0].ENA
resetn => quotient_msk[5].ENA
resetn => quotient_msk[6].ENA
resetn => quotient_msk[7].ENA
resetn => quotient_msk[8].ENA
resetn => quotient_msk[9].ENA
resetn => quotient_msk[10].ENA
resetn => quotient_msk[11].ENA
resetn => quotient_msk[12].ENA
resetn => quotient_msk[13].ENA
resetn => quotient_msk[14].ENA
resetn => quotient_msk[15].ENA
resetn => quotient_msk[16].ENA
resetn => quotient_msk[17].ENA
resetn => quotient_msk[18].ENA
resetn => quotient_msk[19].ENA
resetn => quotient_msk[20].ENA
resetn => quotient_msk[21].ENA
resetn => quotient_msk[22].ENA
resetn => quotient_msk[23].ENA
resetn => quotient_msk[24].ENA
resetn => quotient_msk[25].ENA
resetn => quotient_msk[26].ENA
resetn => quotient_msk[27].ENA
resetn => quotient_msk[28].ENA
resetn => quotient_msk[29].ENA
resetn => quotient_msk[30].ENA
resetn => quotient_msk[31].ENA
resetn => quotient[0].ENA
resetn => quotient[1].ENA
resetn => quotient[2].ENA
resetn => quotient[3].ENA
resetn => quotient[4].ENA
resetn => quotient[5].ENA
resetn => quotient[6].ENA
resetn => quotient[7].ENA
resetn => quotient[8].ENA
resetn => quotient[9].ENA
resetn => quotient[10].ENA
resetn => quotient[11].ENA
resetn => quotient[12].ENA
resetn => quotient[13].ENA
resetn => quotient[14].ENA
resetn => quotient[15].ENA
resetn => quotient[16].ENA
resetn => quotient[17].ENA
resetn => quotient[18].ENA
resetn => quotient[19].ENA
resetn => quotient[20].ENA
resetn => quotient[21].ENA
resetn => quotient[22].ENA
resetn => quotient[23].ENA
resetn => quotient[24].ENA
resetn => quotient[25].ENA
resetn => quotient[26].ENA
resetn => quotient[27].ENA
resetn => quotient[28].ENA
resetn => quotient[29].ENA
resetn => quotient[30].ENA
resetn => quotient[31].ENA
resetn => outsign.ENA
resetn => divisor[0].ENA
resetn => divisor[1].ENA
resetn => divisor[2].ENA
resetn => divisor[3].ENA
resetn => divisor[4].ENA
resetn => divisor[5].ENA
resetn => divisor[6].ENA
resetn => divisor[7].ENA
resetn => divisor[8].ENA
resetn => divisor[9].ENA
resetn => divisor[10].ENA
resetn => divisor[11].ENA
resetn => divisor[12].ENA
resetn => divisor[13].ENA
resetn => divisor[14].ENA
resetn => divisor[15].ENA
resetn => divisor[16].ENA
resetn => divisor[17].ENA
resetn => divisor[18].ENA
resetn => divisor[19].ENA
resetn => divisor[20].ENA
resetn => divisor[21].ENA
resetn => divisor[22].ENA
resetn => divisor[23].ENA
resetn => divisor[24].ENA
resetn => divisor[25].ENA
resetn => divisor[26].ENA
resetn => divisor[27].ENA
resetn => divisor[28].ENA
resetn => divisor[29].ENA
resetn => divisor[30].ENA
resetn => divisor[31].ENA
resetn => divisor[32].ENA
resetn => divisor[33].ENA
resetn => divisor[34].ENA
resetn => divisor[35].ENA
resetn => divisor[36].ENA
resetn => divisor[37].ENA
resetn => divisor[38].ENA
resetn => divisor[39].ENA
resetn => divisor[40].ENA
resetn => divisor[41].ENA
resetn => divisor[42].ENA
resetn => divisor[43].ENA
resetn => divisor[44].ENA
resetn => divisor[45].ENA
resetn => divisor[46].ENA
resetn => divisor[47].ENA
resetn => divisor[48].ENA
resetn => divisor[49].ENA
resetn => divisor[50].ENA
resetn => divisor[51].ENA
resetn => divisor[52].ENA
resetn => divisor[53].ENA
resetn => divisor[54].ENA
resetn => divisor[55].ENA
resetn => divisor[56].ENA
resetn => divisor[57].ENA
resetn => divisor[58].ENA
resetn => divisor[59].ENA
resetn => divisor[60].ENA
resetn => divisor[61].ENA
resetn => divisor[62].ENA
resetn => dividend[0].ENA
resetn => dividend[1].ENA
resetn => dividend[2].ENA
resetn => dividend[3].ENA
resetn => dividend[4].ENA
resetn => dividend[5].ENA
resetn => dividend[6].ENA
resetn => dividend[7].ENA
resetn => dividend[8].ENA
resetn => dividend[9].ENA
resetn => dividend[10].ENA
resetn => dividend[11].ENA
resetn => dividend[12].ENA
resetn => dividend[13].ENA
resetn => dividend[14].ENA
resetn => dividend[15].ENA
resetn => dividend[16].ENA
resetn => dividend[17].ENA
resetn => dividend[18].ENA
resetn => dividend[19].ENA
resetn => dividend[20].ENA
resetn => dividend[21].ENA
resetn => dividend[22].ENA
resetn => dividend[23].ENA
resetn => dividend[24].ENA
resetn => dividend[25].ENA
resetn => dividend[26].ENA
resetn => dividend[27].ENA
resetn => dividend[28].ENA
resetn => dividend[29].ENA
resetn => dividend[30].ENA
resetn => dividend[31].ENA
pcpi_valid => always0.IN1
pcpi_insn[0] => Equal0.IN3
pcpi_insn[1] => Equal0.IN2
pcpi_insn[2] => Equal0.IN6
pcpi_insn[3] => Equal0.IN5
pcpi_insn[4] => Equal0.IN1
pcpi_insn[5] => Equal0.IN0
pcpi_insn[6] => Equal0.IN4
pcpi_insn[7] => ~NO_FANOUT~
pcpi_insn[8] => ~NO_FANOUT~
pcpi_insn[9] => ~NO_FANOUT~
pcpi_insn[10] => ~NO_FANOUT~
pcpi_insn[11] => ~NO_FANOUT~
pcpi_insn[12] => Decoder0.IN2
pcpi_insn[13] => Decoder0.IN1
pcpi_insn[14] => Decoder0.IN0
pcpi_insn[15] => ~NO_FANOUT~
pcpi_insn[16] => ~NO_FANOUT~
pcpi_insn[17] => ~NO_FANOUT~
pcpi_insn[18] => ~NO_FANOUT~
pcpi_insn[19] => ~NO_FANOUT~
pcpi_insn[20] => ~NO_FANOUT~
pcpi_insn[21] => ~NO_FANOUT~
pcpi_insn[22] => ~NO_FANOUT~
pcpi_insn[23] => ~NO_FANOUT~
pcpi_insn[24] => ~NO_FANOUT~
pcpi_insn[25] => Equal1.IN0
pcpi_insn[26] => Equal1.IN6
pcpi_insn[27] => Equal1.IN5
pcpi_insn[28] => Equal1.IN4
pcpi_insn[29] => Equal1.IN3
pcpi_insn[30] => Equal1.IN2
pcpi_insn[31] => Equal1.IN1
pcpi_rs1[0] => dividend.DATAA
pcpi_rs1[0] => Add0.IN33
pcpi_rs1[1] => dividend.DATAA
pcpi_rs1[1] => Add0.IN32
pcpi_rs1[2] => dividend.DATAA
pcpi_rs1[2] => Add0.IN31
pcpi_rs1[3] => dividend.DATAA
pcpi_rs1[3] => Add0.IN30
pcpi_rs1[4] => dividend.DATAA
pcpi_rs1[4] => Add0.IN29
pcpi_rs1[5] => dividend.DATAA
pcpi_rs1[5] => Add0.IN28
pcpi_rs1[6] => dividend.DATAA
pcpi_rs1[6] => Add0.IN27
pcpi_rs1[7] => dividend.DATAA
pcpi_rs1[7] => Add0.IN26
pcpi_rs1[8] => dividend.DATAA
pcpi_rs1[8] => Add0.IN25
pcpi_rs1[9] => dividend.DATAA
pcpi_rs1[9] => Add0.IN24
pcpi_rs1[10] => dividend.DATAA
pcpi_rs1[10] => Add0.IN23
pcpi_rs1[11] => dividend.DATAA
pcpi_rs1[11] => Add0.IN22
pcpi_rs1[12] => dividend.DATAA
pcpi_rs1[12] => Add0.IN21
pcpi_rs1[13] => dividend.DATAA
pcpi_rs1[13] => Add0.IN20
pcpi_rs1[14] => dividend.DATAA
pcpi_rs1[14] => Add0.IN19
pcpi_rs1[15] => dividend.DATAA
pcpi_rs1[15] => Add0.IN18
pcpi_rs1[16] => dividend.DATAA
pcpi_rs1[16] => Add0.IN17
pcpi_rs1[17] => dividend.DATAA
pcpi_rs1[17] => Add0.IN16
pcpi_rs1[18] => dividend.DATAA
pcpi_rs1[18] => Add0.IN15
pcpi_rs1[19] => dividend.DATAA
pcpi_rs1[19] => Add0.IN14
pcpi_rs1[20] => dividend.DATAA
pcpi_rs1[20] => Add0.IN13
pcpi_rs1[21] => dividend.DATAA
pcpi_rs1[21] => Add0.IN12
pcpi_rs1[22] => dividend.DATAA
pcpi_rs1[22] => Add0.IN11
pcpi_rs1[23] => dividend.DATAA
pcpi_rs1[23] => Add0.IN10
pcpi_rs1[24] => dividend.DATAA
pcpi_rs1[24] => Add0.IN9
pcpi_rs1[25] => dividend.DATAA
pcpi_rs1[25] => Add0.IN8
pcpi_rs1[26] => dividend.DATAA
pcpi_rs1[26] => Add0.IN7
pcpi_rs1[27] => dividend.DATAA
pcpi_rs1[27] => Add0.IN6
pcpi_rs1[28] => dividend.DATAA
pcpi_rs1[28] => Add0.IN5
pcpi_rs1[29] => dividend.DATAA
pcpi_rs1[29] => Add0.IN4
pcpi_rs1[30] => dividend.DATAA
pcpi_rs1[30] => Add0.IN3
pcpi_rs1[31] => dividend.IN1
pcpi_rs1[31] => dividend.DATAA
pcpi_rs1[31] => outsign.IN0
pcpi_rs1[31] => outsign.IN1
pcpi_rs1[31] => Add0.IN2
pcpi_rs2[0] => divisor.DATAA
pcpi_rs2[0] => WideOr1.IN0
pcpi_rs2[0] => Add1.IN64
pcpi_rs2[1] => divisor.DATAA
pcpi_rs2[1] => WideOr1.IN1
pcpi_rs2[1] => Add1.IN63
pcpi_rs2[2] => divisor.DATAA
pcpi_rs2[2] => WideOr1.IN2
pcpi_rs2[2] => Add1.IN62
pcpi_rs2[3] => divisor.DATAA
pcpi_rs2[3] => WideOr1.IN3
pcpi_rs2[3] => Add1.IN61
pcpi_rs2[4] => divisor.DATAA
pcpi_rs2[4] => WideOr1.IN4
pcpi_rs2[4] => Add1.IN60
pcpi_rs2[5] => divisor.DATAA
pcpi_rs2[5] => WideOr1.IN5
pcpi_rs2[5] => Add1.IN59
pcpi_rs2[6] => divisor.DATAA
pcpi_rs2[6] => WideOr1.IN6
pcpi_rs2[6] => Add1.IN58
pcpi_rs2[7] => divisor.DATAA
pcpi_rs2[7] => WideOr1.IN7
pcpi_rs2[7] => Add1.IN57
pcpi_rs2[8] => divisor.DATAA
pcpi_rs2[8] => WideOr1.IN8
pcpi_rs2[8] => Add1.IN56
pcpi_rs2[9] => divisor.DATAA
pcpi_rs2[9] => WideOr1.IN9
pcpi_rs2[9] => Add1.IN55
pcpi_rs2[10] => divisor.DATAA
pcpi_rs2[10] => WideOr1.IN10
pcpi_rs2[10] => Add1.IN54
pcpi_rs2[11] => divisor.DATAA
pcpi_rs2[11] => WideOr1.IN11
pcpi_rs2[11] => Add1.IN53
pcpi_rs2[12] => divisor.DATAA
pcpi_rs2[12] => WideOr1.IN12
pcpi_rs2[12] => Add1.IN52
pcpi_rs2[13] => divisor.DATAA
pcpi_rs2[13] => WideOr1.IN13
pcpi_rs2[13] => Add1.IN51
pcpi_rs2[14] => divisor.DATAA
pcpi_rs2[14] => WideOr1.IN14
pcpi_rs2[14] => Add1.IN50
pcpi_rs2[15] => divisor.DATAA
pcpi_rs2[15] => WideOr1.IN15
pcpi_rs2[15] => Add1.IN49
pcpi_rs2[16] => divisor.DATAA
pcpi_rs2[16] => WideOr1.IN16
pcpi_rs2[16] => Add1.IN48
pcpi_rs2[17] => divisor.DATAA
pcpi_rs2[17] => WideOr1.IN17
pcpi_rs2[17] => Add1.IN47
pcpi_rs2[18] => divisor.DATAA
pcpi_rs2[18] => WideOr1.IN18
pcpi_rs2[18] => Add1.IN46
pcpi_rs2[19] => divisor.DATAA
pcpi_rs2[19] => WideOr1.IN19
pcpi_rs2[19] => Add1.IN45
pcpi_rs2[20] => divisor.DATAA
pcpi_rs2[20] => WideOr1.IN20
pcpi_rs2[20] => Add1.IN44
pcpi_rs2[21] => divisor.DATAA
pcpi_rs2[21] => WideOr1.IN21
pcpi_rs2[21] => Add1.IN43
pcpi_rs2[22] => divisor.DATAA
pcpi_rs2[22] => WideOr1.IN22
pcpi_rs2[22] => Add1.IN42
pcpi_rs2[23] => divisor.DATAA
pcpi_rs2[23] => WideOr1.IN23
pcpi_rs2[23] => Add1.IN41
pcpi_rs2[24] => divisor.DATAA
pcpi_rs2[24] => WideOr1.IN24
pcpi_rs2[24] => Add1.IN40
pcpi_rs2[25] => divisor.DATAA
pcpi_rs2[25] => WideOr1.IN25
pcpi_rs2[25] => Add1.IN39
pcpi_rs2[26] => divisor.DATAA
pcpi_rs2[26] => WideOr1.IN26
pcpi_rs2[26] => Add1.IN38
pcpi_rs2[27] => divisor.DATAA
pcpi_rs2[27] => WideOr1.IN27
pcpi_rs2[27] => Add1.IN37
pcpi_rs2[28] => divisor.DATAA
pcpi_rs2[28] => WideOr1.IN28
pcpi_rs2[28] => Add1.IN36
pcpi_rs2[29] => divisor.DATAA
pcpi_rs2[29] => WideOr1.IN29
pcpi_rs2[29] => Add1.IN35
pcpi_rs2[30] => divisor.DATAA
pcpi_rs2[30] => WideOr1.IN30
pcpi_rs2[30] => Add1.IN34
pcpi_rs2[31] => divisor.IN1
pcpi_rs2[31] => divisor.DATAA
pcpi_rs2[31] => outsign.IN1
pcpi_rs2[31] => WideOr1.IN31
pcpi_rs2[31] => Add1.IN33
pcpi_wr <= pcpi_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[0] <= pcpi_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[1] <= pcpi_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[2] <= pcpi_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[3] <= pcpi_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[4] <= pcpi_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[5] <= pcpi_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[6] <= pcpi_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[7] <= pcpi_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[8] <= pcpi_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[9] <= pcpi_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[10] <= pcpi_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[11] <= pcpi_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[12] <= pcpi_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[13] <= pcpi_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[14] <= pcpi_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[15] <= pcpi_rd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[16] <= pcpi_rd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[17] <= pcpi_rd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[18] <= pcpi_rd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[19] <= pcpi_rd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[20] <= pcpi_rd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[21] <= pcpi_rd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[22] <= pcpi_rd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[23] <= pcpi_rd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[24] <= pcpi_rd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[25] <= pcpi_rd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[26] <= pcpi_rd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[27] <= pcpi_rd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[28] <= pcpi_rd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[29] <= pcpi_rd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[30] <= pcpi_rd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[31] <= pcpi_rd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_wait <= pcpi_wait~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_ready <= pcpi_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


