
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

10000100 <_vector_table>:
10000100:	98 05 00 20 8d 0e 00 10 19 21 00 10 49 0e 00 10     ... .....!..I...
	...
1000012c:	15 0d 00 10 00 00 00 00 00 00 00 00 b5 0c 00 10     ................
1000013c:	95 10 00 10                                         ....

10000140 <_irq_vector_table>:
10000140:	85 0d 00 10 85 0d 00 10 85 0d 00 10 85 0d 00 10     ................
10000150:	85 0d 00 10 85 0d 00 10 85 0d 00 10 85 0d 00 10     ................
10000160:	85 0d 00 10 85 0d 00 10 85 0d 00 10 85 0d 00 10     ................
10000170:	85 0d 00 10 85 0d 00 10 85 0d 00 10 85 0d 00 10     ................
10000180:	85 0d 00 10 85 0d 00 10 85 0d 00 10 85 0d 00 10     ................
10000190:	85 0d 00 10 85 0d 00 10 85 0d 00 10 85 0d 00 10     ................
100001a0:	85 0d 00 10 85 0d 00 10                             ........

Disassembly of section text:

100001a8 <__gnu_thumb1_case_sqi>:
100001a8:	b402      	push	{r1}
100001aa:	4671      	mov	r1, lr
100001ac:	0849      	lsrs	r1, r1, #1
100001ae:	0049      	lsls	r1, r1, #1
100001b0:	5609      	ldrsb	r1, [r1, r0]
100001b2:	0049      	lsls	r1, r1, #1
100001b4:	448e      	add	lr, r1
100001b6:	bc02      	pop	{r1}
100001b8:	4770      	bx	lr
100001ba:	46c0      	nop			; (mov r8, r8)

100001bc <__gnu_thumb1_case_uqi>:
100001bc:	b402      	push	{r1}
100001be:	4671      	mov	r1, lr
100001c0:	0849      	lsrs	r1, r1, #1
100001c2:	0049      	lsls	r1, r1, #1
100001c4:	5c09      	ldrb	r1, [r1, r0]
100001c6:	0049      	lsls	r1, r1, #1
100001c8:	448e      	add	lr, r1
100001ca:	bc02      	pop	{r1}
100001cc:	4770      	bx	lr
100001ce:	46c0      	nop			; (mov r8, r8)

100001d0 <__gnu_thumb1_case_shi>:
100001d0:	b403      	push	{r0, r1}
100001d2:	4671      	mov	r1, lr
100001d4:	0849      	lsrs	r1, r1, #1
100001d6:	0040      	lsls	r0, r0, #1
100001d8:	0049      	lsls	r1, r1, #1
100001da:	5e09      	ldrsh	r1, [r1, r0]
100001dc:	0049      	lsls	r1, r1, #1
100001de:	448e      	add	lr, r1
100001e0:	bc03      	pop	{r0, r1}
100001e2:	4770      	bx	lr

100001e4 <__udivsi3>:
100001e4:	2900      	cmp	r1, #0
100001e6:	d034      	beq.n	10000252 <.udivsi3_skip_div0_test+0x6a>

100001e8 <.udivsi3_skip_div0_test>:
100001e8:	2301      	movs	r3, #1
100001ea:	2200      	movs	r2, #0
100001ec:	b410      	push	{r4}
100001ee:	4288      	cmp	r0, r1
100001f0:	d32c      	bcc.n	1000024c <.udivsi3_skip_div0_test+0x64>
100001f2:	2401      	movs	r4, #1
100001f4:	0724      	lsls	r4, r4, #28
100001f6:	42a1      	cmp	r1, r4
100001f8:	d204      	bcs.n	10000204 <.udivsi3_skip_div0_test+0x1c>
100001fa:	4281      	cmp	r1, r0
100001fc:	d202      	bcs.n	10000204 <.udivsi3_skip_div0_test+0x1c>
100001fe:	0109      	lsls	r1, r1, #4
10000200:	011b      	lsls	r3, r3, #4
10000202:	e7f8      	b.n	100001f6 <.udivsi3_skip_div0_test+0xe>
10000204:	00e4      	lsls	r4, r4, #3
10000206:	42a1      	cmp	r1, r4
10000208:	d204      	bcs.n	10000214 <.udivsi3_skip_div0_test+0x2c>
1000020a:	4281      	cmp	r1, r0
1000020c:	d202      	bcs.n	10000214 <.udivsi3_skip_div0_test+0x2c>
1000020e:	0049      	lsls	r1, r1, #1
10000210:	005b      	lsls	r3, r3, #1
10000212:	e7f8      	b.n	10000206 <.udivsi3_skip_div0_test+0x1e>
10000214:	4288      	cmp	r0, r1
10000216:	d301      	bcc.n	1000021c <.udivsi3_skip_div0_test+0x34>
10000218:	1a40      	subs	r0, r0, r1
1000021a:	431a      	orrs	r2, r3
1000021c:	084c      	lsrs	r4, r1, #1
1000021e:	42a0      	cmp	r0, r4
10000220:	d302      	bcc.n	10000228 <.udivsi3_skip_div0_test+0x40>
10000222:	1b00      	subs	r0, r0, r4
10000224:	085c      	lsrs	r4, r3, #1
10000226:	4322      	orrs	r2, r4
10000228:	088c      	lsrs	r4, r1, #2
1000022a:	42a0      	cmp	r0, r4
1000022c:	d302      	bcc.n	10000234 <.udivsi3_skip_div0_test+0x4c>
1000022e:	1b00      	subs	r0, r0, r4
10000230:	089c      	lsrs	r4, r3, #2
10000232:	4322      	orrs	r2, r4
10000234:	08cc      	lsrs	r4, r1, #3
10000236:	42a0      	cmp	r0, r4
10000238:	d302      	bcc.n	10000240 <.udivsi3_skip_div0_test+0x58>
1000023a:	1b00      	subs	r0, r0, r4
1000023c:	08dc      	lsrs	r4, r3, #3
1000023e:	4322      	orrs	r2, r4
10000240:	2800      	cmp	r0, #0
10000242:	d003      	beq.n	1000024c <.udivsi3_skip_div0_test+0x64>
10000244:	091b      	lsrs	r3, r3, #4
10000246:	d001      	beq.n	1000024c <.udivsi3_skip_div0_test+0x64>
10000248:	0909      	lsrs	r1, r1, #4
1000024a:	e7e3      	b.n	10000214 <.udivsi3_skip_div0_test+0x2c>
1000024c:	0010      	movs	r0, r2
1000024e:	bc10      	pop	{r4}
10000250:	4770      	bx	lr
10000252:	b501      	push	{r0, lr}
10000254:	2000      	movs	r0, #0
10000256:	f000 f80b 	bl	10000270 <__aeabi_idiv0>
1000025a:	bd02      	pop	{r1, pc}

1000025c <__aeabi_uidivmod>:
1000025c:	2900      	cmp	r1, #0
1000025e:	d0f8      	beq.n	10000252 <.udivsi3_skip_div0_test+0x6a>
10000260:	b503      	push	{r0, r1, lr}
10000262:	f7ff ffc1 	bl	100001e8 <.udivsi3_skip_div0_test>
10000266:	bc0e      	pop	{r1, r2, r3}
10000268:	4342      	muls	r2, r0
1000026a:	1a89      	subs	r1, r1, r2
1000026c:	4718      	bx	r3
1000026e:	46c0      	nop			; (mov r8, r8)

10000270 <__aeabi_idiv0>:
10000270:	4770      	bx	lr
10000272:	46c0      	nop			; (mov r8, r8)

10000274 <__clzsi2>:
10000274:	211c      	movs	r1, #28
10000276:	2301      	movs	r3, #1
10000278:	041b      	lsls	r3, r3, #16
1000027a:	4298      	cmp	r0, r3
1000027c:	d301      	bcc.n	10000282 <__clzsi2+0xe>
1000027e:	0c00      	lsrs	r0, r0, #16
10000280:	3910      	subs	r1, #16
10000282:	0a1b      	lsrs	r3, r3, #8
10000284:	4298      	cmp	r0, r3
10000286:	d301      	bcc.n	1000028c <__clzsi2+0x18>
10000288:	0a00      	lsrs	r0, r0, #8
1000028a:	3908      	subs	r1, #8
1000028c:	091b      	lsrs	r3, r3, #4
1000028e:	4298      	cmp	r0, r3
10000290:	d301      	bcc.n	10000296 <__clzsi2+0x22>
10000292:	0900      	lsrs	r0, r0, #4
10000294:	3904      	subs	r1, #4
10000296:	a202      	add	r2, pc, #8	; (adr r2, 100002a0 <__clzsi2+0x2c>)
10000298:	5c10      	ldrb	r0, [r2, r0]
1000029a:	1840      	adds	r0, r0, r1
1000029c:	4770      	bx	lr
1000029e:	46c0      	nop			; (mov r8, r8)
100002a0:	02020304 	.word	0x02020304
100002a4:	01010101 	.word	0x01010101
	...

100002b0 <__aeabi_uldivmod>:
100002b0:	2b00      	cmp	r3, #0
100002b2:	d111      	bne.n	100002d8 <__aeabi_uldivmod+0x28>
100002b4:	2a00      	cmp	r2, #0
100002b6:	d10f      	bne.n	100002d8 <__aeabi_uldivmod+0x28>
100002b8:	2900      	cmp	r1, #0
100002ba:	d100      	bne.n	100002be <__aeabi_uldivmod+0xe>
100002bc:	2800      	cmp	r0, #0
100002be:	d002      	beq.n	100002c6 <__aeabi_uldivmod+0x16>
100002c0:	2100      	movs	r1, #0
100002c2:	43c9      	mvns	r1, r1
100002c4:	0008      	movs	r0, r1
100002c6:	b407      	push	{r0, r1, r2}
100002c8:	4802      	ldr	r0, [pc, #8]	; (100002d4 <__aeabi_uldivmod+0x24>)
100002ca:	a102      	add	r1, pc, #8	; (adr r1, 100002d4 <__aeabi_uldivmod+0x24>)
100002cc:	1840      	adds	r0, r0, r1
100002ce:	9002      	str	r0, [sp, #8]
100002d0:	bd03      	pop	{r0, r1, pc}
100002d2:	46c0      	nop			; (mov r8, r8)
100002d4:	ffffff9d 	.word	0xffffff9d
100002d8:	b403      	push	{r0, r1}
100002da:	4668      	mov	r0, sp
100002dc:	b501      	push	{r0, lr}
100002de:	9802      	ldr	r0, [sp, #8]
100002e0:	f000 f84e 	bl	10000380 <__udivmoddi4>
100002e4:	9b01      	ldr	r3, [sp, #4]
100002e6:	469e      	mov	lr, r3
100002e8:	b002      	add	sp, #8
100002ea:	bc0c      	pop	{r2, r3}
100002ec:	4770      	bx	lr
100002ee:	46c0      	nop			; (mov r8, r8)

100002f0 <__aeabi_llsr>:
100002f0:	40d0      	lsrs	r0, r2
100002f2:	000b      	movs	r3, r1
100002f4:	40d1      	lsrs	r1, r2
100002f6:	469c      	mov	ip, r3
100002f8:	3a20      	subs	r2, #32
100002fa:	40d3      	lsrs	r3, r2
100002fc:	4318      	orrs	r0, r3
100002fe:	4252      	negs	r2, r2
10000300:	4663      	mov	r3, ip
10000302:	4093      	lsls	r3, r2
10000304:	4318      	orrs	r0, r3
10000306:	4770      	bx	lr

10000308 <__aeabi_llsl>:
10000308:	4091      	lsls	r1, r2
1000030a:	0003      	movs	r3, r0
1000030c:	4090      	lsls	r0, r2
1000030e:	469c      	mov	ip, r3
10000310:	3a20      	subs	r2, #32
10000312:	4093      	lsls	r3, r2
10000314:	4319      	orrs	r1, r3
10000316:	4252      	negs	r2, r2
10000318:	4663      	mov	r3, ip
1000031a:	40d3      	lsrs	r3, r2
1000031c:	4319      	orrs	r1, r3
1000031e:	4770      	bx	lr

10000320 <__clzdi2>:
10000320:	b510      	push	{r4, lr}
10000322:	2900      	cmp	r1, #0
10000324:	d103      	bne.n	1000032e <__clzdi2+0xe>
10000326:	f7ff ffa5 	bl	10000274 <__clzsi2>
1000032a:	3020      	adds	r0, #32
1000032c:	e002      	b.n	10000334 <__clzdi2+0x14>
1000032e:	0008      	movs	r0, r1
10000330:	f7ff ffa0 	bl	10000274 <__clzsi2>
10000334:	bd10      	pop	{r4, pc}
10000336:	46c0      	nop			; (mov r8, r8)

10000338 <__aeabi_lmul>:
10000338:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000033a:	9301      	str	r3, [sp, #4]
1000033c:	b283      	uxth	r3, r0
1000033e:	469c      	mov	ip, r3
10000340:	0006      	movs	r6, r0
10000342:	0c03      	lsrs	r3, r0, #16
10000344:	4660      	mov	r0, ip
10000346:	000d      	movs	r5, r1
10000348:	4661      	mov	r1, ip
1000034a:	b297      	uxth	r7, r2
1000034c:	4378      	muls	r0, r7
1000034e:	0c14      	lsrs	r4, r2, #16
10000350:	435f      	muls	r7, r3
10000352:	4363      	muls	r3, r4
10000354:	434c      	muls	r4, r1
10000356:	0c01      	lsrs	r1, r0, #16
10000358:	468c      	mov	ip, r1
1000035a:	19e4      	adds	r4, r4, r7
1000035c:	4464      	add	r4, ip
1000035e:	42a7      	cmp	r7, r4
10000360:	d902      	bls.n	10000368 <__aeabi_lmul+0x30>
10000362:	2180      	movs	r1, #128	; 0x80
10000364:	0249      	lsls	r1, r1, #9
10000366:	185b      	adds	r3, r3, r1
10000368:	9901      	ldr	r1, [sp, #4]
1000036a:	436a      	muls	r2, r5
1000036c:	4371      	muls	r1, r6
1000036e:	0c27      	lsrs	r7, r4, #16
10000370:	18fb      	adds	r3, r7, r3
10000372:	0424      	lsls	r4, r4, #16
10000374:	18c9      	adds	r1, r1, r3
10000376:	b280      	uxth	r0, r0
10000378:	1820      	adds	r0, r4, r0
1000037a:	1889      	adds	r1, r1, r2
1000037c:	b003      	add	sp, #12
1000037e:	bdf0      	pop	{r4, r5, r6, r7, pc}

10000380 <__udivmoddi4>:
10000380:	b5f0      	push	{r4, r5, r6, r7, lr}
10000382:	0006      	movs	r6, r0
10000384:	000f      	movs	r7, r1
10000386:	0015      	movs	r5, r2
10000388:	001c      	movs	r4, r3
1000038a:	b085      	sub	sp, #20
1000038c:	428b      	cmp	r3, r1
1000038e:	d863      	bhi.n	10000458 <__udivmoddi4+0xd8>
10000390:	d101      	bne.n	10000396 <__udivmoddi4+0x16>
10000392:	4282      	cmp	r2, r0
10000394:	d860      	bhi.n	10000458 <__udivmoddi4+0xd8>
10000396:	0021      	movs	r1, r4
10000398:	0028      	movs	r0, r5
1000039a:	f7ff ffc1 	bl	10000320 <__clzdi2>
1000039e:	0039      	movs	r1, r7
100003a0:	9000      	str	r0, [sp, #0]
100003a2:	0030      	movs	r0, r6
100003a4:	f7ff ffbc 	bl	10000320 <__clzdi2>
100003a8:	9b00      	ldr	r3, [sp, #0]
100003aa:	0021      	movs	r1, r4
100003ac:	1a1b      	subs	r3, r3, r0
100003ae:	001a      	movs	r2, r3
100003b0:	0028      	movs	r0, r5
100003b2:	9303      	str	r3, [sp, #12]
100003b4:	f7ff ffa8 	bl	10000308 <__aeabi_llsl>
100003b8:	9000      	str	r0, [sp, #0]
100003ba:	9101      	str	r1, [sp, #4]
100003bc:	42b9      	cmp	r1, r7
100003be:	d845      	bhi.n	1000044c <__udivmoddi4+0xcc>
100003c0:	d101      	bne.n	100003c6 <__udivmoddi4+0x46>
100003c2:	42b0      	cmp	r0, r6
100003c4:	d842      	bhi.n	1000044c <__udivmoddi4+0xcc>
100003c6:	9b00      	ldr	r3, [sp, #0]
100003c8:	9c01      	ldr	r4, [sp, #4]
100003ca:	2001      	movs	r0, #1
100003cc:	2100      	movs	r1, #0
100003ce:	9a03      	ldr	r2, [sp, #12]
100003d0:	1af6      	subs	r6, r6, r3
100003d2:	41a7      	sbcs	r7, r4
100003d4:	f7ff ff98 	bl	10000308 <__aeabi_llsl>
100003d8:	0004      	movs	r4, r0
100003da:	000d      	movs	r5, r1
100003dc:	9b03      	ldr	r3, [sp, #12]
100003de:	2b00      	cmp	r3, #0
100003e0:	d02b      	beq.n	1000043a <__udivmoddi4+0xba>
100003e2:	9b01      	ldr	r3, [sp, #4]
100003e4:	9a00      	ldr	r2, [sp, #0]
100003e6:	07db      	lsls	r3, r3, #31
100003e8:	0850      	lsrs	r0, r2, #1
100003ea:	4318      	orrs	r0, r3
100003ec:	9b01      	ldr	r3, [sp, #4]
100003ee:	0859      	lsrs	r1, r3, #1
100003f0:	9b03      	ldr	r3, [sp, #12]
100003f2:	469c      	mov	ip, r3
100003f4:	42b9      	cmp	r1, r7
100003f6:	d82c      	bhi.n	10000452 <__udivmoddi4+0xd2>
100003f8:	d101      	bne.n	100003fe <__udivmoddi4+0x7e>
100003fa:	42b0      	cmp	r0, r6
100003fc:	d829      	bhi.n	10000452 <__udivmoddi4+0xd2>
100003fe:	0032      	movs	r2, r6
10000400:	003b      	movs	r3, r7
10000402:	1a12      	subs	r2, r2, r0
10000404:	418b      	sbcs	r3, r1
10000406:	2601      	movs	r6, #1
10000408:	1892      	adds	r2, r2, r2
1000040a:	415b      	adcs	r3, r3
1000040c:	2700      	movs	r7, #0
1000040e:	18b6      	adds	r6, r6, r2
10000410:	415f      	adcs	r7, r3
10000412:	2301      	movs	r3, #1
10000414:	425b      	negs	r3, r3
10000416:	449c      	add	ip, r3
10000418:	4663      	mov	r3, ip
1000041a:	2b00      	cmp	r3, #0
1000041c:	d1ea      	bne.n	100003f4 <__udivmoddi4+0x74>
1000041e:	0030      	movs	r0, r6
10000420:	0039      	movs	r1, r7
10000422:	9a03      	ldr	r2, [sp, #12]
10000424:	f7ff ff64 	bl	100002f0 <__aeabi_llsr>
10000428:	9a03      	ldr	r2, [sp, #12]
1000042a:	19a4      	adds	r4, r4, r6
1000042c:	417d      	adcs	r5, r7
1000042e:	0006      	movs	r6, r0
10000430:	000f      	movs	r7, r1
10000432:	f7ff ff69 	bl	10000308 <__aeabi_llsl>
10000436:	1a24      	subs	r4, r4, r0
10000438:	418d      	sbcs	r5, r1
1000043a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000043c:	2b00      	cmp	r3, #0
1000043e:	d001      	beq.n	10000444 <__udivmoddi4+0xc4>
10000440:	601e      	str	r6, [r3, #0]
10000442:	605f      	str	r7, [r3, #4]
10000444:	0020      	movs	r0, r4
10000446:	0029      	movs	r1, r5
10000448:	b005      	add	sp, #20
1000044a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000044c:	2400      	movs	r4, #0
1000044e:	2500      	movs	r5, #0
10000450:	e7c4      	b.n	100003dc <__udivmoddi4+0x5c>
10000452:	19b6      	adds	r6, r6, r6
10000454:	417f      	adcs	r7, r7
10000456:	e7dc      	b.n	10000412 <__udivmoddi4+0x92>
10000458:	2400      	movs	r4, #0
1000045a:	2500      	movs	r5, #0
1000045c:	e7ed      	b.n	1000043a <__udivmoddi4+0xba>
	...

10000460 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
10000460:	680b      	ldr	r3, [r1, #0]
{
10000462:	b510      	push	{r4, lr}
	ctx->count++;
10000464:	3301      	adds	r3, #1
10000466:	600b      	str	r3, [r1, #0]
	return _char_out(c);
10000468:	4b01      	ldr	r3, [pc, #4]	; (10000470 <char_out+0x10>)
1000046a:	681b      	ldr	r3, [r3, #0]
1000046c:	4798      	blx	r3
}
1000046e:	bd10      	pop	{r4, pc}
10000470:	20000000 	.word	0x20000000

10000474 <__printk_hook_install>:
	_char_out = fn;
10000474:	4b01      	ldr	r3, [pc, #4]	; (1000047c <__printk_hook_install+0x8>)
10000476:	6018      	str	r0, [r3, #0]
}
10000478:	4770      	bx	lr
1000047a:	46c0      	nop			; (mov r8, r8)
1000047c:	20000000 	.word	0x20000000

10000480 <vprintk>:

void vprintk(const char *fmt, va_list ap)
{
10000480:	b507      	push	{r0, r1, r2, lr}
10000482:	000b      	movs	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
10000484:	2100      	movs	r1, #0
{
10000486:	0002      	movs	r2, r0
		struct out_context ctx = { 0 };
10000488:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
1000048a:	4802      	ldr	r0, [pc, #8]	; (10000494 <vprintk+0x14>)
1000048c:	a901      	add	r1, sp, #4
1000048e:	f000 f803 	bl	10000498 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
10000492:	bd07      	pop	{r0, r1, r2, pc}
10000494:	10000461 	.word	0x10000461

10000498 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
10000498:	b5f0      	push	{r4, r5, r6, r7, lr}
1000049a:	001e      	movs	r6, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
1000049c:	2700      	movs	r7, #0
{
1000049e:	b097      	sub	sp, #92	; 0x5c
100004a0:	9005      	str	r0, [sp, #20]
100004a2:	9106      	str	r1, [sp, #24]
100004a4:	9208      	str	r2, [sp, #32]
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
100004a6:	9b08      	ldr	r3, [sp, #32]
100004a8:	7818      	ldrb	r0, [r3, #0]
100004aa:	2800      	cmp	r0, #0
100004ac:	d101      	bne.n	100004b2 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
100004ae:	0038      	movs	r0, r7
100004b0:	e32d      	b.n	10000b0e <cbvprintf+0x676>
			OUTC(*fp++);
100004b2:	9b08      	ldr	r3, [sp, #32]
100004b4:	3301      	adds	r3, #1
100004b6:	9307      	str	r3, [sp, #28]
		if (*fp != '%') {
100004b8:	2825      	cmp	r0, #37	; 0x25
100004ba:	d00b      	beq.n	100004d4 <cbvprintf+0x3c>
			OUTC(*fp++);
100004bc:	9906      	ldr	r1, [sp, #24]
100004be:	9b05      	ldr	r3, [sp, #20]
100004c0:	4798      	blx	r3
100004c2:	2800      	cmp	r0, #0
100004c4:	da00      	bge.n	100004c8 <cbvprintf+0x30>
100004c6:	e322      	b.n	10000b0e <cbvprintf+0x676>
			continue;
100004c8:	0034      	movs	r4, r6
			OUTC(*fp++);
100004ca:	3701      	adds	r7, #1
			continue;
100004cc:	9b07      	ldr	r3, [sp, #28]
100004ce:	0026      	movs	r6, r4
100004d0:	9308      	str	r3, [sp, #32]
100004d2:	e7e8      	b.n	100004a6 <cbvprintf+0xe>
		} state = {
100004d4:	ac10      	add	r4, sp, #64	; 0x40
100004d6:	2218      	movs	r2, #24
100004d8:	2100      	movs	r1, #0
100004da:	0020      	movs	r0, r4
100004dc:	f001 fe3e 	bl	1000215c <memset>
	if (*sp == '%') {
100004e0:	9b08      	ldr	r3, [sp, #32]
100004e2:	785b      	ldrb	r3, [r3, #1]
100004e4:	2b25      	cmp	r3, #37	; 0x25
100004e6:	d117      	bne.n	10000518 <cbvprintf+0x80>
		conv->specifier = *sp++;
100004e8:	9a08      	ldr	r2, [sp, #32]
100004ea:	72e3      	strb	r3, [r4, #11]
100004ec:	3202      	adds	r2, #2
100004ee:	9207      	str	r2, [sp, #28]
		if (conv->width_star) {
100004f0:	2201      	movs	r2, #1
100004f2:	ab10      	add	r3, sp, #64	; 0x40
100004f4:	7a59      	ldrb	r1, [r3, #9]
100004f6:	4211      	tst	r1, r2
100004f8:	d100      	bne.n	100004fc <cbvprintf+0x64>
100004fa:	e175      	b.n	100007e8 <cbvprintf+0x350>
			width = va_arg(ap, int);
100004fc:	0034      	movs	r4, r6
100004fe:	cc04      	ldmia	r4!, {r2}
10000500:	9203      	str	r2, [sp, #12]
			if (width < 0) {
10000502:	2a00      	cmp	r2, #0
10000504:	db00      	blt.n	10000508 <cbvprintf+0x70>
10000506:	e175      	b.n	100007f4 <cbvprintf+0x35c>
				conv->flag_dash = true;
10000508:	2004      	movs	r0, #4
1000050a:	7a1a      	ldrb	r2, [r3, #8]
1000050c:	4302      	orrs	r2, r0
1000050e:	721a      	strb	r2, [r3, #8]
				width = -width;
10000510:	9b03      	ldr	r3, [sp, #12]
		int width = -1;
10000512:	425b      	negs	r3, r3
10000514:	9303      	str	r3, [sp, #12]
10000516:	e16d      	b.n	100007f4 <cbvprintf+0x35c>
10000518:	2200      	movs	r2, #0
1000051a:	0014      	movs	r4, r2
1000051c:	4694      	mov	ip, r2
1000051e:	0011      	movs	r1, r2
10000520:	9203      	str	r2, [sp, #12]
		switch (*sp) {
10000522:	9b07      	ldr	r3, [sp, #28]
10000524:	781b      	ldrb	r3, [r3, #0]
10000526:	2b2b      	cmp	r3, #43	; 0x2b
10000528:	d06f      	beq.n	1000060a <cbvprintf+0x172>
1000052a:	d868      	bhi.n	100005fe <cbvprintf+0x166>
1000052c:	2b20      	cmp	r3, #32
1000052e:	d072      	beq.n	10000616 <cbvprintf+0x17e>
10000530:	2b23      	cmp	r3, #35	; 0x23
10000532:	d072      	beq.n	1000061a <cbvprintf+0x182>
10000534:	2900      	cmp	r1, #0
10000536:	d004      	beq.n	10000542 <cbvprintf+0xaa>
10000538:	2004      	movs	r0, #4
1000053a:	ad10      	add	r5, sp, #64	; 0x40
1000053c:	7a29      	ldrb	r1, [r5, #8]
1000053e:	4301      	orrs	r1, r0
10000540:	7229      	strb	r1, [r5, #8]
10000542:	4661      	mov	r1, ip
10000544:	2900      	cmp	r1, #0
10000546:	d006      	beq.n	10000556 <cbvprintf+0xbe>
10000548:	ad10      	add	r5, sp, #64	; 0x40
1000054a:	7a29      	ldrb	r1, [r5, #8]
1000054c:	468c      	mov	ip, r1
1000054e:	2108      	movs	r1, #8
10000550:	4660      	mov	r0, ip
10000552:	4301      	orrs	r1, r0
10000554:	7229      	strb	r1, [r5, #8]
10000556:	2c00      	cmp	r4, #0
10000558:	d004      	beq.n	10000564 <cbvprintf+0xcc>
1000055a:	2110      	movs	r1, #16
1000055c:	ac10      	add	r4, sp, #64	; 0x40
1000055e:	7a25      	ldrb	r5, [r4, #8]
10000560:	4329      	orrs	r1, r5
10000562:	7221      	strb	r1, [r4, #8]
10000564:	9903      	ldr	r1, [sp, #12]
10000566:	2900      	cmp	r1, #0
10000568:	d004      	beq.n	10000574 <cbvprintf+0xdc>
1000056a:	2120      	movs	r1, #32
1000056c:	a810      	add	r0, sp, #64	; 0x40
1000056e:	7a04      	ldrb	r4, [r0, #8]
10000570:	4321      	orrs	r1, r4
10000572:	7201      	strb	r1, [r0, #8]
10000574:	2a00      	cmp	r2, #0
10000576:	d004      	beq.n	10000582 <cbvprintf+0xea>
10000578:	2240      	movs	r2, #64	; 0x40
1000057a:	a910      	add	r1, sp, #64	; 0x40
1000057c:	7a08      	ldrb	r0, [r1, #8]
1000057e:	4302      	orrs	r2, r0
10000580:	720a      	strb	r2, [r1, #8]
	if (conv->flag_zero && conv->flag_dash) {
10000582:	2144      	movs	r1, #68	; 0x44
10000584:	a810      	add	r0, sp, #64	; 0x40
10000586:	7a02      	ldrb	r2, [r0, #8]
10000588:	4011      	ands	r1, r2
1000058a:	2944      	cmp	r1, #68	; 0x44
1000058c:	d102      	bne.n	10000594 <cbvprintf+0xfc>
		conv->flag_zero = false;
1000058e:	2140      	movs	r1, #64	; 0x40
10000590:	438a      	bics	r2, r1
10000592:	7202      	strb	r2, [r0, #8]
	conv->width_present = true;
10000594:	2280      	movs	r2, #128	; 0x80
10000596:	7a01      	ldrb	r1, [r0, #8]
10000598:	4252      	negs	r2, r2
1000059a:	430a      	orrs	r2, r1
1000059c:	7202      	strb	r2, [r0, #8]
	size_t val = 0;
1000059e:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
100005a0:	240a      	movs	r4, #10
100005a2:	9a07      	ldr	r2, [sp, #28]
	if (*sp == '*') {
100005a4:	2b2a      	cmp	r3, #42	; 0x2a
100005a6:	d141      	bne.n	1000062c <cbvprintf+0x194>
		conv->width_star = true;
100005a8:	7a43      	ldrb	r3, [r0, #9]
100005aa:	3101      	adds	r1, #1
100005ac:	430b      	orrs	r3, r1
			++sp;
100005ae:	3201      	adds	r2, #1
		conv->width_star = true;
100005b0:	7243      	strb	r3, [r0, #9]
	conv->prec_present = (*sp == '.');
100005b2:	7814      	ldrb	r4, [r2, #0]
100005b4:	2502      	movs	r5, #2
100005b6:	0021      	movs	r1, r4
100005b8:	392e      	subs	r1, #46	; 0x2e
100005ba:	424b      	negs	r3, r1
100005bc:	4159      	adcs	r1, r3
100005be:	a810      	add	r0, sp, #64	; 0x40
100005c0:	7a43      	ldrb	r3, [r0, #9]
100005c2:	0049      	lsls	r1, r1, #1
100005c4:	43ab      	bics	r3, r5
100005c6:	4319      	orrs	r1, r3
100005c8:	7241      	strb	r1, [r0, #9]
	if (!conv->prec_present) {
100005ca:	2c2e      	cmp	r4, #46	; 0x2e
100005cc:	d146      	bne.n	1000065c <cbvprintf+0x1c4>
	if (*sp == '*') {
100005ce:	7853      	ldrb	r3, [r2, #1]
100005d0:	2b2a      	cmp	r3, #42	; 0x2a
100005d2:	d03e      	beq.n	10000652 <cbvprintf+0x1ba>
	size_t val = 0;
100005d4:	2300      	movs	r3, #0
	++sp;
100005d6:	3201      	adds	r2, #1
		val = 10U * val + *sp++ - '0';
100005d8:	3508      	adds	r5, #8
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
100005da:	7811      	ldrb	r1, [r2, #0]
100005dc:	1c54      	adds	r4, r2, #1
100005de:	0008      	movs	r0, r1
100005e0:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
100005e2:	2809      	cmp	r0, #9
100005e4:	d961      	bls.n	100006aa <cbvprintf+0x212>
	conv->prec_value = prec;
100005e6:	a910      	add	r1, sp, #64	; 0x40
100005e8:	9314      	str	r3, [sp, #80]	; 0x50
	conv->unsupported |= ((conv->prec_value < 0)
100005ea:	7a08      	ldrb	r0, [r1, #8]
100005ec:	0784      	lsls	r4, r0, #30
			      || (prec != (size_t)conv->prec_value));
100005ee:	4323      	orrs	r3, r4
	conv->unsupported |= ((conv->prec_value < 0)
100005f0:	2402      	movs	r4, #2
100005f2:	0fdb      	lsrs	r3, r3, #31
100005f4:	005b      	lsls	r3, r3, #1
100005f6:	43a0      	bics	r0, r4
100005f8:	4303      	orrs	r3, r0
100005fa:	720b      	strb	r3, [r1, #8]
	return sp;
100005fc:	e02e      	b.n	1000065c <cbvprintf+0x1c4>
		switch (*sp) {
100005fe:	2b2d      	cmp	r3, #45	; 0x2d
10000600:	d00e      	beq.n	10000620 <cbvprintf+0x188>
10000602:	2b30      	cmp	r3, #48	; 0x30
10000604:	d196      	bne.n	10000534 <cbvprintf+0x9c>
			conv->flag_zero = true;
10000606:	2201      	movs	r2, #1
10000608:	e001      	b.n	1000060e <cbvprintf+0x176>
			conv->flag_plus = true;
1000060a:	2301      	movs	r3, #1
1000060c:	469c      	mov	ip, r3
			++sp;
1000060e:	9b07      	ldr	r3, [sp, #28]
10000610:	3301      	adds	r3, #1
10000612:	9307      	str	r3, [sp, #28]
	} while (loop);
10000614:	e785      	b.n	10000522 <cbvprintf+0x8a>
			conv->flag_space = true;
10000616:	2401      	movs	r4, #1
10000618:	e7f9      	b.n	1000060e <cbvprintf+0x176>
			conv->flag_hash = true;
1000061a:	2301      	movs	r3, #1
1000061c:	9303      	str	r3, [sp, #12]
1000061e:	e7f6      	b.n	1000060e <cbvprintf+0x176>
		switch (*sp) {
10000620:	2101      	movs	r1, #1
10000622:	e7f4      	b.n	1000060e <cbvprintf+0x176>
		val = 10U * val + *sp++ - '0';
10000624:	002a      	movs	r2, r5
10000626:	4361      	muls	r1, r4
10000628:	3930      	subs	r1, #48	; 0x30
1000062a:	18c9      	adds	r1, r1, r3
1000062c:	7813      	ldrb	r3, [r2, #0]
1000062e:	1c55      	adds	r5, r2, #1
10000630:	0018      	movs	r0, r3
10000632:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
10000634:	2809      	cmp	r0, #9
10000636:	d9f5      	bls.n	10000624 <cbvprintf+0x18c>
	if (sp != wp) {
10000638:	9b07      	ldr	r3, [sp, #28]
1000063a:	4293      	cmp	r3, r2
1000063c:	d0b9      	beq.n	100005b2 <cbvprintf+0x11a>
		conv->unsupported |= ((conv->width_value < 0)
1000063e:	2402      	movs	r4, #2
		conv->width_value = width;
10000640:	ab10      	add	r3, sp, #64	; 0x40
		conv->unsupported |= ((conv->width_value < 0)
10000642:	7a18      	ldrb	r0, [r3, #8]
		conv->width_value = width;
10000644:	9113      	str	r1, [sp, #76]	; 0x4c
				      || (width != (size_t)conv->width_value));
10000646:	0fc9      	lsrs	r1, r1, #31
		conv->unsupported |= ((conv->width_value < 0)
10000648:	0049      	lsls	r1, r1, #1
1000064a:	43a0      	bics	r0, r4
1000064c:	4301      	orrs	r1, r0
1000064e:	7219      	strb	r1, [r3, #8]
10000650:	e7af      	b.n	100005b2 <cbvprintf+0x11a>
		conv->prec_star = true;
10000652:	2104      	movs	r1, #4
10000654:	7a43      	ldrb	r3, [r0, #9]
		return ++sp;
10000656:	3202      	adds	r2, #2
		conv->prec_star = true;
10000658:	430b      	orrs	r3, r1
1000065a:	7243      	strb	r3, [r0, #9]
	switch (*sp) {
1000065c:	7811      	ldrb	r1, [r2, #0]
		if (*++sp == 'h') {
1000065e:	1c50      	adds	r0, r2, #1
10000660:	ab10      	add	r3, sp, #64	; 0x40
	switch (*sp) {
10000662:	296c      	cmp	r1, #108	; 0x6c
10000664:	d041      	beq.n	100006ea <cbvprintf+0x252>
10000666:	d825      	bhi.n	100006b4 <cbvprintf+0x21c>
10000668:	2968      	cmp	r1, #104	; 0x68
1000066a:	d02d      	beq.n	100006c8 <cbvprintf+0x230>
1000066c:	296a      	cmp	r1, #106	; 0x6a
1000066e:	d048      	beq.n	10000702 <cbvprintf+0x26a>
10000670:	294c      	cmp	r1, #76	; 0x4c
10000672:	d052      	beq.n	1000071a <cbvprintf+0x282>
10000674:	0010      	movs	r0, r2
	conv->specifier = *sp++;
10000676:	7802      	ldrb	r2, [r0, #0]
10000678:	1c43      	adds	r3, r0, #1
1000067a:	a910      	add	r1, sp, #64	; 0x40
1000067c:	9307      	str	r3, [sp, #28]
1000067e:	72ca      	strb	r2, [r1, #11]
		if (conv->length_mod == LENGTH_UPPER_L) {
10000680:	7a4b      	ldrb	r3, [r1, #9]
	switch (conv->specifier) {
10000682:	2a78      	cmp	r2, #120	; 0x78
10000684:	d900      	bls.n	10000688 <cbvprintf+0x1f0>
10000686:	e0a8      	b.n	100007da <cbvprintf+0x342>
10000688:	2a57      	cmp	r2, #87	; 0x57
1000068a:	d84d      	bhi.n	10000728 <cbvprintf+0x290>
1000068c:	2a41      	cmp	r2, #65	; 0x41
1000068e:	d003      	beq.n	10000698 <cbvprintf+0x200>
10000690:	3a45      	subs	r2, #69	; 0x45
10000692:	2a02      	cmp	r2, #2
10000694:	d900      	bls.n	10000698 <cbvprintf+0x200>
10000696:	e0a0      	b.n	100007da <cbvprintf+0x342>
		conv->specifier_cat = SPECIFIER_FP;
10000698:	2107      	movs	r1, #7
1000069a:	aa10      	add	r2, sp, #64	; 0x40
1000069c:	7a93      	ldrb	r3, [r2, #10]
1000069e:	438b      	bics	r3, r1
100006a0:	3903      	subs	r1, #3
100006a2:	430b      	orrs	r3, r1
100006a4:	7293      	strb	r3, [r2, #10]
			unsupported = true;
100006a6:	2301      	movs	r3, #1
			break;
100006a8:	e06a      	b.n	10000780 <cbvprintf+0x2e8>
		val = 10U * val + *sp++ - '0';
100006aa:	436b      	muls	r3, r5
100006ac:	3b30      	subs	r3, #48	; 0x30
100006ae:	0022      	movs	r2, r4
100006b0:	18cb      	adds	r3, r1, r3
100006b2:	e792      	b.n	100005da <cbvprintf+0x142>
	switch (*sp) {
100006b4:	2974      	cmp	r1, #116	; 0x74
100006b6:	d02a      	beq.n	1000070e <cbvprintf+0x276>
100006b8:	297a      	cmp	r1, #122	; 0x7a
100006ba:	d1db      	bne.n	10000674 <cbvprintf+0x1dc>
		conv->length_mod = LENGTH_Z;
100006bc:	2178      	movs	r1, #120	; 0x78
100006be:	7a5a      	ldrb	r2, [r3, #9]
100006c0:	438a      	bics	r2, r1
100006c2:	0011      	movs	r1, r2
100006c4:	2230      	movs	r2, #48	; 0x30
100006c6:	e00d      	b.n	100006e4 <cbvprintf+0x24c>
		if (*++sp == 'h') {
100006c8:	7851      	ldrb	r1, [r2, #1]
100006ca:	2478      	movs	r4, #120	; 0x78
100006cc:	2968      	cmp	r1, #104	; 0x68
100006ce:	d106      	bne.n	100006de <cbvprintf+0x246>
			conv->length_mod = LENGTH_HH;
100006d0:	7a58      	ldrb	r0, [r3, #9]
100006d2:	3960      	subs	r1, #96	; 0x60
100006d4:	43a0      	bics	r0, r4
			conv->length_mod = LENGTH_LL;
100006d6:	4301      	orrs	r1, r0
100006d8:	7259      	strb	r1, [r3, #9]
			++sp;
100006da:	1c90      	adds	r0, r2, #2
100006dc:	e7cb      	b.n	10000676 <cbvprintf+0x1de>
			conv->length_mod = LENGTH_H;
100006de:	2210      	movs	r2, #16
100006e0:	7a59      	ldrb	r1, [r3, #9]
100006e2:	43a1      	bics	r1, r4
		conv->length_mod = LENGTH_T;
100006e4:	430a      	orrs	r2, r1
100006e6:	725a      	strb	r2, [r3, #9]
		break;
100006e8:	e7c5      	b.n	10000676 <cbvprintf+0x1de>
		if (*++sp == 'l') {
100006ea:	7851      	ldrb	r1, [r2, #1]
100006ec:	2478      	movs	r4, #120	; 0x78
100006ee:	296c      	cmp	r1, #108	; 0x6c
100006f0:	d103      	bne.n	100006fa <cbvprintf+0x262>
			conv->length_mod = LENGTH_LL;
100006f2:	7a58      	ldrb	r0, [r3, #9]
100006f4:	394c      	subs	r1, #76	; 0x4c
100006f6:	43a0      	bics	r0, r4
100006f8:	e7ed      	b.n	100006d6 <cbvprintf+0x23e>
			conv->length_mod = LENGTH_L;
100006fa:	7a59      	ldrb	r1, [r3, #9]
100006fc:	2218      	movs	r2, #24
100006fe:	43a1      	bics	r1, r4
10000700:	e7f0      	b.n	100006e4 <cbvprintf+0x24c>
		conv->length_mod = LENGTH_J;
10000702:	2178      	movs	r1, #120	; 0x78
10000704:	7a5a      	ldrb	r2, [r3, #9]
10000706:	438a      	bics	r2, r1
10000708:	0011      	movs	r1, r2
1000070a:	2228      	movs	r2, #40	; 0x28
1000070c:	e7ea      	b.n	100006e4 <cbvprintf+0x24c>
		conv->length_mod = LENGTH_T;
1000070e:	2178      	movs	r1, #120	; 0x78
10000710:	7a5a      	ldrb	r2, [r3, #9]
10000712:	438a      	bics	r2, r1
10000714:	0011      	movs	r1, r2
10000716:	2238      	movs	r2, #56	; 0x38
10000718:	e7e4      	b.n	100006e4 <cbvprintf+0x24c>
		conv->unsupported = true;
1000071a:	891a      	ldrh	r2, [r3, #8]
1000071c:	49aa      	ldr	r1, [pc, #680]	; (100009c8 <cbvprintf+0x530>)
1000071e:	4011      	ands	r1, r2
10000720:	4aaa      	ldr	r2, [pc, #680]	; (100009cc <cbvprintf+0x534>)
10000722:	430a      	orrs	r2, r1
10000724:	811a      	strh	r2, [r3, #8]
		break;
10000726:	e7a6      	b.n	10000676 <cbvprintf+0x1de>
	switch (conv->specifier) {
10000728:	0010      	movs	r0, r2
1000072a:	3858      	subs	r0, #88	; 0x58
1000072c:	2820      	cmp	r0, #32
1000072e:	d854      	bhi.n	100007da <cbvprintf+0x342>
10000730:	f7ff fd3a 	bl	100001a8 <__gnu_thumb1_case_sqi>
10000734:	53535333 	.word	0x53535333
10000738:	53535353 	.word	0x53535353
1000073c:	3353b253 	.word	0x3353b253
10000740:	b2b2b211 	.word	0xb2b2b211
10000744:	53531153 	.word	0x53531153
10000748:	33395353 	.word	0x33395353
1000074c:	47535347 	.word	0x47535347
10000750:	53533353 	.word	0x53533353
10000754:	33          	.byte	0x33
10000755:	00          	.byte	0x00
		conv->specifier_cat = SPECIFIER_SINT;
10000756:	2407      	movs	r4, #7
10000758:	7a88      	ldrb	r0, [r1, #10]
1000075a:	43a0      	bics	r0, r4
1000075c:	3c06      	subs	r4, #6
		conv->specifier_cat = SPECIFIER_UINT;
1000075e:	4320      	orrs	r0, r4
10000760:	7288      	strb	r0, [r1, #10]
		if (conv->length_mod == LENGTH_UPPER_L) {
10000762:	2178      	movs	r1, #120	; 0x78
10000764:	4019      	ands	r1, r3
10000766:	2940      	cmp	r1, #64	; 0x40
10000768:	d104      	bne.n	10000774 <cbvprintf+0x2dc>
			conv->invalid = true;
1000076a:	2401      	movs	r4, #1
1000076c:	a810      	add	r0, sp, #64	; 0x40
1000076e:	7a03      	ldrb	r3, [r0, #8]
10000770:	4323      	orrs	r3, r4
10000772:	7203      	strb	r3, [r0, #8]
	bool unsupported = false;
10000774:	2300      	movs	r3, #0
		if (conv->specifier == 'c') {
10000776:	2a63      	cmp	r2, #99	; 0x63
10000778:	d102      	bne.n	10000780 <cbvprintf+0x2e8>
			unsupported = (conv->length_mod != LENGTH_NONE);
1000077a:	1e4a      	subs	r2, r1, #1
1000077c:	4191      	sbcs	r1, r2
1000077e:	b2cb      	uxtb	r3, r1
	conv->unsupported |= unsupported;
10000780:	aa10      	add	r2, sp, #64	; 0x40
10000782:	7a11      	ldrb	r1, [r2, #8]
10000784:	0788      	lsls	r0, r1, #30
10000786:	0fc0      	lsrs	r0, r0, #31
10000788:	4303      	orrs	r3, r0
1000078a:	2001      	movs	r0, #1
1000078c:	4003      	ands	r3, r0
1000078e:	4083      	lsls	r3, r0
10000790:	1800      	adds	r0, r0, r0
10000792:	4381      	bics	r1, r0
10000794:	430b      	orrs	r3, r1
10000796:	7213      	strb	r3, [r2, #8]
	return sp;
10000798:	e6aa      	b.n	100004f0 <cbvprintf+0x58>
		conv->specifier_cat = SPECIFIER_UINT;
1000079a:	2407      	movs	r4, #7
1000079c:	7a88      	ldrb	r0, [r1, #10]
1000079e:	43a0      	bics	r0, r4
100007a0:	0004      	movs	r4, r0
100007a2:	2002      	movs	r0, #2
100007a4:	e7db      	b.n	1000075e <cbvprintf+0x2c6>
		conv->specifier_cat = SPECIFIER_PTR;
100007a6:	2007      	movs	r0, #7
100007a8:	7a8a      	ldrb	r2, [r1, #10]
100007aa:	4382      	bics	r2, r0
100007ac:	0010      	movs	r0, r2
100007ae:	2203      	movs	r2, #3
100007b0:	4302      	orrs	r2, r0
100007b2:	728a      	strb	r2, [r1, #10]
		if (conv->length_mod == LENGTH_UPPER_L) {
100007b4:	2278      	movs	r2, #120	; 0x78
100007b6:	4013      	ands	r3, r2
100007b8:	3b40      	subs	r3, #64	; 0x40
100007ba:	425a      	negs	r2, r3
100007bc:	4153      	adcs	r3, r2
		if (conv->length_mod != LENGTH_NONE) {
100007be:	b2db      	uxtb	r3, r3
100007c0:	e7de      	b.n	10000780 <cbvprintf+0x2e8>
		conv->specifier_cat = SPECIFIER_PTR;
100007c2:	2007      	movs	r0, #7
100007c4:	7a8a      	ldrb	r2, [r1, #10]
100007c6:	4382      	bics	r2, r0
100007c8:	0010      	movs	r0, r2
100007ca:	2203      	movs	r2, #3
100007cc:	4302      	orrs	r2, r0
100007ce:	728a      	strb	r2, [r1, #10]
		if (conv->length_mod != LENGTH_NONE) {
100007d0:	2278      	movs	r2, #120	; 0x78
100007d2:	4013      	ands	r3, r2
100007d4:	1e5a      	subs	r2, r3, #1
100007d6:	4193      	sbcs	r3, r2
100007d8:	e7f1      	b.n	100007be <cbvprintf+0x326>
		conv->invalid = true;
100007da:	2101      	movs	r1, #1
100007dc:	aa10      	add	r2, sp, #64	; 0x40
100007de:	7a13      	ldrb	r3, [r2, #8]
100007e0:	430b      	orrs	r3, r1
100007e2:	7213      	strb	r3, [r2, #8]
	bool unsupported = false;
100007e4:	2300      	movs	r3, #0
		break;
100007e6:	e7cb      	b.n	10000780 <cbvprintf+0x2e8>
		} else if (conv->width_present) {
100007e8:	7a1a      	ldrb	r2, [r3, #8]
100007ea:	2a7f      	cmp	r2, #127	; 0x7f
100007ec:	d910      	bls.n	10000810 <cbvprintf+0x378>
			width = conv->width_value;
100007ee:	0034      	movs	r4, r6
100007f0:	68db      	ldr	r3, [r3, #12]
100007f2:	9303      	str	r3, [sp, #12]
		if (conv->prec_star) {
100007f4:	2304      	movs	r3, #4
100007f6:	aa10      	add	r2, sp, #64	; 0x40
100007f8:	4219      	tst	r1, r3
100007fa:	d00c      	beq.n	10000816 <cbvprintf+0x37e>
			int arg = va_arg(ap, int);
100007fc:	cc40      	ldmia	r4!, {r6}
			if (arg < 0) {
100007fe:	2e00      	cmp	r6, #0
10000800:	da0c      	bge.n	1000081c <cbvprintf+0x384>
				conv->prec_present = false;
10000802:	2102      	movs	r1, #2
10000804:	7a53      	ldrb	r3, [r2, #9]
10000806:	438b      	bics	r3, r1
10000808:	7253      	strb	r3, [r2, #9]
		int precision = -1;
1000080a:	2601      	movs	r6, #1
1000080c:	4276      	negs	r6, r6
1000080e:	e005      	b.n	1000081c <cbvprintf+0x384>
10000810:	0034      	movs	r4, r6
		int width = -1;
10000812:	2301      	movs	r3, #1
10000814:	e67d      	b.n	10000512 <cbvprintf+0x7a>
		} else if (conv->prec_present) {
10000816:	078b      	lsls	r3, r1, #30
10000818:	d5f7      	bpl.n	1000080a <cbvprintf+0x372>
			precision = conv->prec_value;
1000081a:	6916      	ldr	r6, [r2, #16]
		conv->pad0_value = 0;
1000081c:	2500      	movs	r5, #0
1000081e:	aa10      	add	r2, sp, #64	; 0x40
			= (enum length_mod_enum)conv->length_mod;
10000820:	7a51      	ldrb	r1, [r2, #9]
			= (enum specifier_cat_enum)conv->specifier_cat;
10000822:	7a93      	ldrb	r3, [r2, #10]
			= (enum length_mod_enum)conv->length_mod;
10000824:	0649      	lsls	r1, r1, #25
			= (enum specifier_cat_enum)conv->specifier_cat;
10000826:	075b      	lsls	r3, r3, #29
			= (enum length_mod_enum)conv->length_mod;
10000828:	0f09      	lsrs	r1, r1, #28
		enum specifier_cat_enum specifier_cat
1000082a:	0f5b      	lsrs	r3, r3, #29
			= (enum length_mod_enum)conv->length_mod;
1000082c:	9104      	str	r1, [sp, #16]
		conv->pad0_value = 0;
1000082e:	60d5      	str	r5, [r2, #12]
		conv->pad0_pre_exp = 0;
10000830:	6115      	str	r5, [r2, #16]
		if (specifier_cat == SPECIFIER_SINT) {
10000832:	2b01      	cmp	r3, #1
10000834:	d13a      	bne.n	100008ac <cbvprintf+0x414>
			switch (length_mod) {
10000836:	1ec8      	subs	r0, r1, #3
10000838:	2804      	cmp	r0, #4
1000083a:	d821      	bhi.n	10000880 <cbvprintf+0x3e8>
1000083c:	f7ff fcbe 	bl	100001bc <__gnu_thumb1_case_uqi>
10000840:	20191903 	.word	0x20191903
10000844:	20          	.byte	0x20
10000845:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
10000846:	cc08      	ldmia	r4!, {r3}
10000848:	6013      	str	r3, [r2, #0]
1000084a:	17db      	asrs	r3, r3, #31
1000084c:	6053      	str	r3, [r2, #4]
		if (conv->invalid || conv->unsupported) {
1000084e:	aa10      	add	r2, sp, #64	; 0x40
10000850:	7a13      	ldrb	r3, [r2, #8]
10000852:	2003      	movs	r0, #3
10000854:	001d      	movs	r5, r3
10000856:	4005      	ands	r5, r0
10000858:	4203      	tst	r3, r0
1000085a:	d069      	beq.n	10000930 <cbvprintf+0x498>
			OUTS(sp, fp);
1000085c:	9b07      	ldr	r3, [sp, #28]
1000085e:	9a08      	ldr	r2, [sp, #32]
10000860:	9906      	ldr	r1, [sp, #24]
10000862:	9805      	ldr	r0, [sp, #20]
10000864:	f001 fc31 	bl	100020ca <outs>
10000868:	2800      	cmp	r0, #0
1000086a:	da00      	bge.n	1000086e <cbvprintf+0x3d6>
1000086c:	e14f      	b.n	10000b0e <cbvprintf+0x676>
1000086e:	183f      	adds	r7, r7, r0
			continue;
10000870:	e62c      	b.n	100004cc <cbvprintf+0x34>
					(sint_value_type)va_arg(ap, intmax_t);
10000872:	2307      	movs	r3, #7
10000874:	3407      	adds	r4, #7
10000876:	439c      	bics	r4, r3
				value->sint =
10000878:	cc0c      	ldmia	r4!, {r2, r3}
1000087a:	9210      	str	r2, [sp, #64]	; 0x40
1000087c:	9311      	str	r3, [sp, #68]	; 0x44
				break;
1000087e:	e7e6      	b.n	1000084e <cbvprintf+0x3b6>
					(sint_value_type)va_arg(ap, ptrdiff_t);
10000880:	cc01      	ldmia	r4!, {r0}
10000882:	ab10      	add	r3, sp, #64	; 0x40
10000884:	6010      	str	r0, [r2, #0]
10000886:	17c0      	asrs	r0, r0, #31
10000888:	6050      	str	r0, [r2, #4]
			if (length_mod == LENGTH_HH) {
1000088a:	9a04      	ldr	r2, [sp, #16]
1000088c:	2a01      	cmp	r2, #1
1000088e:	d105      	bne.n	1000089c <cbvprintf+0x404>
				value->sint = (char)value->sint;
10000890:	9a10      	ldr	r2, [sp, #64]	; 0x40
10000892:	b2d2      	uxtb	r2, r2
10000894:	9210      	str	r2, [sp, #64]	; 0x40
10000896:	2200      	movs	r2, #0
				value->sint = (short)value->sint;
10000898:	605a      	str	r2, [r3, #4]
1000089a:	e7d8      	b.n	1000084e <cbvprintf+0x3b6>
			} else if (length_mod == LENGTH_H) {
1000089c:	9a04      	ldr	r2, [sp, #16]
1000089e:	2a02      	cmp	r2, #2
100008a0:	d1d5      	bne.n	1000084e <cbvprintf+0x3b6>
				value->sint = (short)value->sint;
100008a2:	2100      	movs	r1, #0
100008a4:	5e5a      	ldrsh	r2, [r3, r1]
100008a6:	601a      	str	r2, [r3, #0]
100008a8:	17d2      	asrs	r2, r2, #31
100008aa:	e7f5      	b.n	10000898 <cbvprintf+0x400>
		} else if (specifier_cat == SPECIFIER_UINT) {
100008ac:	2b02      	cmp	r3, #2
100008ae:	d12e      	bne.n	1000090e <cbvprintf+0x476>
			switch (length_mod) {
100008b0:	9b04      	ldr	r3, [sp, #16]
100008b2:	1ed8      	subs	r0, r3, #3
100008b4:	2804      	cmp	r0, #4
100008b6:	d805      	bhi.n	100008c4 <cbvprintf+0x42c>
100008b8:	0015      	movs	r5, r2
100008ba:	f7ff fc7f 	bl	100001bc <__gnu_thumb1_case_uqi>
100008be:	140e      	.short	0x140e
100008c0:	1b14      	.short	0x1b14
100008c2:	1b          	.byte	0x1b
100008c3:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
100008c4:	cc08      	ldmia	r4!, {r3}
100008c6:	c228      	stmia	r2!, {r3, r5}
			if (length_mod == LENGTH_HH) {
100008c8:	9b04      	ldr	r3, [sp, #16]
100008ca:	2b01      	cmp	r3, #1
100008cc:	d117      	bne.n	100008fe <cbvprintf+0x466>
				value->uint = (unsigned char)value->uint;
100008ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
100008d0:	b2db      	uxtb	r3, r3
				value->uint = (unsigned short)value->uint;
100008d2:	9310      	str	r3, [sp, #64]	; 0x40
100008d4:	2300      	movs	r3, #0
100008d6:	9311      	str	r3, [sp, #68]	; 0x44
100008d8:	e7b9      	b.n	1000084e <cbvprintf+0x3b6>
				if ((!WCHAR_IS_SIGNED)
100008da:	2300      	movs	r3, #0
					value->uint = va_arg(ap, unsigned long);
100008dc:	6822      	ldr	r2, [r4, #0]
				value->sint = va_arg(ap, int);
100008de:	1d20      	adds	r0, r4, #4
					value->uint = va_arg(ap, unsigned long);
100008e0:	c50c      	stmia	r5!, {r2, r3}
					(uint_value_type)va_arg(ap, size_t);
100008e2:	0004      	movs	r4, r0
100008e4:	e7b3      	b.n	1000084e <cbvprintf+0x3b6>
					(uint_value_type)va_arg(ap,
100008e6:	2307      	movs	r3, #7
100008e8:	1de0      	adds	r0, r4, #7
100008ea:	4398      	bics	r0, r3
				value->uint =
100008ec:	c80c      	ldmia	r0!, {r2, r3}
100008ee:	9210      	str	r2, [sp, #64]	; 0x40
100008f0:	9311      	str	r3, [sp, #68]	; 0x44
				break;
100008f2:	e7f6      	b.n	100008e2 <cbvprintf+0x44a>
					(uint_value_type)va_arg(ap, size_t);
100008f4:	cc08      	ldmia	r4!, {r3}
100008f6:	6013      	str	r3, [r2, #0]
100008f8:	2300      	movs	r3, #0
100008fa:	6053      	str	r3, [r2, #4]
				break;
100008fc:	e7e4      	b.n	100008c8 <cbvprintf+0x430>
			} else if (length_mod == LENGTH_H) {
100008fe:	9b04      	ldr	r3, [sp, #16]
10000900:	2b02      	cmp	r3, #2
10000902:	d1a4      	bne.n	1000084e <cbvprintf+0x3b6>
				value->uint = (unsigned short)value->uint;
10000904:	9b10      	ldr	r3, [sp, #64]	; 0x40
10000906:	9309      	str	r3, [sp, #36]	; 0x24
10000908:	466b      	mov	r3, sp
1000090a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
1000090c:	e7e1      	b.n	100008d2 <cbvprintf+0x43a>
		} else if (specifier_cat == SPECIFIER_FP) {
1000090e:	2b04      	cmp	r3, #4
10000910:	d109      	bne.n	10000926 <cbvprintf+0x48e>
					(sint_value_type)va_arg(ap, long long);
10000912:	2007      	movs	r0, #7
10000914:	1de3      	adds	r3, r4, #7
10000916:	4383      	bics	r3, r0
10000918:	001c      	movs	r4, r3
				value->dbl = va_arg(ap, double);
1000091a:	6818      	ldr	r0, [r3, #0]
1000091c:	6859      	ldr	r1, [r3, #4]
					(sint_value_type)va_arg(ap, long long);
1000091e:	3408      	adds	r4, #8
				value->dbl = va_arg(ap, double);
10000920:	6010      	str	r0, [r2, #0]
10000922:	6051      	str	r1, [r2, #4]
10000924:	e793      	b.n	1000084e <cbvprintf+0x3b6>
		} else if (specifier_cat == SPECIFIER_PTR) {
10000926:	2b03      	cmp	r3, #3
10000928:	d191      	bne.n	1000084e <cbvprintf+0x3b6>
			value->ptr = va_arg(ap, void *);
1000092a:	cc08      	ldmia	r4!, {r3}
1000092c:	6013      	str	r3, [r2, #0]
1000092e:	e78e      	b.n	1000084e <cbvprintf+0x3b6>
		switch (conv->specifier) {
10000930:	7ad0      	ldrb	r0, [r2, #11]
10000932:	2878      	cmp	r0, #120	; 0x78
10000934:	d900      	bls.n	10000938 <cbvprintf+0x4a0>
10000936:	e5c9      	b.n	100004cc <cbvprintf+0x34>
10000938:	2862      	cmp	r0, #98	; 0x62
1000093a:	d821      	bhi.n	10000980 <cbvprintf+0x4e8>
1000093c:	2825      	cmp	r0, #37	; 0x25
1000093e:	d03b      	beq.n	100009b8 <cbvprintf+0x520>
10000940:	2858      	cmp	r0, #88	; 0x58
10000942:	d000      	beq.n	10000946 <cbvprintf+0x4ae>
10000944:	e5c2      	b.n	100004cc <cbvprintf+0x34>
			bps = encode_uint(value->uint, conv, buf, bpe);
10000946:	9810      	ldr	r0, [sp, #64]	; 0x40
10000948:	9911      	ldr	r1, [sp, #68]	; 0x44
1000094a:	231e      	movs	r3, #30
1000094c:	aa08      	add	r2, sp, #32
1000094e:	189b      	adds	r3, r3, r2
10000950:	9300      	str	r3, [sp, #0]
10000952:	aa12      	add	r2, sp, #72	; 0x48
10000954:	ab0a      	add	r3, sp, #40	; 0x28
10000956:	f001 fb6c 	bl	10002032 <encode_uint>
1000095a:	9004      	str	r0, [sp, #16]
			if (precision >= 0) {
1000095c:	231e      	movs	r3, #30
1000095e:	aa08      	add	r2, sp, #32
10000960:	189b      	adds	r3, r3, r2
10000962:	9308      	str	r3, [sp, #32]
10000964:	2e00      	cmp	r6, #0
10000966:	db3f      	blt.n	100009e8 <cbvprintf+0x550>
				conv->flag_zero = false;
10000968:	2040      	movs	r0, #64	; 0x40
				size_t len = bpe - bps;
1000096a:	9a04      	ldr	r2, [sp, #16]
1000096c:	1a9b      	subs	r3, r3, r2
				conv->flag_zero = false;
1000096e:	aa10      	add	r2, sp, #64	; 0x40
10000970:	7a11      	ldrb	r1, [r2, #8]
10000972:	4381      	bics	r1, r0
10000974:	7211      	strb	r1, [r2, #8]
				if (len < (size_t)precision) {
10000976:	429e      	cmp	r6, r3
10000978:	d936      	bls.n	100009e8 <cbvprintf+0x550>
					conv->pad0_value = precision - (int)len;
1000097a:	1af3      	subs	r3, r6, r3
1000097c:	9313      	str	r3, [sp, #76]	; 0x4c
1000097e:	e033      	b.n	100009e8 <cbvprintf+0x550>
		switch (conv->specifier) {
10000980:	3863      	subs	r0, #99	; 0x63
10000982:	2815      	cmp	r0, #21
10000984:	d900      	bls.n	10000988 <cbvprintf+0x4f0>
10000986:	e5a1      	b.n	100004cc <cbvprintf+0x34>
10000988:	f7ff fc22 	bl	100001d0 <__gnu_thumb1_case_shi>
1000098c:	006f0065 	.word	0x006f0065
10000990:	fda0fda0 	.word	0xfda0fda0
10000994:	fda0fda0 	.word	0xfda0fda0
10000998:	fda0006f 	.word	0xfda0006f
1000099c:	fda0fda0 	.word	0xfda0fda0
100009a0:	009cfda0 	.word	0x009cfda0
100009a4:	00860084 	.word	0x00860084
100009a8:	fda0fda0 	.word	0xfda0fda0
100009ac:	fda00022 	.word	0xfda00022
100009b0:	fda00084 	.word	0xfda00084
100009b4:	0084fda0 	.word	0x0084fda0
			OUTC('%');
100009b8:	9906      	ldr	r1, [sp, #24]
100009ba:	9b05      	ldr	r3, [sp, #20]
100009bc:	4798      	blx	r3
100009be:	2800      	cmp	r0, #0
100009c0:	da00      	bge.n	100009c4 <cbvprintf+0x52c>
100009c2:	e0a4      	b.n	10000b0e <cbvprintf+0x676>
100009c4:	3701      	adds	r7, #1
			break;
100009c6:	e581      	b.n	100004cc <cbvprintf+0x34>
100009c8:	ffff87fd 	.word	0xffff87fd
100009cc:	00004002 	.word	0x00004002
			bps = (const char *)value->ptr;
100009d0:	9b10      	ldr	r3, [sp, #64]	; 0x40
100009d2:	9304      	str	r3, [sp, #16]
			if (precision >= 0) {
100009d4:	2e00      	cmp	r6, #0
100009d6:	db3a      	blt.n	10000a4e <cbvprintf+0x5b6>
				len = strnlen(bps, precision);
100009d8:	0031      	movs	r1, r6
100009da:	0018      	movs	r0, r3
100009dc:	f001 fbab 	bl	10002136 <strnlen>
		char sign = 0;
100009e0:	2500      	movs	r5, #0
			bpe = bps + len;
100009e2:	9b04      	ldr	r3, [sp, #16]
100009e4:	181b      	adds	r3, r3, r0
100009e6:	9308      	str	r3, [sp, #32]
		if (bps == NULL) {
100009e8:	9b04      	ldr	r3, [sp, #16]
100009ea:	2b00      	cmp	r3, #0
100009ec:	d100      	bne.n	100009f0 <cbvprintf+0x558>
100009ee:	e56d      	b.n	100004cc <cbvprintf+0x34>
		size_t nj_len = (bpe - bps);
100009f0:	9b08      	ldr	r3, [sp, #32]
100009f2:	9a04      	ldr	r2, [sp, #16]
100009f4:	1a9e      	subs	r6, r3, r2
			nj_len += 1U;
100009f6:	002b      	movs	r3, r5
100009f8:	1e5a      	subs	r2, r3, #1
100009fa:	4193      	sbcs	r3, r2
100009fc:	18f6      	adds	r6, r6, r3
		if (conv->altform_0c) {
100009fe:	ab10      	add	r3, sp, #64	; 0x40
10000a00:	7a9b      	ldrb	r3, [r3, #10]
10000a02:	06da      	lsls	r2, r3, #27
10000a04:	d579      	bpl.n	10000afa <cbvprintf+0x662>
			nj_len += 2U;
10000a06:	3602      	adds	r6, #2
		nj_len += conv->pad0_value;
10000a08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
10000a0a:	9209      	str	r2, [sp, #36]	; 0x24
10000a0c:	18b6      	adds	r6, r6, r2
		if (conv->pad_fp) {
10000a0e:	065b      	lsls	r3, r3, #25
10000a10:	d501      	bpl.n	10000a16 <cbvprintf+0x57e>
			nj_len += conv->pad0_pre_exp;
10000a12:	9b14      	ldr	r3, [sp, #80]	; 0x50
10000a14:	18f6      	adds	r6, r6, r3
		if (width > 0) {
10000a16:	9b03      	ldr	r3, [sp, #12]
10000a18:	2b00      	cmp	r3, #0
10000a1a:	dc00      	bgt.n	10000a1e <cbvprintf+0x586>
10000a1c:	e086      	b.n	10000b2c <cbvprintf+0x694>
			width -= (int)nj_len;
10000a1e:	1b9b      	subs	r3, r3, r6
10000a20:	9309      	str	r3, [sp, #36]	; 0x24
			if (!conv->flag_dash) {
10000a22:	ab10      	add	r3, sp, #64	; 0x40
10000a24:	7a1b      	ldrb	r3, [r3, #8]
10000a26:	075a      	lsls	r2, r3, #29
10000a28:	0fd6      	lsrs	r6, r2, #31
10000a2a:	2a00      	cmp	r2, #0
10000a2c:	da00      	bge.n	10000a30 <cbvprintf+0x598>
10000a2e:	e0bc      	b.n	10000baa <cbvprintf+0x712>
				if (conv->flag_zero) {
10000a30:	065b      	lsls	r3, r3, #25
10000a32:	d400      	bmi.n	10000a36 <cbvprintf+0x59e>
10000a34:	e06d      	b.n	10000b12 <cbvprintf+0x67a>
					if (sign != 0) {
10000a36:	2d00      	cmp	r5, #0
10000a38:	d007      	beq.n	10000a4a <cbvprintf+0x5b2>
						OUTC(sign);
10000a3a:	0028      	movs	r0, r5
10000a3c:	9906      	ldr	r1, [sp, #24]
10000a3e:	9b05      	ldr	r3, [sp, #20]
10000a40:	4798      	blx	r3
10000a42:	2800      	cmp	r0, #0
10000a44:	db63      	blt.n	10000b0e <cbvprintf+0x676>
						sign = 0;
10000a46:	0035      	movs	r5, r6
						OUTC(sign);
10000a48:	3701      	adds	r7, #1
					pad = '0';
10000a4a:	2630      	movs	r6, #48	; 0x30
10000a4c:	e062      	b.n	10000b14 <cbvprintf+0x67c>
				len = strlen(bps);
10000a4e:	9804      	ldr	r0, [sp, #16]
10000a50:	f001 fb69 	bl	10002126 <strlen>
10000a54:	e7c4      	b.n	100009e0 <cbvprintf+0x548>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
10000a56:	9b10      	ldr	r3, [sp, #64]	; 0x40
10000a58:	a80a      	add	r0, sp, #40	; 0x28
10000a5a:	7003      	strb	r3, [r0, #0]
			bpe = buf + 1;
10000a5c:	2309      	movs	r3, #9
			break;
10000a5e:	2500      	movs	r5, #0
			bpe = buf + 1;
10000a60:	aa08      	add	r2, sp, #32
			bps = buf;
10000a62:	9004      	str	r0, [sp, #16]
			bpe = buf + 1;
10000a64:	189b      	adds	r3, r3, r2
			bpe = bps + 5;
10000a66:	9308      	str	r3, [sp, #32]
10000a68:	e7c2      	b.n	100009f0 <cbvprintf+0x558>
				sign = '+';
10000a6a:	252b      	movs	r5, #43	; 0x2b
			if (conv->flag_plus) {
10000a6c:	071a      	lsls	r2, r3, #28
10000a6e:	d405      	bmi.n	10000a7c <cbvprintf+0x5e4>
			} else if (conv->flag_space) {
10000a70:	2210      	movs	r2, #16
10000a72:	001d      	movs	r5, r3
10000a74:	4015      	ands	r5, r2
10000a76:	4213      	tst	r3, r2
10000a78:	d000      	beq.n	10000a7c <cbvprintf+0x5e4>
				sign = ' ';
10000a7a:	2520      	movs	r5, #32
			sint = value->sint;
10000a7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
10000a7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
			if (sint < 0) {
10000a80:	2b00      	cmp	r3, #0
10000a82:	db00      	blt.n	10000a86 <cbvprintf+0x5ee>
10000a84:	e75f      	b.n	10000946 <cbvprintf+0x4ae>
				value->uint = (uint_value_type)-sint;
10000a86:	2100      	movs	r1, #0
10000a88:	4250      	negs	r0, r2
10000a8a:	4199      	sbcs	r1, r3
				sign = '-';
10000a8c:	252d      	movs	r5, #45	; 0x2d
				value->uint = (uint_value_type)-sint;
10000a8e:	9010      	str	r0, [sp, #64]	; 0x40
10000a90:	9111      	str	r1, [sp, #68]	; 0x44
10000a92:	e758      	b.n	10000946 <cbvprintf+0x4ae>
		switch (conv->specifier) {
10000a94:	2500      	movs	r5, #0
10000a96:	e756      	b.n	10000946 <cbvprintf+0x4ae>
			if (value->ptr != NULL) {
10000a98:	9810      	ldr	r0, [sp, #64]	; 0x40
10000a9a:	ad10      	add	r5, sp, #64	; 0x40
10000a9c:	2800      	cmp	r0, #0
10000a9e:	d027      	beq.n	10000af0 <cbvprintf+0x658>
				bps = encode_uint((uintptr_t)value->ptr, conv,
10000aa0:	231e      	movs	r3, #30
10000aa2:	aa08      	add	r2, sp, #32
10000aa4:	189b      	adds	r3, r3, r2
10000aa6:	9300      	str	r3, [sp, #0]
10000aa8:	aa12      	add	r2, sp, #72	; 0x48
10000aaa:	ab0a      	add	r3, sp, #40	; 0x28
10000aac:	2100      	movs	r1, #0
10000aae:	f001 fac0 	bl	10002032 <encode_uint>
				conv->altform_0c = true;
10000ab2:	22ef      	movs	r2, #239	; 0xef
10000ab4:	896b      	ldrh	r3, [r5, #10]
				bps = encode_uint((uintptr_t)value->ptr, conv,
10000ab6:	9004      	str	r0, [sp, #16]
				conv->altform_0c = true;
10000ab8:	401a      	ands	r2, r3
10000aba:	4b41      	ldr	r3, [pc, #260]	; (10000bc0 <cbvprintf+0x728>)
10000abc:	4313      	orrs	r3, r2
10000abe:	816b      	strh	r3, [r5, #10]
		char sign = 0;
10000ac0:	2500      	movs	r5, #0
				goto prec_int_pad0;
10000ac2:	e74b      	b.n	1000095c <cbvprintf+0x4c4>
				store_count(conv, value->ptr, count);
10000ac4:	6813      	ldr	r3, [r2, #0]
	switch ((enum length_mod_enum)conv->length_mod) {
10000ac6:	9a04      	ldr	r2, [sp, #16]
10000ac8:	2a07      	cmp	r2, #7
10000aca:	d900      	bls.n	10000ace <cbvprintf+0x636>
10000acc:	e4fe      	b.n	100004cc <cbvprintf+0x34>
10000ace:	0010      	movs	r0, r2
10000ad0:	f7ff fb74 	bl	100001bc <__gnu_thumb1_case_uqi>
10000ad4:	0c06040c 	.word	0x0c06040c
10000ad8:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
10000adc:	701f      	strb	r7, [r3, #0]
		break;
10000ade:	e4f5      	b.n	100004cc <cbvprintf+0x34>
		*(short *)dp = (short)count;
10000ae0:	801f      	strh	r7, [r3, #0]
		break;
10000ae2:	e4f3      	b.n	100004cc <cbvprintf+0x34>
		*(intmax_t *)dp = (intmax_t)count;
10000ae4:	17fa      	asrs	r2, r7, #31
10000ae6:	601f      	str	r7, [r3, #0]
10000ae8:	605a      	str	r2, [r3, #4]
		break;
10000aea:	e4ef      	b.n	100004cc <cbvprintf+0x34>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
10000aec:	601f      	str	r7, [r3, #0]
		break;
10000aee:	e4ed      	b.n	100004cc <cbvprintf+0x34>
			bps = "(nil)";
10000af0:	4b34      	ldr	r3, [pc, #208]	; (10000bc4 <cbvprintf+0x72c>)
10000af2:	0005      	movs	r5, r0
10000af4:	9304      	str	r3, [sp, #16]
			bpe = bps + 5;
10000af6:	4b34      	ldr	r3, [pc, #208]	; (10000bc8 <cbvprintf+0x730>)
10000af8:	e7b5      	b.n	10000a66 <cbvprintf+0x5ce>
		} else if (conv->altform_0) {
10000afa:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
10000afc:	0fd2      	lsrs	r2, r2, #31
10000afe:	18b6      	adds	r6, r6, r2
10000b00:	e782      	b.n	10000a08 <cbvprintf+0x570>
					OUTC(pad);
10000b02:	0030      	movs	r0, r6
10000b04:	9906      	ldr	r1, [sp, #24]
10000b06:	9b05      	ldr	r3, [sp, #20]
10000b08:	4798      	blx	r3
10000b0a:	2800      	cmp	r0, #0
10000b0c:	da04      	bge.n	10000b18 <cbvprintf+0x680>
#undef OUTS
#undef OUTC
}
10000b0e:	b017      	add	sp, #92	; 0x5c
10000b10:	bdf0      	pop	{r4, r5, r6, r7, pc}
				char pad = ' ';
10000b12:	2620      	movs	r6, #32
					pad = '0';
10000b14:	9b09      	ldr	r3, [sp, #36]	; 0x24
10000b16:	9303      	str	r3, [sp, #12]
10000b18:	9a03      	ldr	r2, [sp, #12]
10000b1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
				while (width-- > 0) {
10000b1c:	0011      	movs	r1, r2
10000b1e:	19db      	adds	r3, r3, r7
10000b20:	3901      	subs	r1, #1
10000b22:	1a9b      	subs	r3, r3, r2
10000b24:	9103      	str	r1, [sp, #12]
10000b26:	2a00      	cmp	r2, #0
10000b28:	dceb      	bgt.n	10000b02 <cbvprintf+0x66a>
10000b2a:	001f      	movs	r7, r3
		if (sign != 0) {
10000b2c:	2d00      	cmp	r5, #0
10000b2e:	d006      	beq.n	10000b3e <cbvprintf+0x6a6>
			OUTC(sign);
10000b30:	0028      	movs	r0, r5
10000b32:	9906      	ldr	r1, [sp, #24]
10000b34:	9b05      	ldr	r3, [sp, #20]
10000b36:	4798      	blx	r3
10000b38:	2800      	cmp	r0, #0
10000b3a:	dbe8      	blt.n	10000b0e <cbvprintf+0x676>
10000b3c:	3701      	adds	r7, #1
			if (conv->altform_0c | conv->altform_0) {
10000b3e:	ab10      	add	r3, sp, #64	; 0x40
10000b40:	7a9b      	ldrb	r3, [r3, #10]
10000b42:	06da      	lsls	r2, r3, #27
10000b44:	d401      	bmi.n	10000b4a <cbvprintf+0x6b2>
10000b46:	071b      	lsls	r3, r3, #28
10000b48:	d506      	bpl.n	10000b58 <cbvprintf+0x6c0>
				OUTC('0');
10000b4a:	2030      	movs	r0, #48	; 0x30
10000b4c:	9906      	ldr	r1, [sp, #24]
10000b4e:	9b05      	ldr	r3, [sp, #20]
10000b50:	4798      	blx	r3
10000b52:	2800      	cmp	r0, #0
10000b54:	dbdb      	blt.n	10000b0e <cbvprintf+0x676>
10000b56:	3701      	adds	r7, #1
			if (conv->altform_0c) {
10000b58:	ab10      	add	r3, sp, #64	; 0x40
10000b5a:	7a9a      	ldrb	r2, [r3, #10]
10000b5c:	06d2      	lsls	r2, r2, #27
10000b5e:	d506      	bpl.n	10000b6e <cbvprintf+0x6d6>
				OUTC(conv->specifier);
10000b60:	7ad8      	ldrb	r0, [r3, #11]
10000b62:	9906      	ldr	r1, [sp, #24]
10000b64:	9b05      	ldr	r3, [sp, #20]
10000b66:	4798      	blx	r3
10000b68:	2800      	cmp	r0, #0
10000b6a:	dbd0      	blt.n	10000b0e <cbvprintf+0x676>
10000b6c:	3701      	adds	r7, #1
			while (pad_len-- > 0) {
10000b6e:	003d      	movs	r5, r7
			pad_len = conv->pad0_value;
10000b70:	9e13      	ldr	r6, [sp, #76]	; 0x4c
			while (pad_len-- > 0) {
10000b72:	19f3      	adds	r3, r6, r7
10000b74:	1b5b      	subs	r3, r3, r5
10000b76:	2b00      	cmp	r3, #0
10000b78:	dc1a      	bgt.n	10000bb0 <cbvprintf+0x718>
			OUTS(bps, bpe);
10000b7a:	9b08      	ldr	r3, [sp, #32]
10000b7c:	9a04      	ldr	r2, [sp, #16]
10000b7e:	9906      	ldr	r1, [sp, #24]
10000b80:	9805      	ldr	r0, [sp, #20]
10000b82:	f001 faa2 	bl	100020ca <outs>
10000b86:	2800      	cmp	r0, #0
10000b88:	dbc1      	blt.n	10000b0e <cbvprintf+0x676>
10000b8a:	1947      	adds	r7, r0, r5
10000b8c:	003d      	movs	r5, r7
		while (width > 0) {
10000b8e:	9b03      	ldr	r3, [sp, #12]
10000b90:	195b      	adds	r3, r3, r5
10000b92:	1bdb      	subs	r3, r3, r7
10000b94:	2b00      	cmp	r3, #0
10000b96:	dc00      	bgt.n	10000b9a <cbvprintf+0x702>
10000b98:	e498      	b.n	100004cc <cbvprintf+0x34>
			OUTC(' ');
10000b9a:	2020      	movs	r0, #32
10000b9c:	9906      	ldr	r1, [sp, #24]
10000b9e:	9b05      	ldr	r3, [sp, #20]
10000ba0:	4798      	blx	r3
10000ba2:	2800      	cmp	r0, #0
10000ba4:	dbb3      	blt.n	10000b0e <cbvprintf+0x676>
10000ba6:	3701      	adds	r7, #1
			--width;
10000ba8:	e7f1      	b.n	10000b8e <cbvprintf+0x6f6>
			width -= (int)nj_len;
10000baa:	9b09      	ldr	r3, [sp, #36]	; 0x24
10000bac:	9303      	str	r3, [sp, #12]
10000bae:	e7bd      	b.n	10000b2c <cbvprintf+0x694>
				OUTC('0');
10000bb0:	2030      	movs	r0, #48	; 0x30
10000bb2:	9906      	ldr	r1, [sp, #24]
10000bb4:	9b05      	ldr	r3, [sp, #20]
10000bb6:	4798      	blx	r3
10000bb8:	2800      	cmp	r0, #0
10000bba:	dba8      	blt.n	10000b0e <cbvprintf+0x676>
10000bbc:	3501      	adds	r5, #1
10000bbe:	e7d8      	b.n	10000b72 <cbvprintf+0x6da>
10000bc0:	00007810 	.word	0x00007810
10000bc4:	10002a04 	.word	0x10002a04
10000bc8:	10002a09 	.word	0x10002a09

10000bcc <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
10000bcc:	4901      	ldr	r1, [pc, #4]	; (10000bd4 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
10000bce:	2210      	movs	r2, #16
	str	r2, [r1]
10000bd0:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
10000bd2:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
10000bd4:	e000ed10 	.word	0xe000ed10

10000bd8 <arch_cpu_idle>:

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
10000bd8:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
10000bdc:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
10000bde:	b662      	cpsie	i
	isb
10000be0:	f3bf 8f6f 	isb	sy

	bx	lr
10000be4:	4770      	bx	lr
10000be6:	46c0      	nop			; (mov r8, r8)

10000be8 <arch_irq_enable>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
10000be8:	0603      	lsls	r3, r0, #24
10000bea:	d405      	bmi.n	10000bf8 <arch_irq_enable+0x10>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10000bec:	231f      	movs	r3, #31
10000bee:	4018      	ands	r0, r3
10000bf0:	3b1e      	subs	r3, #30
10000bf2:	4083      	lsls	r3, r0
10000bf4:	4a01      	ldr	r2, [pc, #4]	; (10000bfc <arch_irq_enable+0x14>)
10000bf6:	6013      	str	r3, [r2, #0]
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
}
10000bf8:	4770      	bx	lr
10000bfa:	46c0      	nop			; (mov r8, r8)
10000bfc:	e000e100 	.word	0xe000e100

10000c00 <z_arm_irq_priority_set>:
 * The priority is verified if ASSERT_ON is enabled. The maximum number
 * of priority levels is a little complex, as there are some hardware
 * priority levels which are reserved.
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
10000c00:	b570      	push	{r4, r5, r6, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10000c02:	26ff      	movs	r6, #255	; 0xff
10000c04:	2503      	movs	r5, #3
10000c06:	0032      	movs	r2, r6
10000c08:	4005      	ands	r5, r0
10000c0a:	00ed      	lsls	r5, r5, #3
10000c0c:	40aa      	lsls	r2, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10000c0e:	0149      	lsls	r1, r1, #5
10000c10:	4031      	ands	r1, r6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10000c12:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10000c14:	40a9      	lsls	r1, r5
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
10000c16:	b244      	sxtb	r4, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10000c18:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
10000c1a:	0600      	lsls	r0, r0, #24
10000c1c:	d40a      	bmi.n	10000c34 <z_arm_irq_priority_set+0x34>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10000c1e:	08a3      	lsrs	r3, r4, #2
10000c20:	24c0      	movs	r4, #192	; 0xc0
10000c22:	480a      	ldr	r0, [pc, #40]	; (10000c4c <z_arm_irq_priority_set+0x4c>)
10000c24:	009b      	lsls	r3, r3, #2
10000c26:	181b      	adds	r3, r3, r0
10000c28:	00a4      	lsls	r4, r4, #2
10000c2a:	5918      	ldr	r0, [r3, r4]
10000c2c:	4002      	ands	r2, r0
10000c2e:	4311      	orrs	r1, r2
10000c30:	5119      	str	r1, [r3, r4]
}
10000c32:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10000c34:	200f      	movs	r0, #15
10000c36:	4003      	ands	r3, r0
10000c38:	3b08      	subs	r3, #8
10000c3a:	4805      	ldr	r0, [pc, #20]	; (10000c50 <z_arm_irq_priority_set+0x50>)
10000c3c:	089b      	lsrs	r3, r3, #2
10000c3e:	009b      	lsls	r3, r3, #2
10000c40:	181b      	adds	r3, r3, r0
10000c42:	69d8      	ldr	r0, [r3, #28]
10000c44:	4002      	ands	r2, r0
10000c46:	4311      	orrs	r1, r2
10000c48:	61d9      	str	r1, [r3, #28]
10000c4a:	e7f2      	b.n	10000c32 <z_arm_irq_priority_set+0x32>
10000c4c:	e000e100 	.word	0xe000e100
10000c50:	e000ed00 	.word	0xe000ed00

10000c54 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
10000c54:	bf30      	wfi
    b z_SysNmiOnReset
10000c56:	e7fd      	b.n	10000c54 <z_SysNmiOnReset>

10000c58 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
10000c58:	22ff      	movs	r2, #255	; 0xff
10000c5a:	4b08      	ldr	r3, [pc, #32]	; (10000c7c <z_arm_prep_c+0x24>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
10000c5c:	b510      	push	{r4, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
10000c5e:	4393      	bics	r3, r2
10000c60:	4a07      	ldr	r2, [pc, #28]	; (10000c80 <z_arm_prep_c+0x28>)
10000c62:	6093      	str	r3, [r2, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
10000c64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
10000c68:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
10000c6c:	f000 fd88 	bl	10001780 <z_bss_zero>
	z_data_copy();
10000c70:	f001 f85e 	bl	10001d30 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
10000c74:	f000 f8f2 	bl	10000e5c <z_arm_interrupt_init>
	z_cstart();
10000c78:	f000 fdc2 	bl	10001800 <z_cstart>
10000c7c:	10000100 	.word	0x10000100
10000c80:	e000ed00 	.word	0xe000ed00

10000c84 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
10000c84:	4a08      	ldr	r2, [pc, #32]	; (10000ca8 <arch_swap+0x24>)
	_current->arch.swap_return_value = _k_neg_eagain;
10000c86:	4909      	ldr	r1, [pc, #36]	; (10000cac <arch_swap+0x28>)
	_current->arch.basepri = key;
10000c88:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
10000c8a:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
10000c8c:	6698      	str	r0, [r3, #104]	; 0x68
	_current->arch.swap_return_value = _k_neg_eagain;
10000c8e:	66d9      	str	r1, [r3, #108]	; 0x6c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
10000c90:	2380      	movs	r3, #128	; 0x80
10000c92:	4907      	ldr	r1, [pc, #28]	; (10000cb0 <arch_swap+0x2c>)
10000c94:	055b      	lsls	r3, r3, #21
10000c96:	6848      	ldr	r0, [r1, #4]
10000c98:	4303      	orrs	r3, r0
10000c9a:	604b      	str	r3, [r1, #4]
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	if (key != 0U) {
		return;
	}
	__asm__ volatile(
10000c9c:	b662      	cpsie	i
10000c9e:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
10000ca2:	6893      	ldr	r3, [r2, #8]
10000ca4:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
}
10000ca6:	4770      	bx	lr
10000ca8:	2000015c 	.word	0x2000015c
10000cac:	10002a00 	.word	0x10002a00
10000cb0:	e000ed00 	.word	0xe000ed00

10000cb4 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
10000cb4:	4913      	ldr	r1, [pc, #76]	; (10000d04 <_thread_irq_disabled+0x1e>)
    ldr r2, [r1, #_kernel_offset_to_current]
10000cb6:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
10000cb8:	4813      	ldr	r0, [pc, #76]	; (10000d08 <_thread_irq_disabled+0x22>)
    add r0, r2
10000cba:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
10000cbc:	f3ef 8c09 	mrs	ip, PSP
#endif

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    /* Store current r4-r7 */
    stmea r0!, {r4-r7}
10000cc0:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    /* copy r8-r12 into r3-r7 */
    mov r3, r8
10000cc2:	4643      	mov	r3, r8
    mov r4, r9
10000cc4:	464c      	mov	r4, r9
    mov r5, r10
10000cc6:	4655      	mov	r5, sl
    mov r6, r11
10000cc8:	465e      	mov	r6, fp
    mov r7, ip
10000cca:	4667      	mov	r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
10000ccc:	c0f8      	stmia	r0!, {r3, r4, r5, r6, r7}
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
10000cce:	b672      	cpsid	i
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
10000cd0:	4f0e      	ldr	r7, [pc, #56]	; (10000d0c <_thread_irq_disabled+0x26>)
    ldr v3, =_SCS_ICSR_UNPENDSV
10000cd2:	4e0f      	ldr	r6, [pc, #60]	; (10000d10 <_thread_irq_disabled+0x2a>)
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
10000cd4:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
10000cd6:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
10000cd8:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
10000cda:	6e90      	ldr	r0, [r2, #104]	; 0x68
    movs r3, #0
10000cdc:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
10000cde:	6693      	str	r3, [r2, #104]	; 0x68
     * maps to PRIMASK.
     *
     * Only enable interrupts if value is 0, meaning interrupts
     * were enabled before irq_lock was called.
     */
    cmp r0, #0
10000ce0:	2800      	cmp	r0, #0
    bne _thread_irq_disabled
10000ce2:	d100      	bne.n	10000ce6 <_thread_irq_disabled>
    cpsie i
10000ce4:	b662      	cpsie	i

10000ce6 <_thread_irq_disabled>:
     */
    isb

#endif

    ldr r4, =_thread_offset_to_callee_saved
10000ce6:	4c08      	ldr	r4, [pc, #32]	; (10000d08 <_thread_irq_disabled+0x22>)
    adds r0, r2, r4
10000ce8:	1910      	adds	r0, r2, r4

    /* restore r4-r12 for new thread */
    /* first restore r8-r12 located after r4-r7 (4*4bytes) */
    adds r0, #16
10000cea:	3010      	adds	r0, #16
    ldmia r0!, {r3-r7}
10000cec:	c8f8      	ldmia	r0!, {r3, r4, r5, r6, r7}
    /* move to correct registers */
    mov r8, r3
10000cee:	4698      	mov	r8, r3
    mov r9, r4
10000cf0:	46a1      	mov	r9, r4
    mov r10, r5
10000cf2:	46aa      	mov	sl, r5
    mov r11, r6
10000cf4:	46b3      	mov	fp, r6
    mov ip, r7
10000cf6:	46bc      	mov	ip, r7
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
10000cf8:	3824      	subs	r0, #36	; 0x24
    ldmia r0!, {r4-r7}
10000cfa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
10000cfc:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
10000d00:	4770      	bx	lr
10000d02:	0000      	.short	0x0000
    ldr r1, =_kernel
10000d04:	2000015c 	.word	0x2000015c
    ldr r0, =_thread_offset_to_callee_saved
10000d08:	00000030 	.word	0x00000030
    ldr v4, =_SCS_ICSR
10000d0c:	e000ed04 	.word	0xe000ed04
    ldr v3, =_SCS_ICSR_UNPENDSV
10000d10:	08000000 	.word	0x08000000

10000d14 <z_arm_svc>:
SECTION_FUNC(TEXT, z_arm_svc)
  /* Use EXC_RETURN state to find out if stack frame is on the
   * MSP or PSP
   */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
  movs r0, #_EXC_RETURN_SPSEL_Msk
10000d14:	2004      	movs	r0, #4
  mov r1, lr
10000d16:	4671      	mov	r1, lr
  tst r1, r0
10000d18:	4201      	tst	r1, r0
  beq _stack_frame_msp
10000d1a:	d002      	beq.n	10000d22 <_stack_frame_msp>
  mrs r0, PSP
10000d1c:	f3ef 8009 	mrs	r0, PSP
  bne _stack_frame_endif
10000d20:	d101      	bne.n	10000d26 <_stack_frame_endif>

10000d22 <_stack_frame_msp>:
_stack_frame_msp:
  mrs r0, MSP
10000d22:	f3ef 8008 	mrs	r0, MSP

10000d26 <_stack_frame_endif>:
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
10000d26:	6981      	ldr	r1, [r0, #24]
    /* SVC is a two-byte instruction, point to it and read the
     * SVC number (lower byte of SCV instruction)
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
10000d28:	3902      	subs	r1, #2
    ldrb r1, [r1]
10000d2a:	7809      	ldrb	r1, [r1, #0]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
10000d2c:	2902      	cmp	r1, #2
    beq _oops
10000d2e:	d0ff      	beq.n	10000d30 <_oops>

10000d30 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
10000d30:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
10000d32:	f001 f9e5 	bl	10002100 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
10000d36:	bd01      	pop	{r0, pc}

10000d38 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
10000d38:	b510      	push	{r4, lr}
	iframe->pc = (uint32_t)z_thread_entry;
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
10000d3a:	3a20      	subs	r2, #32
#endif
	iframe->a1 = (uint32_t)entry;
10000d3c:	6013      	str	r3, [r2, #0]
	iframe->a2 = (uint32_t)p1;
10000d3e:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
10000d40:	2401      	movs	r4, #1
	iframe->a2 = (uint32_t)p1;
10000d42:	6053      	str	r3, [r2, #4]
	iframe->a3 = (uint32_t)p2;
10000d44:	9b03      	ldr	r3, [sp, #12]
	iframe->pc &= 0xfffffffe;
10000d46:	4906      	ldr	r1, [pc, #24]	; (10000d60 <arch_new_thread+0x28>)
	iframe->a3 = (uint32_t)p2;
10000d48:	6093      	str	r3, [r2, #8]
	iframe->a4 = (uint32_t)p3;
10000d4a:	9b04      	ldr	r3, [sp, #16]
	iframe->pc &= 0xfffffffe;
10000d4c:	43a1      	bics	r1, r4
	iframe->a4 = (uint32_t)p3;
10000d4e:	60d3      	str	r3, [r2, #12]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
10000d50:	2380      	movs	r3, #128	; 0x80
10000d52:	045b      	lsls	r3, r3, #17
10000d54:	61d3      	str	r3, [r2, #28]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
10000d56:	2300      	movs	r3, #0
	iframe->pc &= 0xfffffffe;
10000d58:	6191      	str	r1, [r2, #24]
	thread->callee_saved.psp = (uint32_t)iframe;
10000d5a:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
10000d5c:	6683      	str	r3, [r0, #104]	; 0x68
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
10000d5e:	bd10      	pop	{r4, pc}
10000d60:	1000201f 	.word	0x1000201f

10000d64 <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
10000d64:	4b06      	ldr	r3, [pc, #24]	; (10000d80 <arch_switch_to_main_thread+0x1c>)
10000d66:	6098      	str	r0, [r3, #8]

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
10000d68:	1c10      	adds	r0, r2, #0
10000d6a:	f381 8809 	msr	PSP, r1
10000d6e:	2100      	movs	r1, #0
10000d70:	b662      	cpsie	i
10000d72:	f3bf 8f6f 	isb	sy
10000d76:	2200      	movs	r2, #0
10000d78:	2300      	movs	r3, #0
10000d7a:	f001 f950 	bl	1000201e <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
10000d7e:	46c0      	nop			; (mov r8, r8)
10000d80:	2000015c 	.word	0x2000015c

10000d84 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
10000d84:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
10000d86:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
10000d8a:	4905      	ldr	r1, [pc, #20]	; (10000da0 <_isr_wrapper+0x1c>)
	subs r0, r1	/* get IRQ number */
10000d8c:	1a40      	subs	r0, r0, r1
	lsls r0, #3	/* table is 8-byte wide */
10000d8e:	00c0      	lsls	r0, r0, #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
10000d90:	4904      	ldr	r1, [pc, #16]	; (10000da4 <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
10000d92:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
10000d94:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
10000d96:	4798      	blx	r3
#ifdef CONFIG_TRACING_ISR
	bl sys_trace_isr_exit
#endif

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
10000d98:	bc09      	pop	{r0, r3}
	mov lr, r3
10000d9a:	469e      	mov	lr, r3
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
10000d9c:	4902      	ldr	r1, [pc, #8]	; (10000da8 <_isr_wrapper+0x24>)
	bx r1
10000d9e:	4708      	bx	r1
	ldr r1, =16
10000da0:	00000010 	.word	0x00000010
	ldr r1, =_sw_isr_table
10000da4:	10002840 	.word	0x10002840
	ldr r1, =z_arm_int_exit
10000da8:	10000dad 	.word	0x10000dad

10000dac <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
10000dac:	4b04      	ldr	r3, [pc, #16]	; (10000dc0 <_EXIT_EXC+0x4>)

	ldr r1, [r3, #_kernel_offset_to_current]
10000dae:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
10000db0:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
10000db2:	4288      	cmp	r0, r1
	beq _EXIT_EXC
10000db4:	d002      	beq.n	10000dbc <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
10000db6:	4903      	ldr	r1, [pc, #12]	; (10000dc4 <_EXIT_EXC+0x8>)
	ldr r2, =_SCS_ICSR_PENDSV
10000db8:	4a03      	ldr	r2, [pc, #12]	; (10000dc8 <_EXIT_EXC+0xc>)
	str r2, [r1]
10000dba:	600a      	str	r2, [r1, #0]

10000dbc <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
10000dbc:	4770      	bx	lr
10000dbe:	0000      	.short	0x0000
	ldr r3, =_kernel
10000dc0:	2000015c 	.word	0x2000015c
	ldr r1, =_SCS_ICSR
10000dc4:	e000ed04 	.word	0xe000ed04
	ldr r2, =_SCS_ICSR_PENDSV
10000dc8:	10000000 	.word	0x10000000

10000dcc <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
10000dcc:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
10000dce:	4b1b      	ldr	r3, [pc, #108]	; (10000e3c <z_arm_fault+0x70>)
{
10000dd0:	000e      	movs	r6, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
10000dd2:	685b      	ldr	r3, [r3, #4]
{
10000dd4:	b088      	sub	sp, #32
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
10000dd6:	05db      	lsls	r3, r3, #23
10000dd8:	0ddb      	lsrs	r3, r3, #23
10000dda:	b662      	cpsie	i
10000ddc:	f3bf 8f6f 	isb	sy
	*nested_exc = false;
10000de0:	2500      	movs	r5, #0
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
10000de2:	0e14      	lsrs	r4, r2, #24
		return NULL;
10000de4:	0029      	movs	r1, r5
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
10000de6:	2cff      	cmp	r4, #255	; 0xff
10000de8:	d109      	bne.n	10000dfe <z_arm_fault+0x32>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
10000dea:	3cf3      	subs	r4, #243	; 0xf3
10000dec:	4014      	ands	r4, r2
10000dee:	2c08      	cmp	r4, #8
10000df0:	d005      	beq.n	10000dfe <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
10000df2:	0001      	movs	r1, r0
			*nested_exc = true;
10000df4:	3501      	adds	r5, #1
		if (exc_return & EXC_RETURN_MODE_THREAD) {
10000df6:	0712      	lsls	r2, r2, #28
10000df8:	d501      	bpl.n	10000dfe <z_arm_fault+0x32>
			ptr_esf =  (z_arch_esf_t *)psp;
10000dfa:	0031      	movs	r1, r6
	*nested_exc = false;
10000dfc:	2500      	movs	r5, #0
	uint32_t reason = K_ERR_CPU_EXCEPTION;
10000dfe:	2400      	movs	r4, #0
	switch (fault) {
10000e00:	2b03      	cmp	r3, #3
10000e02:	d106      	bne.n	10000e12 <z_arm_fault+0x46>
	uint16_t fault_insn = *(ret_addr - 1);
10000e04:	698b      	ldr	r3, [r1, #24]
10000e06:	3b02      	subs	r3, #2
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
10000e08:	881a      	ldrh	r2, [r3, #0]
10000e0a:	4b0d      	ldr	r3, [pc, #52]	; (10000e40 <z_arm_fault+0x74>)
10000e0c:	429a      	cmp	r2, r3
10000e0e:	d100      	bne.n	10000e12 <z_arm_fault+0x46>
		reason = esf->basic.r0;
10000e10:	680c      	ldr	r4, [r1, #0]
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
10000e12:	2220      	movs	r2, #32
10000e14:	4668      	mov	r0, sp
10000e16:	f001 f998 	bl	1000214a <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
10000e1a:	9b07      	ldr	r3, [sp, #28]
10000e1c:	2d00      	cmp	r5, #0
10000e1e:	d00a      	beq.n	10000e36 <z_arm_fault+0x6a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
10000e20:	05da      	lsls	r2, r3, #23
10000e22:	d102      	bne.n	10000e2a <z_arm_fault+0x5e>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
10000e24:	4a07      	ldr	r2, [pc, #28]	; (10000e44 <z_arm_fault+0x78>)
10000e26:	4313      	orrs	r3, r2
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
10000e28:	9307      	str	r3, [sp, #28]
	}

	z_arm_fatal_error(reason, &esf_copy);
10000e2a:	4669      	mov	r1, sp
10000e2c:	0020      	movs	r0, r4
10000e2e:	f001 f963 	bl	100020f8 <z_arm_fatal_error>
}
10000e32:	b008      	add	sp, #32
10000e34:	bd70      	pop	{r4, r5, r6, pc}
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
10000e36:	0a5b      	lsrs	r3, r3, #9
10000e38:	025b      	lsls	r3, r3, #9
10000e3a:	e7f5      	b.n	10000e28 <z_arm_fault+0x5c>
10000e3c:	e000ed00 	.word	0xe000ed00
10000e40:	0000df02 	.word	0x0000df02
10000e44:	000001ff 	.word	0x000001ff

10000e48 <z_arm_exc_spurious>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
10000e48:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
10000e4c:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
10000e50:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
10000e52:	4672      	mov	r2, lr
	bl z_arm_fault
10000e54:	f7ff ffba 	bl	10000dcc <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
10000e58:	bd01      	pop	{r0, pc}
10000e5a:	46c0      	nop			; (mov r8, r8)

10000e5c <z_arm_interrupt_init>:
 * interrupt locking via BASEPRI works as expected.
 *
 */

void z_arm_interrupt_init(void)
{
10000e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10000e5e:	24c0      	movs	r4, #192	; 0xc0
	int irq = 0;
10000e60:	2200      	movs	r2, #0
10000e62:	2603      	movs	r6, #3
10000e64:	25ff      	movs	r5, #255	; 0xff
10000e66:	00a4      	lsls	r4, r4, #2
10000e68:	0010      	movs	r0, r2
10000e6a:	002f      	movs	r7, r5
10000e6c:	4030      	ands	r0, r6
10000e6e:	00c0      	lsls	r0, r0, #3
10000e70:	4087      	lsls	r7, r0
10000e72:	4905      	ldr	r1, [pc, #20]	; (10000e88 <z_arm_interrupt_init+0x2c>)
10000e74:	0893      	lsrs	r3, r2, #2
10000e76:	009b      	lsls	r3, r3, #2
10000e78:	185b      	adds	r3, r3, r1
10000e7a:	5919      	ldr	r1, [r3, r4]

	for (; irq < CONFIG_NUM_IRQS; irq++) {
10000e7c:	3201      	adds	r2, #1
10000e7e:	43b9      	bics	r1, r7
10000e80:	5119      	str	r1, [r3, r4]
10000e82:	2a1a      	cmp	r2, #26
10000e84:	d1f0      	bne.n	10000e68 <z_arm_interrupt_init+0xc>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
10000e86:	bdf0      	pop	{r4, r5, r6, r7, pc}
10000e88:	e000e100 	.word	0xe000e100

10000e8c <__start>:
    bl z_arm_init_arch_hw_at_boot
#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
10000e8c:	b672      	cpsid	i

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
10000e8e:	4807      	ldr	r0, [pc, #28]	; (10000eac <__start+0x20>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
10000e90:	4907      	ldr	r1, [pc, #28]	; (10000eb0 <__start+0x24>)
    adds r0, r0, r1
10000e92:	1840      	adds	r0, r0, r1
    msr PSP, r0
10000e94:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
10000e98:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
10000e9c:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
10000e9e:	4308      	orrs	r0, r1
    msr CONTROL, r0
10000ea0:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
10000ea4:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
10000ea8:	f7ff fed6 	bl	10000c58 <z_arm_prep_c>
    ldr r0, =z_interrupt_stacks
10000eac:	20000698 	.word	0x20000698
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
10000eb0:	00000800 	.word	0x00000800

10000eb4 <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
10000eb4:	4b0a      	ldr	r3, [pc, #40]	; (10000ee0 <z_impl_k_thread_abort+0x2c>)
{
10000eb6:	b510      	push	{r4, lr}
	if (_current == thread) {
10000eb8:	689b      	ldr	r3, [r3, #8]
10000eba:	4283      	cmp	r3, r0
10000ebc:	d10d      	bne.n	10000eda <z_impl_k_thread_abort+0x26>
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
10000ebe:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
10000ec2:	2b00      	cmp	r3, #0
10000ec4:	d009      	beq.n	10000eda <z_impl_k_thread_abort+0x26>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
10000ec6:	2280      	movs	r2, #128	; 0x80
10000ec8:	4b06      	ldr	r3, [pc, #24]	; (10000ee4 <z_impl_k_thread_abort+0x30>)
10000eca:	0552      	lsls	r2, r2, #21
10000ecc:	6859      	ldr	r1, [r3, #4]
10000ece:	430a      	orrs	r2, r1
10000ed0:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
10000ed2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
10000ed4:	4904      	ldr	r1, [pc, #16]	; (10000ee8 <z_impl_k_thread_abort+0x34>)
10000ed6:	400a      	ands	r2, r1
10000ed8:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
10000eda:	f000 fecd 	bl	10001c78 <z_thread_abort>
}
10000ede:	bd10      	pop	{r4, pc}
10000ee0:	2000015c 	.word	0x2000015c
10000ee4:	e000ed00 	.word	0xe000ed00
10000ee8:	ffff7fff 	.word	0xffff7fff

10000eec <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
10000eec:	4b01      	ldr	r3, [pc, #4]	; (10000ef4 <__stdout_hook_install+0x8>)
10000eee:	6018      	str	r0, [r3, #0]
}
10000ef0:	4770      	bx	lr
10000ef2:	46c0      	nop			; (mov r8, r8)
10000ef4:	20000004 	.word	0x20000004

10000ef8 <rp2040_init>:
 *
 * \param addr Address of writable register
 * \param mask Bit-mask specifying bits to set
 */
__force_inline static void hw_set_bits(io_rw_32 *addr, uint32_t mask) {
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10000ef8:	4b0e      	ldr	r3, [pc, #56]	; (10000f34 <rp2040_init+0x3c>)
10000efa:	4a0f      	ldr	r2, [pc, #60]	; (10000f38 <rp2040_init+0x40>)
#endif

LOG_MODULE_REGISTER(soc, CONFIG_SOC_LOG_LEVEL);

static int rp2040_init(const struct device *arg)
{
10000efc:	b570      	push	{r4, r5, r6, lr}
10000efe:	601a      	str	r2, [r3, #0]
 *
 * \param addr Address of writable register
 * \param mask Bit-mask specifying bits to clear
 */
__force_inline static void hw_clear_bits(io_rw_32 *addr, uint32_t mask) {
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10000f00:	4d0e      	ldr	r5, [pc, #56]	; (10000f3c <rp2040_init+0x44>)
10000f02:	4b0f      	ldr	r3, [pc, #60]	; (10000f40 <rp2040_init+0x48>)
 *
 * \param bits Bit pattern indicating blocks to unreset. See \ref reset_bitmask
 */
static inline void unreset_block_wait(uint32_t bits) {
    hw_clear_bits(&resets_hw->reset, bits);
    while (~resets_hw->reset_done & bits)
10000f04:	4c0f      	ldr	r4, [pc, #60]	; (10000f44 <rp2040_init+0x4c>)
10000f06:	602b      	str	r3, [r5, #0]
10000f08:	0019      	movs	r1, r3
10000f0a:	68a2      	ldr	r2, [r4, #8]
10000f0c:	4391      	bics	r1, r2
10000f0e:	d1fb      	bne.n	10000f08 <rp2040_init+0x10>
			   ~(RESETS_RESET_ADC_BITS | RESETS_RESET_RTC_BITS |
			     RESETS_RESET_SPI0_BITS | RESETS_RESET_SPI1_BITS |
			     RESETS_RESET_UART0_BITS | RESETS_RESET_UART1_BITS |
			     RESETS_RESET_USBCTRL_BITS));

	clocks_init();
10000f10:	f000 fa00 	bl	10001314 <clocks_init>
10000f14:	4b0c      	ldr	r3, [pc, #48]	; (10000f48 <rp2040_init+0x50>)
10000f16:	602b      	str	r3, [r5, #0]
10000f18:	68a3      	ldr	r3, [r4, #8]
10000f1a:	01db      	lsls	r3, r3, #7
10000f1c:	3380      	adds	r3, #128	; 0x80
10000f1e:	d1fb      	bne.n	10000f18 <rp2040_init+0x20>
	__asm__ volatile("mrs %0, PRIMASK;"
10000f20:	f3ef 8310 	mrs	r3, PRIMASK
10000f24:	b672      	cpsid	i
	if (key != 0U) {
10000f26:	2b00      	cmp	r3, #0
10000f28:	d102      	bne.n	10000f30 <rp2040_init+0x38>
	__asm__ volatile(
10000f2a:	b662      	cpsie	i
10000f2c:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
10000f30:	2000      	movs	r0, #0
10000f32:	bd70      	pop	{r4, r5, r6, pc}
10000f34:	4000e000 	.word	0x4000e000
10000f38:	ffffcdbf 	.word	0xffffcdbf
10000f3c:	4000f000 	.word	0x4000f000
10000f40:	003c7ffe 	.word	0x003c7ffe
10000f44:	4000c000 	.word	0x4000c000
10000f48:	01ffffff 	.word	0x01ffffff

10000f4c <uart_console_init>:
{

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
10000f4c:	4809      	ldr	r0, [pc, #36]	; (10000f74 <uart_console_init+0x28>)
10000f4e:	4b0a      	ldr	r3, [pc, #40]	; (10000f78 <uart_console_init+0x2c>)
{
10000f50:	b510      	push	{r4, lr}
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
10000f52:	6018      	str	r0, [r3, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
10000f54:	f001 fb7c 	bl	10002650 <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
10000f58:	2800      	cmp	r0, #0
10000f5a:	d008      	beq.n	10000f6e <uart_console_init+0x22>
	__stdout_hook_install(console_out);
10000f5c:	4c07      	ldr	r4, [pc, #28]	; (10000f7c <uart_console_init+0x30>)
10000f5e:	0020      	movs	r0, r4
10000f60:	f7ff ffc4 	bl	10000eec <__stdout_hook_install>
	__printk_hook_install(console_out);
10000f64:	0020      	movs	r0, r4
10000f66:	f7ff fa85 	bl	10000474 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
10000f6a:	2000      	movs	r0, #0
}
10000f6c:	bd10      	pop	{r4, pc}
		return -ENODEV;
10000f6e:	2013      	movs	r0, #19
10000f70:	4240      	negs	r0, r0
10000f72:	e7fb      	b.n	10000f6c <uart_console_init+0x20>
10000f74:	10002810 	.word	0x10002810
10000f78:	20000110 	.word	0x20000110
10000f7c:	10000f81 	.word	0x10000f81

10000f80 <console_out>:
{
10000f80:	b570      	push	{r4, r5, r6, lr}
10000f82:	0004      	movs	r4, r0
10000f84:	4d07      	ldr	r5, [pc, #28]	; (10000fa4 <console_out+0x24>)
	if ('\n' == c) {
10000f86:	280a      	cmp	r0, #10
10000f88:	d104      	bne.n	10000f94 <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
10000f8a:	6828      	ldr	r0, [r5, #0]
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
10000f8c:	6883      	ldr	r3, [r0, #8]
10000f8e:	210d      	movs	r1, #13
10000f90:	685b      	ldr	r3, [r3, #4]
10000f92:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
10000f94:	6828      	ldr	r0, [r5, #0]
10000f96:	6883      	ldr	r3, [r0, #8]
10000f98:	b2e1      	uxtb	r1, r4
10000f9a:	685b      	ldr	r3, [r3, #4]
10000f9c:	4798      	blx	r3
}
10000f9e:	0020      	movs	r0, r4
10000fa0:	bd70      	pop	{r4, r5, r6, pc}
10000fa2:	46c0      	nop			; (mov r8, r8)
10000fa4:	20000110 	.word	0x20000110

10000fa8 <gpio_rpi_isr>:
	.pin_interrupt_configure = gpio_rpi_pin_interrupt_configure,
	.manage_callback = gpio_rpi_manage_callback,
};

static void gpio_rpi_isr(const struct device *dev)
{
10000fa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10000faa:	0006      	movs	r6, r0
	const io_rw_32 *status_reg;
	uint32_t events;
	uint32_t pin;

	irq_ctrl_base = &iobank0_hw->proc0_irq_ctrl;
	for (pin = 0; pin < NUM_BANK0_GPIOS; pin++) {
10000fac:	2400      	movs	r4, #0
		status_reg = &irq_ctrl_base->ints[pin / 8];
		events = (*status_reg >> 4 * (pin % 8)) & ALL_EVENTS;
10000fae:	270f      	movs	r7, #15
	struct gpio_rpi_data *data = dev->data;
10000fb0:	6903      	ldr	r3, [r0, #16]
10000fb2:	9301      	str	r3, [sp, #4]
		status_reg = &irq_ctrl_base->ints[pin / 8];
10000fb4:	08e3      	lsrs	r3, r4, #3
		events = (*status_reg >> 4 * (pin % 8)) & ALL_EVENTS;
10000fb6:	4a14      	ldr	r2, [pc, #80]	; (10001008 <gpio_rpi_isr+0x60>)
10000fb8:	3308      	adds	r3, #8
10000fba:	009b      	lsls	r3, r3, #2
10000fbc:	589b      	ldr	r3, [r3, r2]
10000fbe:	2207      	movs	r2, #7
10000fc0:	4022      	ands	r2, r4
10000fc2:	0092      	lsls	r2, r2, #2
10000fc4:	40d3      	lsrs	r3, r2
		if (events) {
10000fc6:	423b      	tst	r3, r7
10000fc8:	d103      	bne.n	10000fd2 <gpio_rpi_isr+0x2a>
	for (pin = 0; pin < NUM_BANK0_GPIOS; pin++) {
10000fca:	3401      	adds	r4, #1
10000fcc:	2c1e      	cmp	r4, #30
10000fce:	d1f1      	bne.n	10000fb4 <gpio_rpi_isr+0xc>
			gpio_acknowledge_irq(pin, ALL_EVENTS);
			gpio_fire_callbacks(&data->callbacks, dev, BIT(pin));
		}
	}
}
10000fd0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			gpio_acknowledge_irq(pin, ALL_EVENTS);
10000fd2:	0039      	movs	r1, r7
10000fd4:	0020      	movs	r0, r4
10000fd6:	f000 fae3 	bl	100015a0 <gpio_acknowledge_irq>
			gpio_fire_callbacks(&data->callbacks, dev, BIT(pin));
10000fda:	9b01      	ldr	r3, [sp, #4]
10000fdc:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
10000fde:	2900      	cmp	r1, #0
10000fe0:	d0f3      	beq.n	10000fca <gpio_rpi_isr+0x22>
10000fe2:	2301      	movs	r3, #1
10000fe4:	40a3      	lsls	r3, r4

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
10000fe6:	680d      	ldr	r5, [r1, #0]
10000fe8:	9300      	str	r3, [sp, #0]
		if (cb->pin_mask & pins) {
10000fea:	688b      	ldr	r3, [r1, #8]
10000fec:	9a00      	ldr	r2, [sp, #0]
10000fee:	9800      	ldr	r0, [sp, #0]
10000ff0:	401a      	ands	r2, r3
10000ff2:	4203      	tst	r3, r0
10000ff4:	d002      	beq.n	10000ffc <gpio_rpi_isr+0x54>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
10000ff6:	0030      	movs	r0, r6
10000ff8:	684b      	ldr	r3, [r1, #4]
10000ffa:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
10000ffc:	2d00      	cmp	r5, #0
10000ffe:	d0e4      	beq.n	10000fca <gpio_rpi_isr+0x22>
10001000:	0029      	movs	r1, r5
10001002:	682d      	ldr	r5, [r5, #0]
10001004:	e7f1      	b.n	10000fea <gpio_rpi_isr+0x42>
10001006:	46c0      	nop			; (mov r8, r8)
10001008:	40014100 	.word	0x40014100

1000100c <uart_rpi_irq_err_disable>:
}

static void uart_rpi_irq_err_disable(const struct device *dev)
{
	const struct uart_rpi_config * const config = dev->config;
	uart_hw_t * const uart_hw = config->uart_regs;
1000100c:	6843      	ldr	r3, [r0, #4]

	uart_hw->imsc &= ~(UART_UARTIMSC_OEIM_BITS |
1000100e:	4903      	ldr	r1, [pc, #12]	; (1000101c <uart_rpi_irq_err_disable+0x10>)
	uart_hw_t * const uart_hw = config->uart_regs;
10001010:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc &= ~(UART_UARTIMSC_OEIM_BITS |
10001012:	6b93      	ldr	r3, [r2, #56]	; 0x38
10001014:	400b      	ands	r3, r1
10001016:	6393      	str	r3, [r2, #56]	; 0x38
			   UART_UARTIMSC_BEIM_BITS |
			   UART_UARTIMSC_PEIM_BITS |
			   UART_UARTIMSC_FEIM_BITS |
			   UART_UARTIMSC_RTIM_BITS);
}
10001018:	4770      	bx	lr
1000101a:	46c0      	nop			; (mov r8, r8)
1000101c:	fffff83f 	.word	0xfffff83f

10001020 <elapsed>:
 *     - and until the current call of the function is completed.
 * - the function is invoked with interrupts disabled.
 */
static uint32_t elapsed(void)
{
	uint32_t val1 = SysTick->VAL;	/* A */
10001020:	4b0a      	ldr	r3, [pc, #40]	; (1000104c <elapsed+0x2c>)
{
10001022:	b530      	push	{r4, r5, lr}
	uint32_t val1 = SysTick->VAL;	/* A */
10001024:	6899      	ldr	r1, [r3, #8]
	uint32_t ctrl = SysTick->CTRL;	/* B */
10001026:	6818      	ldr	r0, [r3, #0]
	uint32_t val2 = SysTick->VAL;	/* C */
10001028:	4a09      	ldr	r2, [pc, #36]	; (10001050 <elapsed+0x30>)
1000102a:	689c      	ldr	r4, [r3, #8]
	 * 4) After C we'll see it next time
	 *
	 * So the count in val2 is post-wrap and last_load needs to be
	 * added if and only if COUNTFLAG is set or val1 < val2.
	 */
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
1000102c:	4d09      	ldr	r5, [pc, #36]	; (10001054 <elapsed+0x34>)
1000102e:	03c0      	lsls	r0, r0, #15
10001030:	d401      	bmi.n	10001036 <elapsed+0x16>
	    || (val1 < val2)) {
10001032:	42a1      	cmp	r1, r4
10001034:	d204      	bcs.n	10001040 <elapsed+0x20>
		overflow_cyc += last_load;
10001036:	6811      	ldr	r1, [r2, #0]
10001038:	6828      	ldr	r0, [r5, #0]
1000103a:	1809      	adds	r1, r1, r0
1000103c:	6011      	str	r1, [r2, #0]

		/* We know there was a wrap, but we might not have
		 * seen it in CTRL, so clear it. */
		(void)SysTick->CTRL;
1000103e:	681b      	ldr	r3, [r3, #0]
	}

	return (last_load - val2) + overflow_cyc;
10001040:	682b      	ldr	r3, [r5, #0]
10001042:	6810      	ldr	r0, [r2, #0]
10001044:	18c0      	adds	r0, r0, r3
10001046:	1b00      	subs	r0, r0, r4
}
10001048:	bd30      	pop	{r4, r5, pc}
1000104a:	46c0      	nop			; (mov r8, r8)
1000104c:	e000e010 	.word	0xe000e010
10001050:	20000130 	.word	0x20000130
10001054:	2000012c 	.word	0x2000012c

10001058 <sys_clock_driver_init>:
{
	ARG_UNUSED(dev);

	NVIC_SetPriority(SysTick_IRQn, _IRQ_PRIO_OFFSET);
	last_load = CYC_PER_TICK - 1;
	overflow_cyc = 0U;
10001058:	2000      	movs	r0, #0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000105a:	4a09      	ldr	r2, [pc, #36]	; (10001080 <sys_clock_driver_init+0x28>)
1000105c:	6a13      	ldr	r3, [r2, #32]
1000105e:	021b      	lsls	r3, r3, #8
10001060:	0a1b      	lsrs	r3, r3, #8
10001062:	6213      	str	r3, [r2, #32]
	last_load = CYC_PER_TICK - 1;
10001064:	4a07      	ldr	r2, [pc, #28]	; (10001084 <sys_clock_driver_init+0x2c>)
10001066:	4b08      	ldr	r3, [pc, #32]	; (10001088 <sys_clock_driver_init+0x30>)
10001068:	601a      	str	r2, [r3, #0]
	overflow_cyc = 0U;
1000106a:	4b08      	ldr	r3, [pc, #32]	; (1000108c <sys_clock_driver_init+0x34>)
1000106c:	6018      	str	r0, [r3, #0]
	SysTick->LOAD = last_load;
1000106e:	4b08      	ldr	r3, [pc, #32]	; (10001090 <sys_clock_driver_init+0x38>)
10001070:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0; /* resets timer to last_load */
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
10001072:	2207      	movs	r2, #7
	SysTick->VAL = 0; /* resets timer to last_load */
10001074:	6098      	str	r0, [r3, #8]
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
10001076:	6819      	ldr	r1, [r3, #0]
10001078:	430a      	orrs	r2, r1
1000107a:	601a      	str	r2, [r3, #0]
			  SysTick_CTRL_TICKINT_Msk |
			  SysTick_CTRL_CLKSOURCE_Msk);
	return 0;
}
1000107c:	4770      	bx	lr
1000107e:	46c0      	nop			; (mov r8, r8)
10001080:	e000ed00 	.word	0xe000ed00
10001084:	000030d3 	.word	0x000030d3
10001088:	2000012c 	.word	0x2000012c
1000108c:	20000130 	.word	0x20000130
10001090:	e000e010 	.word	0xe000e010

10001094 <sys_clock_isr>:
{
10001094:	b570      	push	{r4, r5, r6, lr}
	elapsed();
10001096:	f7ff ffc3 	bl	10001020 <elapsed>
	cycle_count += overflow_cyc;
1000109a:	4b0b      	ldr	r3, [pc, #44]	; (100010c8 <sys_clock_isr+0x34>)
1000109c:	4a0b      	ldr	r2, [pc, #44]	; (100010cc <sys_clock_isr+0x38>)
1000109e:	6818      	ldr	r0, [r3, #0]
100010a0:	6811      	ldr	r1, [r2, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
100010a2:	4c0b      	ldr	r4, [pc, #44]	; (100010d0 <sys_clock_isr+0x3c>)
	cycle_count += overflow_cyc;
100010a4:	1840      	adds	r0, r0, r1
100010a6:	6010      	str	r0, [r2, #0]
	overflow_cyc = 0;
100010a8:	2200      	movs	r2, #0
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
100010aa:	6825      	ldr	r5, [r4, #0]
	overflow_cyc = 0;
100010ac:	601a      	str	r2, [r3, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
100010ae:	4909      	ldr	r1, [pc, #36]	; (100010d4 <sys_clock_isr+0x40>)
100010b0:	1b40      	subs	r0, r0, r5
100010b2:	f7ff f897 	bl	100001e4 <__udivsi3>
		announced_cycles += dticks * CYC_PER_TICK;
100010b6:	4b07      	ldr	r3, [pc, #28]	; (100010d4 <sys_clock_isr+0x40>)
100010b8:	4343      	muls	r3, r0
100010ba:	195b      	adds	r3, r3, r5
100010bc:	6023      	str	r3, [r4, #0]
		sys_clock_announce(dticks);
100010be:	f000 ff1d 	bl	10001efc <sys_clock_announce>
	z_arm_int_exit();
100010c2:	f7ff fe73 	bl	10000dac <z_arm_exc_exit>
}
100010c6:	bd70      	pop	{r4, r5, r6, pc}
100010c8:	20000130 	.word	0x20000130
100010cc:	20000128 	.word	0x20000128
100010d0:	20000124 	.word	0x20000124
100010d4:	000030d4 	.word	0x000030d4

100010d8 <sys_clock_set_timeout>:
{
100010d8:	b5f0      	push	{r4, r5, r6, r7, lr}
100010da:	4d35      	ldr	r5, [pc, #212]	; (100011b0 <sys_clock_set_timeout+0xd8>)
100010dc:	4e35      	ldr	r6, [pc, #212]	; (100011b4 <sys_clock_set_timeout+0xdc>)
100010de:	b085      	sub	sp, #20
	if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && idle && ticks == K_TICKS_FOREVER) {
100010e0:	2900      	cmp	r1, #0
100010e2:	d00a      	beq.n	100010fa <sys_clock_set_timeout+0x22>
100010e4:	1c43      	adds	r3, r0, #1
100010e6:	d108      	bne.n	100010fa <sys_clock_set_timeout+0x22>
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
100010e8:	2201      	movs	r2, #1
100010ea:	682b      	ldr	r3, [r5, #0]
100010ec:	4393      	bics	r3, r2
100010ee:	602b      	str	r3, [r5, #0]
		last_load = TIMER_STOPPED;
100010f0:	23ff      	movs	r3, #255	; 0xff
100010f2:	061b      	lsls	r3, r3, #24
100010f4:	6033      	str	r3, [r6, #0]
}
100010f6:	b005      	add	sp, #20
100010f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t last_load_ = last_load;
100010fa:	6833      	ldr	r3, [r6, #0]
100010fc:	9302      	str	r3, [sp, #8]
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
100010fe:	1c43      	adds	r3, r0, #1
10001100:	d037      	beq.n	10001172 <sys_clock_set_timeout+0x9a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
10001102:	2700      	movs	r7, #0
10001104:	2801      	cmp	r0, #1
10001106:	dd04      	ble.n	10001112 <sys_clock_set_timeout+0x3a>
10001108:	4b2b      	ldr	r3, [pc, #172]	; (100011b8 <sys_clock_set_timeout+0xe0>)
1000110a:	001f      	movs	r7, r3
1000110c:	4298      	cmp	r0, r3
1000110e:	dc00      	bgt.n	10001112 <sys_clock_set_timeout+0x3a>
10001110:	1e47      	subs	r7, r0, #1
	__asm__ volatile("mrs %0, PRIMASK;"
10001112:	f3ef 8310 	mrs	r3, PRIMASK
10001116:	b672      	cpsid	i
10001118:	9303      	str	r3, [sp, #12]
	uint32_t pending = elapsed();
1000111a:	f7ff ff81 	bl	10001020 <elapsed>
	val1 = SysTick->VAL;
1000111e:	68ab      	ldr	r3, [r5, #8]
10001120:	9300      	str	r3, [sp, #0]
	cycle_count += pending;
10001122:	4b26      	ldr	r3, [pc, #152]	; (100011bc <sys_clock_set_timeout+0xe4>)
10001124:	681a      	ldr	r2, [r3, #0]
10001126:	1884      	adds	r4, r0, r2
	overflow_cyc = 0U;
10001128:	2200      	movs	r2, #0
	cycle_count += pending;
1000112a:	601c      	str	r4, [r3, #0]
	overflow_cyc = 0U;
1000112c:	4b24      	ldr	r3, [pc, #144]	; (100011c0 <sys_clock_set_timeout+0xe8>)
1000112e:	601a      	str	r2, [r3, #0]
	uint32_t unannounced = cycle_count - announced_cycles;
10001130:	4b24      	ldr	r3, [pc, #144]	; (100011c4 <sys_clock_set_timeout+0xec>)
10001132:	681b      	ldr	r3, [r3, #0]
10001134:	9301      	str	r3, [sp, #4]
10001136:	1ae0      	subs	r0, r4, r3
	if ((int32_t)unannounced < 0) {
10001138:	4290      	cmp	r0, r2
1000113a:	da1c      	bge.n	10001176 <sys_clock_set_timeout+0x9e>
		last_load = MIN_DELAY;
1000113c:	2380      	movs	r3, #128	; 0x80
1000113e:	00db      	lsls	r3, r3, #3
			last_load = MAX_CYCLES;
10001140:	6033      	str	r3, [r6, #0]
	SysTick->LOAD = last_load - 1;
10001142:	6832      	ldr	r2, [r6, #0]
	val2 = SysTick->VAL;
10001144:	68ab      	ldr	r3, [r5, #8]
	SysTick->LOAD = last_load - 1;
10001146:	3a01      	subs	r2, #1
10001148:	606a      	str	r2, [r5, #4]
	SysTick->VAL = 0; /* resets timer to last_load */
1000114a:	2200      	movs	r2, #0
1000114c:	60aa      	str	r2, [r5, #8]
	if (val1 < val2) {
1000114e:	9a00      	ldr	r2, [sp, #0]
10001150:	429a      	cmp	r2, r3
10001152:	d228      	bcs.n	100011a6 <sys_clock_set_timeout+0xce>
		cycle_count += (val1 + (last_load_ - val2));
10001154:	9900      	ldr	r1, [sp, #0]
10001156:	9a02      	ldr	r2, [sp, #8]
10001158:	468c      	mov	ip, r1
1000115a:	4462      	add	r2, ip
1000115c:	1ad0      	subs	r0, r2, r3
1000115e:	1904      	adds	r4, r0, r4
10001160:	4b16      	ldr	r3, [pc, #88]	; (100011bc <sys_clock_set_timeout+0xe4>)
10001162:	601c      	str	r4, [r3, #0]
	if (key != 0U) {
10001164:	9b03      	ldr	r3, [sp, #12]
10001166:	2b00      	cmp	r3, #0
10001168:	d1c5      	bne.n	100010f6 <sys_clock_set_timeout+0x1e>
	__asm__ volatile(
1000116a:	b662      	cpsie	i
1000116c:	f3bf 8f6f 	isb	sy
10001170:	e7c1      	b.n	100010f6 <sys_clock_set_timeout+0x1e>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
10001172:	4811      	ldr	r0, [pc, #68]	; (100011b8 <sys_clock_set_timeout+0xe0>)
10001174:	e7cc      	b.n	10001110 <sys_clock_set_timeout+0x38>
		delay = ticks * CYC_PER_TICK;
10001176:	4b14      	ldr	r3, [pc, #80]	; (100011c8 <sys_clock_set_timeout+0xf0>)
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
10001178:	4913      	ldr	r1, [pc, #76]	; (100011c8 <sys_clock_set_timeout+0xf0>)
		delay = ticks * CYC_PER_TICK;
1000117a:	435f      	muls	r7, r3
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
1000117c:	4b13      	ldr	r3, [pc, #76]	; (100011cc <sys_clock_set_timeout+0xf4>)
		delay += unannounced;
1000117e:	19c0      	adds	r0, r0, r7
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
10001180:	18c0      	adds	r0, r0, r3
10001182:	f7ff f82f 	bl	100001e4 <__udivsi3>
		delay =
10001186:	4b10      	ldr	r3, [pc, #64]	; (100011c8 <sys_clock_set_timeout+0xf0>)
		delay -= unannounced;
10001188:	9a01      	ldr	r2, [sp, #4]
		delay =
1000118a:	4343      	muls	r3, r0
		delay -= unannounced;
1000118c:	1b10      	subs	r0, r2, r4
1000118e:	18c0      	adds	r0, r0, r3
		delay = MAX(delay, MIN_DELAY);
10001190:	2380      	movs	r3, #128	; 0x80
10001192:	00db      	lsls	r3, r3, #3
10001194:	4298      	cmp	r0, r3
10001196:	d904      	bls.n	100011a2 <sys_clock_set_timeout+0xca>
		if (delay > MAX_CYCLES) {
10001198:	4b0d      	ldr	r3, [pc, #52]	; (100011d0 <sys_clock_set_timeout+0xf8>)
1000119a:	4298      	cmp	r0, r3
1000119c:	d8d0      	bhi.n	10001140 <sys_clock_set_timeout+0x68>
			last_load = delay;
1000119e:	6030      	str	r0, [r6, #0]
100011a0:	e7cf      	b.n	10001142 <sys_clock_set_timeout+0x6a>
		delay = MAX(delay, MIN_DELAY);
100011a2:	0018      	movs	r0, r3
100011a4:	e7fb      	b.n	1000119e <sys_clock_set_timeout+0xc6>
		cycle_count += (val1 - val2);
100011a6:	9a00      	ldr	r2, [sp, #0]
100011a8:	1ad3      	subs	r3, r2, r3
100011aa:	191c      	adds	r4, r3, r4
100011ac:	e7d8      	b.n	10001160 <sys_clock_set_timeout+0x88>
100011ae:	46c0      	nop			; (mov r8, r8)
100011b0:	e000e010 	.word	0xe000e010
100011b4:	2000012c 	.word	0x2000012c
100011b8:	0000053d 	.word	0x0000053d
100011bc:	20000128 	.word	0x20000128
100011c0:	20000130 	.word	0x20000130
100011c4:	20000124 	.word	0x20000124
100011c8:	000030d4 	.word	0x000030d4
100011cc:	000030d3 	.word	0x000030d3
100011d0:	00ffc684 	.word	0x00ffc684

100011d4 <sys_clock_elapsed>:
{
100011d4:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
100011d6:	f3ef 8410 	mrs	r4, PRIMASK
100011da:	b672      	cpsid	i
	uint32_t cyc = elapsed() + cycle_count - announced_cycles;
100011dc:	f7ff ff20 	bl	10001020 <elapsed>
100011e0:	4b07      	ldr	r3, [pc, #28]	; (10001200 <sys_clock_elapsed+0x2c>)
100011e2:	4a08      	ldr	r2, [pc, #32]	; (10001204 <sys_clock_elapsed+0x30>)
100011e4:	681b      	ldr	r3, [r3, #0]
100011e6:	6812      	ldr	r2, [r2, #0]
100011e8:	1a9b      	subs	r3, r3, r2
100011ea:	1818      	adds	r0, r3, r0
	if (key != 0U) {
100011ec:	2c00      	cmp	r4, #0
100011ee:	d102      	bne.n	100011f6 <sys_clock_elapsed+0x22>
	__asm__ volatile(
100011f0:	b662      	cpsie	i
100011f2:	f3bf 8f6f 	isb	sy
	return cyc / CYC_PER_TICK;
100011f6:	4904      	ldr	r1, [pc, #16]	; (10001208 <sys_clock_elapsed+0x34>)
100011f8:	f7fe fff4 	bl	100001e4 <__udivsi3>
}
100011fc:	bd10      	pop	{r4, pc}
100011fe:	46c0      	nop			; (mov r8, r8)
10001200:	20000128 	.word	0x20000128
10001204:	20000124 	.word	0x20000124
10001208:	000030d4 	.word	0x000030d4

1000120c <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
1000120c:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
1000120e:	6803      	ldr	r3, [r0, #0]
10001210:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
10001212:	7904      	ldrb	r4, [r0, #4]
10001214:	4b09      	ldr	r3, [pc, #36]	; (1000123c <pinctrl_lookup_state+0x30>)
10001216:	18e4      	adds	r4, r4, r3
10001218:	00e4      	lsls	r4, r4, #3
1000121a:	6805      	ldr	r5, [r0, #0]
1000121c:	6813      	ldr	r3, [r2, #0]
1000121e:	192d      	adds	r5, r5, r4
10001220:	42ab      	cmp	r3, r5
10001222:	d902      	bls.n	1000122a <pinctrl_lookup_state+0x1e>
		}

		(*state)++;
	}

	return -ENOENT;
10001224:	2002      	movs	r0, #2
10001226:	4240      	negs	r0, r0
}
10001228:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
1000122a:	795d      	ldrb	r5, [r3, #5]
1000122c:	428d      	cmp	r5, r1
1000122e:	d002      	beq.n	10001236 <pinctrl_lookup_state+0x2a>
		(*state)++;
10001230:	3308      	adds	r3, #8
10001232:	6013      	str	r3, [r2, #0]
10001234:	e7f1      	b.n	1000121a <pinctrl_lookup_state+0xe>
			return 0;
10001236:	2000      	movs	r0, #0
10001238:	e7f6      	b.n	10001228 <pinctrl_lookup_state+0x1c>
1000123a:	46c0      	nop			; (mov r8, r8)
1000123c:	1fffffff 	.word	0x1fffffff

10001240 <clock_configure>:
    hw_clear_bits(&clock->ctrl, CLOCKS_CLK_USB_CTRL_ENABLE_BITS);
    configured_freq[clk_index] = 0;
}

/// \tag::clock_configure[]
bool clock_configure(enum clock_index clk_index, uint32_t src, uint32_t auxsrc, uint32_t src_freq, uint32_t freq) {
10001240:	b5f0      	push	{r4, r5, r6, r7, lr}
10001242:	b085      	sub	sp, #20
10001244:	9203      	str	r2, [sp, #12]
    uint32_t div;

    assert(src_freq >= freq);

    if (freq > src_freq)
10001246:	9a0a      	ldr	r2, [sp, #40]	; 0x28
bool clock_configure(enum clock_index clk_index, uint32_t src, uint32_t auxsrc, uint32_t src_freq, uint32_t freq) {
10001248:	0005      	movs	r5, r0
1000124a:	000f      	movs	r7, r1
        return false;
1000124c:	2000      	movs	r0, #0
    if (freq > src_freq)
1000124e:	429a      	cmp	r2, r3
10001250:	d840      	bhi.n	100012d4 <clock_configure+0x94>

    // Div register is 24.8 int.frac divider so multiply by 2^8 (left shift by 8)
    div = (uint32_t) (((uint64_t) src_freq << 8) / freq);

    clock_hw_t *clock = &clocks_hw->clk[clk_index];
10001252:	240c      	movs	r4, #12
    div = (uint32_t) (((uint64_t) src_freq << 8) / freq);
10001254:	0e1a      	lsrs	r2, r3, #24
10001256:	021b      	lsls	r3, r3, #8
10001258:	9202      	str	r2, [sp, #8]
1000125a:	9301      	str	r3, [sp, #4]
1000125c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
1000125e:	0003      	movs	r3, r0
10001260:	9902      	ldr	r1, [sp, #8]
10001262:	9801      	ldr	r0, [sp, #4]
10001264:	f7ff f824 	bl	100002b0 <__aeabi_uldivmod>
    clock_hw_t *clock = &clocks_hw->clk[clk_index];
10001268:	436c      	muls	r4, r5
1000126a:	4b28      	ldr	r3, [pc, #160]	; (1000130c <clock_configure+0xcc>)
    div = (uint32_t) (((uint64_t) src_freq << 8) / freq);
1000126c:	0006      	movs	r6, r0
    clock_hw_t *clock = &clocks_hw->clk[clk_index];
1000126e:	18e4      	adds	r4, r4, r3

    // If increasing divisor, set divisor before source. Otherwise set source
    // before divisor. This avoids a momentary overspeed when e.g. switching
    // to a faster source and increasing divisor to compensate.
    if (div > clock->div)
10001270:	6863      	ldr	r3, [r4, #4]
10001272:	4283      	cmp	r3, r0
10001274:	d200      	bcs.n	10001278 <clock_configure+0x38>
        clock->div = div;
10001276:	6060      	str	r0, [r4, #4]
    return clk_index == clk_sys || clk_index == clk_ref;
10001278:	1f2b      	subs	r3, r5, #4
1000127a:	b2db      	uxtb	r3, r3
1000127c:	9300      	str	r3, [sp, #0]
1000127e:	23c0      	movs	r3, #192	; 0xc0

    // If switching a glitchless slice (ref or sys) to an aux source, switch
    // away from aux *first* to avoid passing glitches when changing aux mux.
    // Assume (!!!) glitchless source 0 is no faster than the aux source.
    if (has_glitchless_mux(clk_index) && src == CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX) {
10001280:	9a00      	ldr	r2, [sp, #0]
10001282:	019b      	lsls	r3, r3, #6
10001284:	4323      	orrs	r3, r4
10001286:	2a01      	cmp	r2, #1
10001288:	d826      	bhi.n	100012d8 <clock_configure+0x98>
1000128a:	2f01      	cmp	r7, #1
1000128c:	d124      	bne.n	100012d8 <clock_configure+0x98>
1000128e:	2203      	movs	r2, #3
10001290:	601a      	str	r2, [r3, #0]
        hw_clear_bits(&clock->ctrl, CLOCKS_CLK_REF_CTRL_SRC_BITS);
        while (!(clock->selected & 1u))
10001292:	68a3      	ldr	r3, [r4, #8]
10001294:	423b      	tst	r3, r7
10001296:	d0fc      	beq.n	10001292 <clock_configure+0x52>
            );
        }
    }

    // Set aux mux first, and then glitchless mux if this clock has one
    hw_write_masked(&clock->ctrl,
10001298:	9a03      	ldr	r2, [sp, #12]
 * \param addr Address of writable register
 * \param values Bits values
 * \param write_mask Mask of bits to change
 */
__force_inline static void hw_write_masked(io_rw_32 *addr, uint32_t values, uint32_t write_mask) {
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
1000129a:	6823      	ldr	r3, [r4, #0]
1000129c:	0152      	lsls	r2, r2, #5
1000129e:	405a      	eors	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100012a0:	2180      	movs	r1, #128	; 0x80
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100012a2:	23e0      	movs	r3, #224	; 0xe0
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100012a4:	0149      	lsls	r1, r1, #5
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100012a6:	401a      	ands	r2, r3
        (auxsrc << CLOCKS_CLK_SYS_CTRL_AUXSRC_LSB),
        CLOCKS_CLK_SYS_CTRL_AUXSRC_BITS
    );

    if (has_glitchless_mux(clk_index)) {
100012a8:	9b00      	ldr	r3, [sp, #0]
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100012aa:	4321      	orrs	r1, r4
100012ac:	600a      	str	r2, [r1, #0]
100012ae:	2b01      	cmp	r3, #1
100012b0:	d921      	bls.n	100012f6 <clock_configure+0xb6>
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100012b2:	2380      	movs	r3, #128	; 0x80
100012b4:	2280      	movs	r2, #128	; 0x80
100012b6:	019b      	lsls	r3, r3, #6
100012b8:	4323      	orrs	r3, r4
100012ba:	0112      	lsls	r2, r2, #4
100012bc:	601a      	str	r2, [r3, #0]
    // Now that the source is configured, we can trust that the user-supplied
    // divisor is a safe value.
    clock->div = div;

    // Store the configured frequency
    configured_freq[clk_index] = (uint32_t)(((uint64_t) src_freq << 8) / div);
100012be:	9801      	ldr	r0, [sp, #4]
100012c0:	2300      	movs	r3, #0
100012c2:	0032      	movs	r2, r6
100012c4:	9902      	ldr	r1, [sp, #8]
    clock->div = div;
100012c6:	6066      	str	r6, [r4, #4]
    configured_freq[clk_index] = (uint32_t)(((uint64_t) src_freq << 8) / div);
100012c8:	f7fe fff2 	bl	100002b0 <__aeabi_uldivmod>
100012cc:	4b10      	ldr	r3, [pc, #64]	; (10001310 <clock_configure+0xd0>)
100012ce:	00ad      	lsls	r5, r5, #2
100012d0:	5158      	str	r0, [r3, r5]
100012d2:	2001      	movs	r0, #1

    return true;
}
100012d4:	b005      	add	sp, #20
100012d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
100012d8:	2280      	movs	r2, #128	; 0x80
100012da:	0112      	lsls	r2, r2, #4
100012dc:	601a      	str	r2, [r3, #0]
        if (configured_freq[clk_index] > 0) {
100012de:	4b0c      	ldr	r3, [pc, #48]	; (10001310 <clock_configure+0xd0>)
100012e0:	00aa      	lsls	r2, r5, #2
100012e2:	58d1      	ldr	r1, [r2, r3]
100012e4:	2900      	cmp	r1, #0
100012e6:	d0d7      	beq.n	10001298 <clock_configure+0x58>
            uint delay_cyc = configured_freq[clk_sys] / configured_freq[clk_index] + 1;
100012e8:	6958      	ldr	r0, [r3, #20]
100012ea:	f7fe ff7b 	bl	100001e4 <__udivsi3>
100012ee:	3001      	adds	r0, #1
            asm volatile (
100012f0:	3801      	subs	r0, #1
100012f2:	d1fd      	bne.n	100012f0 <clock_configure+0xb0>
100012f4:	e7d0      	b.n	10001298 <clock_configure+0x58>
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100012f6:	2203      	movs	r2, #3
100012f8:	6823      	ldr	r3, [r4, #0]
100012fa:	407b      	eors	r3, r7
100012fc:	4013      	ands	r3, r2
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100012fe:	600b      	str	r3, [r1, #0]
10001300:	2301      	movs	r3, #1
10001302:	40bb      	lsls	r3, r7
        while (!(clock->selected & (1u << src)))
10001304:	68a2      	ldr	r2, [r4, #8]
10001306:	4213      	tst	r3, r2
10001308:	d0fc      	beq.n	10001304 <clock_configure+0xc4>
1000130a:	e7d2      	b.n	100012b2 <clock_configure+0x72>
1000130c:	40008000 	.word	0x40008000
10001310:	20000134 	.word	0x20000134

10001314 <clocks_init>:
/// \end::clock_configure[]

void clocks_init(void) {
10001314:	b537      	push	{r0, r1, r2, r4, r5, lr}
    // Start tick in watchdog
    watchdog_start_tick(XOSC_MHZ);
10001316:	200c      	movs	r0, #12
10001318:	f000 f8da 	bl	100014d0 <watchdog_start_tick>

    // Everything is 48MHz on FPGA apart from RTC. Otherwise set to 0 and will be set in clock configure
    if (running_on_fpga()) {
1000131c:	f000 f8e0 	bl	100014e0 <running_on_fpga>
10001320:	2800      	cmp	r0, #0
10001322:	d00a      	beq.n	1000133a <clocks_init+0x26>
        for (uint i = 0; i < CLK_COUNT; i++) {
10001324:	2300      	movs	r3, #0
            configured_freq[i] = 48 * PICO_MHZ;
10001326:	4a2b      	ldr	r2, [pc, #172]	; (100013d4 <clocks_init+0xc0>)
10001328:	482b      	ldr	r0, [pc, #172]	; (100013d8 <clocks_init+0xc4>)
1000132a:	0099      	lsls	r1, r3, #2
        for (uint i = 0; i < CLK_COUNT; i++) {
1000132c:	3301      	adds	r3, #1
            configured_freq[i] = 48 * PICO_MHZ;
1000132e:	5088      	str	r0, [r1, r2]
        for (uint i = 0; i < CLK_COUNT; i++) {
10001330:	2b0a      	cmp	r3, #10
10001332:	d1fa      	bne.n	1000132a <clocks_init+0x16>
        }
        configured_freq[clk_rtc] = 46875;
10001334:	4b29      	ldr	r3, [pc, #164]	; (100013dc <clocks_init+0xc8>)
10001336:	6253      	str	r3, [r2, #36]	; 0x24
    clock_configure(clk_peri,
                    0,
                    CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLK_SYS,
                    125 * PICO_MHZ,
                    125 * PICO_MHZ);
}
10001338:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    clocks_hw->resus.ctrl = 0;
1000133a:	4d29      	ldr	r5, [pc, #164]	; (100013e0 <clocks_init+0xcc>)
1000133c:	67a8      	str	r0, [r5, #120]	; 0x78
    xosc_init();
1000133e:	f000 f8b3 	bl	100014a8 <xosc_init>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10001342:	2201      	movs	r2, #1
10001344:	4b27      	ldr	r3, [pc, #156]	; (100013e4 <clocks_init+0xd0>)
10001346:	601a      	str	r2, [r3, #0]
    while (clocks_hw->clk[clk_sys].selected != 0x1)
10001348:	6c6b      	ldr	r3, [r5, #68]	; 0x44
1000134a:	2b01      	cmp	r3, #1
1000134c:	d1fc      	bne.n	10001348 <clocks_init+0x34>
1000134e:	2203      	movs	r2, #3
10001350:	4b25      	ldr	r3, [pc, #148]	; (100013e8 <clocks_init+0xd4>)
10001352:	601a      	str	r2, [r3, #0]
    while (clocks_hw->clk[clk_ref].selected != 0x1)
10001354:	6bac      	ldr	r4, [r5, #56]	; 0x38
10001356:	2c01      	cmp	r4, #1
10001358:	d1fc      	bne.n	10001354 <clocks_init+0x40>
    pll_init(pll_sys, 1, 1500 * PICO_MHZ, 6, 2);
1000135a:	2502      	movs	r5, #2
1000135c:	0021      	movs	r1, r4
1000135e:	9500      	str	r5, [sp, #0]
10001360:	2306      	movs	r3, #6
10001362:	4a22      	ldr	r2, [pc, #136]	; (100013ec <clocks_init+0xd8>)
10001364:	4822      	ldr	r0, [pc, #136]	; (100013f0 <clocks_init+0xdc>)
10001366:	f000 f853 	bl	10001410 <pll_init>
    pll_init(pll_usb, 1, 480 * PICO_MHZ, 5, 2);
1000136a:	0021      	movs	r1, r4
1000136c:	9500      	str	r5, [sp, #0]
1000136e:	2305      	movs	r3, #5
10001370:	4a20      	ldr	r2, [pc, #128]	; (100013f4 <clocks_init+0xe0>)
10001372:	4821      	ldr	r0, [pc, #132]	; (100013f8 <clocks_init+0xe4>)
10001374:	f000 f84c 	bl	10001410 <pll_init>
    clock_configure(clk_ref,
10001378:	4b20      	ldr	r3, [pc, #128]	; (100013fc <clocks_init+0xe8>)
1000137a:	0029      	movs	r1, r5
    clock_configure(clk_sys,
1000137c:	4d20      	ldr	r5, [pc, #128]	; (10001400 <clocks_init+0xec>)
    clock_configure(clk_ref,
1000137e:	9300      	str	r3, [sp, #0]
10001380:	2200      	movs	r2, #0
10001382:	2004      	movs	r0, #4
10001384:	f7ff ff5c 	bl	10001240 <clock_configure>
    clock_configure(clk_sys,
10001388:	002b      	movs	r3, r5
1000138a:	0021      	movs	r1, r4
1000138c:	2200      	movs	r2, #0
1000138e:	9500      	str	r5, [sp, #0]
10001390:	2005      	movs	r0, #5
10001392:	f7ff ff55 	bl	10001240 <clock_configure>
    clock_configure(clk_usb,
10001396:	2200      	movs	r2, #0
10001398:	4c0f      	ldr	r4, [pc, #60]	; (100013d8 <clocks_init+0xc4>)
1000139a:	0011      	movs	r1, r2
1000139c:	0023      	movs	r3, r4
1000139e:	9400      	str	r4, [sp, #0]
100013a0:	2007      	movs	r0, #7
100013a2:	f7ff ff4d 	bl	10001240 <clock_configure>
    clock_configure(clk_adc,
100013a6:	2200      	movs	r2, #0
100013a8:	0023      	movs	r3, r4
100013aa:	0011      	movs	r1, r2
100013ac:	9400      	str	r4, [sp, #0]
100013ae:	2008      	movs	r0, #8
100013b0:	f7ff ff46 	bl	10001240 <clock_configure>
    clock_configure(clk_rtc,
100013b4:	2200      	movs	r2, #0
100013b6:	4b09      	ldr	r3, [pc, #36]	; (100013dc <clocks_init+0xc8>)
100013b8:	0011      	movs	r1, r2
100013ba:	9300      	str	r3, [sp, #0]
100013bc:	2009      	movs	r0, #9
100013be:	0023      	movs	r3, r4
100013c0:	f7ff ff3e 	bl	10001240 <clock_configure>
    clock_configure(clk_peri,
100013c4:	2200      	movs	r2, #0
100013c6:	002b      	movs	r3, r5
100013c8:	0011      	movs	r1, r2
100013ca:	9500      	str	r5, [sp, #0]
100013cc:	2006      	movs	r0, #6
100013ce:	f7ff ff37 	bl	10001240 <clock_configure>
100013d2:	e7b1      	b.n	10001338 <clocks_init+0x24>
100013d4:	20000134 	.word	0x20000134
100013d8:	02dc6c00 	.word	0x02dc6c00
100013dc:	0000b71b 	.word	0x0000b71b
100013e0:	40008000 	.word	0x40008000
100013e4:	4000b03c 	.word	0x4000b03c
100013e8:	4000b030 	.word	0x4000b030
100013ec:	59682f00 	.word	0x59682f00
100013f0:	40028000 	.word	0x40028000
100013f4:	1c9c3800 	.word	0x1c9c3800
100013f8:	4002c000 	.word	0x4002c000
100013fc:	00b71b00 	.word	0x00b71b00
10001400:	07735940 	.word	0x07735940

10001404 <clock_get_hz>:

/// \tag::clock_get_hz[]
uint32_t clock_get_hz(enum clock_index clk_index) {
    return configured_freq[clk_index];
10001404:	4b01      	ldr	r3, [pc, #4]	; (1000140c <clock_get_hz+0x8>)
10001406:	0080      	lsls	r0, r0, #2
10001408:	58c0      	ldr	r0, [r0, r3]
}
1000140a:	4770      	bx	lr
1000140c:	20000134 	.word	0x20000134

10001410 <pll_init>:
#include "hardware/clocks.h"
#include "hardware/pll.h"
#include "hardware/resets.h"

/// \tag::pll_init_calculations[]
void pll_init(PLL pll, uint refdiv, uint vco_freq, uint post_div1, uint post_div2) {
10001410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10001412:	0004      	movs	r4, r0
    uint32_t ref_mhz = XOSC_MHZ / refdiv;
10001414:	200c      	movs	r0, #12
void pll_init(PLL pll, uint refdiv, uint vco_freq, uint post_div1, uint post_div2) {
10001416:	0017      	movs	r7, r2
10001418:	001e      	movs	r6, r3
1000141a:	000d      	movs	r5, r1
    uint32_t ref_mhz = XOSC_MHZ / refdiv;
1000141c:	f7fe fee2 	bl	100001e4 <__udivsi3>

    // What are we multiplying the reference clock by to get the vco freq
    // (The regs are called div, because you divide the vco output and compare it to the refclk)
    uint32_t fbdiv = vco_freq / (ref_mhz * PICO_MHZ);
10001420:	491c      	ldr	r1, [pc, #112]	; (10001494 <pll_init+0x84>)
10001422:	4341      	muls	r1, r0
10001424:	0038      	movs	r0, r7
10001426:	f7fe fedd 	bl	100001e4 <__udivsi3>
    // Check that reference frequency is no greater than vco / 16
    assert(ref_mhz <= (vco_freq / 16));

    // div1 feeds into div2 so if div1 is 5 and div2 is 2 then you get a divide by 10
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
                    (post_div2 << PLL_PRIM_POSTDIV2_LSB);
1000142a:	9a06      	ldr	r2, [sp, #24]
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
1000142c:	0433      	lsls	r3, r6, #16
                    (post_div2 << PLL_PRIM_POSTDIV2_LSB);
1000142e:	0312      	lsls	r2, r2, #12
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
10001430:	4313      	orrs	r3, r2

/// \tag::pll_init_finish[]
    if ((pll->cs & PLL_CS_LOCK_BITS) &&
10001432:	6822      	ldr	r2, [r4, #0]
10001434:	2a00      	cmp	r2, #0
10001436:	da0c      	bge.n	10001452 <pll_init+0x42>
        (refdiv == (pll->cs & PLL_CS_REFDIV_BITS)) &&
10001438:	213f      	movs	r1, #63	; 0x3f
1000143a:	6822      	ldr	r2, [r4, #0]
1000143c:	400a      	ands	r2, r1
    if ((pll->cs & PLL_CS_LOCK_BITS) &&
1000143e:	42aa      	cmp	r2, r5
10001440:	d107      	bne.n	10001452 <pll_init+0x42>
        (fbdiv  == (pll->fbdiv_int & PLL_FBDIV_INT_BITS)) &&
10001442:	68a2      	ldr	r2, [r4, #8]
10001444:	0512      	lsls	r2, r2, #20
10001446:	0d12      	lsrs	r2, r2, #20
        (refdiv == (pll->cs & PLL_CS_REFDIV_BITS)) &&
10001448:	4282      	cmp	r2, r0
1000144a:	d102      	bne.n	10001452 <pll_init+0x42>
        (pdiv   == (pll->prim & (PLL_PRIM_POSTDIV1_BITS & PLL_PRIM_POSTDIV2_BITS)))) {
1000144c:	68e2      	ldr	r2, [r4, #12]
        (fbdiv  == (pll->fbdiv_int & PLL_FBDIV_INT_BITS)) &&
1000144e:	2b00      	cmp	r3, #0
10001450:	d01b      	beq.n	1000148a <pll_init+0x7a>
        // do not disrupt PLL that is already correctly configured and operating
        return;
    }

    uint32_t pll_reset = (pll_usb_hw == pll) ? RESETS_RESET_PLL_USB_BITS : RESETS_RESET_PLL_SYS_BITS;
10001452:	4a11      	ldr	r2, [pc, #68]	; (10001498 <pll_init+0x88>)
10001454:	4294      	cmp	r4, r2
10001456:	d019      	beq.n	1000148c <pll_init+0x7c>
10001458:	2280      	movs	r2, #128	; 0x80
1000145a:	0152      	lsls	r2, r2, #5
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
1000145c:	490f      	ldr	r1, [pc, #60]	; (1000149c <pll_init+0x8c>)
1000145e:	4e10      	ldr	r6, [pc, #64]	; (100014a0 <pll_init+0x90>)
10001460:	600a      	str	r2, [r1, #0]
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10001462:	4910      	ldr	r1, [pc, #64]	; (100014a4 <pll_init+0x94>)
10001464:	600a      	str	r2, [r1, #0]
10001466:	0017      	movs	r7, r2
10001468:	68b1      	ldr	r1, [r6, #8]
1000146a:	438f      	bics	r7, r1
1000146c:	d1fb      	bne.n	10001466 <pll_init+0x56>
1000146e:	22c0      	movs	r2, #192	; 0xc0

    // Turn on PLL
    uint32_t power = PLL_PWR_PD_BITS | // Main power
                     PLL_PWR_VCOPD_BITS; // VCO Power

    hw_clear_bits(&pll->pwr, power);
10001470:	1d21      	adds	r1, r4, #4
10001472:	0192      	lsls	r2, r2, #6
10001474:	430a      	orrs	r2, r1
10001476:	2121      	movs	r1, #33	; 0x21
    pll->cs = refdiv;
10001478:	6025      	str	r5, [r4, #0]
    pll->fbdiv_int = fbdiv;
1000147a:	60a0      	str	r0, [r4, #8]
1000147c:	6011      	str	r1, [r2, #0]

    // Wait for PLL to lock
    while (!(pll->cs & PLL_CS_LOCK_BITS)) tight_loop_contents();
1000147e:	6821      	ldr	r1, [r4, #0]
10001480:	2900      	cmp	r1, #0
10001482:	dafc      	bge.n	1000147e <pll_init+0x6e>

    // Set up post dividers
    pll->prim = pdiv;
10001484:	60e3      	str	r3, [r4, #12]
10001486:	2308      	movs	r3, #8
10001488:	6013      	str	r3, [r2, #0]

    // Turn on post divider
    hw_clear_bits(&pll->pwr, PLL_PWR_POSTDIVPD_BITS);
/// \end::pll_init_finish[]
}
1000148a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    uint32_t pll_reset = (pll_usb_hw == pll) ? RESETS_RESET_PLL_USB_BITS : RESETS_RESET_PLL_SYS_BITS;
1000148c:	2280      	movs	r2, #128	; 0x80
1000148e:	0192      	lsls	r2, r2, #6
10001490:	e7e4      	b.n	1000145c <pll_init+0x4c>
10001492:	46c0      	nop			; (mov r8, r8)
10001494:	000f4240 	.word	0x000f4240
10001498:	4002c000 	.word	0x4002c000
1000149c:	4000e000 	.word	0x4000e000
100014a0:	4000c000 	.word	0x4000c000
100014a4:	4000f000 	.word	0x4000f000

100014a8 <xosc_init>:
#error PICO_XOSC_STARTUP_DELAY_MULTIPLIER is too large: XOSC STARTUP.DELAY must be < 8192
#endif

void xosc_init(void) {
    // Assumes 1-15 MHz input, checked above.
    xosc_hw->ctrl = XOSC_CTRL_FREQ_RANGE_VALUE_1_15MHZ;
100014a8:	22aa      	movs	r2, #170	; 0xaa
100014aa:	4b06      	ldr	r3, [pc, #24]	; (100014c4 <xosc_init+0x1c>)
100014ac:	0112      	lsls	r2, r2, #4
100014ae:	601a      	str	r2, [r3, #0]

    // Set xosc startup delay
    xosc_hw->startup = STARTUP_DELAY;
100014b0:	222f      	movs	r2, #47	; 0x2f
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100014b2:	4905      	ldr	r1, [pc, #20]	; (100014c8 <xosc_init+0x20>)
100014b4:	60da      	str	r2, [r3, #12]
100014b6:	4a05      	ldr	r2, [pc, #20]	; (100014cc <xosc_init+0x24>)
100014b8:	6011      	str	r1, [r2, #0]

    // Set the enable bit now that we have set freq range and startup delay
    hw_set_bits(&xosc_hw->ctrl, XOSC_CTRL_ENABLE_VALUE_ENABLE << XOSC_CTRL_ENABLE_LSB);

    // Wait for XOSC to be stable
    while(!(xosc_hw->status & XOSC_STATUS_STABLE_BITS));
100014ba:	685a      	ldr	r2, [r3, #4]
100014bc:	2a00      	cmp	r2, #0
100014be:	dafc      	bge.n	100014ba <xosc_init+0x12>
}
100014c0:	4770      	bx	lr
100014c2:	46c0      	nop			; (mov r8, r8)
100014c4:	40024000 	.word	0x40024000
100014c8:	00fab000 	.word	0x00fab000
100014cc:	40026000 	.word	0x40026000

100014d0 <watchdog_start_tick>:
#include "hardware/structs/psm.h"

/// \tag::watchdog_start_tick[]
void watchdog_start_tick(uint cycles) {
    // Important: This function also provides a tick reference to the timer
    watchdog_hw->tick = cycles | WATCHDOG_TICK_ENABLE_BITS;
100014d0:	2380      	movs	r3, #128	; 0x80
100014d2:	4a02      	ldr	r2, [pc, #8]	; (100014dc <watchdog_start_tick+0xc>)
100014d4:	009b      	lsls	r3, r3, #2
100014d6:	4303      	orrs	r3, r0
100014d8:	62d3      	str	r3, [r2, #44]	; 0x2c
}
100014da:	4770      	bx	lr
100014dc:	40058000 	.word	0x40058000

100014e0 <running_on_fpga>:

#if !PICO_NO_FPGA_CHECK
// Inline stub provided in header if this code is unused (so folding can be
// done in each TU instead of relying on LTO)
bool running_on_fpga() {
    return !!((*(io_ro_32 *)TBMAN_BASE) & TBMAN_PLATFORM_FPGA_BITS);
100014e0:	4b02      	ldr	r3, [pc, #8]	; (100014ec <running_on_fpga+0xc>)
100014e2:	6818      	ldr	r0, [r3, #0]
100014e4:	0780      	lsls	r0, r0, #30
100014e6:	0fc0      	lsrs	r0, r0, #31
}
100014e8:	4770      	bx	lr
100014ea:	46c0      	nop			; (mov r8, r8)
100014ec:	4006c000 	.word	0x4006c000

100014f0 <gpio_set_function>:
// This also clears the input/output/irq override bits.
void gpio_set_function(uint gpio, enum gpio_function fn) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    invalid_params_if(GPIO, ((uint32_t)fn << IO_BANK0_GPIO0_CTRL_FUNCSEL_LSB) & ~IO_BANK0_GPIO0_CTRL_FUNCSEL_BITS);
    // Set input enable on, output disable off
    hw_write_masked(&padsbank0_hw->io[gpio],
100014f0:	4b08      	ldr	r3, [pc, #32]	; (10001514 <gpio_set_function+0x24>)
100014f2:	0082      	lsls	r2, r0, #2
100014f4:	18d2      	adds	r2, r2, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100014f6:	2340      	movs	r3, #64	; 0x40
void gpio_set_function(uint gpio, enum gpio_function fn) {
100014f8:	b510      	push	{r4, lr}
100014fa:	6814      	ldr	r4, [r2, #0]
                   PADS_BANK0_GPIO0_IE_BITS,
                   PADS_BANK0_GPIO0_IE_BITS | PADS_BANK0_GPIO0_OD_BITS
    );
    // Zero all fields apart from fsel; we want this IO to do what the peripheral tells it.
    // This doesn't affect e.g. pullup/pulldown, as these are in pad controls.
    iobank0_hw->io[gpio].ctrl = fn << IO_BANK0_GPIO0_CTRL_FUNCSEL_LSB;
100014fc:	00c0      	lsls	r0, r0, #3
100014fe:	4063      	eors	r3, r4
10001500:	24c0      	movs	r4, #192	; 0xc0
10001502:	4023      	ands	r3, r4
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10001504:	2480      	movs	r4, #128	; 0x80
10001506:	0164      	lsls	r4, r4, #5
10001508:	4322      	orrs	r2, r4
1000150a:	6013      	str	r3, [r2, #0]
1000150c:	4b02      	ldr	r3, [pc, #8]	; (10001518 <gpio_set_function+0x28>)
1000150e:	18c0      	adds	r0, r0, r3
10001510:	6041      	str	r1, [r0, #4]
}
10001512:	bd10      	pop	{r4, pc}
10001514:	4001c004 	.word	0x4001c004
10001518:	40014000 	.word	0x40014000

1000151c <gpio_set_pulls>:

// Note that, on RP2040, setting both pulls enables a "bus keep" function,
// i.e. weak pull to whatever is current high/low state of GPIO.
void gpio_set_pulls(uint gpio, bool up, bool down) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    hw_write_masked(
1000151c:	4b09      	ldr	r3, [pc, #36]	; (10001544 <gpio_set_pulls+0x28>)
1000151e:	0080      	lsls	r0, r0, #2
10001520:	18c0      	adds	r0, r0, r3
            &padsbank0_hw->io[gpio],
            (bool_to_bit(up) << PADS_BANK0_GPIO0_PUE_LSB) | (bool_to_bit(down) << PADS_BANK0_GPIO0_PDE_LSB),
10001522:	1e4b      	subs	r3, r1, #1
10001524:	4199      	sbcs	r1, r3
10001526:	1e53      	subs	r3, r2, #1
10001528:	419a      	sbcs	r2, r3
1000152a:	00c9      	lsls	r1, r1, #3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
1000152c:	6803      	ldr	r3, [r0, #0]
1000152e:	0092      	lsls	r2, r2, #2
    hw_write_masked(
10001530:	4311      	orrs	r1, r2
10001532:	4059      	eors	r1, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10001534:	2380      	movs	r3, #128	; 0x80
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10001536:	220c      	movs	r2, #12
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10001538:	015b      	lsls	r3, r3, #5
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
1000153a:	4011      	ands	r1, r2
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
1000153c:	4318      	orrs	r0, r3
1000153e:	6001      	str	r1, [r0, #0]
            PADS_BANK0_GPIO0_PUE_BITS | PADS_BANK0_GPIO0_PDE_BITS
    );
}
10001540:	4770      	bx	lr
10001542:	46c0      	nop			; (mov r8, r8)
10001544:	4001c004 	.word	0x4001c004

10001548 <gpio_set_input_hysteresis_enabled>:
}

void gpio_set_input_hysteresis_enabled(uint gpio, bool enabled) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    if (enabled)
        hw_set_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_SCHMITT_BITS);
10001548:	4b05      	ldr	r3, [pc, #20]	; (10001560 <gpio_set_input_hysteresis_enabled+0x18>)
1000154a:	0080      	lsls	r0, r0, #2
1000154c:	18c0      	adds	r0, r0, r3
1000154e:	2202      	movs	r2, #2
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10001550:	2380      	movs	r3, #128	; 0x80
    if (enabled)
10001552:	2900      	cmp	r1, #0
10001554:	d100      	bne.n	10001558 <gpio_set_input_hysteresis_enabled+0x10>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10001556:	23c0      	movs	r3, #192	; 0xc0
10001558:	019b      	lsls	r3, r3, #6
1000155a:	4318      	orrs	r0, r3
1000155c:	6002      	str	r2, [r0, #0]
    else
        hw_clear_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_SCHMITT_BITS);
}
1000155e:	4770      	bx	lr
10001560:	4001c004 	.word	0x4001c004

10001564 <gpio_set_slew_rate>:
    return (padsbank0_hw->io[gpio] & PADS_BANK0_GPIO0_SCHMITT_BITS) != 0;
}

void gpio_set_slew_rate(uint gpio, enum gpio_slew_rate slew) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    hw_write_masked(&padsbank0_hw->io[gpio],
10001564:	4b05      	ldr	r3, [pc, #20]	; (1000157c <gpio_set_slew_rate+0x18>)
10001566:	0080      	lsls	r0, r0, #2
10001568:	18c0      	adds	r0, r0, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
1000156a:	6803      	ldr	r3, [r0, #0]
1000156c:	4059      	eors	r1, r3
1000156e:	2301      	movs	r3, #1
10001570:	4019      	ands	r1, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10001572:	2380      	movs	r3, #128	; 0x80
10001574:	015b      	lsls	r3, r3, #5
10001576:	4318      	orrs	r0, r3
10001578:	6001      	str	r1, [r0, #0]
                    (uint)slew << PADS_BANK0_GPIO0_SLEWFAST_LSB,
                    PADS_BANK0_GPIO0_SLEWFAST_BITS
    );
}
1000157a:	4770      	bx	lr
1000157c:	4001c004 	.word	0x4001c004

10001580 <gpio_set_drive_strength>:

// Enum encoding should match hardware encoding on RP2040
static_assert(PADS_BANK0_GPIO0_DRIVE_VALUE_8MA == GPIO_DRIVE_STRENGTH_8MA, "");
void gpio_set_drive_strength(uint gpio, enum gpio_drive_strength drive) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    hw_write_masked(&padsbank0_hw->io[gpio],
10001580:	4b06      	ldr	r3, [pc, #24]	; (1000159c <gpio_set_drive_strength+0x1c>)
10001582:	0080      	lsls	r0, r0, #2
10001584:	18c0      	adds	r0, r0, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10001586:	6803      	ldr	r3, [r0, #0]
10001588:	0109      	lsls	r1, r1, #4
1000158a:	4059      	eors	r1, r3
1000158c:	2330      	movs	r3, #48	; 0x30
1000158e:	4019      	ands	r1, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10001590:	2380      	movs	r3, #128	; 0x80
10001592:	015b      	lsls	r3, r3, #5
10001594:	4318      	orrs	r0, r3
10001596:	6001      	str	r1, [r0, #0]
                    (uint)drive << PADS_BANK0_GPIO0_DRIVE_LSB,
                    PADS_BANK0_GPIO0_DRIVE_BITS
    );
}
10001598:	4770      	bx	lr
1000159a:	46c0      	nop			; (mov r8, r8)
1000159c:	4001c004 	.word	0x4001c004

100015a0 <gpio_acknowledge_irq>:
    io_irq_ctrl_hw_t *irq_ctrl_base = &iobank0_hw->dormant_wake_irq_ctrl;
    _gpio_set_irq_enabled(gpio, events, enabled, irq_ctrl_base);
}

void gpio_acknowledge_irq(uint gpio, uint32_t events) {
    iobank0_hw->intr[gpio / 8] = events << 4 * (gpio % 8);
100015a0:	2207      	movs	r2, #7
100015a2:	08c3      	lsrs	r3, r0, #3
100015a4:	4010      	ands	r0, r2
100015a6:	0080      	lsls	r0, r0, #2
100015a8:	4081      	lsls	r1, r0
100015aa:	4a02      	ldr	r2, [pc, #8]	; (100015b4 <gpio_acknowledge_irq+0x14>)
100015ac:	333c      	adds	r3, #60	; 0x3c
100015ae:	009b      	lsls	r3, r3, #2
100015b0:	5099      	str	r1, [r3, r2]
}
100015b2:	4770      	bx	lr
100015b4:	40014000 	.word	0x40014000

100015b8 <gpio_set_irq_enabled>:
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
100015b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 *  \ingroup hardware_sync
 *
 * \return The core number the call was made from
 */
__force_inline static uint get_core_num(void) {
    return (*(uint32_t *) (SIO_BASE + SIO_CPUID_OFFSET));
100015ba:	23d0      	movs	r3, #208	; 0xd0
100015bc:	061b      	lsls	r3, r3, #24
                                           &iobank0_hw->proc1_irq_ctrl : &iobank0_hw->proc0_irq_ctrl;
100015be:	681c      	ldr	r4, [r3, #0]
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
100015c0:	0005      	movs	r5, r0
                                           &iobank0_hw->proc1_irq_ctrl : &iobank0_hw->proc0_irq_ctrl;
100015c2:	1e63      	subs	r3, r4, #1
100015c4:	419c      	sbcs	r4, r3
100015c6:	2030      	movs	r0, #48	; 0x30
100015c8:	4b0b      	ldr	r3, [pc, #44]	; (100015f8 <gpio_set_irq_enabled+0x40>)
100015ca:	4264      	negs	r4, r4
100015cc:	4004      	ands	r4, r0
    gpio_acknowledge_irq(gpio, events);
100015ce:	0028      	movs	r0, r5
                                           &iobank0_hw->proc1_irq_ctrl : &iobank0_hw->proc0_irq_ctrl;
100015d0:	18e4      	adds	r4, r4, r3
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
100015d2:	000f      	movs	r7, r1
100015d4:	0016      	movs	r6, r2
    gpio_acknowledge_irq(gpio, events);
100015d6:	f7ff ffe3 	bl	100015a0 <gpio_acknowledge_irq>
    events <<= 4 * (gpio % 8);
100015da:	2307      	movs	r3, #7
100015dc:	402b      	ands	r3, r5
    io_rw_32 *en_reg = &irq_ctrl_base->inte[gpio / 8];
100015de:	08ed      	lsrs	r5, r5, #3
    events <<= 4 * (gpio % 8);
100015e0:	009b      	lsls	r3, r3, #2
    io_rw_32 *en_reg = &irq_ctrl_base->inte[gpio / 8];
100015e2:	00ad      	lsls	r5, r5, #2
100015e4:	1965      	adds	r5, r4, r5
    events <<= 4 * (gpio % 8);
100015e6:	409f      	lsls	r7, r3
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100015e8:	2480      	movs	r4, #128	; 0x80
    if (enabled)
100015ea:	2e00      	cmp	r6, #0
100015ec:	d100      	bne.n	100015f0 <gpio_set_irq_enabled+0x38>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
100015ee:	24c0      	movs	r4, #192	; 0xc0
100015f0:	01a4      	lsls	r4, r4, #6
100015f2:	4325      	orrs	r5, r4
100015f4:	602f      	str	r7, [r5, #0]
}
100015f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100015f8:	40014100 	.word	0x40014100

100015fc <gpio_set_input_enabled>:
#endif
}

void gpio_set_input_enabled(uint gpio, bool enabled) {
    if (enabled)
        hw_set_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_IE_BITS);
100015fc:	4b05      	ldr	r3, [pc, #20]	; (10001614 <gpio_set_input_enabled+0x18>)
100015fe:	0080      	lsls	r0, r0, #2
10001600:	18c0      	adds	r0, r0, r3
10001602:	2240      	movs	r2, #64	; 0x40
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10001604:	2380      	movs	r3, #128	; 0x80
    if (enabled)
10001606:	2900      	cmp	r1, #0
10001608:	d100      	bne.n	1000160c <gpio_set_input_enabled+0x10>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
1000160a:	23c0      	movs	r3, #192	; 0xc0
1000160c:	019b      	lsls	r3, r3, #6
1000160e:	4318      	orrs	r0, r3
10001610:	6002      	str	r2, [r0, #0]
    else
        hw_clear_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_IE_BITS);
}
10001612:	4770      	bx	lr
10001614:	4001c004 	.word	0x4001c004

10001618 <uart_set_baudrate>:
    invalid_params_if(UART, uart != uart0 && uart != uart1);
    uart_reset(uart);
}

/// \tag::uart_set_baudrate[]
uint uart_set_baudrate(uart_inst_t *uart, uint baudrate) {
10001618:	b570      	push	{r4, r5, r6, lr}
1000161a:	0006      	movs	r6, r0
    invalid_params_if(UART, baudrate == 0);
    uint32_t baud_rate_div = (8 * clock_get_hz(clk_peri) / baudrate);
1000161c:	2006      	movs	r0, #6
uint uart_set_baudrate(uart_inst_t *uart, uint baudrate) {
1000161e:	000c      	movs	r4, r1
    uint32_t baud_rate_div = (8 * clock_get_hz(clk_peri) / baudrate);
10001620:	f7ff fef0 	bl	10001404 <clock_get_hz>
10001624:	0021      	movs	r1, r4
10001626:	00c0      	lsls	r0, r0, #3
10001628:	f7fe fddc 	bl	100001e4 <__udivsi3>
    uint32_t baud_ibrd = baud_rate_div >> 7;
    uint32_t baud_fbrd;

    if (baud_ibrd == 0) {
        baud_ibrd = 1;
1000162c:	2401      	movs	r4, #1
    uint32_t baud_ibrd = baud_rate_div >> 7;
1000162e:	09c5      	lsrs	r5, r0, #7
    if (baud_ibrd == 0) {
10001630:	d007      	beq.n	10001642 <uart_set_baudrate+0x2a>
        baud_fbrd = 0;
    } else if (baud_ibrd >= 65535) {
10001632:	4b0e      	ldr	r3, [pc, #56]	; (1000166c <uart_set_baudrate+0x54>)
10001634:	429d      	cmp	r5, r3
10001636:	d815      	bhi.n	10001664 <uart_set_baudrate+0x4c>
        baud_ibrd = 65535;
        baud_fbrd = 0;
    }  else {
        baud_fbrd = ((baud_rate_div & 0x7f) + 1) / 2;
10001638:	237f      	movs	r3, #127	; 0x7f
1000163a:	4018      	ands	r0, r3
1000163c:	1900      	adds	r0, r0, r4
1000163e:	002c      	movs	r4, r5
10001640:	0845      	lsrs	r5, r0, #1
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10001642:	2080      	movs	r0, #128	; 0x80
10001644:	2300      	movs	r3, #0
    }

    // Load PL011's baud divisor registers
    uart_get_hw(uart)->ibrd = baud_ibrd;
10001646:	6274      	str	r4, [r6, #36]	; 0x24
10001648:	0180      	lsls	r0, r0, #6
    uart_get_hw(uart)->fbrd = baud_fbrd;
1000164a:	62b5      	str	r5, [r6, #40]	; 0x28

    // PL011 needs a (dummy) line control register write to latch in the
    // divisors. We don't want to actually change LCR contents here.
    hw_set_bits(&uart_get_hw(uart)->lcr_h, 0);
1000164c:	362c      	adds	r6, #44	; 0x2c
1000164e:	4306      	orrs	r6, r0
10001650:	6033      	str	r3, [r6, #0]

    // See datasheet
    return (4 * clock_get_hz(clk_peri)) / (64 * baud_ibrd + baud_fbrd);
10001652:	2006      	movs	r0, #6
10001654:	f7ff fed6 	bl	10001404 <clock_get_hz>
10001658:	01a1      	lsls	r1, r4, #6
1000165a:	1949      	adds	r1, r1, r5
1000165c:	0080      	lsls	r0, r0, #2
1000165e:	f7fe fdc1 	bl	100001e4 <__udivsi3>
}
10001662:	bd70      	pop	{r4, r5, r6, pc}
        baud_fbrd = 0;
10001664:	2500      	movs	r5, #0
        baud_ibrd = 65535;
10001666:	4c02      	ldr	r4, [pc, #8]	; (10001670 <uart_set_baudrate+0x58>)
10001668:	e7eb      	b.n	10001642 <uart_set_baudrate+0x2a>
1000166a:	46c0      	nop			; (mov r8, r8)
1000166c:	0000fffe 	.word	0x0000fffe
10001670:	0000ffff 	.word	0x0000ffff

10001674 <uart_init>:
uint uart_init(uart_inst_t *uart, uint baudrate) {
10001674:	b570      	push	{r4, r5, r6, lr}
10001676:	0004      	movs	r4, r0
    if (clock_get_hz(clk_peri) == 0)
10001678:	2006      	movs	r0, #6
uint uart_init(uart_inst_t *uart, uint baudrate) {
1000167a:	000d      	movs	r5, r1
    if (clock_get_hz(clk_peri) == 0)
1000167c:	f7ff fec2 	bl	10001404 <clock_get_hz>
10001680:	2800      	cmp	r0, #0
10001682:	d02e      	beq.n	100016e2 <uart_init+0x6e>
    reset_block(uart_get_index(uart) ? RESETS_RESET_UART1_BITS : RESETS_RESET_UART0_BITS);
10001684:	4b19      	ldr	r3, [pc, #100]	; (100016ec <uart_init+0x78>)
10001686:	429c      	cmp	r4, r3
10001688:	d02c      	beq.n	100016e4 <uart_init+0x70>
1000168a:	2380      	movs	r3, #128	; 0x80
1000168c:	03db      	lsls	r3, r3, #15
1000168e:	4a18      	ldr	r2, [pc, #96]	; (100016f0 <uart_init+0x7c>)
10001690:	4918      	ldr	r1, [pc, #96]	; (100016f4 <uart_init+0x80>)
10001692:	6013      	str	r3, [r2, #0]
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10001694:	4a18      	ldr	r2, [pc, #96]	; (100016f8 <uart_init+0x84>)
10001696:	6013      	str	r3, [r2, #0]
10001698:	0018      	movs	r0, r3
1000169a:	688a      	ldr	r2, [r1, #8]
1000169c:	4390      	bics	r0, r2
1000169e:	d1fb      	bne.n	10001698 <uart_init+0x24>
 * \param uart UART instance
 * \return Number of UART, 0 or 1.
 */
static inline uint uart_get_index(uart_inst_t *uart) {
    invalid_params_if(UART, uart != uart0 && uart != uart1);
    return uart == uart1 ? 1 : 0;
100016a0:	4b16      	ldr	r3, [pc, #88]	; (100016fc <uart_init+0x88>)
/// \end::uart_set_baudrate[]

void uart_set_translate_crlf(uart_inst_t *uart, bool crlf) {
#if PICO_UART_ENABLE_CRLF_SUPPORT
    uart_char_to_line_feed[uart_get_index(uart)] = crlf ? '\n' : 0x100;
100016a2:	2180      	movs	r1, #128	; 0x80
100016a4:	18e3      	adds	r3, r4, r3
100016a6:	425a      	negs	r2, r3
100016a8:	4153      	adcs	r3, r2
100016aa:	4a15      	ldr	r2, [pc, #84]	; (10001700 <uart_init+0x8c>)
100016ac:	005b      	lsls	r3, r3, #1
100016ae:	0049      	lsls	r1, r1, #1
100016b0:	5299      	strh	r1, [r3, r2]
    uint baud = uart_set_baudrate(uart, baudrate);
100016b2:	0020      	movs	r0, r4
100016b4:	0029      	movs	r1, r5
100016b6:	f7ff ffaf 	bl	10001618 <uart_set_baudrate>
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100016ba:	2360      	movs	r3, #96	; 0x60
100016bc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 */
static inline void uart_set_format(uart_inst_t *uart, uint data_bits, uint stop_bits, uart_parity_t parity) {
    invalid_params_if(UART, data_bits < 5 || data_bits > 8);
    invalid_params_if(UART, stop_bits != 1 && stop_bits != 2);
    invalid_params_if(UART, parity != UART_PARITY_NONE && parity != UART_PARITY_EVEN && parity != UART_PARITY_ODD);
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
100016be:	0021      	movs	r1, r4
100016c0:	4053      	eors	r3, r2
100016c2:	226e      	movs	r2, #110	; 0x6e
100016c4:	4013      	ands	r3, r2
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100016c6:	2280      	movs	r2, #128	; 0x80
100016c8:	312c      	adds	r1, #44	; 0x2c
100016ca:	0152      	lsls	r2, r2, #5
100016cc:	430a      	orrs	r2, r1
100016ce:	6013      	str	r3, [r2, #0]
    uart_get_hw(uart)->cr = UART_UARTCR_UARTEN_BITS | UART_UARTCR_TXE_BITS | UART_UARTCR_RXE_BITS;
100016d0:	4b0c      	ldr	r3, [pc, #48]	; (10001704 <uart_init+0x90>)
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100016d2:	2210      	movs	r2, #16
100016d4:	6323      	str	r3, [r4, #48]	; 0x30
100016d6:	2380      	movs	r3, #128	; 0x80
100016d8:	019b      	lsls	r3, r3, #6
100016da:	430b      	orrs	r3, r1
100016dc:	601a      	str	r2, [r3, #0]
    uart_get_hw(uart)->dmacr = UART_UARTDMACR_TXDMAE_BITS | UART_UARTDMACR_RXDMAE_BITS;
100016de:	2303      	movs	r3, #3
100016e0:	64a3      	str	r3, [r4, #72]	; 0x48
}
100016e2:	bd70      	pop	{r4, r5, r6, pc}
    reset_block(uart_get_index(uart) ? RESETS_RESET_UART1_BITS : RESETS_RESET_UART0_BITS);
100016e4:	2380      	movs	r3, #128	; 0x80
100016e6:	041b      	lsls	r3, r3, #16
100016e8:	e7d1      	b.n	1000168e <uart_init+0x1a>
100016ea:	46c0      	nop			; (mov r8, r8)
100016ec:	40038000 	.word	0x40038000
100016f0:	4000e000 	.word	0x4000e000
100016f4:	4000c000 	.word	0x4000c000
100016f8:	4000f000 	.word	0x4000f000
100016fc:	bffc8000 	.word	0xbffc8000
10001700:	20000190 	.word	0x20000190
10001704:	00000301 	.word	0x00000301

10001708 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
10001708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
1000170a:	4f0f      	ldr	r7, [pc, #60]	; (10001748 <z_sys_init_run_level+0x40>)
1000170c:	0083      	lsls	r3, r0, #2
1000170e:	59dd      	ldr	r5, [r3, r7]
10001710:	3001      	adds	r0, #1
10001712:	0084      	lsls	r4, r0, #2
10001714:	593b      	ldr	r3, [r7, r4]
10001716:	42ab      	cmp	r3, r5
10001718:	d800      	bhi.n	1000171c <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
1000171a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		const struct device *dev = entry->dev;
1000171c:	686e      	ldr	r6, [r5, #4]
		int rc = entry->init(dev);
1000171e:	682b      	ldr	r3, [r5, #0]
10001720:	0030      	movs	r0, r6
10001722:	4798      	blx	r3
		if (dev != NULL) {
10001724:	2e00      	cmp	r6, #0
10001726:	d00d      	beq.n	10001744 <z_sys_init_run_level+0x3c>
				dev->state->init_res = rc;
10001728:	68f3      	ldr	r3, [r6, #12]
			if (rc != 0) {
1000172a:	2800      	cmp	r0, #0
1000172c:	d006      	beq.n	1000173c <z_sys_init_run_level+0x34>
				dev->state->init_res = rc;
1000172e:	17c2      	asrs	r2, r0, #31
10001730:	1880      	adds	r0, r0, r2
10001732:	4050      	eors	r0, r2
10001734:	28ff      	cmp	r0, #255	; 0xff
10001736:	dd00      	ble.n	1000173a <z_sys_init_run_level+0x32>
10001738:	20ff      	movs	r0, #255	; 0xff
1000173a:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
1000173c:	2101      	movs	r1, #1
1000173e:	785a      	ldrb	r2, [r3, #1]
10001740:	430a      	orrs	r2, r1
10001742:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
10001744:	3508      	adds	r5, #8
10001746:	e7e5      	b.n	10001714 <z_sys_init_run_level+0xc>
10001748:	100029ec 	.word	0x100029ec

1000174c <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
1000174c:	b510      	push	{r4, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
1000174e:	2401      	movs	r4, #1
10001750:	4b09      	ldr	r3, [pc, #36]	; (10001778 <bg_thread_main+0x2c>)

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
10001752:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
10001754:	701c      	strb	r4, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
10001756:	f7ff ffd7 	bl	10001708 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
1000175a:	f000 fc43 	bl	10001fe4 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
1000175e:	2003      	movs	r0, #3
10001760:	f7ff ffd2 	bl	10001708 <z_sys_init_run_level>

	z_init_static_threads();
10001764:	f000 f8ce 	bl	10001904 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
10001768:	f000 fc4b 	bl	10002002 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
1000176c:	4a03      	ldr	r2, [pc, #12]	; (1000177c <bg_thread_main+0x30>)
1000176e:	7b13      	ldrb	r3, [r2, #12]
10001770:	43a3      	bics	r3, r4
10001772:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
10001774:	bd10      	pop	{r4, pc}
10001776:	46c0      	nop			; (mov r8, r8)
10001778:	20000194 	.word	0x20000194
1000177c:	20000098 	.word	0x20000098

10001780 <z_bss_zero>:
{
10001780:	b510      	push	{r4, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
10001782:	4803      	ldr	r0, [pc, #12]	; (10001790 <z_bss_zero+0x10>)
10001784:	4a03      	ldr	r2, [pc, #12]	; (10001794 <z_bss_zero+0x14>)
10001786:	2100      	movs	r1, #0
10001788:	1a12      	subs	r2, r2, r0
1000178a:	f000 ff8a 	bl	100026a2 <z_early_memset>
}
1000178e:	bd10      	pop	{r4, pc}
10001790:	20000028 	.word	0x20000028
10001794:	20000198 	.word	0x20000198

10001798 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
10001798:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = &z_idle_threads[i];
1000179a:	2670      	movs	r6, #112	; 0x70
1000179c:	4346      	muls	r6, r0
1000179e:	4b13      	ldr	r3, [pc, #76]	; (100017ec <z_init_cpu+0x54>)
{
100017a0:	0004      	movs	r4, r0
	k_thread_stack_t *stack = z_idle_stacks[i];
100017a2:	4913      	ldr	r1, [pc, #76]	; (100017f0 <z_init_cpu+0x58>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
100017a4:	2518      	movs	r5, #24
	struct k_thread *thread = &z_idle_threads[i];
100017a6:	199e      	adds	r6, r3, r6
	k_thread_stack_t *stack = z_idle_stacks[i];
100017a8:	0203      	lsls	r3, r0, #8
100017aa:	1859      	adds	r1, r3, r1
	z_setup_new_thread(thread, stack,
100017ac:	2300      	movs	r3, #0
100017ae:	2001      	movs	r0, #1
100017b0:	2280      	movs	r2, #128	; 0x80
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
100017b2:	4365      	muls	r5, r4
{
100017b4:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
100017b6:	9305      	str	r3, [sp, #20]
100017b8:	9302      	str	r3, [sp, #8]
100017ba:	9301      	str	r3, [sp, #4]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
100017bc:	4b0d      	ldr	r3, [pc, #52]	; (100017f4 <z_init_cpu+0x5c>)
	z_setup_new_thread(thread, stack,
100017be:	9004      	str	r0, [sp, #16]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
100017c0:	195d      	adds	r5, r3, r5
	z_setup_new_thread(thread, stack,
100017c2:	300e      	adds	r0, #14
100017c4:	9003      	str	r0, [sp, #12]
100017c6:	4b0c      	ldr	r3, [pc, #48]	; (100017f8 <z_init_cpu+0x60>)
100017c8:	0030      	movs	r0, r6
100017ca:	9500      	str	r5, [sp, #0]
100017cc:	0052      	lsls	r2, r2, #1
100017ce:	f000 f86f 	bl	100018b0 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
100017d2:	2204      	movs	r2, #4
100017d4:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
100017d6:	4809      	ldr	r0, [pc, #36]	; (100017fc <z_init_cpu+0x64>)
	_kernel.cpus[id].id = id;
100017d8:	752c      	strb	r4, [r5, #20]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
100017da:	3401      	adds	r4, #1
100017dc:	02e4      	lsls	r4, r4, #11
100017de:	4393      	bics	r3, r2
100017e0:	1824      	adds	r4, r4, r0
100017e2:	7373      	strb	r3, [r6, #13]
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
100017e4:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
100017e6:	606c      	str	r4, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
100017e8:	b006      	add	sp, #24
100017ea:	bd70      	pop	{r4, r5, r6, pc}
100017ec:	20000028 	.word	0x20000028
100017f0:	20000598 	.word	0x20000598
100017f4:	2000015c 	.word	0x2000015c
100017f8:	100026b3 	.word	0x100026b3
100017fc:	20000698 	.word	0x20000698

10001800 <z_cstart>:
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
10001800:	2280      	movs	r2, #128	; 0x80
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
10001802:	b5f0      	push	{r4, r5, r6, r7, lr}
10001804:	4b22      	ldr	r3, [pc, #136]	; (10001890 <z_cstart+0x90>)
10001806:	0112      	lsls	r2, r2, #4
10001808:	b0a3      	sub	sp, #140	; 0x8c
1000180a:	189b      	adds	r3, r3, r2
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
1000180c:	f383 8808 	msr	MSP, r3
10001810:	4920      	ldr	r1, [pc, #128]	; (10001894 <z_cstart+0x94>)
10001812:	4a21      	ldr	r2, [pc, #132]	; (10001898 <z_cstart+0x98>)
10001814:	6a0b      	ldr	r3, [r1, #32]
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
10001816:	2400      	movs	r4, #0
10001818:	401a      	ands	r2, r3
1000181a:	23e0      	movs	r3, #224	; 0xe0
1000181c:	041b      	lsls	r3, r3, #16
1000181e:	4313      	orrs	r3, r2
10001820:	620b      	str	r3, [r1, #32]

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
10001822:	f000 fc7f 	bl	10002124 <z_arm_fault_init>
	z_arm_cpu_idle_init();
10001826:	f7ff f9d1 	bl	10000bcc <z_arm_cpu_idle_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
1000182a:	2202      	movs	r2, #2
#endif

	_current_cpu->current = dummy_thread;
1000182c:	4e1b      	ldr	r6, [pc, #108]	; (1000189c <z_cstart+0x9c>)
	dummy_thread->base.user_options = K_ESSENTIAL;
1000182e:	ab06      	add	r3, sp, #24
10001830:	32ff      	adds	r2, #255	; 0xff
10001832:	819a      	strh	r2, [r3, #12]
	_current_cpu->current = dummy_thread;
10001834:	60b3      	str	r3, [r6, #8]
	dummy_thread->resource_pool = NULL;
10001836:	941f      	str	r4, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
10001838:	f000 ff09 	bl	1000264e <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
1000183c:	0020      	movs	r0, r4
1000183e:	f7ff ff63 	bl	10001708 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
10001842:	2001      	movs	r0, #1
10001844:	f7ff ff60 	bl	10001708 <z_sys_init_run_level>
	z_sched_init();
10001848:	f000 fa02 	bl	10001c50 <z_sched_init>
	_kernel.ready_q.cache = &z_main_thread;
1000184c:	4d14      	ldr	r5, [pc, #80]	; (100018a0 <z_cstart+0xa0>)
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
1000184e:	4b15      	ldr	r3, [pc, #84]	; (100018a4 <z_cstart+0xa4>)
	_kernel.ready_q.cache = &z_main_thread;
10001850:	61b5      	str	r5, [r6, #24]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
10001852:	2280      	movs	r2, #128	; 0x80
10001854:	9305      	str	r3, [sp, #20]
10001856:	2301      	movs	r3, #1
10001858:	4f13      	ldr	r7, [pc, #76]	; (100018a8 <z_cstart+0xa8>)
1000185a:	4914      	ldr	r1, [pc, #80]	; (100018ac <z_cstart+0xac>)
1000185c:	9304      	str	r3, [sp, #16]
1000185e:	00d2      	lsls	r2, r2, #3
10001860:	003b      	movs	r3, r7
10001862:	0028      	movs	r0, r5
10001864:	9403      	str	r4, [sp, #12]
10001866:	9402      	str	r4, [sp, #8]
10001868:	9401      	str	r4, [sp, #4]
1000186a:	9400      	str	r4, [sp, #0]
1000186c:	f000 f820 	bl	100018b0 <z_setup_new_thread>
10001870:	2204      	movs	r2, #4
10001872:	0006      	movs	r6, r0
10001874:	7b6b      	ldrb	r3, [r5, #13]
	z_ready_thread(&z_main_thread);
10001876:	0028      	movs	r0, r5
10001878:	4393      	bics	r3, r2
1000187a:	736b      	strb	r3, [r5, #13]
1000187c:	f000 ff4e 	bl	1000271c <z_ready_thread>
	z_init_cpu(0);
10001880:	0020      	movs	r0, r4
10001882:	f7ff ff89 	bl	10001798 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
10001886:	003a      	movs	r2, r7
10001888:	0031      	movs	r1, r6
1000188a:	0028      	movs	r0, r5
1000188c:	f7ff fa6a 	bl	10000d64 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
10001890:	20000698 	.word	0x20000698
10001894:	e000ed00 	.word	0xe000ed00
10001898:	ff00ffff 	.word	0xff00ffff
1000189c:	2000015c 	.word	0x2000015c
100018a0:	20000098 	.word	0x20000098
100018a4:	10002a1e 	.word	0x10002a1e
100018a8:	1000174d 	.word	0x1000174d
100018ac:	20000198 	.word	0x20000198

100018b0 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
100018b0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
100018b2:	0004      	movs	r4, r0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
100018b4:	1dd5      	adds	r5, r2, #7
100018b6:	2207      	movs	r2, #7
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
100018b8:	3058      	adds	r0, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
100018ba:	65a0      	str	r0, [r4, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
100018bc:	65e0      	str	r0, [r4, #92]	; 0x5c
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
100018be:	980c      	ldr	r0, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
100018c0:	2600      	movs	r6, #0
	thread_base->user_options = (uint8_t)options;
100018c2:	7320      	strb	r0, [r4, #12]
	thread_base->thread_state = (uint8_t)initial_state;
100018c4:	2004      	movs	r0, #4
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
100018c6:	4395      	bics	r5, r2
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
100018c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	thread_base->thread_state = (uint8_t)initial_state;
100018ca:	7360      	strb	r0, [r4, #13]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
100018cc:	9202      	str	r2, [sp, #8]
100018ce:	9a09      	ldr	r2, [sp, #36]	; 0x24

	thread_base->prio = priority;
100018d0:	980b      	ldr	r0, [sp, #44]	; 0x2c
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
100018d2:	9201      	str	r2, [sp, #4]
100018d4:	9a08      	ldr	r2, [sp, #32]
	stack_ptr = (char *)stack + stack_obj_size;
100018d6:	194d      	adds	r5, r1, r5
	thread_base->prio = priority;
100018d8:	73a0      	strb	r0, [r4, #14]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
100018da:	9200      	str	r2, [sp, #0]
100018dc:	0020      	movs	r0, r4
100018de:	002a      	movs	r2, r5
	thread_base->pended_on = NULL;
100018e0:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
100018e2:	73e6      	strb	r6, [r4, #15]
 * @param node the node
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
100018e4:	61a6      	str	r6, [r4, #24]
	node->prev = NULL;
100018e6:	61e6      	str	r6, [r4, #28]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
100018e8:	f7ff fa26 	bl	10000d38 <arch_new_thread>
	if (!_current) {
100018ec:	4b04      	ldr	r3, [pc, #16]	; (10001900 <z_setup_new_thread+0x50>)
	new_thread->init_data = NULL;
100018ee:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
100018f0:	689b      	ldr	r3, [r3, #8]
100018f2:	42b3      	cmp	r3, r6
100018f4:	d000      	beq.n	100018f8 <z_setup_new_thread+0x48>
	new_thread->resource_pool = _current->resource_pool;
100018f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
}
100018f8:	0028      	movs	r0, r5
100018fa:	6663      	str	r3, [r4, #100]	; 0x64
100018fc:	b004      	add	sp, #16
100018fe:	bd70      	pop	{r4, r5, r6, pc}
10001900:	2000015c 	.word	0x2000015c

10001904 <z_init_static_threads>:
{
10001904:	b570      	push	{r4, r5, r6, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
10001906:	4c20      	ldr	r4, [pc, #128]	; (10001988 <z_init_static_threads+0x84>)
{
10001908:	b086      	sub	sp, #24
1000190a:	0026      	movs	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
1000190c:	4d1f      	ldr	r5, [pc, #124]	; (1000198c <z_init_static_threads+0x88>)
1000190e:	42ac      	cmp	r4, r5
10001910:	d308      	bcc.n	10001924 <z_init_static_threads+0x20>
	k_sched_lock();
10001912:	f000 f88b 	bl	10001a2c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
10001916:	0034      	movs	r4, r6
10001918:	42ac      	cmp	r4, r5
1000191a:	d319      	bcc.n	10001950 <z_init_static_threads+0x4c>
	k_sched_unlock();
1000191c:	f000 f982 	bl	10001c24 <k_sched_unlock>
}
10001920:	b006      	add	sp, #24
10001922:	bd70      	pop	{r4, r5, r6, pc}
		z_setup_new_thread(
10001924:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
10001926:	9305      	str	r3, [sp, #20]
10001928:	6a23      	ldr	r3, [r4, #32]
1000192a:	9304      	str	r3, [sp, #16]
1000192c:	69e3      	ldr	r3, [r4, #28]
1000192e:	9303      	str	r3, [sp, #12]
10001930:	69a3      	ldr	r3, [r4, #24]
10001932:	9302      	str	r3, [sp, #8]
10001934:	6963      	ldr	r3, [r4, #20]
10001936:	9301      	str	r3, [sp, #4]
10001938:	6923      	ldr	r3, [r4, #16]
1000193a:	9300      	str	r3, [sp, #0]
1000193c:	68e3      	ldr	r3, [r4, #12]
1000193e:	68a2      	ldr	r2, [r4, #8]
10001940:	6861      	ldr	r1, [r4, #4]
10001942:	6820      	ldr	r0, [r4, #0]
10001944:	f7ff ffb4 	bl	100018b0 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
10001948:	6823      	ldr	r3, [r4, #0]
1000194a:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
1000194c:	3430      	adds	r4, #48	; 0x30
1000194e:	e7dd      	b.n	1000190c <z_init_static_threads+0x8>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
10001950:	6a60      	ldr	r0, [r4, #36]	; 0x24
10001952:	1c43      	adds	r3, r0, #1
10001954:	d00f      	beq.n	10001976 <z_init_static_threads+0x72>
					    K_MSEC(thread_data->init_delay));
10001956:	43c3      	mvns	r3, r0
10001958:	17db      	asrs	r3, r3, #31
1000195a:	4018      	ands	r0, r3
		}
	} else if (mul_ratio) {
		if (result32) {
			return ((uint32_t)t) * (to_hz / from_hz);
		} else {
			return t * ((uint64_t)to_hz / from_hz);
1000195c:	220a      	movs	r2, #10
1000195e:	2300      	movs	r3, #0
10001960:	17c1      	asrs	r1, r0, #31
10001962:	f7fe fce9 	bl	10000338 <__aeabi_lmul>
			schedule_new_thread(thread_data->init_thread,
10001966:	6826      	ldr	r6, [r4, #0]
10001968:	000b      	movs	r3, r1
1000196a:	0002      	movs	r2, r0
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
1000196c:	4301      	orrs	r1, r0
1000196e:	d104      	bne.n	1000197a <z_init_static_threads+0x76>
	z_sched_start(thread);
10001970:	0030      	movs	r0, r6
10001972:	f000 f93d 	bl	10001bf0 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
10001976:	3430      	adds	r4, #48	; 0x30
10001978:	e7ce      	b.n	10001918 <z_init_static_threads+0x14>

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
1000197a:	0030      	movs	r0, r6
1000197c:	4904      	ldr	r1, [pc, #16]	; (10001990 <z_init_static_threads+0x8c>)
1000197e:	3018      	adds	r0, #24
10001980:	f000 fa44 	bl	10001e0c <z_add_timeout>
10001984:	e7f7      	b.n	10001976 <z_init_static_threads+0x72>
10001986:	46c0      	nop			; (mov r8, r8)
10001988:	20000028 	.word	0x20000028
1000198c:	20000028 	.word	0x20000028
10001990:	10002735 	.word	0x10002735

10001994 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
10001994:	b570      	push	{r4, r5, r6, lr}
	int ret = slice_ticks;
10001996:	4d07      	ldr	r5, [pc, #28]	; (100019b4 <z_reset_time_slice+0x20>)
10001998:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
1000199a:	2c00      	cmp	r4, #0
1000199c:	d008      	beq.n	100019b0 <z_reset_time_slice+0x1c>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
1000199e:	f7ff fc19 	bl	100011d4 <sys_clock_elapsed>
100019a2:	4b05      	ldr	r3, [pc, #20]	; (100019b8 <z_reset_time_slice+0x24>)
100019a4:	1824      	adds	r4, r4, r0
		z_set_timeout_expiry(slice_time(curr), false);
100019a6:	2100      	movs	r1, #0
100019a8:	6828      	ldr	r0, [r5, #0]
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
100019aa:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
100019ac:	f000 fef1 	bl	10002792 <z_set_timeout_expiry>
	}
}
100019b0:	bd70      	pop	{r4, r5, r6, pc}
100019b2:	46c0      	nop			; (mov r8, r8)
100019b4:	20000188 	.word	0x20000188
100019b8:	2000015c 	.word	0x2000015c

100019bc <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
100019bc:	b570      	push	{r4, r5, r6, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
100019be:	f3ef 8410 	mrs	r4, PRIMASK
100019c2:	b672      	cpsid	i
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
100019c4:	2300      	movs	r3, #0
100019c6:	4a0b      	ldr	r2, [pc, #44]	; (100019f4 <k_sched_time_slice_set+0x38>)
100019c8:	4d0b      	ldr	r5, [pc, #44]	; (100019f8 <k_sched_time_slice_set+0x3c>)
100019ca:	6113      	str	r3, [r2, #16]
			return ((uint32_t)t) * (to_hz / from_hz);
100019cc:	330a      	adds	r3, #10
100019ce:	4343      	muls	r3, r0
		slice_ticks = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
100019d0:	2800      	cmp	r0, #0
100019d2:	dc0b      	bgt.n	100019ec <k_sched_time_slice_set+0x30>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_ticks = MAX(2, slice_ticks);
100019d4:	602b      	str	r3, [r5, #0]
		}
		slice_max_prio = prio;
100019d6:	4b09      	ldr	r3, [pc, #36]	; (100019fc <k_sched_time_slice_set+0x40>)
		z_reset_time_slice(_current);
100019d8:	6890      	ldr	r0, [r2, #8]
		slice_max_prio = prio;
100019da:	6019      	str	r1, [r3, #0]
		z_reset_time_slice(_current);
100019dc:	f7ff ffda 	bl	10001994 <z_reset_time_slice>
	if (key != 0U) {
100019e0:	2c00      	cmp	r4, #0
100019e2:	d102      	bne.n	100019ea <k_sched_time_slice_set+0x2e>
	__asm__ volatile(
100019e4:	b662      	cpsie	i
100019e6:	f3bf 8f6f 	isb	sy
	}
}
100019ea:	bd70      	pop	{r4, r5, r6, pc}
			slice_ticks = MAX(2, slice_ticks);
100019ec:	2b02      	cmp	r3, #2
100019ee:	daf1      	bge.n	100019d4 <k_sched_time_slice_set+0x18>
100019f0:	2302      	movs	r3, #2
100019f2:	e7ef      	b.n	100019d4 <k_sched_time_slice_set+0x18>
100019f4:	2000015c 	.word	0x2000015c
100019f8:	20000188 	.word	0x20000188
100019fc:	20000184 	.word	0x20000184

10001a00 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
10001a00:	b510      	push	{r4, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
10001a02:	2900      	cmp	r1, #0
10001a04:	d10a      	bne.n	10001a1c <z_reschedule+0x1c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
10001a06:	f3ef 8005 	mrs	r0, IPSR
	if (resched(key.key) && need_swap()) {
10001a0a:	2800      	cmp	r0, #0
10001a0c:	d107      	bne.n	10001a1e <z_reschedule+0x1e>
	new_thread = _kernel.ready_q.cache;
10001a0e:	4b06      	ldr	r3, [pc, #24]	; (10001a28 <z_reschedule+0x28>)
	if (resched(key.key) && need_swap()) {
10001a10:	699a      	ldr	r2, [r3, #24]
10001a12:	689b      	ldr	r3, [r3, #8]
10001a14:	429a      	cmp	r2, r3
10001a16:	d002      	beq.n	10001a1e <z_reschedule+0x1e>
	ret = arch_swap(key);
10001a18:	f7ff f934 	bl	10000c84 <arch_swap>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
		signal_pending_ipi();
	}
}
10001a1c:	bd10      	pop	{r4, pc}
10001a1e:	b662      	cpsie	i
10001a20:	f3bf 8f6f 	isb	sy
10001a24:	e7fa      	b.n	10001a1c <z_reschedule+0x1c>
10001a26:	46c0      	nop			; (mov r8, r8)
10001a28:	2000015c 	.word	0x2000015c

10001a2c <k_sched_lock>:
	__asm__ volatile("mrs %0, PRIMASK;"
10001a2c:	f3ef 8110 	mrs	r1, PRIMASK
10001a30:	b672      	cpsid	i
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
10001a32:	4b05      	ldr	r3, [pc, #20]	; (10001a48 <k_sched_lock+0x1c>)
10001a34:	689a      	ldr	r2, [r3, #8]
10001a36:	7bd3      	ldrb	r3, [r2, #15]
10001a38:	3b01      	subs	r3, #1
10001a3a:	73d3      	strb	r3, [r2, #15]
	if (key != 0U) {
10001a3c:	2900      	cmp	r1, #0
10001a3e:	d102      	bne.n	10001a46 <k_sched_lock+0x1a>
	__asm__ volatile(
10001a40:	b662      	cpsie	i
10001a42:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
10001a46:	4770      	bx	lr
10001a48:	2000015c 	.word	0x2000015c

10001a4c <update_cache>:
{
10001a4c:	b570      	push	{r4, r5, r6, lr}
10001a4e:	0006      	movs	r6, r0
	return _priq_run_best(curr_cpu_runq());
10001a50:	480d      	ldr	r0, [pc, #52]	; (10001a88 <update_cache+0x3c>)
10001a52:	f000 fe5d 	bl	10002710 <z_priq_dumb_best>
10001a56:	4d0d      	ldr	r5, [pc, #52]	; (10001a8c <update_cache+0x40>)
10001a58:	1e04      	subs	r4, r0, #0
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
10001a5a:	d100      	bne.n	10001a5e <update_cache+0x12>
10001a5c:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
10001a5e:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
10001a60:	2e00      	cmp	r6, #0
10001a62:	d10a      	bne.n	10001a7a <update_cache+0x2e>
	if (z_is_thread_prevented_from_running(_current)) {
10001a64:	7b5a      	ldrb	r2, [r3, #13]
10001a66:	06d2      	lsls	r2, r2, #27
10001a68:	d107      	bne.n	10001a7a <update_cache+0x2e>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
10001a6a:	69a2      	ldr	r2, [r4, #24]
10001a6c:	2a00      	cmp	r2, #0
10001a6e:	d104      	bne.n	10001a7a <update_cache+0x2e>
	if (is_preempt(_current) || is_metairq(thread)) {
10001a70:	89da      	ldrh	r2, [r3, #14]
10001a72:	2a7f      	cmp	r2, #127	; 0x7f
10001a74:	d901      	bls.n	10001a7a <update_cache+0x2e>
		_kernel.ready_q.cache = _current;
10001a76:	61ab      	str	r3, [r5, #24]
}
10001a78:	bd70      	pop	{r4, r5, r6, pc}
		if (thread != _current) {
10001a7a:	429c      	cmp	r4, r3
10001a7c:	d002      	beq.n	10001a84 <update_cache+0x38>
			z_reset_time_slice(thread);
10001a7e:	0020      	movs	r0, r4
10001a80:	f7ff ff88 	bl	10001994 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
10001a84:	61ac      	str	r4, [r5, #24]
}
10001a86:	e7f7      	b.n	10001a78 <update_cache+0x2c>
10001a88:	20000178 	.word	0x20000178
10001a8c:	2000015c 	.word	0x2000015c

10001a90 <move_thread_to_end_of_prio_q>:
	if (z_is_thread_queued(thread)) {
10001a90:	220d      	movs	r2, #13
{
10001a92:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
10001a94:	5682      	ldrsb	r2, [r0, r2]
{
10001a96:	0004      	movs	r4, r0
	return (thread->base.thread_state & state) != 0U;
10001a98:	7b43      	ldrb	r3, [r0, #13]
	if (z_is_thread_queued(thread)) {
10001a9a:	2a00      	cmp	r2, #0
10001a9c:	da04      	bge.n	10001aa8 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
10001a9e:	227f      	movs	r2, #127	; 0x7f
10001aa0:	4013      	ands	r3, r2
10001aa2:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
10001aa4:	f000 fe0c 	bl	100026c0 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
10001aa8:	2380      	movs	r3, #128	; 0x80
10001aaa:	7b62      	ldrb	r2, [r4, #13]
10001aac:	425b      	negs	r3, r3
10001aae:	4313      	orrs	r3, r2
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
10001ab0:	4a13      	ldr	r2, [pc, #76]	; (10001b00 <move_thread_to_end_of_prio_q+0x70>)
10001ab2:	7363      	strb	r3, [r4, #13]
10001ab4:	69d3      	ldr	r3, [r2, #28]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001ab6:	4d13      	ldr	r5, [pc, #76]	; (10001b04 <move_thread_to_end_of_prio_q+0x74>)
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
10001ab8:	6a10      	ldr	r0, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001aba:	42ab      	cmp	r3, r5
10001abc:	d01b      	beq.n	10001af6 <move_thread_to_end_of_prio_q+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
10001abe:	2b00      	cmp	r3, #0
10001ac0:	d019      	beq.n	10001af6 <move_thread_to_end_of_prio_q+0x66>
	int32_t b1 = thread_1->base.prio;
10001ac2:	260e      	movs	r6, #14
10001ac4:	57a6      	ldrsb	r6, [r4, r6]
	int32_t b2 = thread_2->base.prio;
10001ac6:	210e      	movs	r1, #14
10001ac8:	5659      	ldrsb	r1, [r3, r1]
	if (b1 != b2) {
10001aca:	428e      	cmp	r6, r1
10001acc:	d00e      	beq.n	10001aec <move_thread_to_end_of_prio_q+0x5c>
		return b2 - b1;
10001ace:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
10001ad0:	2900      	cmp	r1, #0
10001ad2:	dd0b      	ble.n	10001aec <move_thread_to_end_of_prio_q+0x5c>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
10001ad4:	6859      	ldr	r1, [r3, #4]

	node->prev = prev;
	node->next = successor;
10001ad6:	6023      	str	r3, [r4, #0]
	node->prev = prev;
10001ad8:	6061      	str	r1, [r4, #4]
	prev->next = node;
10001ada:	600c      	str	r4, [r1, #0]
	successor->prev = node;
10001adc:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
10001ade:	6890      	ldr	r0, [r2, #8]
10001ae0:	1b00      	subs	r0, r0, r4
10001ae2:	4243      	negs	r3, r0
10001ae4:	4158      	adcs	r0, r3
10001ae6:	f7ff ffb1 	bl	10001a4c <update_cache>
}
10001aea:	bd70      	pop	{r4, r5, r6, pc}
	return (node == list->tail) ? NULL : node->next;
10001aec:	4283      	cmp	r3, r0
10001aee:	d002      	beq.n	10001af6 <move_thread_to_end_of_prio_q+0x66>
10001af0:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
10001af2:	2b00      	cmp	r3, #0
10001af4:	d1e7      	bne.n	10001ac6 <move_thread_to_end_of_prio_q+0x36>
	node->next = list;
10001af6:	6025      	str	r5, [r4, #0]
	node->prev = tail;
10001af8:	6060      	str	r0, [r4, #4]
	tail->next = node;
10001afa:	6004      	str	r4, [r0, #0]
	list->tail = node;
10001afc:	6214      	str	r4, [r2, #32]
}
10001afe:	e7ee      	b.n	10001ade <move_thread_to_end_of_prio_q+0x4e>
10001b00:	2000015c 	.word	0x2000015c
10001b04:	20000178 	.word	0x20000178

10001b08 <z_time_slice>:
{
10001b08:	b570      	push	{r4, r5, r6, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10001b0a:	f3ef 8510 	mrs	r5, PRIMASK
10001b0e:	b672      	cpsid	i
	if (pending_current == _current) {
10001b10:	4b17      	ldr	r3, [pc, #92]	; (10001b70 <z_time_slice+0x68>)
10001b12:	4a18      	ldr	r2, [pc, #96]	; (10001b74 <z_time_slice+0x6c>)
10001b14:	689c      	ldr	r4, [r3, #8]
10001b16:	6811      	ldr	r1, [r2, #0]
10001b18:	428c      	cmp	r4, r1
10001b1a:	d108      	bne.n	10001b2e <z_time_slice+0x26>
	z_reset_time_slice(curr);
10001b1c:	0020      	movs	r0, r4
10001b1e:	f7ff ff39 	bl	10001994 <z_reset_time_slice>
	if (key != 0U) {
10001b22:	2d00      	cmp	r5, #0
10001b24:	d102      	bne.n	10001b2c <z_time_slice+0x24>
	__asm__ volatile(
10001b26:	b662      	cpsie	i
10001b28:	f3bf 8f6f 	isb	sy
}
10001b2c:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
10001b2e:	2100      	movs	r1, #0
10001b30:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
10001b32:	4a11      	ldr	r2, [pc, #68]	; (10001b78 <z_time_slice+0x70>)
	if (slice_time(_current) && sliceable(_current)) {
10001b34:	6812      	ldr	r2, [r2, #0]
10001b36:	428a      	cmp	r2, r1
10001b38:	d018      	beq.n	10001b6c <z_time_slice+0x64>
		&& !z_is_idle_thread_object(thread);
10001b3a:	89e2      	ldrh	r2, [r4, #14]
10001b3c:	2a7f      	cmp	r2, #127	; 0x7f
10001b3e:	d815      	bhi.n	10001b6c <z_time_slice+0x64>
		&& !z_is_thread_prevented_from_running(thread)
10001b40:	7b62      	ldrb	r2, [r4, #13]
10001b42:	06d2      	lsls	r2, r2, #27
10001b44:	d112      	bne.n	10001b6c <z_time_slice+0x64>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
10001b46:	210e      	movs	r1, #14
10001b48:	4a0c      	ldr	r2, [pc, #48]	; (10001b7c <z_time_slice+0x74>)
10001b4a:	5661      	ldrsb	r1, [r4, r1]
10001b4c:	6812      	ldr	r2, [r2, #0]
10001b4e:	4291      	cmp	r1, r2
10001b50:	db0c      	blt.n	10001b6c <z_time_slice+0x64>
	if (slice_time(_current) && sliceable(_current)) {
10001b52:	4a0b      	ldr	r2, [pc, #44]	; (10001b80 <z_time_slice+0x78>)
10001b54:	4294      	cmp	r4, r2
10001b56:	d009      	beq.n	10001b6c <z_time_slice+0x64>
		if (ticks >= _current_cpu->slice_ticks) {
10001b58:	691a      	ldr	r2, [r3, #16]
10001b5a:	4282      	cmp	r2, r0
10001b5c:	dc03      	bgt.n	10001b66 <z_time_slice+0x5e>
		move_thread_to_end_of_prio_q(curr);
10001b5e:	0020      	movs	r0, r4
10001b60:	f7ff ff96 	bl	10001a90 <move_thread_to_end_of_prio_q>
10001b64:	e7da      	b.n	10001b1c <z_time_slice+0x14>
			_current_cpu->slice_ticks -= ticks;
10001b66:	1a12      	subs	r2, r2, r0
		_current_cpu->slice_ticks = 0;
10001b68:	611a      	str	r2, [r3, #16]
10001b6a:	e7da      	b.n	10001b22 <z_time_slice+0x1a>
10001b6c:	2200      	movs	r2, #0
10001b6e:	e7fb      	b.n	10001b68 <z_time_slice+0x60>
10001b70:	2000015c 	.word	0x2000015c
10001b74:	20000180 	.word	0x20000180
10001b78:	20000188 	.word	0x20000188
10001b7c:	20000184 	.word	0x20000184
10001b80:	20000028 	.word	0x20000028

10001b84 <ready_thread>:
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
10001b84:	230d      	movs	r3, #13
{
10001b86:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
10001b88:	56c3      	ldrsb	r3, [r0, r3]
10001b8a:	7b42      	ldrb	r2, [r0, #13]
10001b8c:	2b00      	cmp	r3, #0
10001b8e:	db20      	blt.n	10001bd2 <ready_thread+0x4e>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
10001b90:	06d3      	lsls	r3, r2, #27
10001b92:	d11e      	bne.n	10001bd2 <ready_thread+0x4e>
10001b94:	6983      	ldr	r3, [r0, #24]
10001b96:	2b00      	cmp	r3, #0
10001b98:	d11b      	bne.n	10001bd2 <ready_thread+0x4e>
	thread->base.thread_state |= _THREAD_QUEUED;
10001b9a:	3b80      	subs	r3, #128	; 0x80
	return list->head == list;
10001b9c:	4912      	ldr	r1, [pc, #72]	; (10001be8 <ready_thread+0x64>)
10001b9e:	4313      	orrs	r3, r2
10001ba0:	7343      	strb	r3, [r0, #13]
10001ba2:	69cb      	ldr	r3, [r1, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001ba4:	4d11      	ldr	r5, [pc, #68]	; (10001bec <ready_thread+0x68>)
	return (node == list->tail) ? NULL : node->next;
10001ba6:	6a0c      	ldr	r4, [r1, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001ba8:	42ab      	cmp	r3, r5
10001baa:	d018      	beq.n	10001bde <ready_thread+0x5a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
10001bac:	2b00      	cmp	r3, #0
10001bae:	d016      	beq.n	10001bde <ready_thread+0x5a>
	int32_t b1 = thread_1->base.prio;
10001bb0:	260e      	movs	r6, #14
10001bb2:	5786      	ldrsb	r6, [r0, r6]
	int32_t b2 = thread_2->base.prio;
10001bb4:	220e      	movs	r2, #14
10001bb6:	569a      	ldrsb	r2, [r3, r2]
	if (b1 != b2) {
10001bb8:	4296      	cmp	r6, r2
10001bba:	d00b      	beq.n	10001bd4 <ready_thread+0x50>
		return b2 - b1;
10001bbc:	1b92      	subs	r2, r2, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
10001bbe:	2a00      	cmp	r2, #0
10001bc0:	dd08      	ble.n	10001bd4 <ready_thread+0x50>
	sys_dnode_t *const prev = successor->prev;
10001bc2:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
10001bc4:	6003      	str	r3, [r0, #0]
	node->prev = prev;
10001bc6:	6042      	str	r2, [r0, #4]
	prev->next = node;
10001bc8:	6010      	str	r0, [r2, #0]
	successor->prev = node;
10001bca:	6058      	str	r0, [r3, #4]
		update_cache(0);
10001bcc:	2000      	movs	r0, #0
10001bce:	f7ff ff3d 	bl	10001a4c <update_cache>
}
10001bd2:	bd70      	pop	{r4, r5, r6, pc}
	return (node == list->tail) ? NULL : node->next;
10001bd4:	42a3      	cmp	r3, r4
10001bd6:	d002      	beq.n	10001bde <ready_thread+0x5a>
10001bd8:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
10001bda:	2b00      	cmp	r3, #0
10001bdc:	d1ea      	bne.n	10001bb4 <ready_thread+0x30>
	node->next = list;
10001bde:	6005      	str	r5, [r0, #0]
	node->prev = tail;
10001be0:	6044      	str	r4, [r0, #4]
	tail->next = node;
10001be2:	6020      	str	r0, [r4, #0]
	list->tail = node;
10001be4:	6208      	str	r0, [r1, #32]
}
10001be6:	e7f1      	b.n	10001bcc <ready_thread+0x48>
10001be8:	2000015c 	.word	0x2000015c
10001bec:	20000178 	.word	0x20000178

10001bf0 <z_sched_start>:
{
10001bf0:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10001bf2:	f3ef 8410 	mrs	r4, PRIMASK
10001bf6:	b672      	cpsid	i
	if (z_has_thread_started(thread)) {
10001bf8:	2204      	movs	r2, #4
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
10001bfa:	7b43      	ldrb	r3, [r0, #13]
10001bfc:	4213      	tst	r3, r2
10001bfe:	d105      	bne.n	10001c0c <z_sched_start+0x1c>
	if (key != 0U) {
10001c00:	2c00      	cmp	r4, #0
10001c02:	d102      	bne.n	10001c0a <z_sched_start+0x1a>
	__asm__ volatile(
10001c04:	b662      	cpsie	i
10001c06:	f3bf 8f6f 	isb	sy
}
10001c0a:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
10001c0c:	4393      	bics	r3, r2
10001c0e:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
10001c10:	f7ff ffb8 	bl	10001b84 <ready_thread>
	z_reschedule(&sched_spinlock, key);
10001c14:	0021      	movs	r1, r4
10001c16:	4802      	ldr	r0, [pc, #8]	; (10001c20 <z_sched_start+0x30>)
10001c18:	f7ff fef2 	bl	10001a00 <z_reschedule>
10001c1c:	e7f5      	b.n	10001c0a <z_sched_start+0x1a>
10001c1e:	46c0      	nop			; (mov r8, r8)
10001c20:	20000195 	.word	0x20000195

10001c24 <k_sched_unlock>:
{
10001c24:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10001c26:	f3ef 8410 	mrs	r4, PRIMASK
10001c2a:	b672      	cpsid	i
		++_current->base.sched_locked;
10001c2c:	4b07      	ldr	r3, [pc, #28]	; (10001c4c <k_sched_unlock+0x28>)
		update_cache(0);
10001c2e:	2000      	movs	r0, #0
		++_current->base.sched_locked;
10001c30:	689a      	ldr	r2, [r3, #8]
10001c32:	7bd3      	ldrb	r3, [r2, #15]
10001c34:	3301      	adds	r3, #1
10001c36:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
10001c38:	f7ff ff08 	bl	10001a4c <update_cache>
	if (key != 0U) {
10001c3c:	2c00      	cmp	r4, #0
10001c3e:	d102      	bne.n	10001c46 <k_sched_unlock+0x22>
	__asm__ volatile(
10001c40:	b662      	cpsie	i
10001c42:	f3bf 8f6f 	isb	sy
	z_reschedule_unlocked();
10001c46:	f000 fd5c 	bl	10002702 <z_reschedule_unlocked>
}
10001c4a:	bd10      	pop	{r4, pc}
10001c4c:	2000015c 	.word	0x2000015c

10001c50 <z_sched_init>:
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
10001c50:	2100      	movs	r1, #0
{
10001c52:	b510      	push	{r4, lr}
	list->head = (sys_dnode_t *)list;
10001c54:	4b03      	ldr	r3, [pc, #12]	; (10001c64 <z_sched_init+0x14>)
10001c56:	4a04      	ldr	r2, [pc, #16]	; (10001c68 <z_sched_init+0x18>)
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
10001c58:	0008      	movs	r0, r1
10001c5a:	61da      	str	r2, [r3, #28]
	list->tail = (sys_dnode_t *)list;
10001c5c:	621a      	str	r2, [r3, #32]
10001c5e:	f7ff fead 	bl	100019bc <k_sched_time_slice_set>
		CONFIG_TIMESLICE_PRIORITY);
#endif
}
10001c62:	bd10      	pop	{r4, pc}
10001c64:	2000015c 	.word	0x2000015c
10001c68:	20000178 	.word	0x20000178

10001c6c <z_impl_z_current_get>:
	 * local interrupts when reading it.
	 */
	unsigned int k = arch_irq_lock();
#endif

	k_tid_t ret = _current_cpu->current;
10001c6c:	4b01      	ldr	r3, [pc, #4]	; (10001c74 <z_impl_z_current_get+0x8>)

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
10001c6e:	6898      	ldr	r0, [r3, #8]
}
10001c70:	4770      	bx	lr
10001c72:	46c0      	nop			; (mov r8, r8)
10001c74:	2000015c 	.word	0x2000015c

10001c78 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
10001c78:	b570      	push	{r4, r5, r6, lr}
10001c7a:	0004      	movs	r4, r0
	__asm__ volatile("mrs %0, PRIMASK;"
10001c7c:	f3ef 8610 	mrs	r6, PRIMASK
10001c80:	b672      	cpsid	i
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
10001c82:	7b03      	ldrb	r3, [r0, #12]
10001c84:	07db      	lsls	r3, r3, #31
10001c86:	d508      	bpl.n	10001c9a <z_thread_abort+0x22>
	if (key != 0U) {
10001c88:	2e00      	cmp	r6, #0
10001c8a:	d102      	bne.n	10001c92 <z_thread_abort+0x1a>
	__asm__ volatile(
10001c8c:	b662      	cpsie	i
10001c8e:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
10001c92:	2004      	movs	r0, #4
10001c94:	b662      	cpsie	i
10001c96:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
10001c98:	bd70      	pop	{r4, r5, r6, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
10001c9a:	2308      	movs	r3, #8
10001c9c:	7b42      	ldrb	r2, [r0, #13]
10001c9e:	421a      	tst	r2, r3
10001ca0:	d005      	beq.n	10001cae <z_thread_abort+0x36>
	if (key != 0U) {
10001ca2:	2e00      	cmp	r6, #0
10001ca4:	d1f8      	bne.n	10001c98 <z_thread_abort+0x20>
	__asm__ volatile(
10001ca6:	b662      	cpsie	i
10001ca8:	f3bf 8f6f 	isb	sy
10001cac:	e7f4      	b.n	10001c98 <z_thread_abort+0x20>
		thread->base.thread_state &= ~_THREAD_ABORTING;
10001cae:	2120      	movs	r1, #32
10001cb0:	0010      	movs	r0, r2
10001cb2:	4388      	bics	r0, r1
10001cb4:	0001      	movs	r1, r0
10001cb6:	4319      	orrs	r1, r3
		if (z_is_thread_queued(thread)) {
10001cb8:	b248      	sxtb	r0, r1
10001cba:	2800      	cmp	r0, #0
10001cbc:	db20      	blt.n	10001d00 <z_thread_abort+0x88>
		thread->base.thread_state &= ~_THREAD_ABORTING;
10001cbe:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
10001cc0:	68a3      	ldr	r3, [r4, #8]
10001cc2:	2b00      	cmp	r3, #0
10001cc4:	d002      	beq.n	10001ccc <z_thread_abort+0x54>
			unpend_thread_no_timeout(thread);
10001cc6:	0020      	movs	r0, r4
10001cc8:	f000 fd02 	bl	100026d0 <unpend_thread_no_timeout>
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
10001ccc:	0020      	movs	r0, r4
10001cce:	3018      	adds	r0, #24
10001cd0:	f000 fd4c 	bl	1000276c <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
10001cd4:	0023      	movs	r3, r4
	return list->head == list;
10001cd6:	6da5      	ldr	r5, [r4, #88]	; 0x58
10001cd8:	3358      	adds	r3, #88	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001cda:	429d      	cmp	r5, r3
10001cdc:	d001      	beq.n	10001ce2 <z_thread_abort+0x6a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
10001cde:	2d00      	cmp	r5, #0
10001ce0:	d116      	bne.n	10001d10 <z_thread_abort+0x98>
		update_cache(1);
10001ce2:	2001      	movs	r0, #1
10001ce4:	f7ff feb2 	bl	10001a4c <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
10001ce8:	4b10      	ldr	r3, [pc, #64]	; (10001d2c <z_thread_abort+0xb4>)
10001cea:	689b      	ldr	r3, [r3, #8]
10001cec:	42a3      	cmp	r3, r4
10001cee:	d1d8      	bne.n	10001ca2 <z_thread_abort+0x2a>
10001cf0:	f3ef 8305 	mrs	r3, IPSR
10001cf4:	2b00      	cmp	r3, #0
10001cf6:	d1d4      	bne.n	10001ca2 <z_thread_abort+0x2a>
10001cf8:	0030      	movs	r0, r6
10001cfa:	f7fe ffc3 	bl	10000c84 <arch_swap>
	return ret;
10001cfe:	e7d0      	b.n	10001ca2 <z_thread_abort+0x2a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
10001d00:	215f      	movs	r1, #95	; 0x5f
10001d02:	400a      	ands	r2, r1
10001d04:	4313      	orrs	r3, r2
	sys_dlist_remove(&thread->base.qnode_dlist);
10001d06:	0020      	movs	r0, r4
	thread->base.thread_state &= ~_THREAD_QUEUED;
10001d08:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
10001d0a:	f000 fcd9 	bl	100026c0 <sys_dlist_remove>
}
10001d0e:	e7d7      	b.n	10001cc0 <z_thread_abort+0x48>
		unpend_thread_no_timeout(thread);
10001d10:	0028      	movs	r0, r5
10001d12:	f000 fcdd 	bl	100026d0 <unpend_thread_no_timeout>
10001d16:	0028      	movs	r0, r5
10001d18:	3018      	adds	r0, #24
10001d1a:	f000 fd27 	bl	1000276c <z_abort_timeout>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
10001d1e:	2300      	movs	r3, #0
		ready_thread(thread);
10001d20:	0028      	movs	r0, r5
10001d22:	66eb      	str	r3, [r5, #108]	; 0x6c
10001d24:	f7ff ff2e 	bl	10001b84 <ready_thread>
10001d28:	e7d4      	b.n	10001cd4 <z_thread_abort+0x5c>
10001d2a:	46c0      	nop			; (mov r8, r8)
10001d2c:	2000015c 	.word	0x2000015c

10001d30 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
10001d30:	b510      	push	{r4, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
10001d32:	4806      	ldr	r0, [pc, #24]	; (10001d4c <z_data_copy+0x1c>)
10001d34:	4a06      	ldr	r2, [pc, #24]	; (10001d50 <z_data_copy+0x20>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
10001d36:	4907      	ldr	r1, [pc, #28]	; (10001d54 <z_data_copy+0x24>)
		       __data_region_end - __data_region_start);
10001d38:	1a12      	subs	r2, r2, r0
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
10001d3a:	f000 fcb6 	bl	100026aa <z_early_memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
10001d3e:	4a06      	ldr	r2, [pc, #24]	; (10001d58 <z_data_copy+0x28>)
10001d40:	4906      	ldr	r1, [pc, #24]	; (10001d5c <z_data_copy+0x2c>)
10001d42:	4807      	ldr	r0, [pc, #28]	; (10001d60 <z_data_copy+0x30>)
10001d44:	f000 fcb1 	bl	100026aa <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
10001d48:	bd10      	pop	{r4, pc}
10001d4a:	46c0      	nop			; (mov r8, r8)
10001d4c:	20000000 	.word	0x20000000
10001d50:	20000028 	.word	0x20000028
10001d54:	10002a58 	.word	0x10002a58
10001d58:	00000000 	.word	0x00000000
10001d5c:	10002a58 	.word	0x10002a58
10001d60:	20000000 	.word	0x20000000

10001d64 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
10001d64:	2000      	movs	r0, #0
10001d66:	4b04      	ldr	r3, [pc, #16]	; (10001d78 <elapsed+0x14>)
{
10001d68:	b510      	push	{r4, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
10001d6a:	681b      	ldr	r3, [r3, #0]
10001d6c:	4283      	cmp	r3, r0
10001d6e:	d101      	bne.n	10001d74 <elapsed+0x10>
10001d70:	f7ff fa30 	bl	100011d4 <sys_clock_elapsed>
}
10001d74:	bd10      	pop	{r4, pc}
10001d76:	46c0      	nop			; (mov r8, r8)
10001d78:	2000018c 	.word	0x2000018c

10001d7c <next_timeout>:
	return list->head == list;
10001d7c:	4b12      	ldr	r3, [pc, #72]	; (10001dc8 <next_timeout+0x4c>)

static int32_t next_timeout(void)
{
10001d7e:	b510      	push	{r4, lr}
10001d80:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001d82:	429c      	cmp	r4, r3
10001d84:	d100      	bne.n	10001d88 <next_timeout+0xc>
10001d86:	2400      	movs	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
10001d88:	f7ff ffec 	bl	10001d64 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
10001d8c:	2c00      	cmp	r4, #0
10001d8e:	d019      	beq.n	10001dc4 <next_timeout+0x48>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
10001d90:	0002      	movs	r2, r0
10001d92:	17c3      	asrs	r3, r0, #31
10001d94:	6920      	ldr	r0, [r4, #16]
10001d96:	6961      	ldr	r1, [r4, #20]
10001d98:	1a80      	subs	r0, r0, r2
10001d9a:	4199      	sbcs	r1, r3
10001d9c:	0002      	movs	r2, r0
10001d9e:	1e0b      	subs	r3, r1, #0
	if ((to == NULL) ||
10001da0:	dc10      	bgt.n	10001dc4 <next_timeout+0x48>
10001da2:	2900      	cmp	r1, #0
10001da4:	d103      	bne.n	10001dae <next_timeout+0x32>
10001da6:	2180      	movs	r1, #128	; 0x80
10001da8:	0609      	lsls	r1, r1, #24
10001daa:	428a      	cmp	r2, r1
10001dac:	d20a      	bcs.n	10001dc4 <next_timeout+0x48>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
10001dae:	43d8      	mvns	r0, r3
10001db0:	17c0      	asrs	r0, r0, #31
10001db2:	4010      	ands	r0, r2
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
10001db4:	4b05      	ldr	r3, [pc, #20]	; (10001dcc <next_timeout+0x50>)
10001db6:	691b      	ldr	r3, [r3, #16]
10001db8:	2b00      	cmp	r3, #0
10001dba:	d002      	beq.n	10001dc2 <next_timeout+0x46>
10001dbc:	4298      	cmp	r0, r3
10001dbe:	dd00      	ble.n	10001dc2 <next_timeout+0x46>
10001dc0:	0018      	movs	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
10001dc2:	bd10      	pop	{r4, pc}
		ret = MAX_WAIT;
10001dc4:	4802      	ldr	r0, [pc, #8]	; (10001dd0 <next_timeout+0x54>)
10001dc6:	e7f5      	b.n	10001db4 <next_timeout+0x38>
10001dc8:	20000014 	.word	0x20000014
10001dcc:	2000015c 	.word	0x2000015c
10001dd0:	7fffffff 	.word	0x7fffffff

10001dd4 <remove_timeout>:
{
10001dd4:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
10001dd6:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
10001dd8:	2800      	cmp	r0, #0
10001dda:	d00d      	beq.n	10001df8 <remove_timeout+0x24>
	return (node == list->tail) ? NULL : node->next;
10001ddc:	4a0a      	ldr	r2, [pc, #40]	; (10001e08 <remove_timeout+0x34>)
10001dde:	6852      	ldr	r2, [r2, #4]
10001de0:	4290      	cmp	r0, r2
10001de2:	d009      	beq.n	10001df8 <remove_timeout+0x24>
	if (next(t) != NULL) {
10001de4:	2b00      	cmp	r3, #0
10001de6:	d007      	beq.n	10001df8 <remove_timeout+0x24>
		next(t)->dticks += t->dticks;
10001de8:	691c      	ldr	r4, [r3, #16]
10001dea:	695d      	ldr	r5, [r3, #20]
10001dec:	6901      	ldr	r1, [r0, #16]
10001dee:	6942      	ldr	r2, [r0, #20]
10001df0:	1864      	adds	r4, r4, r1
10001df2:	4155      	adcs	r5, r2
10001df4:	611c      	str	r4, [r3, #16]
10001df6:	615d      	str	r5, [r3, #20]
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
10001df8:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
10001dfa:	6013      	str	r3, [r2, #0]
	next->prev = prev;
10001dfc:	605a      	str	r2, [r3, #4]
	node->next = NULL;
10001dfe:	2300      	movs	r3, #0
10001e00:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
10001e02:	6043      	str	r3, [r0, #4]
}
10001e04:	bd30      	pop	{r4, r5, pc}
10001e06:	46c0      	nop			; (mov r8, r8)
10001e08:	20000014 	.word	0x20000014

10001e0c <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
10001e0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10001e0e:	0004      	movs	r4, r0
10001e10:	0016      	movs	r6, r2
10001e12:	001f      	movs	r7, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
10001e14:	1c53      	adds	r3, r2, #1
10001e16:	d101      	bne.n	10001e1c <z_add_timeout+0x10>
10001e18:	1c7b      	adds	r3, r7, #1
10001e1a:	d067      	beq.n	10001eec <z_add_timeout+0xe0>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
10001e1c:	60a1      	str	r1, [r4, #8]
	__asm__ volatile("mrs %0, PRIMASK;"
10001e1e:	f3ef 8310 	mrs	r3, PRIMASK
10001e22:	b672      	cpsid	i

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
10001e24:	2002      	movs	r0, #2
10001e26:	4240      	negs	r0, r0
10001e28:	17c1      	asrs	r1, r0, #31
10001e2a:	9301      	str	r3, [sp, #4]
10001e2c:	0002      	movs	r2, r0
10001e2e:	000b      	movs	r3, r1
10001e30:	1b92      	subs	r2, r2, r6
10001e32:	41bb      	sbcs	r3, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
10001e34:	2b00      	cmp	r3, #0
10001e36:	db1b      	blt.n	10001e70 <z_add_timeout+0x64>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
10001e38:	4b2d      	ldr	r3, [pc, #180]	; (10001ef0 <z_add_timeout+0xe4>)
10001e3a:	681a      	ldr	r2, [r3, #0]
10001e3c:	685b      	ldr	r3, [r3, #4]
10001e3e:	1a80      	subs	r0, r0, r2
10001e40:	4199      	sbcs	r1, r3
10001e42:	1b80      	subs	r0, r0, r6
10001e44:	41b9      	sbcs	r1, r7

			to->dticks = MAX(1, ticks);
10001e46:	0002      	movs	r2, r0
10001e48:	1e0b      	subs	r3, r1, #0
10001e4a:	dc05      	bgt.n	10001e58 <z_add_timeout+0x4c>
10001e4c:	2900      	cmp	r1, #0
10001e4e:	d101      	bne.n	10001e54 <z_add_timeout+0x48>
10001e50:	2800      	cmp	r0, #0
10001e52:	d101      	bne.n	10001e58 <z_add_timeout+0x4c>
10001e54:	2201      	movs	r2, #1
10001e56:	2300      	movs	r3, #0
10001e58:	6122      	str	r2, [r4, #16]
10001e5a:	6163      	str	r3, [r4, #20]
	return list->head == list;
10001e5c:	4f25      	ldr	r7, [pc, #148]	; (10001ef4 <z_add_timeout+0xe8>)
10001e5e:	683d      	ldr	r5, [r7, #0]
	sys_dnode_t *const tail = list->tail;
10001e60:	687e      	ldr	r6, [r7, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001e62:	42bd      	cmp	r5, r7
10001e64:	d118      	bne.n	10001e98 <z_add_timeout+0x8c>
	node->next = list;
10001e66:	6027      	str	r7, [r4, #0]
	node->prev = tail;
10001e68:	6066      	str	r6, [r4, #4]
	tail->next = node;
10001e6a:	6034      	str	r4, [r6, #0]
	list->tail = node;
10001e6c:	607c      	str	r4, [r7, #4]
}
10001e6e:	e027      	b.n	10001ec0 <z_add_timeout+0xb4>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
10001e70:	f7ff ff78 	bl	10001d64 <elapsed>
10001e74:	2201      	movs	r2, #1
10001e76:	2300      	movs	r3, #0
10001e78:	18b6      	adds	r6, r6, r2
10001e7a:	415f      	adcs	r7, r3
10001e7c:	0002      	movs	r2, r0
10001e7e:	17c3      	asrs	r3, r0, #31
10001e80:	18b6      	adds	r6, r6, r2
10001e82:	415f      	adcs	r7, r3
10001e84:	6126      	str	r6, [r4, #16]
10001e86:	6167      	str	r7, [r4, #20]
10001e88:	e7e8      	b.n	10001e5c <z_add_timeout+0x50>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
10001e8a:	1a12      	subs	r2, r2, r0
10001e8c:	418b      	sbcs	r3, r1
10001e8e:	6122      	str	r2, [r4, #16]
10001e90:	6163      	str	r3, [r4, #20]
	return (node == list->tail) ? NULL : node->next;
10001e92:	42ae      	cmp	r6, r5
10001e94:	d0e7      	beq.n	10001e66 <z_add_timeout+0x5a>
10001e96:	682d      	ldr	r5, [r5, #0]
		for (t = first(); t != NULL; t = next(t)) {
10001e98:	2d00      	cmp	r5, #0
10001e9a:	d0e4      	beq.n	10001e66 <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
10001e9c:	6928      	ldr	r0, [r5, #16]
10001e9e:	6969      	ldr	r1, [r5, #20]
10001ea0:	6922      	ldr	r2, [r4, #16]
10001ea2:	6963      	ldr	r3, [r4, #20]
10001ea4:	4299      	cmp	r1, r3
10001ea6:	dc02      	bgt.n	10001eae <z_add_timeout+0xa2>
10001ea8:	d1ef      	bne.n	10001e8a <z_add_timeout+0x7e>
10001eaa:	4290      	cmp	r0, r2
10001eac:	d9ed      	bls.n	10001e8a <z_add_timeout+0x7e>
				t->dticks -= to->dticks;
10001eae:	1a80      	subs	r0, r0, r2
10001eb0:	4199      	sbcs	r1, r3
	sys_dnode_t *const prev = successor->prev;
10001eb2:	686b      	ldr	r3, [r5, #4]
10001eb4:	6128      	str	r0, [r5, #16]
10001eb6:	6169      	str	r1, [r5, #20]
	node->prev = prev;
10001eb8:	6063      	str	r3, [r4, #4]
	node->next = successor;
10001eba:	6025      	str	r5, [r4, #0]
	prev->next = node;
10001ebc:	601c      	str	r4, [r3, #0]
	successor->prev = node;
10001ebe:	606c      	str	r4, [r5, #4]
	return list->head == list;
10001ec0:	683b      	ldr	r3, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001ec2:	42bb      	cmp	r3, r7
10001ec4:	d00c      	beq.n	10001ee0 <z_add_timeout+0xd4>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
10001ec6:	429c      	cmp	r4, r3
10001ec8:	d10a      	bne.n	10001ee0 <z_add_timeout+0xd4>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
10001eca:	f7ff ff57 	bl	10001d7c <next_timeout>

			if (next_time == 0 ||
10001ece:	2800      	cmp	r0, #0
10001ed0:	d003      	beq.n	10001eda <z_add_timeout+0xce>
			    _current_cpu->slice_ticks != next_time) {
10001ed2:	4b09      	ldr	r3, [pc, #36]	; (10001ef8 <z_add_timeout+0xec>)
			if (next_time == 0 ||
10001ed4:	691b      	ldr	r3, [r3, #16]
10001ed6:	4283      	cmp	r3, r0
10001ed8:	d002      	beq.n	10001ee0 <z_add_timeout+0xd4>
				sys_clock_set_timeout(next_time, false);
10001eda:	2100      	movs	r1, #0
10001edc:	f7ff f8fc 	bl	100010d8 <sys_clock_set_timeout>
	if (key != 0U) {
10001ee0:	9b01      	ldr	r3, [sp, #4]
10001ee2:	2b00      	cmp	r3, #0
10001ee4:	d102      	bne.n	10001eec <z_add_timeout+0xe0>
	__asm__ volatile(
10001ee6:	b662      	cpsie	i
10001ee8:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
10001eec:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
10001eee:	46c0      	nop			; (mov r8, r8)
10001ef0:	20000108 	.word	0x20000108
10001ef4:	20000014 	.word	0x20000014
10001ef8:	2000015c 	.word	0x2000015c

10001efc <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
10001efc:	b5f0      	push	{r4, r5, r6, r7, lr}
10001efe:	b08b      	sub	sp, #44	; 0x2c
10001f00:	0004      	movs	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
10001f02:	f7ff fe01 	bl	10001b08 <z_time_slice>
	__asm__ volatile("mrs %0, PRIMASK;"
10001f06:	f3ef 8310 	mrs	r3, PRIMASK
10001f0a:	b672      	cpsid	i

	/* Note that we need to use the underlying arch-specific lock
	 * implementation.  The "irq_lock()" API in SMP context is
	 * actually a wrapper for a global spinlock!
	 */
	k.key = arch_irq_lock();
10001f0c:	9305      	str	r3, [sp, #20]
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
10001f0e:	4b32      	ldr	r3, [pc, #200]	; (10001fd8 <sys_clock_announce+0xdc>)
10001f10:	601c      	str	r4, [r3, #0]
	return list->head == list;
10001f12:	4b32      	ldr	r3, [pc, #200]	; (10001fdc <sys_clock_announce+0xe0>)

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
10001f14:	4832      	ldr	r0, [pc, #200]	; (10001fe0 <sys_clock_announce+0xe4>)
	while (first() != NULL && first()->dticks <= announce_remaining) {
10001f16:	4d30      	ldr	r5, [pc, #192]	; (10001fd8 <sys_clock_announce+0xdc>)
10001f18:	681c      	ldr	r4, [r3, #0]
		curr_tick += dt;
10001f1a:	6801      	ldr	r1, [r0, #0]
10001f1c:	6842      	ldr	r2, [r0, #4]
10001f1e:	9106      	str	r1, [sp, #24]
10001f20:	9207      	str	r2, [sp, #28]
	while (first() != NULL && first()->dticks <= announce_remaining) {
10001f22:	6829      	ldr	r1, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10001f24:	429c      	cmp	r4, r3
10001f26:	d019      	beq.n	10001f5c <sys_clock_announce+0x60>
10001f28:	2c00      	cmp	r4, #0
10001f2a:	d017      	beq.n	10001f5c <sys_clock_announce+0x60>
10001f2c:	6922      	ldr	r2, [r4, #16]
10001f2e:	6963      	ldr	r3, [r4, #20]
10001f30:	9200      	str	r2, [sp, #0]
10001f32:	9301      	str	r3, [sp, #4]
10001f34:	9a01      	ldr	r2, [sp, #4]
10001f36:	17cb      	asrs	r3, r1, #31
10001f38:	9102      	str	r1, [sp, #8]
10001f3a:	9303      	str	r3, [sp, #12]
10001f3c:	429a      	cmp	r2, r3
10001f3e:	dc03      	bgt.n	10001f48 <sys_clock_announce+0x4c>
10001f40:	d123      	bne.n	10001f8a <sys_clock_announce+0x8e>
10001f42:	9a00      	ldr	r2, [sp, #0]
10001f44:	428a      	cmp	r2, r1
10001f46:	d920      	bls.n	10001f8a <sys_clock_announce+0x8e>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
10001f48:	9a02      	ldr	r2, [sp, #8]
10001f4a:	9b03      	ldr	r3, [sp, #12]
10001f4c:	9e00      	ldr	r6, [sp, #0]
10001f4e:	9f01      	ldr	r7, [sp, #4]
10001f50:	1ab6      	subs	r6, r6, r2
10001f52:	419f      	sbcs	r7, r3
10001f54:	0032      	movs	r2, r6
10001f56:	003b      	movs	r3, r7
10001f58:	6122      	str	r2, [r4, #16]
10001f5a:	6163      	str	r3, [r4, #20]
	}

	curr_tick += announce_remaining;
10001f5c:	9e06      	ldr	r6, [sp, #24]
10001f5e:	9f07      	ldr	r7, [sp, #28]
10001f60:	000a      	movs	r2, r1
10001f62:	17cb      	asrs	r3, r1, #31
10001f64:	18b6      	adds	r6, r6, r2
10001f66:	415f      	adcs	r7, r3
	announce_remaining = 0;
10001f68:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
10001f6a:	6006      	str	r6, [r0, #0]
10001f6c:	6047      	str	r7, [r0, #4]
	announce_remaining = 0;
10001f6e:	602c      	str	r4, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
10001f70:	f7ff ff04 	bl	10001d7c <next_timeout>
10001f74:	0021      	movs	r1, r4
10001f76:	f7ff f8af 	bl	100010d8 <sys_clock_set_timeout>
	if (key != 0U) {
10001f7a:	9b05      	ldr	r3, [sp, #20]
10001f7c:	42a3      	cmp	r3, r4
10001f7e:	d102      	bne.n	10001f86 <sys_clock_announce+0x8a>
	__asm__ volatile(
10001f80:	b662      	cpsie	i
10001f82:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
10001f86:	b00b      	add	sp, #44	; 0x2c
10001f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
		curr_tick += dt;
10001f8a:	9b00      	ldr	r3, [sp, #0]
10001f8c:	9e06      	ldr	r6, [sp, #24]
10001f8e:	9f07      	ldr	r7, [sp, #28]
10001f90:	9308      	str	r3, [sp, #32]
10001f92:	17db      	asrs	r3, r3, #31
10001f94:	9309      	str	r3, [sp, #36]	; 0x24
10001f96:	9a08      	ldr	r2, [sp, #32]
10001f98:	9b09      	ldr	r3, [sp, #36]	; 0x24
10001f9a:	18b6      	adds	r6, r6, r2
10001f9c:	415f      	adcs	r7, r3
10001f9e:	4b10      	ldr	r3, [pc, #64]	; (10001fe0 <sys_clock_announce+0xe4>)
		remove_timeout(t);
10001fa0:	0020      	movs	r0, r4
		curr_tick += dt;
10001fa2:	601e      	str	r6, [r3, #0]
10001fa4:	605f      	str	r7, [r3, #4]
		announce_remaining -= dt;
10001fa6:	9b00      	ldr	r3, [sp, #0]
10001fa8:	1aca      	subs	r2, r1, r3
10001faa:	4b0b      	ldr	r3, [pc, #44]	; (10001fd8 <sys_clock_announce+0xdc>)
10001fac:	601a      	str	r2, [r3, #0]
		t->dticks = 0;
10001fae:	2300      	movs	r3, #0
10001fb0:	2200      	movs	r2, #0
10001fb2:	6122      	str	r2, [r4, #16]
10001fb4:	6163      	str	r3, [r4, #20]
		remove_timeout(t);
10001fb6:	f7ff ff0d 	bl	10001dd4 <remove_timeout>
	if (key != 0U) {
10001fba:	9b05      	ldr	r3, [sp, #20]
10001fbc:	2b00      	cmp	r3, #0
10001fbe:	d102      	bne.n	10001fc6 <sys_clock_announce+0xca>
	__asm__ volatile(
10001fc0:	b662      	cpsie	i
10001fc2:	f3bf 8f6f 	isb	sy
		t->fn(t);
10001fc6:	0020      	movs	r0, r4
10001fc8:	68a3      	ldr	r3, [r4, #8]
10001fca:	4798      	blx	r3
	__asm__ volatile("mrs %0, PRIMASK;"
10001fcc:	f3ef 8310 	mrs	r3, PRIMASK
10001fd0:	b672      	cpsid	i
10001fd2:	9305      	str	r3, [sp, #20]
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
10001fd4:	e79d      	b.n	10001f12 <sys_clock_announce+0x16>
10001fd6:	46c0      	nop			; (mov r8, r8)
10001fd8:	2000018c 	.word	0x2000018c
10001fdc:	20000014 	.word	0x20000014
10001fe0:	20000108 	.word	0x20000108

10001fe4 <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
10001fe4:	b510      	push	{r4, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
10001fe6:	4a03      	ldr	r2, [pc, #12]	; (10001ff4 <boot_banner+0x10>)
10001fe8:	4903      	ldr	r1, [pc, #12]	; (10001ff8 <boot_banner+0x14>)
10001fea:	4804      	ldr	r0, [pc, #16]	; (10001ffc <boot_banner+0x18>)
10001fec:	f000 f80c 	bl	10002008 <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
10001ff0:	bd10      	pop	{r4, pc}
10001ff2:	46c0      	nop			; (mov r8, r8)
10001ff4:	10002a57 	.word	0x10002a57
10001ff8:	10002a23 	.word	0x10002a23
10001ffc:	10002a31 	.word	0x10002a31

10002000 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
10002000:	4770      	bx	lr

10002002 <main>:


void main(void)
{

10002002:	4770      	bx	lr

10002004 <arch_printk_char_out>:
}
10002004:	2000      	movs	r0, #0
10002006:	4770      	bx	lr

10002008 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
10002008:	b40f      	push	{r0, r1, r2, r3}
1000200a:	b507      	push	{r0, r1, r2, lr}
1000200c:	a904      	add	r1, sp, #16
1000200e:	c901      	ldmia	r1!, {r0}
	va_list ap;

	va_start(ap, fmt);
10002010:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
10002012:	f7fe fa35 	bl	10000480 <vprintk>

	va_end(ap);
}
10002016:	b003      	add	sp, #12
10002018:	bc08      	pop	{r3}
1000201a:	b004      	add	sp, #16
1000201c:	4718      	bx	r3

1000201e <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
1000201e:	b510      	push	{r4, lr}
10002020:	0004      	movs	r4, r0
10002022:	0008      	movs	r0, r1
10002024:	0011      	movs	r1, r2
10002026:	001a      	movs	r2, r3
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
10002028:	47a0      	blx	r4
	if (z_syscall_trap()) {
		return (k_tid_t) arch_syscall_invoke0(K_SYSCALL_Z_CURRENT_GET);
	}
#endif
	compiler_barrier();
	return z_impl_z_current_get();
1000202a:	f7ff fe1f 	bl	10001c6c <z_impl_z_current_get>
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_THREAD_ABORT);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_thread_abort(thread);
1000202e:	f7fe ff41 	bl	10000eb4 <z_impl_k_thread_abort>

10002032 <encode_uint>:
{
10002032:	b5f0      	push	{r4, r5, r6, r7, lr}
10002034:	b085      	sub	sp, #20
10002036:	9001      	str	r0, [sp, #4]
10002038:	9303      	str	r3, [sp, #12]
	bool upcase = isupper((int)conv->specifier);
1000203a:	78d3      	ldrb	r3, [r2, #3]
{
1000203c:	0015      	movs	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
1000203e:	001a      	movs	r2, r3
10002040:	3a41      	subs	r2, #65	; 0x41
10002042:	000f      	movs	r7, r1
	switch (specifier) {
10002044:	2408      	movs	r4, #8
10002046:	9202      	str	r2, [sp, #8]
10002048:	2b6f      	cmp	r3, #111	; 0x6f
1000204a:	d00a      	beq.n	10002062 <encode_uint+0x30>
1000204c:	d804      	bhi.n	10002058 <encode_uint+0x26>
		return 10;
1000204e:	3402      	adds	r4, #2
	switch (specifier) {
10002050:	2b58      	cmp	r3, #88	; 0x58
10002052:	d106      	bne.n	10002062 <encode_uint+0x30>
		return 16;
10002054:	3406      	adds	r4, #6
10002056:	e004      	b.n	10002062 <encode_uint+0x30>
	switch (specifier) {
10002058:	2208      	movs	r2, #8
		return 10;
1000205a:	240a      	movs	r4, #10
	switch (specifier) {
1000205c:	4393      	bics	r3, r2
1000205e:	2b70      	cmp	r3, #112	; 0x70
10002060:	d0f8      	beq.n	10002054 <encode_uint+0x22>
	char *bp = bps + (bpe - bps);
10002062:	9e0a      	ldr	r6, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
10002064:	0022      	movs	r2, r4
10002066:	2300      	movs	r3, #0
10002068:	0039      	movs	r1, r7
1000206a:	9801      	ldr	r0, [sp, #4]
1000206c:	f7fe f920 	bl	100002b0 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
10002070:	0013      	movs	r3, r2
10002072:	468c      	mov	ip, r1
10002074:	b2d2      	uxtb	r2, r2
10002076:	2b09      	cmp	r3, #9
10002078:	d819      	bhi.n	100020ae <encode_uint+0x7c>
1000207a:	0013      	movs	r3, r2
1000207c:	3330      	adds	r3, #48	; 0x30
1000207e:	b2db      	uxtb	r3, r3
10002080:	3e01      	subs	r6, #1
10002082:	7033      	strb	r3, [r6, #0]
	} while ((value != 0) && (bps < bp));
10002084:	2300      	movs	r3, #0
10002086:	42bb      	cmp	r3, r7
10002088:	d102      	bne.n	10002090 <encode_uint+0x5e>
1000208a:	9b01      	ldr	r3, [sp, #4]
1000208c:	429c      	cmp	r4, r3
1000208e:	d802      	bhi.n	10002096 <encode_uint+0x64>
10002090:	9b03      	ldr	r3, [sp, #12]
10002092:	429e      	cmp	r6, r3
10002094:	d808      	bhi.n	100020a8 <encode_uint+0x76>
	if (conv->flag_hash) {
10002096:	782b      	ldrb	r3, [r5, #0]
10002098:	069b      	lsls	r3, r3, #26
1000209a:	d513      	bpl.n	100020c4 <encode_uint+0x92>
		if (radix == 8) {
1000209c:	2c08      	cmp	r4, #8
1000209e:	d10f      	bne.n	100020c0 <encode_uint+0x8e>
			conv->altform_0c = true;
100020a0:	78ab      	ldrb	r3, [r5, #2]
100020a2:	431c      	orrs	r4, r3
100020a4:	70ac      	strb	r4, [r5, #2]
	return bp;
100020a6:	e00d      	b.n	100020c4 <encode_uint+0x92>
		value /= radix;
100020a8:	4667      	mov	r7, ip
100020aa:	9001      	str	r0, [sp, #4]
100020ac:	e7da      	b.n	10002064 <encode_uint+0x32>
		*--bp = (lsv <= 9) ? ('0' + lsv)
100020ae:	0013      	movs	r3, r2
100020b0:	9902      	ldr	r1, [sp, #8]
100020b2:	3357      	adds	r3, #87	; 0x57
100020b4:	b2db      	uxtb	r3, r3
100020b6:	2919      	cmp	r1, #25
100020b8:	d8e2      	bhi.n	10002080 <encode_uint+0x4e>
100020ba:	3237      	adds	r2, #55	; 0x37
100020bc:	b2d3      	uxtb	r3, r2
100020be:	e7df      	b.n	10002080 <encode_uint+0x4e>
		} else if (radix == 16) {
100020c0:	2c10      	cmp	r4, #16
100020c2:	d0ed      	beq.n	100020a0 <encode_uint+0x6e>
}
100020c4:	0030      	movs	r0, r6
100020c6:	b005      	add	sp, #20
100020c8:	bdf0      	pop	{r4, r5, r6, r7, pc}

100020ca <outs>:
{
100020ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100020cc:	000f      	movs	r7, r1
100020ce:	0015      	movs	r5, r2
100020d0:	001e      	movs	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
100020d2:	0014      	movs	r4, r2
{
100020d4:	9001      	str	r0, [sp, #4]
100020d6:	1b60      	subs	r0, r4, r5
	while ((sp < ep) || ((ep == NULL) && *sp)) {
100020d8:	42a6      	cmp	r6, r4
100020da:	d804      	bhi.n	100020e6 <outs+0x1c>
100020dc:	2e00      	cmp	r6, #0
100020de:	d109      	bne.n	100020f4 <outs+0x2a>
100020e0:	7823      	ldrb	r3, [r4, #0]
100020e2:	2b00      	cmp	r3, #0
100020e4:	d006      	beq.n	100020f4 <outs+0x2a>
		int rc = out((int)*sp++, ctx);
100020e6:	7820      	ldrb	r0, [r4, #0]
100020e8:	0039      	movs	r1, r7
100020ea:	9b01      	ldr	r3, [sp, #4]
100020ec:	4798      	blx	r3
		if (rc < 0) {
100020ee:	3401      	adds	r4, #1
100020f0:	2800      	cmp	r0, #0
100020f2:	daf0      	bge.n	100020d6 <outs+0xc>
}
100020f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

100020f6 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_UF2, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_UF2_FAMILY_ID, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
100020f6:	4770      	bx	lr

100020f8 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
100020f8:	b510      	push	{r4, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
100020fa:	f000 fabc 	bl	10002676 <z_fatal_error>
}
100020fe:	bd10      	pop	{r4, pc}

10002100 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
10002100:	b510      	push	{r4, lr}
10002102:	0001      	movs	r1, r0
	z_fatal_error(reason, esf);
10002104:	6800      	ldr	r0, [r0, #0]
10002106:	f000 fab6 	bl	10002676 <z_fatal_error>
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
1000210a:	bd10      	pop	{r4, pc}

1000210c <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
1000210c:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
1000210e:	2100      	movs	r1, #0
10002110:	2001      	movs	r0, #1
10002112:	f7ff fff1 	bl	100020f8 <z_arm_fatal_error>
}
10002116:	bd10      	pop	{r4, pc}

10002118 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
10002118:	b510      	push	{r4, lr}
	handler();
1000211a:	f7fe fd9b 	bl	10000c54 <z_SysNmiOnReset>
	z_arm_int_exit();
1000211e:	f7fe fe45 	bl	10000dac <z_arm_exc_exit>
}
10002122:	bd10      	pop	{r4, pc}

10002124 <z_arm_fault_init>:
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
10002124:	4770      	bx	lr

10002126 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
10002126:	0003      	movs	r3, r0
	size_t n = 0;
10002128:	2000      	movs	r0, #0

	while (*s != '\0') {
1000212a:	5c1a      	ldrb	r2, [r3, r0]
1000212c:	2a00      	cmp	r2, #0
1000212e:	d100      	bne.n	10002132 <strlen+0xc>
		s++;
		n++;
	}

	return n;
}
10002130:	4770      	bx	lr
		n++;
10002132:	3001      	adds	r0, #1
10002134:	e7f9      	b.n	1000212a <strlen+0x4>

10002136 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
10002136:	0003      	movs	r3, r0
	size_t n = 0;
10002138:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
1000213a:	5c1a      	ldrb	r2, [r3, r0]
1000213c:	2a00      	cmp	r2, #0
1000213e:	d001      	beq.n	10002144 <strnlen+0xe>
10002140:	4288      	cmp	r0, r1
10002142:	d100      	bne.n	10002146 <strnlen+0x10>
		s++;
		n++;
	}

	return n;
}
10002144:	4770      	bx	lr
		n++;
10002146:	3001      	adds	r0, #1
10002148:	e7f7      	b.n	1000213a <strnlen+0x4>

1000214a <memcpy>:
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
1000214a:	2300      	movs	r3, #0
{
1000214c:	b510      	push	{r4, lr}
	while (n > 0) {
1000214e:	429a      	cmp	r2, r3
10002150:	d100      	bne.n	10002154 <memcpy+0xa>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
10002152:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
10002154:	5ccc      	ldrb	r4, [r1, r3]
10002156:	54c4      	strb	r4, [r0, r3]
		n--;
10002158:	3301      	adds	r3, #1
1000215a:	e7f8      	b.n	1000214e <memcpy+0x4>

1000215c <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
1000215c:	0003      	movs	r3, r0
1000215e:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
10002160:	1882      	adds	r2, r0, r2
10002162:	4293      	cmp	r3, r2
10002164:	d100      	bne.n	10002168 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
10002166:	4770      	bx	lr
		*(d_byte++) = c_byte;
10002168:	7019      	strb	r1, [r3, #0]
		n--;
1000216a:	3301      	adds	r3, #1
1000216c:	e7f9      	b.n	10002162 <memset+0x6>

1000216e <_stdout_hook_default>:
	return EOF;
1000216e:	2001      	movs	r0, #1
}
10002170:	4240      	negs	r0, r0
10002172:	4770      	bx	lr

10002174 <gpio_rpi_port_get_raw>:
 *  \ingroup hardware_gpio
 *
 * \return Bitmask of raw GPIO values, as bits 0-29
 */
static inline uint32_t gpio_get_all(void) {
    return sio_hw->gpio_in;
10002174:	23d0      	movs	r3, #208	; 0xd0
10002176:	061b      	lsls	r3, r3, #24
10002178:	685b      	ldr	r3, [r3, #4]
}
1000217a:	2000      	movs	r0, #0
	*value = gpio_get_all();
1000217c:	600b      	str	r3, [r1, #0]
}
1000217e:	4770      	bx	lr

10002180 <gpio_rpi_port_set_masked_raw>:
 * corresponding bit in \p value, leaving other pins unchanged.
 * Since this uses the TOGL alias, it is concurrency-safe with e.g. an IRQ
 * bashing different pins from the same core.
 */
static inline void gpio_put_masked(uint32_t mask, uint32_t value) {
    sio_hw->gpio_togl = (sio_hw->gpio_out ^ value) & mask;
10002180:	23d0      	movs	r3, #208	; 0xd0
10002182:	061b      	lsls	r3, r3, #24
10002184:	6918      	ldr	r0, [r3, #16]
10002186:	4042      	eors	r2, r0
10002188:	4011      	ands	r1, r2
}
1000218a:	2000      	movs	r0, #0
1000218c:	61d9      	str	r1, [r3, #28]
1000218e:	4770      	bx	lr

10002190 <gpio_rpi_port_set_bits_raw>:
    sio_hw->gpio_set = mask;
10002190:	23d0      	movs	r3, #208	; 0xd0
10002192:	061b      	lsls	r3, r3, #24
}
10002194:	2000      	movs	r0, #0
10002196:	6159      	str	r1, [r3, #20]
10002198:	4770      	bx	lr

1000219a <gpio_rpi_port_clear_bits_raw>:
    sio_hw->gpio_clr = mask;
1000219a:	23d0      	movs	r3, #208	; 0xd0
1000219c:	061b      	lsls	r3, r3, #24
}
1000219e:	2000      	movs	r0, #0
100021a0:	6199      	str	r1, [r3, #24]
100021a2:	4770      	bx	lr

100021a4 <gpio_rpi_port_toggle_bits>:
    sio_hw->gpio_togl = mask;
100021a4:	23d0      	movs	r3, #208	; 0xd0
100021a6:	061b      	lsls	r3, r3, #24
}
100021a8:	2000      	movs	r0, #0
100021aa:	61d9      	str	r1, [r3, #28]
100021ac:	4770      	bx	lr

100021ae <gpio_rpi_manage_callback>:
	struct gpio_rpi_data *data = dev->data;
100021ae:	6903      	ldr	r3, [r0, #16]
{
100021b0:	b530      	push	{r4, r5, lr}
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
100021b2:	6858      	ldr	r0, [r3, #4]
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
100021b4:	2400      	movs	r4, #0
	if (!sys_slist_is_empty(callbacks)) {
100021b6:	2800      	cmp	r0, #0
100021b8:	d104      	bne.n	100021c4 <gpio_rpi_manage_callback+0x16>
	if (set) {
100021ba:	2a00      	cmp	r2, #0
100021bc:	d11a      	bne.n	100021f4 <gpio_rpi_manage_callback+0x46>
	return 0;
100021be:	2000      	movs	r0, #0
}
100021c0:	bd30      	pop	{r4, r5, pc}
100021c2:	0028      	movs	r0, r5
100021c4:	4281      	cmp	r1, r0
100021c6:	d10f      	bne.n	100021e8 <gpio_rpi_manage_callback+0x3a>
	return node->next;
100021c8:	6808      	ldr	r0, [r1, #0]
	return list->tail;
100021ca:	689d      	ldr	r5, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
100021cc:	2c00      	cmp	r4, #0
100021ce:	d106      	bne.n	100021de <gpio_rpi_manage_callback+0x30>
	list->head = node;
100021d0:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
100021d2:	428d      	cmp	r5, r1
100021d4:	d100      	bne.n	100021d8 <gpio_rpi_manage_callback+0x2a>
	list->tail = node;
100021d6:	6098      	str	r0, [r3, #8]
	parent->next = child;
100021d8:	2000      	movs	r0, #0
100021da:	6008      	str	r0, [r1, #0]
100021dc:	e7ed      	b.n	100021ba <gpio_rpi_manage_callback+0xc>
100021de:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
100021e0:	428d      	cmp	r5, r1
100021e2:	d1f9      	bne.n	100021d8 <gpio_rpi_manage_callback+0x2a>
	list->tail = node;
100021e4:	609c      	str	r4, [r3, #8]
}
100021e6:	e7f7      	b.n	100021d8 <gpio_rpi_manage_callback+0x2a>
	return node->next;
100021e8:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
100021ea:	0004      	movs	r4, r0
100021ec:	2d00      	cmp	r5, #0
100021ee:	d1e8      	bne.n	100021c2 <gpio_rpi_manage_callback+0x14>
			if (!set) {
100021f0:	2a00      	cmp	r2, #0
100021f2:	d007      	beq.n	10002204 <gpio_rpi_manage_callback+0x56>
	parent->next = child;
100021f4:	685a      	ldr	r2, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
100021f6:	6898      	ldr	r0, [r3, #8]
	parent->next = child;
100021f8:	600a      	str	r2, [r1, #0]
	list->head = node;
100021fa:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
100021fc:	2800      	cmp	r0, #0
100021fe:	d1de      	bne.n	100021be <gpio_rpi_manage_callback+0x10>
	list->tail = node;
10002200:	6099      	str	r1, [r3, #8]
}
10002202:	e7dd      	b.n	100021c0 <gpio_rpi_manage_callback+0x12>
				return -EINVAL;
10002204:	2016      	movs	r0, #22
10002206:	4240      	negs	r0, r0
	return gpio_manage_callback(&data->callbacks, callback, set);
10002208:	e7da      	b.n	100021c0 <gpio_rpi_manage_callback+0x12>

1000220a <gpio_rpi_bank_init>:

static int gpio_rpi_bank_init(const struct device *dev)
{
1000220a:	b510      	push	{r4, lr}
	const struct gpio_rpi_config *config = dev->config;

	config->bank_config_func();
1000220c:	6843      	ldr	r3, [r0, #4]
1000220e:	685b      	ldr	r3, [r3, #4]
10002210:	4798      	blx	r3
	return 0;
}
10002212:	2000      	movs	r0, #0
10002214:	bd10      	pop	{r4, pc}

10002216 <gpio_rpi_pin_interrupt_configure>:
{
10002216:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10002218:	000d      	movs	r5, r1
	struct gpio_rpi_data *data = dev->data;
1000221a:	6907      	ldr	r7, [r0, #16]
{
1000221c:	0016      	movs	r6, r2
	gpio_set_irq_enabled(pin, ALL_EVENTS, false);
1000221e:	210f      	movs	r1, #15
10002220:	2200      	movs	r2, #0
10002222:	0028      	movs	r0, r5
{
10002224:	001c      	movs	r4, r3
	gpio_set_irq_enabled(pin, ALL_EVENTS, false);
10002226:	f7ff f9c7 	bl	100015b8 <gpio_set_irq_enabled>
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
1000222a:	2301      	movs	r3, #1
1000222c:	40ab      	lsls	r3, r5
1000222e:	9301      	str	r3, [sp, #4]
	if (mode != GPIO_INT_DISABLE) {
10002230:	2380      	movs	r3, #128	; 0x80
10002232:	039b      	lsls	r3, r3, #14
10002234:	429e      	cmp	r6, r3
10002236:	d01e      	beq.n	10002276 <gpio_rpi_pin_interrupt_configure+0x60>
			if (trig & GPIO_INT_LOW_0) {
10002238:	2180      	movs	r1, #128	; 0x80
			if (trig & GPIO_INT_HIGH_1) {
1000223a:	2380      	movs	r3, #128	; 0x80
			if (trig & GPIO_INT_LOW_0) {
1000223c:	0489      	lsls	r1, r1, #18
			if (trig & GPIO_INT_HIGH_1) {
1000223e:	04db      	lsls	r3, r3, #19
			if (trig & GPIO_INT_LOW_0) {
10002240:	4021      	ands	r1, r4
			if (trig & GPIO_INT_HIGH_1) {
10002242:	401c      	ands	r4, r3
		if (mode & GPIO_INT_EDGE) {
10002244:	01f3      	lsls	r3, r6, #7
10002246:	d50f      	bpl.n	10002268 <gpio_rpi_pin_interrupt_configure+0x52>
			if (trig & GPIO_INT_LOW_0) {
10002248:	2900      	cmp	r1, #0
1000224a:	d000      	beq.n	1000224e <gpio_rpi_pin_interrupt_configure+0x38>
				events |= GPIO_IRQ_EDGE_FALL;
1000224c:	2104      	movs	r1, #4
				events |= GPIO_IRQ_EDGE_RISE;
1000224e:	2308      	movs	r3, #8
			if (trig & GPIO_INT_HIGH_1) {
10002250:	2c00      	cmp	r4, #0
10002252:	d10e      	bne.n	10002272 <gpio_rpi_pin_interrupt_configure+0x5c>
		gpio_set_irq_enabled(pin, events, true);
10002254:	2201      	movs	r2, #1
10002256:	0028      	movs	r0, r5
10002258:	f7ff f9ae 	bl	100015b8 <gpio_set_irq_enabled>
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
1000225c:	9b01      	ldr	r3, [sp, #4]
1000225e:	68fa      	ldr	r2, [r7, #12]
10002260:	4313      	orrs	r3, r2
}
10002262:	2000      	movs	r0, #0
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
10002264:	60fb      	str	r3, [r7, #12]
}
10002266:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
				events |= GPIO_IRQ_LEVEL_LOW;
10002268:	1e4b      	subs	r3, r1, #1
1000226a:	4199      	sbcs	r1, r3
			if (trig & GPIO_INT_HIGH_1) {
1000226c:	2c00      	cmp	r4, #0
1000226e:	d0f1      	beq.n	10002254 <gpio_rpi_pin_interrupt_configure+0x3e>
				events |= GPIO_IRQ_LEVEL_HIGH;
10002270:	2302      	movs	r3, #2
10002272:	4319      	orrs	r1, r3
10002274:	e7ee      	b.n	10002254 <gpio_rpi_pin_interrupt_configure+0x3e>
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
10002276:	68fb      	ldr	r3, [r7, #12]
10002278:	9a01      	ldr	r2, [sp, #4]
1000227a:	4393      	bics	r3, r2
1000227c:	e7f1      	b.n	10002262 <gpio_rpi_pin_interrupt_configure+0x4c>

1000227e <gpio_rpi_configure>:
{
1000227e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (flags & GPIO_SINGLE_ENDED) {
10002280:	2302      	movs	r3, #2
{
10002282:	000e      	movs	r6, r1
10002284:	0014      	movs	r4, r2
	if (flags & GPIO_SINGLE_ENDED) {
10002286:	421a      	tst	r2, r3
10002288:	d129      	bne.n	100022de <gpio_rpi_configure+0x60>
	gpio_set_function(pin, GPIO_FUNC_SIO);
1000228a:	2105      	movs	r1, #5
1000228c:	0030      	movs	r0, r6
1000228e:	f7ff f92f 	bl	100014f0 <gpio_set_function>
	if (flags & GPIO_OUTPUT) {
10002292:	2380      	movs	r3, #128	; 0x80
10002294:	029b      	lsls	r3, r3, #10
10002296:	421c      	tst	r4, r3
10002298:	d011      	beq.n	100022be <gpio_rpi_configure+0x40>
 *
 * \param gpio GPIO number
 * \param out true for out, false for in
 */
static inline void gpio_set_dir(uint gpio, bool out) {
    uint32_t mask = 1ul << gpio;
1000229a:	2301      	movs	r3, #1
    sio_hw->gpio_oe_set = mask;
1000229c:	22d0      	movs	r2, #208	; 0xd0
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
1000229e:	2180      	movs	r1, #128	; 0x80
    uint32_t mask = 1ul << gpio;
100022a0:	40b3      	lsls	r3, r6
100022a2:	0020      	movs	r0, r4
    sio_hw->gpio_oe_set = mask;
100022a4:	0612      	lsls	r2, r2, #24
100022a6:	0309      	lsls	r1, r1, #12
100022a8:	6253      	str	r3, [r2, #36]	; 0x24
100022aa:	4008      	ands	r0, r1
100022ac:	420c      	tst	r4, r1
100022ae:	d002      	beq.n	100022b6 <gpio_rpi_configure+0x38>
    sio_hw->gpio_set = mask;
100022b0:	6153      	str	r3, [r2, #20]
	return 0;
100022b2:	2000      	movs	r0, #0
}
100022b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
100022b6:	0361      	lsls	r1, r4, #13
100022b8:	d5fb      	bpl.n	100022b2 <gpio_rpi_configure+0x34>
    sio_hw->gpio_clr = mask;
100022ba:	6193      	str	r3, [r2, #24]
}
100022bc:	e7fa      	b.n	100022b4 <gpio_rpi_configure+0x36>
	} else if (flags & GPIO_INPUT) {
100022be:	03e3      	lsls	r3, r4, #15
100022c0:	d5f7      	bpl.n	100022b2 <gpio_rpi_configure+0x34>
    uint32_t mask = 1ul << gpio;
100022c2:	2301      	movs	r3, #1
100022c4:	0019      	movs	r1, r3
    sio_hw->gpio_oe_clr = mask;
100022c6:	22d0      	movs	r2, #208	; 0xd0
    uint32_t mask = 1ul << gpio;
100022c8:	40b1      	lsls	r1, r6
    sio_hw->gpio_oe_clr = mask;
100022ca:	0612      	lsls	r2, r2, #24
100022cc:	6291      	str	r1, [r2, #40]	; 0x28
		gpio_set_pulls(pin,
100022ce:	0962      	lsrs	r2, r4, #5
100022d0:	0921      	lsrs	r1, r4, #4
100022d2:	0030      	movs	r0, r6
100022d4:	401a      	ands	r2, r3
100022d6:	4019      	ands	r1, r3
100022d8:	f7ff f920 	bl	1000151c <gpio_set_pulls>
100022dc:	e7e9      	b.n	100022b2 <gpio_rpi_configure+0x34>
		return -ENOTSUP;
100022de:	2086      	movs	r0, #134	; 0x86
100022e0:	4240      	negs	r0, r0
100022e2:	e7e7      	b.n	100022b4 <gpio_rpi_configure+0x36>

100022e4 <bank_0_config_func>:
				&gpio_rpi_##idx##_data,				\
				&gpio_rpi_##idx##_config,			\
				POST_KERNEL, CONFIG_GPIO_INIT_PRIORITY,		\
				&gpio_rpi_driver_api);

DT_INST_FOREACH_STATUS_OKAY(GPIO_RPI_INIT)
100022e4:	b510      	push	{r4, lr}
100022e6:	2200      	movs	r2, #0
100022e8:	2103      	movs	r1, #3
100022ea:	200d      	movs	r0, #13
100022ec:	f7fe fc88 	bl	10000c00 <z_arm_irq_priority_set>
100022f0:	200d      	movs	r0, #13
100022f2:	f7fe fc79 	bl	10000be8 <arch_irq_enable>
100022f6:	bd10      	pop	{r4, pc}

100022f8 <uart_rpi_poll_in>:
	uart_hw_t * const uart_hw = config->uart_regs;
100022f8:	6843      	ldr	r3, [r0, #4]
{
100022fa:	b510      	push	{r4, lr}
	uart_hw_t * const uart_hw = config->uart_regs;
100022fc:	685b      	ldr	r3, [r3, #4]
	if (uart_hw->fr & UART_UARTFR_RXFE_BITS) {
100022fe:	2210      	movs	r2, #16
10002300:	699c      	ldr	r4, [r3, #24]
10002302:	0020      	movs	r0, r4
10002304:	4010      	ands	r0, r2
10002306:	4214      	tst	r4, r2
10002308:	d102      	bne.n	10002310 <uart_rpi_poll_in+0x18>
	*c = (unsigned char)uart_hw->dr;
1000230a:	681b      	ldr	r3, [r3, #0]
1000230c:	700b      	strb	r3, [r1, #0]
}
1000230e:	bd10      	pop	{r4, pc}
		return -1;
10002310:	2001      	movs	r0, #1
10002312:	4240      	negs	r0, r0
10002314:	e7fb      	b.n	1000230e <uart_rpi_poll_in+0x16>

10002316 <uart_rpi_poll_out>:
	while (uart_hw->fr & UART_UARTFR_TXFF_BITS) {
10002316:	2220      	movs	r2, #32
	uart_hw_t * const uart_hw = config->uart_regs;
10002318:	6843      	ldr	r3, [r0, #4]
1000231a:	685b      	ldr	r3, [r3, #4]
	while (uart_hw->fr & UART_UARTFR_TXFF_BITS) {
1000231c:	6998      	ldr	r0, [r3, #24]
1000231e:	4210      	tst	r0, r2
10002320:	d1fc      	bne.n	1000231c <uart_rpi_poll_out+0x6>
	uart_hw->dr = c;
10002322:	6019      	str	r1, [r3, #0]
}
10002324:	4770      	bx	lr

10002326 <uart_rpi_err_check>:
	uart_hw_t * const uart_hw = config->uart_regs;
10002326:	6843      	ldr	r3, [r0, #4]
10002328:	685b      	ldr	r3, [r3, #4]
	uint32_t data_reg = uart_hw->dr;
1000232a:	681b      	ldr	r3, [r3, #0]
	if (data_reg & UART_UARTDR_OE_BITS) {
1000232c:	0518      	lsls	r0, r3, #20
1000232e:	0fc0      	lsrs	r0, r0, #31
	if (data_reg & UART_UARTDR_BE_BITS) {
10002330:	055a      	lsls	r2, r3, #21
10002332:	d501      	bpl.n	10002338 <uart_rpi_err_check+0x12>
		errors |= UART_BREAK;
10002334:	2208      	movs	r2, #8
10002336:	4310      	orrs	r0, r2
	if (data_reg & UART_UARTDR_PE_BITS) {
10002338:	059a      	lsls	r2, r3, #22
1000233a:	d501      	bpl.n	10002340 <uart_rpi_err_check+0x1a>
		errors |= UART_ERROR_PARITY;
1000233c:	2202      	movs	r2, #2
1000233e:	4310      	orrs	r0, r2
	if (data_reg & UART_UARTDR_FE_BITS) {
10002340:	05db      	lsls	r3, r3, #23
10002342:	d501      	bpl.n	10002348 <uart_rpi_err_check+0x22>
		errors |= UART_ERROR_FRAMING;
10002344:	2304      	movs	r3, #4
10002346:	4318      	orrs	r0, r3
}
10002348:	4770      	bx	lr

1000234a <uart_rpi_fifo_fill>:
	uart_hw_t * const uart_hw = config->uart_regs;
1000234a:	6843      	ldr	r3, [r0, #4]
{
1000234c:	b530      	push	{r4, r5, lr}
	while (!(uart_hw->fr & UART_UARTFR_TXFF_BITS) && (len - tx_len) > 0) {
1000234e:	2000      	movs	r0, #0
10002350:	2520      	movs	r5, #32
	uart_hw_t * const uart_hw = config->uart_regs;
10002352:	685b      	ldr	r3, [r3, #4]
	while (!(uart_hw->fr & UART_UARTFR_TXFF_BITS) && (len - tx_len) > 0) {
10002354:	699c      	ldr	r4, [r3, #24]
10002356:	422c      	tst	r4, r5
10002358:	d102      	bne.n	10002360 <uart_rpi_fifo_fill+0x16>
1000235a:	1a14      	subs	r4, r2, r0
1000235c:	2c00      	cmp	r4, #0
1000235e:	dc00      	bgt.n	10002362 <uart_rpi_fifo_fill+0x18>
}
10002360:	bd30      	pop	{r4, r5, pc}
		uart_hw->dr = tx_data[tx_len++];
10002362:	5c0c      	ldrb	r4, [r1, r0]
10002364:	3001      	adds	r0, #1
10002366:	601c      	str	r4, [r3, #0]
10002368:	e7f4      	b.n	10002354 <uart_rpi_fifo_fill+0xa>

1000236a <uart_rpi_fifo_read>:
	uart_hw_t * const uart_hw = config->uart_regs;
1000236a:	6843      	ldr	r3, [r0, #4]
{
1000236c:	b530      	push	{r4, r5, lr}
	while (!(uart_hw->fr & UART_UARTFR_RXFE_BITS) && (len - rx_len) > 0) {
1000236e:	2000      	movs	r0, #0
10002370:	2510      	movs	r5, #16
	uart_hw_t * const uart_hw = config->uart_regs;
10002372:	685b      	ldr	r3, [r3, #4]
	while (!(uart_hw->fr & UART_UARTFR_RXFE_BITS) && (len - rx_len) > 0) {
10002374:	699c      	ldr	r4, [r3, #24]
10002376:	422c      	tst	r4, r5
10002378:	d102      	bne.n	10002380 <uart_rpi_fifo_read+0x16>
1000237a:	1a14      	subs	r4, r2, r0
1000237c:	2c00      	cmp	r4, #0
1000237e:	dc00      	bgt.n	10002382 <uart_rpi_fifo_read+0x18>
}
10002380:	bd30      	pop	{r4, r5, pc}
		rx_data[rx_len++] = (uint8_t)uart_hw->dr;
10002382:	681c      	ldr	r4, [r3, #0]
10002384:	540c      	strb	r4, [r1, r0]
10002386:	3001      	adds	r0, #1
10002388:	e7f4      	b.n	10002374 <uart_rpi_fifo_read+0xa>

1000238a <uart_rpi_irq_tx_enable>:
	uart_hw->imsc |= UART_UARTIMSC_TXIM_BITS;
1000238a:	2220      	movs	r2, #32
	uart_hw_t * const uart_hw = config->uart_regs;
1000238c:	6843      	ldr	r3, [r0, #4]
1000238e:	685b      	ldr	r3, [r3, #4]
	uart_hw->imsc |= UART_UARTIMSC_TXIM_BITS;
10002390:	6b99      	ldr	r1, [r3, #56]	; 0x38
10002392:	430a      	orrs	r2, r1
	uart_hw->ifls &= ~UART_UARTIFLS_TXIFLSEL_BITS;
10002394:	2107      	movs	r1, #7
	uart_hw->imsc |= UART_UARTIMSC_TXIM_BITS;
10002396:	639a      	str	r2, [r3, #56]	; 0x38
	uart_hw->ifls &= ~UART_UARTIFLS_TXIFLSEL_BITS;
10002398:	6b5a      	ldr	r2, [r3, #52]	; 0x34
1000239a:	438a      	bics	r2, r1
1000239c:	635a      	str	r2, [r3, #52]	; 0x34
}
1000239e:	4770      	bx	lr

100023a0 <uart_rpi_irq_tx_disable>:
	uart_hw->imsc &= ~UART_UARTIMSC_TXIM_BITS;
100023a0:	2120      	movs	r1, #32
	uart_hw_t * const uart_hw = config->uart_regs;
100023a2:	6843      	ldr	r3, [r0, #4]
100023a4:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc &= ~UART_UARTIMSC_TXIM_BITS;
100023a6:	6b93      	ldr	r3, [r2, #56]	; 0x38
100023a8:	438b      	bics	r3, r1
100023aa:	6393      	str	r3, [r2, #56]	; 0x38
}
100023ac:	4770      	bx	lr

100023ae <uart_rpi_irq_tx_ready>:
	uart_hw_t * const uart_hw = config->uart_regs;
100023ae:	6843      	ldr	r3, [r0, #4]
100023b0:	685b      	ldr	r3, [r3, #4]
	return (uart_hw->mis & UART_UARTMIS_TXMIS_BITS) == UART_UARTMIS_TXMIS_BITS;
100023b2:	6c18      	ldr	r0, [r3, #64]	; 0x40
100023b4:	0680      	lsls	r0, r0, #26
100023b6:	0fc0      	lsrs	r0, r0, #31
}
100023b8:	4770      	bx	lr

100023ba <uart_rpi_irq_rx_enable>:
	uart_hw->imsc |= UART_UARTIMSC_RXIM_BITS;
100023ba:	2210      	movs	r2, #16
	uart_hw_t * const uart_hw = config->uart_regs;
100023bc:	6843      	ldr	r3, [r0, #4]
100023be:	685b      	ldr	r3, [r3, #4]
	uart_hw->imsc |= UART_UARTIMSC_RXIM_BITS;
100023c0:	6b99      	ldr	r1, [r3, #56]	; 0x38
100023c2:	430a      	orrs	r2, r1
	uart_hw->ifls &= ~UART_UARTIFLS_RXIFLSEL_BITS;
100023c4:	2138      	movs	r1, #56	; 0x38
	uart_hw->imsc |= UART_UARTIMSC_RXIM_BITS;
100023c6:	639a      	str	r2, [r3, #56]	; 0x38
	uart_hw->ifls &= ~UART_UARTIFLS_RXIFLSEL_BITS;
100023c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
100023ca:	438a      	bics	r2, r1
100023cc:	635a      	str	r2, [r3, #52]	; 0x34
}
100023ce:	4770      	bx	lr

100023d0 <uart_rpi_irq_rx_disable>:
	uart_hw->imsc &= ~UART_UARTIMSC_RXIM_BITS;
100023d0:	2110      	movs	r1, #16
	uart_hw_t * const uart_hw = config->uart_regs;
100023d2:	6843      	ldr	r3, [r0, #4]
100023d4:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc &= ~UART_UARTIMSC_RXIM_BITS;
100023d6:	6b93      	ldr	r3, [r2, #56]	; 0x38
100023d8:	438b      	bics	r3, r1
100023da:	6393      	str	r3, [r2, #56]	; 0x38
}
100023dc:	4770      	bx	lr

100023de <uart_rpi_irq_tx_complete>:
	uart_hw_t * const uart_hw = config->uart_regs;
100023de:	6843      	ldr	r3, [r0, #4]
100023e0:	685b      	ldr	r3, [r3, #4]
	return !!(uart_hw->fr & UART_UARTFR_TXFE_BITS);
100023e2:	6998      	ldr	r0, [r3, #24]
100023e4:	0600      	lsls	r0, r0, #24
100023e6:	0fc0      	lsrs	r0, r0, #31
}
100023e8:	4770      	bx	lr

100023ea <uart_rpi_irq_rx_ready>:
	uart_hw_t * const uart_hw = config->uart_regs;
100023ea:	6843      	ldr	r3, [r0, #4]
100023ec:	685b      	ldr	r3, [r3, #4]
	return (uart_hw->mis & UART_UARTMIS_RXMIS_BITS) == UART_UARTMIS_RXMIS_BITS;
100023ee:	6c18      	ldr	r0, [r3, #64]	; 0x40
100023f0:	06c0      	lsls	r0, r0, #27
100023f2:	0fc0      	lsrs	r0, r0, #31
}
100023f4:	4770      	bx	lr

100023f6 <uart_rpi_irq_err_enable>:
	uart_hw_t * const uart_hw = config->uart_regs;
100023f6:	6843      	ldr	r3, [r0, #4]
100023f8:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc |= (UART_UARTIMSC_OEIM_BITS |
100023fa:	23f8      	movs	r3, #248	; 0xf8
100023fc:	6b91      	ldr	r1, [r2, #56]	; 0x38
100023fe:	00db      	lsls	r3, r3, #3
10002400:	430b      	orrs	r3, r1
10002402:	6393      	str	r3, [r2, #56]	; 0x38
}
10002404:	4770      	bx	lr

10002406 <uart_rpi_irq_update>:
}

static int uart_rpi_irq_update(const struct device *dev)
{
	return 1;
}
10002406:	2001      	movs	r0, #1
10002408:	4770      	bx	lr

1000240a <uart_rpi_irq_callback_set>:

static void uart_rpi_irq_callback_set(const struct device *dev,
				      uart_irq_callback_user_data_t cb,
				      void *cb_data)
{
	struct uart_rpi_data * const data = dev->data;
1000240a:	6903      	ldr	r3, [r0, #16]

	data->irq_cb = cb;
1000240c:	6059      	str	r1, [r3, #4]
	data->irq_cb_data = cb_data;
1000240e:	609a      	str	r2, [r3, #8]
}
10002410:	4770      	bx	lr

10002412 <uart_rpi_isr>:

static void uart_rpi_isr(const struct device *dev)
{
	struct uart_rpi_data * const data = dev->data;
10002412:	6902      	ldr	r2, [r0, #16]
{
10002414:	b510      	push	{r4, lr}

	if (data->irq_cb) {
10002416:	6853      	ldr	r3, [r2, #4]
10002418:	2b00      	cmp	r3, #0
1000241a:	d001      	beq.n	10002420 <uart_rpi_isr+0xe>
		data->irq_cb(dev, data->irq_cb_data);
1000241c:	6891      	ldr	r1, [r2, #8]
1000241e:	4798      	blx	r3
	}
}
10002420:	bd10      	pop	{r4, pc}

10002422 <uart0_rpi_irq_config_func>:
			    NULL, &uart##idx##_rpi_data,			\
			    &uart##idx##_rpi_config, PRE_KERNEL_1,		\
			    CONFIG_SERIAL_INIT_PRIORITY,			\
			    &uart_rpi_driver_api);				\

DT_INST_FOREACH_STATUS_OKAY(RPI_UART_INIT)
10002422:	b510      	push	{r4, lr}
10002424:	2200      	movs	r2, #0
10002426:	2103      	movs	r1, #3
10002428:	2014      	movs	r0, #20
1000242a:	f7fe fbe9 	bl	10000c00 <z_arm_irq_priority_set>
1000242e:	2014      	movs	r0, #20
10002430:	f7fe fbda 	bl	10000be8 <arch_irq_enable>
10002434:	bd10      	pop	{r4, pc}

10002436 <uart_rpi_irq_is_pending>:
{
10002436:	b510      	push	{r4, lr}
10002438:	0004      	movs	r4, r0
	return !!(uart_rpi_irq_rx_ready(dev) || uart_rpi_irq_tx_ready(dev));
1000243a:	f7ff ffd6 	bl	100023ea <uart_rpi_irq_rx_ready>
1000243e:	0003      	movs	r3, r0
10002440:	2001      	movs	r0, #1
10002442:	2b00      	cmp	r3, #0
10002444:	d104      	bne.n	10002450 <uart_rpi_irq_is_pending+0x1a>
10002446:	0020      	movs	r0, r4
10002448:	f7ff ffb1 	bl	100023ae <uart_rpi_irq_tx_ready>
1000244c:	1e43      	subs	r3, r0, #1
1000244e:	4198      	sbcs	r0, r3
}
10002450:	bd10      	pop	{r4, pc}

10002452 <uart_rpi_init>:
{
10002452:	b5f0      	push	{r4, r5, r6, r7, lr}
	const struct uart_rpi_config *config = dev->config;
10002454:	6845      	ldr	r5, [r0, #4]
{
10002456:	b085      	sub	sp, #20
	uart_inst_t * const uart_inst = config->uart_dev;
10002458:	682b      	ldr	r3, [r5, #0]
{
1000245a:	0004      	movs	r4, r0
	struct uart_rpi_data * const data = dev->data;
1000245c:	6907      	ldr	r7, [r0, #16]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
1000245e:	2100      	movs	r1, #0
10002460:	68a8      	ldr	r0, [r5, #8]
10002462:	aa03      	add	r2, sp, #12
	uart_hw_t * const uart_hw = config->uart_regs;
10002464:	686e      	ldr	r6, [r5, #4]
	uart_inst_t * const uart_inst = config->uart_dev;
10002466:	9301      	str	r3, [sp, #4]
10002468:	f7fe fed0 	bl	1000120c <pinctrl_lookup_state>
	if (ret < 0) {
1000246c:	2800      	cmp	r0, #0
1000246e:	db1a      	blt.n	100024a6 <uart_rpi_init+0x54>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
10002470:	9b03      	ldr	r3, [sp, #12]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
10002472:	2200      	movs	r2, #0
10002474:	7919      	ldrb	r1, [r3, #4]
10002476:	6818      	ldr	r0, [r3, #0]
10002478:	f000 f81a 	bl	100024b0 <pinctrl_configure_pins>
	if (ret < 0) {
1000247c:	2800      	cmp	r0, #0
1000247e:	db12      	blt.n	100024a6 <uart_rpi_init+0x54>
	baudrate = uart_init(uart_inst, data->baudrate);
10002480:	6839      	ldr	r1, [r7, #0]
10002482:	9801      	ldr	r0, [sp, #4]
10002484:	f7ff f8f6 	bl	10001674 <uart_init>
	if (baudrate <= 0) {
10002488:	2800      	cmp	r0, #0
1000248a:	dd0e      	ble.n	100024aa <uart_rpi_init+0x58>
	hw_clear_bits(&uart_hw->lcr_h, UART_UARTLCR_H_FEN_BITS);
1000248c:	0032      	movs	r2, r6
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
1000248e:	23c0      	movs	r3, #192	; 0xc0
10002490:	322c      	adds	r2, #44	; 0x2c
10002492:	019b      	lsls	r3, r3, #6
10002494:	4313      	orrs	r3, r2
	uart_hw->dr = 0U;
10002496:	2700      	movs	r7, #0
10002498:	2210      	movs	r2, #16
	config->irq_config_func(dev);
1000249a:	0020      	movs	r0, r4
1000249c:	601a      	str	r2, [r3, #0]
1000249e:	696b      	ldr	r3, [r5, #20]
	uart_hw->dr = 0U;
100024a0:	6037      	str	r7, [r6, #0]
	config->irq_config_func(dev);
100024a2:	4798      	blx	r3
	return 0;
100024a4:	0038      	movs	r0, r7
}
100024a6:	b005      	add	sp, #20
100024a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -EINVAL;
100024aa:	2016      	movs	r0, #22
100024ac:	4240      	negs	r0, r0
100024ae:	e7fa      	b.n	100024a6 <uart_rpi_init+0x54>

100024b0 <pinctrl_configure_pins>:
	gpio_set_input_enabled(pin->pin_num, pin->input_enable);
}

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
100024b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100024b2:	0004      	movs	r4, r0
				GPIO_SLEW_RATE_FAST : GPIO_SLEW_RATE_SLOW));
100024b4:	2601      	movs	r6, #1
100024b6:	008d      	lsls	r5, r1, #2
100024b8:	1945      	adds	r5, r0, r5
	ARG_UNUSED(reg);

	for (uint8_t i = 0U; i < pin_cnt; i++) {
100024ba:	42ac      	cmp	r4, r5
100024bc:	d101      	bne.n	100024c2 <pinctrl_configure_pins+0x12>
		pinctrl_configure_pin(pins++);
	}

	return 0;
}
100024be:	2000      	movs	r0, #0
100024c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	gpio_init(pin->pin_num);
100024c2:	7820      	ldrb	r0, [r4, #0]
		pinctrl_configure_pin(pins++);
100024c4:	1d27      	adds	r7, r4, #4
	gpio_init(pin->pin_num);
100024c6:	06c0      	lsls	r0, r0, #27
100024c8:	0ec0      	lsrs	r0, r0, #27
100024ca:	f000 f8b5 	bl	10002638 <gpio_init>
	gpio_set_function(pin->pin_num, pin->alt_func);
100024ce:	8821      	ldrh	r1, [r4, #0]
100024d0:	7820      	ldrb	r0, [r4, #0]
100024d2:	05c9      	lsls	r1, r1, #23
100024d4:	06c0      	lsls	r0, r0, #27
100024d6:	0f09      	lsrs	r1, r1, #28
100024d8:	0ec0      	lsrs	r0, r0, #27
100024da:	f7ff f809 	bl	100014f0 <gpio_set_function>
	gpio_set_pulls(pin->pin_num, pin->pullup, pin->pulldown);
100024de:	7861      	ldrb	r1, [r4, #1]
100024e0:	7820      	ldrb	r0, [r4, #0]
100024e2:	09ca      	lsrs	r2, r1, #7
100024e4:	06c0      	lsls	r0, r0, #27
100024e6:	0649      	lsls	r1, r1, #25
100024e8:	0fc9      	lsrs	r1, r1, #31
100024ea:	0ec0      	lsrs	r0, r0, #27
100024ec:	f7ff f816 	bl	1000151c <gpio_set_pulls>
	gpio_set_drive_strength(pin->pin_num, pin->drive_strength);
100024f0:	7861      	ldrb	r1, [r4, #1]
100024f2:	7820      	ldrb	r0, [r4, #0]
100024f4:	06c9      	lsls	r1, r1, #27
100024f6:	06c0      	lsls	r0, r0, #27
100024f8:	0f09      	lsrs	r1, r1, #28
100024fa:	0ec0      	lsrs	r0, r0, #27
100024fc:	f7ff f840 	bl	10001580 <gpio_set_drive_strength>
				GPIO_SLEW_RATE_FAST : GPIO_SLEW_RATE_SLOW));
10002500:	7861      	ldrb	r1, [r4, #1]
	gpio_set_slew_rate(pin->pin_num, (pin->slew_rate ?
10002502:	7820      	ldrb	r0, [r4, #0]
				GPIO_SLEW_RATE_FAST : GPIO_SLEW_RATE_SLOW));
10002504:	0949      	lsrs	r1, r1, #5
	gpio_set_slew_rate(pin->pin_num, (pin->slew_rate ?
10002506:	06c0      	lsls	r0, r0, #27
10002508:	4031      	ands	r1, r6
1000250a:	0ec0      	lsrs	r0, r0, #27
1000250c:	f7ff f82a 	bl	10001564 <gpio_set_slew_rate>
	gpio_set_input_hysteresis_enabled(pin->pin_num, pin->schmitt_enable);
10002510:	78a1      	ldrb	r1, [r4, #2]
10002512:	7820      	ldrb	r0, [r4, #0]
10002514:	0789      	lsls	r1, r1, #30
10002516:	06c0      	lsls	r0, r0, #27
10002518:	0fc9      	lsrs	r1, r1, #31
1000251a:	0ec0      	lsrs	r0, r0, #27
1000251c:	f7ff f814 	bl	10001548 <gpio_set_input_hysteresis_enabled>
	gpio_set_input_enabled(pin->pin_num, pin->input_enable);
10002520:	78a1      	ldrb	r1, [r4, #2]
10002522:	7820      	ldrb	r0, [r4, #0]
10002524:	07c9      	lsls	r1, r1, #31
10002526:	06c0      	lsls	r0, r0, #27
10002528:	0fc9      	lsrs	r1, r1, #31
1000252a:	0ec0      	lsrs	r0, r0, #27
1000252c:	f7ff f866 	bl	100015fc <gpio_set_input_enabled>
		pinctrl_configure_pin(pins++);
10002530:	003c      	movs	r4, r7
10002532:	e7c2      	b.n	100024ba <pinctrl_configure_pins+0xa>

10002534 <reset_rpi_init>:
static int reset_rpi_init(const struct device *dev)
{
	DEVICE_MMIO_MAP(dev, K_MEM_CACHE_NONE);

	return 0;
}
10002534:	2000      	movs	r0, #0
10002536:	4770      	bx	lr

10002538 <reset_rpi_read_register.isra.0>:
	uint32_t base_address = config->base_address;
10002538:	6883      	ldr	r3, [r0, #8]
	switch (config->reg_width) {
1000253a:	7900      	ldrb	r0, [r0, #4]
1000253c:	2802      	cmp	r0, #2
1000253e:	d008      	beq.n	10002552 <reset_rpi_read_register.isra.0+0x1a>
10002540:	2804      	cmp	r0, #4
10002542:	d009      	beq.n	10002558 <reset_rpi_read_register.isra.0+0x20>
10002544:	2801      	cmp	r0, #1
10002546:	d10a      	bne.n	1000255e <reset_rpi_read_register.isra.0+0x26>
		*value = sys_read8(base_address + offset);
10002548:	18c9      	adds	r1, r1, r3
extern "C" {
#endif

static ALWAYS_INLINE uint8_t sys_read8(mem_addr_t addr)
{
	return *(volatile uint8_t *)addr;
1000254a:	780b      	ldrb	r3, [r1, #0]
	return 0;
1000254c:	2000      	movs	r0, #0
		*value = sys_read32(base_address + offset);
1000254e:	6013      	str	r3, [r2, #0]
}
10002550:	4770      	bx	lr
		*value = sys_read16(base_address + offset);
10002552:	18c9      	adds	r1, r1, r3
	*(volatile uint8_t *)addr = data;
}

static ALWAYS_INLINE uint16_t sys_read16(mem_addr_t addr)
{
	return *(volatile uint16_t *)addr;
10002554:	880b      	ldrh	r3, [r1, #0]
10002556:	e7f9      	b.n	1000254c <reset_rpi_read_register.isra.0+0x14>
		*value = sys_read32(base_address + offset);
10002558:	18c9      	adds	r1, r1, r3
	*(volatile uint16_t *)addr = data;
}

static ALWAYS_INLINE uint32_t sys_read32(mem_addr_t addr)
{
	return *(volatile uint32_t *)addr;
1000255a:	680b      	ldr	r3, [r1, #0]
1000255c:	e7f6      	b.n	1000254c <reset_rpi_read_register.isra.0+0x14>
	switch (config->reg_width) {
1000255e:	2016      	movs	r0, #22
10002560:	4240      	negs	r0, r0
10002562:	e7f5      	b.n	10002550 <reset_rpi_read_register.isra.0+0x18>

10002564 <reset_rpi_update.isra.0>:
static int reset_rpi_update(const struct device *dev, uint32_t id, uint8_t assert)
10002564:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10002566:	0005      	movs	r5, r0
10002568:	0008      	movs	r0, r1
	offset = id / (config->reg_width * CHAR_BIT);
1000256a:	7929      	ldrb	r1, [r5, #4]
static int reset_rpi_update(const struct device *dev, uint32_t id, uint8_t assert)
1000256c:	0016      	movs	r6, r2
	offset = id / (config->reg_width * CHAR_BIT);
1000256e:	00c9      	lsls	r1, r1, #3
10002570:	f7fd fe74 	bl	1000025c <__aeabi_uidivmod>
10002574:	aa01      	add	r2, sp, #4
10002576:	0004      	movs	r4, r0
10002578:	000f      	movs	r7, r1
	ret = reset_rpi_read_register(dev, offset, &value);
1000257a:	b281      	uxth	r1, r0
1000257c:	0028      	movs	r0, r5
1000257e:	f7ff ffdb 	bl	10002538 <reset_rpi_read_register.isra.0>
	if (ret) {
10002582:	2800      	cmp	r0, #0
10002584:	d116      	bne.n	100025b4 <reset_rpi_update.isra.0+0x50>
		value |= BIT(regbit);
10002586:	2201      	movs	r2, #1
10002588:	9901      	ldr	r1, [sp, #4]
1000258a:	b2ff      	uxtb	r7, r7
1000258c:	40ba      	lsls	r2, r7
		value &= ~BIT(regbit);
1000258e:	000b      	movs	r3, r1
	if (assert ^ config->active_low) {
10002590:	796f      	ldrb	r7, [r5, #5]
		value &= ~BIT(regbit);
10002592:	4393      	bics	r3, r2
	if (assert ^ config->active_low) {
10002594:	42b7      	cmp	r7, r6
10002596:	d001      	beq.n	1000259c <reset_rpi_update.isra.0+0x38>
		value |= BIT(regbit);
10002598:	0013      	movs	r3, r2
1000259a:	430b      	orrs	r3, r1
	switch (config->reg_width) {
1000259c:	7929      	ldrb	r1, [r5, #4]
	uint32_t base_address = config->base_address;
1000259e:	68aa      	ldr	r2, [r5, #8]
	switch (config->reg_width) {
100025a0:	2902      	cmp	r1, #2
100025a2:	d008      	beq.n	100025b6 <reset_rpi_update.isra.0+0x52>
100025a4:	2904      	cmp	r1, #4
100025a6:	d00b      	beq.n	100025c0 <reset_rpi_update.isra.0+0x5c>
100025a8:	2901      	cmp	r1, #1
100025aa:	d10d      	bne.n	100025c8 <reset_rpi_update.isra.0+0x64>
		sys_write8(value, base_address + offset);
100025ac:	b2a4      	uxth	r4, r4
100025ae:	b2db      	uxtb	r3, r3
100025b0:	18a4      	adds	r4, r4, r2
	*(volatile uint8_t *)addr = data;
100025b2:	7023      	strb	r3, [r4, #0]
}
100025b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		sys_write16(value, base_address + offset);
100025b6:	b2a4      	uxth	r4, r4
100025b8:	b29b      	uxth	r3, r3
100025ba:	18a4      	adds	r4, r4, r2
	*(volatile uint16_t *)addr = data;
100025bc:	8023      	strh	r3, [r4, #0]
}
100025be:	e7f9      	b.n	100025b4 <reset_rpi_update.isra.0+0x50>
		sys_write32(value, base_address + offset);
100025c0:	b2a4      	uxth	r4, r4
100025c2:	18a4      	adds	r4, r4, r2
}

static ALWAYS_INLINE void sys_write32(uint32_t data, mem_addr_t addr)
{
	*(volatile uint32_t *)addr = data;
100025c4:	6023      	str	r3, [r4, #0]
}
100025c6:	e7f5      	b.n	100025b4 <reset_rpi_update.isra.0+0x50>
	switch (config->reg_width) {
100025c8:	2016      	movs	r0, #22
100025ca:	4240      	negs	r0, r0
100025cc:	e7f2      	b.n	100025b4 <reset_rpi_update.isra.0+0x50>

100025ce <reset_rpi_line_deassert>:
{
100025ce:	b510      	push	{r4, lr}
	return reset_rpi_update(dev, id, 0);
100025d0:	2200      	movs	r2, #0
100025d2:	6840      	ldr	r0, [r0, #4]
100025d4:	f7ff ffc6 	bl	10002564 <reset_rpi_update.isra.0>
}
100025d8:	bd10      	pop	{r4, pc}

100025da <reset_rpi_line_assert>:
{
100025da:	b510      	push	{r4, lr}
	return reset_rpi_update(dev, id, 1);
100025dc:	2201      	movs	r2, #1
100025de:	6840      	ldr	r0, [r0, #4]
100025e0:	f7ff ffc0 	bl	10002564 <reset_rpi_update.isra.0>
}
100025e4:	bd10      	pop	{r4, pc}

100025e6 <reset_rpi_line_toggle>:
{
100025e6:	b570      	push	{r4, r5, r6, lr}
100025e8:	0004      	movs	r4, r0
100025ea:	000d      	movs	r5, r1
	ret = reset_rpi_line_assert(dev, id);
100025ec:	f7ff fff5 	bl	100025da <reset_rpi_line_assert>
	if (ret) {
100025f0:	2800      	cmp	r0, #0
100025f2:	d103      	bne.n	100025fc <reset_rpi_line_toggle+0x16>
	return reset_rpi_line_deassert(dev, id);
100025f4:	0029      	movs	r1, r5
100025f6:	0020      	movs	r0, r4
100025f8:	f7ff ffe9 	bl	100025ce <reset_rpi_line_deassert>
}
100025fc:	bd70      	pop	{r4, r5, r6, pc}

100025fe <reset_rpi_status>:
{
100025fe:	0003      	movs	r3, r0
10002600:	b573      	push	{r0, r1, r4, r5, r6, lr}
	const struct reset_rpi_config *config = dev->config;
10002602:	685e      	ldr	r6, [r3, #4]
{
10002604:	0008      	movs	r0, r1
	offset = id / (config->reg_width * CHAR_BIT);
10002606:	7931      	ldrb	r1, [r6, #4]
{
10002608:	0014      	movs	r4, r2
	offset = id / (config->reg_width * CHAR_BIT);
1000260a:	00c9      	lsls	r1, r1, #3
1000260c:	f7fd fe26 	bl	1000025c <__aeabi_uidivmod>
	ret = reset_rpi_read_register(dev, offset, &value);
10002610:	aa01      	add	r2, sp, #4
10002612:	000d      	movs	r5, r1
10002614:	b281      	uxth	r1, r0
10002616:	0030      	movs	r0, r6
10002618:	f7ff ff8e 	bl	10002538 <reset_rpi_read_register.isra.0>
	if (ret) {
1000261c:	2800      	cmp	r0, #0
1000261e:	d10a      	bne.n	10002636 <reset_rpi_status+0x38>
	*status = !(value & BIT(regbit)) ^ !config->active_low;
10002620:	9a01      	ldr	r2, [sp, #4]
10002622:	b2ed      	uxtb	r5, r5
10002624:	40ea      	lsrs	r2, r5
10002626:	2301      	movs	r3, #1
10002628:	4393      	bics	r3, r2
1000262a:	001a      	movs	r2, r3
1000262c:	7973      	ldrb	r3, [r6, #5]
1000262e:	4259      	negs	r1, r3
10002630:	414b      	adcs	r3, r1
10002632:	4053      	eors	r3, r2
10002634:	7023      	strb	r3, [r4, #0]
}
10002636:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

10002638 <gpio_init>:

void gpio_init(uint gpio) {
    sio_hw->gpio_oe_clr = 1ul << gpio;
10002638:	2301      	movs	r3, #1
1000263a:	22d0      	movs	r2, #208	; 0xd0
1000263c:	4083      	lsls	r3, r0
void gpio_init(uint gpio) {
1000263e:	b510      	push	{r4, lr}
    sio_hw->gpio_oe_clr = 1ul << gpio;
10002640:	0612      	lsls	r2, r2, #24
10002642:	6293      	str	r3, [r2, #40]	; 0x28
    sio_hw->gpio_clr = 1ul << gpio;
    gpio_set_function(gpio, GPIO_FUNC_SIO);
10002644:	2105      	movs	r1, #5
    sio_hw->gpio_clr = 1ul << gpio;
10002646:	6193      	str	r3, [r2, #24]
    gpio_set_function(gpio, GPIO_FUNC_SIO);
10002648:	f7fe ff52 	bl	100014f0 <gpio_set_function>
}
1000264c:	bd10      	pop	{r4, pc}

1000264e <z_device_state_init>:
}
1000264e:	4770      	bx	lr

10002650 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
10002650:	2800      	cmp	r0, #0
10002652:	d008      	beq.n	10002666 <z_device_is_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
10002654:	68c3      	ldr	r3, [r0, #12]
10002656:	8818      	ldrh	r0, [r3, #0]
10002658:	05c0      	lsls	r0, r0, #23
1000265a:	0dc0      	lsrs	r0, r0, #23
1000265c:	3801      	subs	r0, #1
1000265e:	38ff      	subs	r0, #255	; 0xff
10002660:	4243      	negs	r3, r0
10002662:	4158      	adcs	r0, r3
10002664:	b2c0      	uxtb	r0, r0
}
10002666:	4770      	bx	lr

10002668 <arch_system_halt>:
10002668:	f3ef 8310 	mrs	r3, PRIMASK
1000266c:	b672      	cpsid	i
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
1000266e:	e7fe      	b.n	1000266e <arch_system_halt+0x6>

10002670 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
10002670:	b510      	push	{r4, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
10002672:	f7ff fff9 	bl	10002668 <arch_system_halt>

10002676 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
10002676:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10002678:	0005      	movs	r5, r0
1000267a:	000e      	movs	r6, r1
1000267c:	f3ef 8710 	mrs	r7, PRIMASK
10002680:	b672      	cpsid	i
	return z_impl_z_current_get();
10002682:	f7ff faf3 	bl	10001c6c <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
10002686:	0031      	movs	r1, r6
10002688:	0004      	movs	r4, r0
1000268a:	0028      	movs	r0, r5
1000268c:	f7ff fff0 	bl	10002670 <k_sys_fatal_error_handler>
	if (key != 0U) {
10002690:	2f00      	cmp	r7, #0
10002692:	d102      	bne.n	1000269a <z_fatal_error+0x24>
	__asm__ volatile(
10002694:	b662      	cpsie	i
10002696:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
1000269a:	0020      	movs	r0, r4
1000269c:	f7fe fc0a 	bl	10000eb4 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
100026a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

100026a2 <z_early_memset>:
{
100026a2:	b510      	push	{r4, lr}
	(void) memset(dst, c, n);
100026a4:	f7ff fd5a 	bl	1000215c <memset>
}
100026a8:	bd10      	pop	{r4, pc}

100026aa <z_early_memcpy>:
{
100026aa:	b510      	push	{r4, lr}
	(void) memcpy(dst, src, n);
100026ac:	f7ff fd4d 	bl	1000214a <memcpy>
}
100026b0:	bd10      	pop	{r4, pc}

100026b2 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
100026b2:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
100026b4:	f3ef 8310 	mrs	r3, PRIMASK
100026b8:	b672      	cpsid	i
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
100026ba:	f7fe fa8d 	bl	10000bd8 <arch_cpu_idle>
100026be:	e7f9      	b.n	100026b4 <idle+0x2>

100026c0 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
100026c0:	6803      	ldr	r3, [r0, #0]
	sys_dnode_t *const prev = node->prev;
100026c2:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
100026c4:	6013      	str	r3, [r2, #0]
	next->prev = prev;
100026c6:	605a      	str	r2, [r3, #4]
	node->next = NULL;
100026c8:	2300      	movs	r3, #0
100026ca:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
100026cc:	6043      	str	r3, [r0, #4]
	sys_dnode_init(node);
}
100026ce:	4770      	bx	lr

100026d0 <unpend_thread_no_timeout>:
{
100026d0:	b510      	push	{r4, lr}
100026d2:	0004      	movs	r4, r0
	sys_dlist_remove(&thread->base.qnode_dlist);
100026d4:	f7ff fff4 	bl	100026c0 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
100026d8:	2202      	movs	r2, #2
100026da:	7b63      	ldrb	r3, [r4, #13]
100026dc:	4393      	bics	r3, r2
100026de:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
100026e0:	2300      	movs	r3, #0
100026e2:	60a3      	str	r3, [r4, #8]
}
100026e4:	bd10      	pop	{r4, pc}

100026e6 <z_reschedule_irqlock>:
{
100026e6:	b510      	push	{r4, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
100026e8:	2800      	cmp	r0, #0
100026ea:	d105      	bne.n	100026f8 <z_reschedule_irqlock+0x12>
100026ec:	f3ef 8005 	mrs	r0, IPSR
	if (resched(key)) {
100026f0:	2800      	cmp	r0, #0
100026f2:	d102      	bne.n	100026fa <z_reschedule_irqlock+0x14>
	ret = arch_swap(key);
100026f4:	f7fe fac6 	bl	10000c84 <arch_swap>
}
100026f8:	bd10      	pop	{r4, pc}
	__asm__ volatile(
100026fa:	b662      	cpsie	i
100026fc:	f3bf 8f6f 	isb	sy
10002700:	e7fa      	b.n	100026f8 <z_reschedule_irqlock+0x12>

10002702 <z_reschedule_unlocked>:
{
10002702:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10002704:	f3ef 8010 	mrs	r0, PRIMASK
10002708:	b672      	cpsid	i
	(void) z_reschedule_irqlock(arch_irq_lock());
1000270a:	f7ff ffec 	bl	100026e6 <z_reschedule_irqlock>
}
1000270e:	bd10      	pop	{r4, pc}

10002710 <z_priq_dumb_best>:
{
10002710:	0003      	movs	r3, r0
	return list->head == list;
10002712:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10002714:	4283      	cmp	r3, r0
10002716:	d100      	bne.n	1000271a <z_priq_dumb_best+0xa>
	struct k_thread *thread = NULL;
10002718:	2000      	movs	r0, #0
}
1000271a:	4770      	bx	lr

1000271c <z_ready_thread>:
{
1000271c:	b510      	push	{r4, lr}
1000271e:	f3ef 8410 	mrs	r4, PRIMASK
10002722:	b672      	cpsid	i
			ready_thread(thread);
10002724:	f7ff fa2e 	bl	10001b84 <ready_thread>
	if (key != 0U) {
10002728:	2c00      	cmp	r4, #0
1000272a:	d102      	bne.n	10002732 <z_ready_thread+0x16>
	__asm__ volatile(
1000272c:	b662      	cpsie	i
1000272e:	f3bf 8f6f 	isb	sy
}
10002732:	bd10      	pop	{r4, pc}

10002734 <z_thread_timeout>:
	struct k_thread *thread = CONTAINER_OF(timeout,
10002734:	3818      	subs	r0, #24
{
10002736:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = CONTAINER_OF(timeout,
10002738:	0004      	movs	r4, r0
	__asm__ volatile("mrs %0, PRIMASK;"
1000273a:	f3ef 8510 	mrs	r5, PRIMASK
1000273e:	b672      	cpsid	i
		if (!killed) {
10002740:	2328      	movs	r3, #40	; 0x28
10002742:	7b42      	ldrb	r2, [r0, #13]
10002744:	421a      	tst	r2, r3
10002746:	d10b      	bne.n	10002760 <z_thread_timeout+0x2c>
			if (thread->base.pended_on != NULL) {
10002748:	6883      	ldr	r3, [r0, #8]
1000274a:	2b00      	cmp	r3, #0
1000274c:	d001      	beq.n	10002752 <z_thread_timeout+0x1e>
				unpend_thread_no_timeout(thread);
1000274e:	f7ff ffbf 	bl	100026d0 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
10002752:	2214      	movs	r2, #20
10002754:	7b63      	ldrb	r3, [r4, #13]
			ready_thread(thread);
10002756:	0020      	movs	r0, r4
10002758:	4393      	bics	r3, r2
1000275a:	7363      	strb	r3, [r4, #13]
1000275c:	f7ff fa12 	bl	10001b84 <ready_thread>
	if (key != 0U) {
10002760:	2d00      	cmp	r5, #0
10002762:	d102      	bne.n	1000276a <z_thread_timeout+0x36>
	__asm__ volatile(
10002764:	b662      	cpsie	i
10002766:	f3bf 8f6f 	isb	sy
}
1000276a:	bd70      	pop	{r4, r5, r6, pc}

1000276c <z_abort_timeout>:
{
1000276c:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
1000276e:	f3ef 8410 	mrs	r4, PRIMASK
10002772:	b672      	cpsid	i
		if (sys_dnode_is_linked(&to->node)) {
10002774:	6803      	ldr	r3, [r0, #0]
10002776:	2b00      	cmp	r3, #0
10002778:	d008      	beq.n	1000278c <z_abort_timeout+0x20>
			remove_timeout(to);
1000277a:	f7ff fb2b 	bl	10001dd4 <remove_timeout>
			ret = 0;
1000277e:	2000      	movs	r0, #0
	if (key != 0U) {
10002780:	2c00      	cmp	r4, #0
10002782:	d102      	bne.n	1000278a <z_abort_timeout+0x1e>
	__asm__ volatile(
10002784:	b662      	cpsie	i
10002786:	f3bf 8f6f 	isb	sy
}
1000278a:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
1000278c:	2016      	movs	r0, #22
1000278e:	4240      	negs	r0, r0
10002790:	e7f6      	b.n	10002780 <z_abort_timeout+0x14>

10002792 <z_set_timeout_expiry>:
{
10002792:	b570      	push	{r4, r5, r6, lr}
10002794:	0004      	movs	r4, r0
10002796:	000d      	movs	r5, r1
	__asm__ volatile("mrs %0, PRIMASK;"
10002798:	f3ef 8610 	mrs	r6, PRIMASK
1000279c:	b672      	cpsid	i
		int next_to = next_timeout();
1000279e:	f7ff faed 	bl	10001d7c <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
100027a2:	2801      	cmp	r0, #1
100027a4:	dd05      	ble.n	100027b2 <z_set_timeout_expiry+0x20>
100027a6:	42a0      	cmp	r0, r4
100027a8:	db03      	blt.n	100027b2 <z_set_timeout_expiry+0x20>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
100027aa:	0029      	movs	r1, r5
100027ac:	0020      	movs	r0, r4
100027ae:	f7fe fc93 	bl	100010d8 <sys_clock_set_timeout>
	if (key != 0U) {
100027b2:	2e00      	cmp	r6, #0
100027b4:	d102      	bne.n	100027bc <z_set_timeout_expiry+0x2a>
	__asm__ volatile(
100027b6:	b662      	cpsie	i
100027b8:	f3bf 8f6f 	isb	sy
}
100027bc:	bd70      	pop	{r4, r5, r6, pc}
