{"vcs1":{"timestamp_begin":1730440885.748172227, "rt":1.64, "ut":0.55, "st":0.30}}
{"vcselab":{"timestamp_begin":1730440887.485618886, "rt":1.15, "ut":0.32, "st":0.21}}
{"link":{"timestamp_begin":1730440888.723286254, "rt":0.42, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730440884.947536146}
{"VCS_COMP_START_TIME": 1730440884.947536146}
{"VCS_COMP_END_TIME": 1730440890.533416090}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331024}}
{"stitch_vcselab": {"peak_mem": 223356}}
