

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_55_1'
================================================================
* Date:           Tue Oct 29 09:34:16 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.954 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        4|        4|  40.000 ns|  40.000 ns|    3|    3|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    295|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    144|    -|
|Register         |        -|    -|     199|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     199|    439|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln55_fu_372_p2        |         +|   0|  0|   9|           2|           1|
    |icmp_ln55_fu_366_p2       |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln56_fu_408_p2       |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln59_fu_414_p2       |      icmp|   0|  0|   9|           2|           1|
    |select_ln56_10_fu_579_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln56_11_fu_586_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln56_1_fu_452_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln56_2_fu_460_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln56_3_fu_468_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln56_4_fu_476_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln56_5_fu_484_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln56_6_fu_492_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln56_7_fu_500_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln56_8_fu_565_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln56_9_fu_572_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln56_fu_444_p3     |    select|   0|  0|  16|           1|          16|
    |select_ln59_1_fu_426_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln59_fu_420_p3     |    select|   0|  0|  16|           1|          16|
    |select_ln60_1_fu_438_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln60_fu_432_p3     |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 295|          25|         264|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |bias_1_local_idx96_promoted151_fu_92   |   9|          2|   16|         32|
    |bias_1_local_idx97_promoted153_fu_96   |   9|          2|   16|         32|
    |bias_2_local_idx89_promoted155_fu_100  |   9|          2|   16|         32|
    |bias_2_local_idx90_promoted157_fu_104  |   9|          2|   16|         32|
    |n_fu_88                                |   9|          2|    2|          4|
    |w1_local_1_fu_112                      |   9|          2|   16|         32|
    |w1_local_2_fu_124                      |   9|          2|   16|         32|
    |w1_local_3_fu_128                      |   9|          2|   16|         32|
    |w1_local_fu_108                        |   9|          2|   16|         32|
    |w2_local_1_fu_120                      |   9|          2|   16|         32|
    |w2_local_2_fu_132                      |   9|          2|   16|         32|
    |w2_local_3_fu_136                      |   9|          2|   16|         32|
    |w2_local_fu_116                        |   9|          2|   16|         32|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 144|         32|  197|        394|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |bias_1_local_idx96_promoted151_fu_92   |  16|   0|   16|          0|
    |bias_1_local_idx97_promoted153_fu_96   |  16|   0|   16|          0|
    |bias_2_local_idx89_promoted155_fu_100  |  16|   0|   16|          0|
    |bias_2_local_idx90_promoted157_fu_104  |  16|   0|   16|          0|
    |icmp_ln56_reg_812                      |   1|   0|    1|          0|
    |n_fu_88                                |   2|   0|    2|          0|
    |w1_local_1_fu_112                      |  16|   0|   16|          0|
    |w1_local_2_fu_124                      |  16|   0|   16|          0|
    |w1_local_3_fu_128                      |  16|   0|   16|          0|
    |w1_local_fu_108                        |  16|   0|   16|          0|
    |w2_local_1_fu_120                      |  16|   0|   16|          0|
    |w2_local_2_fu_132                      |  16|   0|   16|          0|
    |w2_local_3_fu_136                      |  16|   0|   16|          0|
    |w2_local_fu_116                        |  16|   0|   16|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 199|   0|  199|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_55_1|  return value|
|bias_1_address0                            |  out|    1|   ap_memory|                                bias_1|         array|
|bias_1_ce0                                 |  out|    1|   ap_memory|                                bias_1|         array|
|bias_1_q0                                  |   in|   16|   ap_memory|                                bias_1|         array|
|bias_2_address0                            |  out|    1|   ap_memory|                                bias_2|         array|
|bias_2_ce0                                 |  out|    1|   ap_memory|                                bias_2|         array|
|bias_2_q0                                  |   in|   16|   ap_memory|                                bias_2|         array|
|w1_1_load                                  |   in|   16|     ap_none|                             w1_1_load|        scalar|
|w1_0_load                                  |   in|   16|     ap_none|                             w1_0_load|        scalar|
|w1_1_load_1                                |   in|   16|     ap_none|                           w1_1_load_1|        scalar|
|w1_0_load_1                                |   in|   16|     ap_none|                           w1_0_load_1|        scalar|
|w2_1_load                                  |   in|   16|     ap_none|                             w2_1_load|        scalar|
|w2_0_load                                  |   in|   16|     ap_none|                             w2_0_load|        scalar|
|w2_1_load_1                                |   in|   16|     ap_none|                           w2_1_load_1|        scalar|
|w2_0_load_1                                |   in|   16|     ap_none|                           w2_0_load_1|        scalar|
|w2_local_3_out                             |  out|   16|      ap_vld|                        w2_local_3_out|       pointer|
|w2_local_3_out_ap_vld                      |  out|    1|      ap_vld|                        w2_local_3_out|       pointer|
|w2_local_2_out                             |  out|   16|      ap_vld|                        w2_local_2_out|       pointer|
|w2_local_2_out_ap_vld                      |  out|    1|      ap_vld|                        w2_local_2_out|       pointer|
|w1_local_3_out                             |  out|   16|      ap_vld|                        w1_local_3_out|       pointer|
|w1_local_3_out_ap_vld                      |  out|    1|      ap_vld|                        w1_local_3_out|       pointer|
|w1_local_2_out                             |  out|   16|      ap_vld|                        w1_local_2_out|       pointer|
|w1_local_2_out_ap_vld                      |  out|    1|      ap_vld|                        w1_local_2_out|       pointer|
|w2_local_1_out                             |  out|   16|      ap_vld|                        w2_local_1_out|       pointer|
|w2_local_1_out_ap_vld                      |  out|    1|      ap_vld|                        w2_local_1_out|       pointer|
|w2_local_out                               |  out|   16|      ap_vld|                          w2_local_out|       pointer|
|w2_local_out_ap_vld                        |  out|    1|      ap_vld|                          w2_local_out|       pointer|
|w1_local_1_out                             |  out|   16|      ap_vld|                        w1_local_1_out|       pointer|
|w1_local_1_out_ap_vld                      |  out|    1|      ap_vld|                        w1_local_1_out|       pointer|
|w1_local_out                               |  out|   16|      ap_vld|                          w1_local_out|       pointer|
|w1_local_out_ap_vld                        |  out|    1|      ap_vld|                          w1_local_out|       pointer|
|bias_2_local_idx90_promoted157_out         |  out|   16|      ap_vld|    bias_2_local_idx90_promoted157_out|       pointer|
|bias_2_local_idx90_promoted157_out_ap_vld  |  out|    1|      ap_vld|    bias_2_local_idx90_promoted157_out|       pointer|
|bias_2_local_idx89_promoted155_out         |  out|   16|      ap_vld|    bias_2_local_idx89_promoted155_out|       pointer|
|bias_2_local_idx89_promoted155_out_ap_vld  |  out|    1|      ap_vld|    bias_2_local_idx89_promoted155_out|       pointer|
|bias_1_local_idx97_promoted153_out         |  out|   16|      ap_vld|    bias_1_local_idx97_promoted153_out|       pointer|
|bias_1_local_idx97_promoted153_out_ap_vld  |  out|    1|      ap_vld|    bias_1_local_idx97_promoted153_out|       pointer|
|bias_1_local_idx96_promoted151_out         |  out|   16|      ap_vld|    bias_1_local_idx96_promoted151_out|       pointer|
|bias_1_local_idx96_promoted151_out_ap_vld  |  out|    1|      ap_vld|    bias_1_local_idx96_promoted151_out|       pointer|
+-------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

