-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "12/03/2019 10:16:35"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	projeto_final IS
    PORT (
	clk : IN std_logic;
	switches : IN std_logic_vector(17 DOWNTO 0);
	botoes : IN std_logic_vector(0 TO 2);
	leds : BUFFER std_logic_vector(0 TO 1);
	valor : BUFFER std_logic_vector(15 DOWNTO 0);
	a : BUFFER std_logic_vector(0 TO 3);
	b : BUFFER std_logic_vector(0 TO 3);
	c : BUFFER std_logic_vector(0 TO 3);
	d : BUFFER std_logic_vector(0 TO 3);
	e : BUFFER std_logic_vector(0 TO 3);
	f : BUFFER std_logic_vector(0 TO 3);
	g : BUFFER std_logic_vector(0 TO 3)
	);
END projeto_final;

-- Design Ports Information
-- leds[1]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- leds[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[3]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[4]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[6]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[7]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[8]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[9]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[10]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[11]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[12]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[13]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[14]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- valor[15]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a[3]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a[2]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a[1]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[3]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[2]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[0]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c[3]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[2]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[1]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[0]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e[2]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e[1]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e[0]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f[3]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f[2]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f[1]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f[0]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[3]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[2]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[1]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[0]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- botoes[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- botoes[2]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- botoes[0]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF projeto_final IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_switches : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_botoes : std_logic_vector(0 TO 2);
SIGNAL ww_leds : std_logic_vector(0 TO 1);
SIGNAL ww_valor : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_a : std_logic_vector(0 TO 3);
SIGNAL ww_b : std_logic_vector(0 TO 3);
SIGNAL ww_c : std_logic_vector(0 TO 3);
SIGNAL ww_d : std_logic_vector(0 TO 3);
SIGNAL ww_e : std_logic_vector(0 TO 3);
SIGNAL ww_f : std_logic_vector(0 TO 3);
SIGNAL ww_g : std_logic_vector(0 TO 3);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \acesso|map_ula|s[15]~170clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \leds[1]~output_o\ : std_logic;
SIGNAL \leds[0]~output_o\ : std_logic;
SIGNAL \valor[0]~output_o\ : std_logic;
SIGNAL \valor[1]~output_o\ : std_logic;
SIGNAL \valor[2]~output_o\ : std_logic;
SIGNAL \valor[3]~output_o\ : std_logic;
SIGNAL \valor[4]~output_o\ : std_logic;
SIGNAL \valor[5]~output_o\ : std_logic;
SIGNAL \valor[6]~output_o\ : std_logic;
SIGNAL \valor[7]~output_o\ : std_logic;
SIGNAL \valor[8]~output_o\ : std_logic;
SIGNAL \valor[9]~output_o\ : std_logic;
SIGNAL \valor[10]~output_o\ : std_logic;
SIGNAL \valor[11]~output_o\ : std_logic;
SIGNAL \valor[12]~output_o\ : std_logic;
SIGNAL \valor[13]~output_o\ : std_logic;
SIGNAL \valor[14]~output_o\ : std_logic;
SIGNAL \valor[15]~output_o\ : std_logic;
SIGNAL \a[3]~output_o\ : std_logic;
SIGNAL \a[2]~output_o\ : std_logic;
SIGNAL \a[1]~output_o\ : std_logic;
SIGNAL \a[0]~output_o\ : std_logic;
SIGNAL \b[3]~output_o\ : std_logic;
SIGNAL \b[2]~output_o\ : std_logic;
SIGNAL \b[1]~output_o\ : std_logic;
SIGNAL \b[0]~output_o\ : std_logic;
SIGNAL \c[3]~output_o\ : std_logic;
SIGNAL \c[2]~output_o\ : std_logic;
SIGNAL \c[1]~output_o\ : std_logic;
SIGNAL \c[0]~output_o\ : std_logic;
SIGNAL \d[3]~output_o\ : std_logic;
SIGNAL \d[2]~output_o\ : std_logic;
SIGNAL \d[1]~output_o\ : std_logic;
SIGNAL \d[0]~output_o\ : std_logic;
SIGNAL \e[3]~output_o\ : std_logic;
SIGNAL \e[2]~output_o\ : std_logic;
SIGNAL \e[1]~output_o\ : std_logic;
SIGNAL \e[0]~output_o\ : std_logic;
SIGNAL \f[3]~output_o\ : std_logic;
SIGNAL \f[2]~output_o\ : std_logic;
SIGNAL \f[1]~output_o\ : std_logic;
SIGNAL \f[0]~output_o\ : std_logic;
SIGNAL \g[3]~output_o\ : std_logic;
SIGNAL \g[2]~output_o\ : std_logic;
SIGNAL \g[1]~output_o\ : std_logic;
SIGNAL \g[0]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \botoes[1]~input_o\ : std_logic;
SIGNAL \botoes[0]~input_o\ : std_logic;
SIGNAL \botoes[2]~input_o\ : std_logic;
SIGNAL \entrada|resetar_aux~0_combout\ : std_logic;
SIGNAL \entrada|resetar_aux~q\ : std_logic;
SIGNAL \entrada|ler_valor~0_combout\ : std_logic;
SIGNAL \entrada|ler_valor~1_combout\ : std_logic;
SIGNAL \entrada|ler_valor~q\ : std_logic;
SIGNAL \entrada|resetar~0_combout\ : std_logic;
SIGNAL \entrada|resetar~1_combout\ : std_logic;
SIGNAL \entrada|resetar~feeder_combout\ : std_logic;
SIGNAL \entrada|resetar~q\ : std_logic;
SIGNAL \acesso|valor_lido~0_combout\ : std_logic;
SIGNAL \acesso|valor_lido~q\ : std_logic;
SIGNAL \entrada|executar_operacao~0_combout\ : std_logic;
SIGNAL \entrada|executar_operacao~1_combout\ : std_logic;
SIGNAL \entrada|executar_operacao~2_combout\ : std_logic;
SIGNAL \entrada|executar_operacao~q\ : std_logic;
SIGNAL \acesso|estado_atual~2_combout\ : std_logic;
SIGNAL \switches[15]~input_o\ : std_logic;
SIGNAL \entrada|operacao[0]~0_combout\ : std_logic;
SIGNAL \entrada|operacao[3]~feeder_combout\ : std_logic;
SIGNAL \switches[14]~input_o\ : std_logic;
SIGNAL \switches[13]~input_o\ : std_logic;
SIGNAL \entrada|operacao_atual[13]~feeder_combout\ : std_logic;
SIGNAL \switches[12]~input_o\ : std_logic;
SIGNAL \entrada|process_0~1_combout\ : std_logic;
SIGNAL \entrada|process_0~0_combout\ : std_logic;
SIGNAL \entrada|operacao[0]~1_combout\ : std_logic;
SIGNAL \acesso|Equal6~0_combout\ : std_logic;
SIGNAL \acesso|estado_atual~0_combout\ : std_logic;
SIGNAL \acesso|estado_atual~1_combout\ : std_logic;
SIGNAL \acesso|estado_atual~3_combout\ : std_logic;
SIGNAL \acesso|estado_atual~5_combout\ : std_logic;
SIGNAL \acesso|estado_atual~4_combout\ : std_logic;
SIGNAL \acesso|seletor_brg~0_combout\ : std_logic;
SIGNAL \acesso|operacao_finalizada~0_combout\ : std_logic;
SIGNAL \acesso|Equal2~0_combout\ : std_logic;
SIGNAL \acesso|operacao_finalizada~1_combout\ : std_logic;
SIGNAL \acesso|operacao_finalizada~2_combout\ : std_logic;
SIGNAL \acesso|operacao_finalizada~q\ : std_logic;
SIGNAL \switches[0]~input_o\ : std_logic;
SIGNAL \entrada|operacao_atual[0]~feeder_combout\ : std_logic;
SIGNAL \entrada|constante[0]~0_combout\ : std_logic;
SIGNAL \acesso|Equal2~1_combout\ : std_logic;
SIGNAL \switches[9]~input_o\ : std_logic;
SIGNAL \acesso|seletor_brg~4_combout\ : std_logic;
SIGNAL \acesso|seletor_brg[0]~15_combout\ : std_logic;
SIGNAL \switches[6]~input_o\ : std_logic;
SIGNAL \acesso|seletor_brg[0]~16_combout\ : std_logic;
SIGNAL \switches[3]~input_o\ : std_logic;
SIGNAL \entrada|rc[2]~2_combout\ : std_logic;
SIGNAL \acesso|process_0~0_combout\ : std_logic;
SIGNAL \acesso|seletor_brg[0]~17_combout\ : std_logic;
SIGNAL \acesso|Equal2~2_combout\ : std_logic;
SIGNAL \acesso|seletor_brg[0]~14_combout\ : std_logic;
SIGNAL \acesso|seletor_brg[0]~18_combout\ : std_logic;
SIGNAL \switches[16]~input_o\ : std_logic;
SIGNAL \switches[17]~input_o\ : std_logic;
SIGNAL \acesso|seletor_brg[0]~19_combout\ : std_logic;
SIGNAL \acesso|seletor_brg[0]~7_combout\ : std_logic;
SIGNAL \acesso|map_ula|process_0~0_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~14_combout\ : std_logic;
SIGNAL \acesso|a_ula[0]~2_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[13]~136_combout\ : std_logic;
SIGNAL \switches[2]~input_o\ : std_logic;
SIGNAL \entrada|operacao_atual[2]~feeder_combout\ : std_logic;
SIGNAL \switches[10]~input_o\ : std_logic;
SIGNAL \switches[7]~input_o\ : std_logic;
SIGNAL \entrada|operacao_atual[7]~feeder_combout\ : std_logic;
SIGNAL \acesso|seletor_brg~1_combout\ : std_logic;
SIGNAL \acesso|seletor_brg~2_combout\ : std_logic;
SIGNAL \switches[4]~input_o\ : std_logic;
SIGNAL \entrada|rc[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|seletor_brg~3_combout\ : std_logic;
SIGNAL \acesso|seletor_brg~5_combout\ : std_logic;
SIGNAL \acesso|seletor_brg~6_combout\ : std_logic;
SIGNAL \acesso|seletor_brg[1]~feeder_combout\ : std_logic;
SIGNAL \switches[1]~input_o\ : std_logic;
SIGNAL \entrada|operacao_atual[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|b_ula~0_combout\ : std_logic;
SIGNAL \acesso|wren_ram~3_combout\ : std_logic;
SIGNAL \acesso|b_ula[0]~1_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~5_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~23_combout\ : std_logic;
SIGNAL \acesso|b_ula~2_combout\ : std_logic;
SIGNAL \acesso|wren_ram~2_combout\ : std_logic;
SIGNAL \acesso|wren_ram~q\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[14]~feeder_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[0]~0_combout\ : std_logic;
SIGNAL \acesso|addr_ram[0]~0_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \switches[5]~input_o\ : std_logic;
SIGNAL \switches[11]~input_o\ : std_logic;
SIGNAL \acesso|seletor_brg~11_combout\ : std_logic;
SIGNAL \switches[8]~input_o\ : std_logic;
SIGNAL \acesso|seletor_brg~8_combout\ : std_logic;
SIGNAL \acesso|seletor_brg~9_combout\ : std_logic;
SIGNAL \entrada|rc[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|seletor_brg~10_combout\ : std_logic;
SIGNAL \acesso|seletor_brg~12_combout\ : std_logic;
SIGNAL \acesso|seletor_brg~13_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[5]~feeder_combout\ : std_logic;
SIGNAL \acesso|addr_ram[4]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~17_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~16\ : std_logic;
SIGNAL \acesso|map_ula|Add0~18_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~70_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~69_combout\ : std_logic;
SIGNAL \acesso|b_ula~12_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~50_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[11]~121_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[8]~95_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[7]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[6]~84_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\ : std_logic;
SIGNAL \acesso|b_ula~8_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~23_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~20_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~19\ : std_logic;
SIGNAL \acesso|map_ula|Add0~22\ : std_logic;
SIGNAL \acesso|map_ula|Add0~24_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~54_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[7]~92_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[9]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[8]~97_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[8]~173_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[9]~104_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[13]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[12]~126_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[12]~127_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[12]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~87_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~86_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~88_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~90_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~89_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~91_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~92_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[12]~feeder_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[0]~7_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[0]~8_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~13_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[12]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|load_registrador[1]~3_combout\ : std_logic;
SIGNAL \acesso|ler_escrever_brg~0_combout\ : std_logic;
SIGNAL \acesso|ler_escrever_brg~1_combout\ : std_logic;
SIGNAL \acesso|ler_escrever_brg~2_combout\ : std_logic;
SIGNAL \acesso|ler_escrever_brg~q\ : std_logic;
SIGNAL \acesso|map_banco_regs|load_registrador[2]~1_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|load_registrador[5]~4_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[11]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|load_registrador[1]~5_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r2|saida[4]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~61_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|load_registrador[7]~6_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|load_registrador[7]~7_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r8|saida[8]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[12]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|load_registrador[3]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|load_registrador[3]~2_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[14]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~62_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|load_registrador[2]~8_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|load_registrador[6]~12_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|saida[9]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|Equal0~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|load_registrador[4]~10_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|saida[4]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r3|saida[12]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|load_registrador[2]~9_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r3|saida[5]~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|load_registrador[0]~11_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida[11]~1_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~63_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~64_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~65_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida[0]~5_combout\ : std_logic;
SIGNAL \acesso|a_ula[12]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~8_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~7_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~36_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~41_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~42_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[12]~124_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[12]~125_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[12]~175_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[12]~128_combout\ : std_logic;
SIGNAL \acesso|b_ula~13_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[12]~130_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[12]~129_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[12]~131_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~38_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~35_combout\ : std_logic;
SIGNAL \acesso|b_ula~11_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~32_combout\ : std_logic;
SIGNAL \acesso|b_ula~10_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~29_combout\ : std_logic;
SIGNAL \acesso|b_ula~9_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~26_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~25\ : std_logic;
SIGNAL \acesso|map_ula|Add0~28\ : std_logic;
SIGNAL \acesso|map_ula|Add0~31\ : std_logic;
SIGNAL \acesso|map_ula|Add0~34\ : std_logic;
SIGNAL \acesso|map_ula|Add0~37\ : std_logic;
SIGNAL \acesso|map_ula|Add0~39_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[12]~132_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~170_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~170clkctrl_outclk\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~94_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~93_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~95_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~96_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~97_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~98_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~99_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[13]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~14_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~68_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~69_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[13]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[13]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~66_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~67_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~70_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~18_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~19_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~22_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[9]~105_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[9]~106_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[9]~107_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[9]~108_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[9]~109_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~30_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[9]~110_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~68_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~69_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~70_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~66_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~65_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~67_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~71_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[9]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~10_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[9]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[9]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~46_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~47_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~48_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|saida[9]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~49_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~50_combout\ : std_logic;
SIGNAL \acesso|a_ula[9]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[8]~100_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[8]~101_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~4_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~5_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~6_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~9_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[8]~96_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[8]~98_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[8]~99_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[8]~102_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~27_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[8]~103_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[8]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~62_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~61_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~63_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~58_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~59_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~60_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~64_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[8]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~9_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[8]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[8]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~41_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~42_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|saida[8]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~43_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~44_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~45_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~65_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~33_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~27_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~38_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~25_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~31_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~66_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~39_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~176_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[7]~88_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[7]~89_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[7]~90_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[7]~91_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[7]~93_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[7]~94_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~47_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~48_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~49_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~45_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~44_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~46_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~50_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[6]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~7_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~33_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~34_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[6]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[6]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~31_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~32_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~35_combout\ : std_logic;
SIGNAL \acesso|b_ula~7_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[6]~85_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~28_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~24_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~26_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~40_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[6]~81_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[6]~82_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[6]~83_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[6]~86_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~21_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[6]~87_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~55_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~54_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~56_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~51_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~52_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~53_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~57_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[7]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~8_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~38_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~39_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[7]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[7]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~36_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~37_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~40_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[11]~117_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~32_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~34_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~35_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[11]~118_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[11]~119_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[11]~120_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[11]~122_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~36_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[11]~123_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[11]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~82_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~83_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~84_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~79_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~80_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~81_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~85_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[11]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~12_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[11]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[11]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~56_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~57_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r3|saida[11]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~58_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|saida[11]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~59_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~60_combout\ : std_logic;
SIGNAL \acesso|a_ula[11]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[10]~113_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[10]~114_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[10]~174_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~29_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~30_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[10]~111_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[10]~112_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[10]~115_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~33_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[10]~116_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[10]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~72_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~73_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~74_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~76_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~75_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~77_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~78_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[10]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~11_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[10]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[10]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~51_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~52_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|saida[10]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~53_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~54_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~55_combout\ : std_logic;
SIGNAL \acesso|a_ula[10]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~20_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~21_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~15_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~16_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~17_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[5]~172_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[5]~75_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[5]~76_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[5]~77_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[5]~78_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[5]~79_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[5]~80_combout\ : std_logic;
SIGNAL \acesso|addr_ram[5]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~38_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~37_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~39_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~41_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~40_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~42_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~43_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[5]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~6_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~28_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~29_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[5]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[5]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~26_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~27_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~30_combout\ : std_logic;
SIGNAL \acesso|b_ula~6_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~45_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[3]~58_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[3]~59_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~47_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~14_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[3]~56_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[3]~57_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[3]~60_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[3]~61_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[3]~62_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[3]~63_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~8_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~7\ : std_logic;
SIGNAL \acesso|map_ula|Add0~10\ : std_logic;
SIGNAL \acesso|map_ula|Add0~12_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[3]~64_combout\ : std_logic;
SIGNAL \acesso|addr_ram[3]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~104_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~103_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~105_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~100_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~101_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~102_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~106_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[14]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~15_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[14]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[14]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~71_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~72_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|saida[14]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~73_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~74_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~75_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~149_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~148_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~150_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~152_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~151_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~153_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[14]~154_combout\ : std_logic;
SIGNAL \acesso|b_ula~15_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~44_combout\ : std_logic;
SIGNAL \acesso|b_ula~14_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~41_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~40\ : std_logic;
SIGNAL \acesso|map_ula|Add0~43\ : std_logic;
SIGNAL \acesso|map_ula|Add0~45_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[14]~155_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[14]~156_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[14]~145_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[14]~144_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[14]~146_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[14]~147_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[14]~157_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[0]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~3_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~4_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~5_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~1_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~0_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~2_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~6_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[0]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|saida[0]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~2_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~3_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[0]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[0]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~0_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~1_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~4_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~0_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~2_cout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~4\ : std_logic;
SIGNAL \acesso|map_ula|Add0~6_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~28_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~29_combout\ : std_logic;
SIGNAL \acesso|map_ula|s~30_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~31_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~38_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~36_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~32_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~33_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~34_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~35_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~37_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~39_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~40_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~12_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~13_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~14_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~9_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~10_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~11_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~15_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~2_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|saida[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~8_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~9_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~6_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~7_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~10_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~48_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~46_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~11_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~13_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~43_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~44_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~49_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~51_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~52_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~53_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~9_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[2]~55_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~20_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~19_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~21_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~16_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~17_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~18_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~22_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~3_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~11_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~12_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~13_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~14_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~15_combout\ : std_logic;
SIGNAL \acesso|b_ula~3_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~37_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[13]~137_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[13]~138_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[13]~139_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[13]~140_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[13]~141_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[13]~134_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[13]~133_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[13]~135_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~42_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[13]~142_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[13]~143_combout\ : std_logic;
SIGNAL \acesso|addr_ram[13]~feeder_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~108_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~107_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~109_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~111_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~110_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~112_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~113_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~16_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r2|saida[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~76_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~77_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r7|saida[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r5|saida[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~78_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~79_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~80_combout\ : std_logic;
SIGNAL \acesso|b_ula~16_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~47_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~46\ : std_logic;
SIGNAL \acesso|map_ula|Add0~48_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~166_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~161_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~162_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~163_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~164_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[1]~165_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~167_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~168_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~159_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~158_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~160_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[15]~169_combout\ : std_logic;
SIGNAL \acesso|addr_ram[15]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|data_in_ram[3]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~26_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~27_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~28_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~24_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~23_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~25_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~29_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[3]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~4_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~18_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~19_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[3]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[3]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~16_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~17_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~20_combout\ : std_logic;
SIGNAL \acesso|b_ula~4_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~11_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~13\ : std_logic;
SIGNAL \acesso|map_ula|Add0~15_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~72_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~71_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~10_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftRight0~12_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~171_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~67_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~68_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~73_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[4]~74_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~30_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~31_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~32_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~34_combout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \acesso|entrada_brg~33_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~35_combout\ : std_logic;
SIGNAL \acesso|entrada_brg~36_combout\ : std_logic;
SIGNAL \acesso|entrada_brg[4]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r1|saida~5_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r4|saida[4]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r6|saida[4]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~21_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~22_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|r3|saida[4]~feeder_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~23_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~24_combout\ : std_logic;
SIGNAL \acesso|map_banco_regs|saida~25_combout\ : std_logic;
SIGNAL \acesso|b_ula~5_combout\ : std_logic;
SIGNAL \acesso|map_ula|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~16_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~17_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~18_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~19_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~20_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~21_combout\ : std_logic;
SIGNAL \acesso|map_ula|Add0~3_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~22_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~23_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~24_combout\ : std_logic;
SIGNAL \acesso|map_ula|s~25_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~26_combout\ : std_logic;
SIGNAL \acesso|map_ula|s[0]~27_combout\ : std_logic;
SIGNAL \acesso|valor_display[0]~0_combout\ : std_logic;
SIGNAL \acesso|valor_display[0]~feeder_combout\ : std_logic;
SIGNAL \acesso|valor_display[0]~6_combout\ : std_logic;
SIGNAL \acesso|valor_display[1]~1_combout\ : std_logic;
SIGNAL \acesso|valor_display[1]~feeder_combout\ : std_logic;
SIGNAL \acesso|valor_display[2]~2_combout\ : std_logic;
SIGNAL \acesso|valor_display[2]~feeder_combout\ : std_logic;
SIGNAL \acesso|valor_display[3]~3_combout\ : std_logic;
SIGNAL \acesso|valor_display[3]~feeder_combout\ : std_logic;
SIGNAL \acesso|valor_display[4]~4_combout\ : std_logic;
SIGNAL \acesso|valor_display[4]~feeder_combout\ : std_logic;
SIGNAL \acesso|valor_display[5]~5_combout\ : std_logic;
SIGNAL \acesso|valor_display[5]~feeder_combout\ : std_logic;
SIGNAL \acesso|valor_display~7_combout\ : std_logic;
SIGNAL \acesso|valor_display~8_combout\ : std_logic;
SIGNAL \acesso|valor_display~9_combout\ : std_logic;
SIGNAL \acesso|valor_display~10_combout\ : std_logic;
SIGNAL \acesso|valor_display~11_combout\ : std_logic;
SIGNAL \acesso|valor_display~12_combout\ : std_logic;
SIGNAL \acesso|valor_display~13_combout\ : std_logic;
SIGNAL \acesso|valor_display~14_combout\ : std_logic;
SIGNAL \acesso|valor_display~15_combout\ : std_logic;
SIGNAL \acesso|valor_display~16_combout\ : std_logic;
SIGNAL \s|decod|display4|a~0_combout\ : std_logic;
SIGNAL \s|decod|display3|a~0_combout\ : std_logic;
SIGNAL \s|decod|display2|a~0_combout\ : std_logic;
SIGNAL \s|decod|display1|a~0_combout\ : std_logic;
SIGNAL \s|decod|display4|b~0_combout\ : std_logic;
SIGNAL \s|decod|display3|b~0_combout\ : std_logic;
SIGNAL \s|decod|display2|b~0_combout\ : std_logic;
SIGNAL \s|decod|display1|b~0_combout\ : std_logic;
SIGNAL \s|decod|display4|c~0_combout\ : std_logic;
SIGNAL \s|decod|display3|c~0_combout\ : std_logic;
SIGNAL \s|decod|display2|c~0_combout\ : std_logic;
SIGNAL \s|decod|display1|c~0_combout\ : std_logic;
SIGNAL \s|decod|display4|d~0_combout\ : std_logic;
SIGNAL \s|decod|display3|d~0_combout\ : std_logic;
SIGNAL \s|decod|display2|d~0_combout\ : std_logic;
SIGNAL \s|decod|display1|d~0_combout\ : std_logic;
SIGNAL \s|decod|display4|e~0_combout\ : std_logic;
SIGNAL \s|decod|display3|e~0_combout\ : std_logic;
SIGNAL \s|decod|display2|e~0_combout\ : std_logic;
SIGNAL \s|decod|display1|e~0_combout\ : std_logic;
SIGNAL \s|decod|display4|f~0_combout\ : std_logic;
SIGNAL \s|decod|display3|f~0_combout\ : std_logic;
SIGNAL \s|decod|display2|f~0_combout\ : std_logic;
SIGNAL \s|decod|display1|f~0_combout\ : std_logic;
SIGNAL \s|decod|display4|g~0_combout\ : std_logic;
SIGNAL \s|decod|display3|g~0_combout\ : std_logic;
SIGNAL \s|decod|display2|g~0_combout\ : std_logic;
SIGNAL \s|decod|display1|g~0_combout\ : std_logic;
SIGNAL \acesso|data_in_ram\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|addr_ram\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \entrada|rc\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \acesso|b_ula\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \entrada|constante\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r8|saida\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \entrada|operacao_atual\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \entrada|operacao\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \acesso|seletor_brg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r1|saida\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \entrada|rb\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \acesso|estado_atual\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \acesso|a_ula\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r5|saida\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_ula|s\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \entrada|ra\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|saida\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|valor_display\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r4|saida\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r6|saida\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|entrada_brg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r2|saida\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r3|saida\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|r7|saida\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|registrador_clear\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \acesso|map_banco_regs|load_registrador\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \entrada|ALT_INV_resetar~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_switches <= switches;
ww_botoes <= botoes;
leds <= ww_leds;
valor <= ww_valor;
a <= ww_a;
b <= ww_b;
c <= ww_c;
d <= ww_d;
e <= ww_e;
f <= ww_f;
g <= ww_g;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(1);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(2);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(3);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(4);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(5);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(6);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(7);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(8);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(9);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(10);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(11);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(12);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(13);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(14);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6)
& \acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \acesso|data_in_ram\(15);

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\acesso|addr_ram\(12) & \acesso|addr_ram\(11) & \acesso|addr_ram\(10) & \acesso|addr_ram\(9) & \acesso|addr_ram\(8) & \acesso|addr_ram\(7) & \acesso|addr_ram\(6) & 
\acesso|addr_ram\(5) & \acesso|addr_ram\(4) & \acesso|addr_ram\(3) & \acesso|addr_ram\(2) & \acesso|addr_ram\(1) & \acesso|addr_ram\(0));

\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout\ <= \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\acesso|map_ula|s[15]~170clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \acesso|map_ula|s[15]~170_combout\);
\ALT_INV_clk~inputclkctrl_outclk\ <= NOT \clk~inputclkctrl_outclk\;
\entrada|ALT_INV_resetar~q\ <= NOT \entrada|resetar~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N16
\leds[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_lido~q\,
	devoe => ww_devoe,
	o => \leds[1]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\leds[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|operacao_finalizada~q\,
	devoe => ww_devoe,
	o => \leds[0]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\valor[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(0),
	devoe => ww_devoe,
	o => \valor[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\valor[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(1),
	devoe => ww_devoe,
	o => \valor[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\valor[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(2),
	devoe => ww_devoe,
	o => \valor[2]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\valor[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(3),
	devoe => ww_devoe,
	o => \valor[3]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\valor[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(4),
	devoe => ww_devoe,
	o => \valor[4]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\valor[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(5),
	devoe => ww_devoe,
	o => \valor[5]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\valor[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(6),
	devoe => ww_devoe,
	o => \valor[6]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\valor[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(7),
	devoe => ww_devoe,
	o => \valor[7]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\valor[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(8),
	devoe => ww_devoe,
	o => \valor[8]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\valor[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(9),
	devoe => ww_devoe,
	o => \valor[9]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\valor[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(10),
	devoe => ww_devoe,
	o => \valor[10]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\valor[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(11),
	devoe => ww_devoe,
	o => \valor[11]~output_o\);

-- Location: IOOBUF_X94_Y0_N9
\valor[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(12),
	devoe => ww_devoe,
	o => \valor[12]~output_o\);

-- Location: IOOBUF_X91_Y0_N16
\valor[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(13),
	devoe => ww_devoe,
	o => \valor[13]~output_o\);

-- Location: IOOBUF_X87_Y0_N23
\valor[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(14),
	devoe => ww_devoe,
	o => \valor[14]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\valor[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \acesso|valor_display\(15),
	devoe => ww_devoe,
	o => \valor[15]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\a[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display4|a~0_combout\,
	devoe => ww_devoe,
	o => \a[3]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\a[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display3|a~0_combout\,
	devoe => ww_devoe,
	o => \a[2]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\a[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display2|a~0_combout\,
	devoe => ww_devoe,
	o => \a[1]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\a[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display1|a~0_combout\,
	devoe => ww_devoe,
	o => \a[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\b[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display4|b~0_combout\,
	devoe => ww_devoe,
	o => \b[3]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\b[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display3|b~0_combout\,
	devoe => ww_devoe,
	o => \b[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\b[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display2|b~0_combout\,
	devoe => ww_devoe,
	o => \b[1]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\b[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display1|b~0_combout\,
	devoe => ww_devoe,
	o => \b[0]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\c[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display4|c~0_combout\,
	devoe => ww_devoe,
	o => \c[3]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\c[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display3|c~0_combout\,
	devoe => ww_devoe,
	o => \c[2]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\c[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display2|c~0_combout\,
	devoe => ww_devoe,
	o => \c[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\c[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display1|c~0_combout\,
	devoe => ww_devoe,
	o => \c[0]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\d[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display4|d~0_combout\,
	devoe => ww_devoe,
	o => \d[3]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\d[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display3|d~0_combout\,
	devoe => ww_devoe,
	o => \d[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\d[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display2|d~0_combout\,
	devoe => ww_devoe,
	o => \d[1]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\d[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display1|d~0_combout\,
	devoe => ww_devoe,
	o => \d[0]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\e[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display4|e~0_combout\,
	devoe => ww_devoe,
	o => \e[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\e[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display3|e~0_combout\,
	devoe => ww_devoe,
	o => \e[2]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\e[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display2|e~0_combout\,
	devoe => ww_devoe,
	o => \e[1]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\e[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display1|e~0_combout\,
	devoe => ww_devoe,
	o => \e[0]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\f[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display4|f~0_combout\,
	devoe => ww_devoe,
	o => \f[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\f[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display3|f~0_combout\,
	devoe => ww_devoe,
	o => \f[2]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\f[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display2|f~0_combout\,
	devoe => ww_devoe,
	o => \f[1]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\f[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display1|f~0_combout\,
	devoe => ww_devoe,
	o => \f[0]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\g[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display4|g~0_combout\,
	devoe => ww_devoe,
	o => \g[3]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\g[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display3|g~0_combout\,
	devoe => ww_devoe,
	o => \g[2]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\g[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display2|g~0_combout\,
	devoe => ww_devoe,
	o => \g[1]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\g[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s|decod|display1|g~0_combout\,
	devoe => ww_devoe,
	o => \g[0]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y42_N15
\botoes[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_botoes(1),
	o => \botoes[1]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\botoes[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_botoes(0),
	o => \botoes[0]~input_o\);

-- Location: IOIBUF_X115_Y53_N15
\botoes[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_botoes(2),
	o => \botoes[2]~input_o\);

-- Location: LCCOMB_X57_Y26_N18
\entrada|resetar_aux~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|resetar_aux~0_combout\ = !\botoes[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \botoes[0]~input_o\,
	combout => \entrada|resetar_aux~0_combout\);

-- Location: FF_X57_Y26_N19
\entrada|resetar_aux\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \entrada|resetar_aux~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|resetar_aux~q\);

-- Location: LCCOMB_X57_Y26_N0
\entrada|ler_valor~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|ler_valor~0_combout\ = (\botoes[2]~input_o\ & (\entrada|ler_valor~q\ & ((\acesso|valor_lido~q\) # (\entrada|resetar_aux~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \botoes[2]~input_o\,
	datab => \entrada|ler_valor~q\,
	datac => \acesso|valor_lido~q\,
	datad => \entrada|resetar_aux~q\,
	combout => \entrada|ler_valor~0_combout\);

-- Location: LCCOMB_X57_Y26_N20
\entrada|ler_valor~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|ler_valor~1_combout\ = (\botoes[0]~input_o\ & ((\entrada|ler_valor~0_combout\) # (!\botoes[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \botoes[1]~input_o\,
	datab => \botoes[0]~input_o\,
	datad => \entrada|ler_valor~0_combout\,
	combout => \entrada|ler_valor~1_combout\);

-- Location: FF_X57_Y26_N21
\entrada|ler_valor\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \entrada|ler_valor~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|ler_valor~q\);

-- Location: LCCOMB_X57_Y26_N16
\entrada|resetar~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|resetar~0_combout\ = (\botoes[1]~input_o\ & (!\entrada|resetar_aux~q\ & (\botoes[2]~input_o\ & \entrada|resetar~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \botoes[1]~input_o\,
	datab => \entrada|resetar_aux~q\,
	datac => \botoes[2]~input_o\,
	datad => \entrada|resetar~q\,
	combout => \entrada|resetar~0_combout\);

-- Location: LCCOMB_X57_Y26_N26
\entrada|resetar~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|resetar~1_combout\ = (\entrada|resetar~0_combout\) # (!\botoes[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \botoes[0]~input_o\,
	datad => \entrada|resetar~0_combout\,
	combout => \entrada|resetar~1_combout\);

-- Location: LCCOMB_X58_Y26_N26
\entrada|resetar~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|resetar~feeder_combout\ = \entrada|resetar~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada|resetar~1_combout\,
	combout => \entrada|resetar~feeder_combout\);

-- Location: FF_X58_Y26_N27
\entrada|resetar\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \entrada|resetar~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|resetar~q\);

-- Location: LCCOMB_X57_Y26_N30
\acesso|valor_lido~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_lido~0_combout\ = (\entrada|resetar~q\) # (!\entrada|ler_valor~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada|ler_valor~q\,
	datad => \entrada|resetar~q\,
	combout => \acesso|valor_lido~0_combout\);

-- Location: FF_X57_Y26_N31
\acesso|valor_lido\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_lido~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_lido~q\);

-- Location: LCCOMB_X57_Y26_N24
\entrada|executar_operacao~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|executar_operacao~0_combout\ = (\botoes[0]~input_o\ & \botoes[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \botoes[0]~input_o\,
	datad => \botoes[1]~input_o\,
	combout => \entrada|executar_operacao~0_combout\);

-- Location: LCCOMB_X57_Y26_N10
\entrada|executar_operacao~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|executar_operacao~1_combout\ = (\acesso|operacao_finalizada~q\) # ((\entrada|resetar_aux~q\) # ((!\acesso|valor_lido~q\ & \entrada|ler_valor~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_lido~q\,
	datab => \entrada|ler_valor~q\,
	datac => \acesso|operacao_finalizada~q\,
	datad => \entrada|resetar_aux~q\,
	combout => \entrada|executar_operacao~1_combout\);

-- Location: LCCOMB_X57_Y26_N2
\entrada|executar_operacao~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|executar_operacao~2_combout\ = (\entrada|executar_operacao~0_combout\ & (((\entrada|executar_operacao~q\ & \entrada|executar_operacao~1_combout\)) # (!\botoes[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \botoes[2]~input_o\,
	datab => \entrada|executar_operacao~0_combout\,
	datac => \entrada|executar_operacao~q\,
	datad => \entrada|executar_operacao~1_combout\,
	combout => \entrada|executar_operacao~2_combout\);

-- Location: FF_X57_Y26_N3
\entrada|executar_operacao\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \entrada|executar_operacao~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|executar_operacao~q\);

-- Location: LCCOMB_X59_Y26_N14
\acesso|estado_atual~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|estado_atual~2_combout\ = (\acesso|estado_atual\(1) & (\entrada|executar_operacao~q\ & (\acesso|estado_atual\(0) & !\entrada|ler_valor~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|estado_atual\(1),
	datab => \entrada|executar_operacao~q\,
	datac => \acesso|estado_atual\(0),
	datad => \entrada|ler_valor~q\,
	combout => \acesso|estado_atual~2_combout\);

-- Location: IOIBUF_X115_Y6_N15
\switches[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(15),
	o => \switches[15]~input_o\);

-- Location: LCCOMB_X57_Y26_N14
\entrada|operacao[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|operacao[0]~0_combout\ = (!\botoes[2]~input_o\ & (\botoes[0]~input_o\ & \botoes[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \botoes[2]~input_o\,
	datab => \botoes[0]~input_o\,
	datad => \botoes[1]~input_o\,
	combout => \entrada|operacao[0]~0_combout\);

-- Location: FF_X57_Y25_N31
\entrada|operacao_atual[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[15]~input_o\,
	sload => VCC,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(15));

-- Location: LCCOMB_X60_Y25_N12
\entrada|operacao[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|operacao[3]~feeder_combout\ = \entrada|operacao_atual\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \entrada|operacao_atual\(15),
	combout => \entrada|operacao[3]~feeder_combout\);

-- Location: IOIBUF_X115_Y10_N8
\switches[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(14),
	o => \switches[14]~input_o\);

-- Location: FF_X57_Y25_N13
\entrada|operacao_atual[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[14]~input_o\,
	sload => VCC,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(14));

-- Location: IOIBUF_X115_Y9_N22
\switches[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(13),
	o => \switches[13]~input_o\);

-- Location: LCCOMB_X57_Y25_N20
\entrada|operacao_atual[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|operacao_atual[13]~feeder_combout\ = \switches[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[13]~input_o\,
	combout => \entrada|operacao_atual[13]~feeder_combout\);

-- Location: FF_X57_Y25_N21
\entrada|operacao_atual[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \entrada|operacao_atual[13]~feeder_combout\,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(13));

-- Location: IOIBUF_X115_Y7_N15
\switches[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(12),
	o => \switches[12]~input_o\);

-- Location: FF_X61_Y25_N23
\entrada|operacao_atual[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[12]~input_o\,
	sload => VCC,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(12));

-- Location: LCCOMB_X57_Y25_N8
\entrada|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|process_0~1_combout\ = (\entrada|operacao_atual\(14)) # ((\entrada|operacao_atual\(12) & ((!\entrada|operacao_atual\(15)) # (!\entrada|operacao_atual\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao_atual\(14),
	datab => \entrada|operacao_atual\(13),
	datac => \entrada|operacao_atual\(15),
	datad => \entrada|operacao_atual\(12),
	combout => \entrada|process_0~1_combout\);

-- Location: LCCOMB_X57_Y25_N18
\entrada|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|process_0~0_combout\ = (\entrada|operacao_atual\(12) & (((!\entrada|operacao_atual\(14) & !\entrada|operacao_atual\(13))) # (!\entrada|operacao_atual\(15)))) # (!\entrada|operacao_atual\(12) & (\entrada|operacao_atual\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao_atual\(14),
	datab => \entrada|operacao_atual\(13),
	datac => \entrada|operacao_atual\(15),
	datad => \entrada|operacao_atual\(12),
	combout => \entrada|process_0~0_combout\);

-- Location: LCCOMB_X57_Y25_N14
\entrada|operacao[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|operacao[0]~1_combout\ = (\entrada|operacao[0]~0_combout\ & ((\entrada|process_0~0_combout\) # (!\entrada|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada|process_0~1_combout\,
	datac => \entrada|operacao[0]~0_combout\,
	datad => \entrada|process_0~0_combout\,
	combout => \entrada|operacao[0]~1_combout\);

-- Location: FF_X60_Y25_N13
\entrada|operacao[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \entrada|operacao[3]~feeder_combout\,
	ena => \entrada|operacao[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao\(3));

-- Location: FF_X60_Y25_N29
\entrada|operacao[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(12),
	sload => VCC,
	ena => \entrada|operacao[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao\(0));

-- Location: FF_X60_Y25_N21
\entrada|operacao[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \entrada|operacao_atual\(14),
	sload => VCC,
	ena => \entrada|operacao[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao\(2));

-- Location: LCCOMB_X60_Y25_N2
\acesso|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|Equal6~0_combout\ = (\entrada|operacao\(3) & (!\entrada|operacao\(0) & \entrada|operacao\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(3),
	datac => \entrada|operacao\(0),
	datad => \entrada|operacao\(2),
	combout => \acesso|Equal6~0_combout\);

-- Location: FF_X60_Y25_N19
\entrada|operacao[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(13),
	sload => VCC,
	ena => \entrada|operacao[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao\(1));

-- Location: LCCOMB_X57_Y26_N8
\acesso|estado_atual~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|estado_atual~0_combout\ = (!\entrada|ler_valor~q\ & \entrada|executar_operacao~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada|ler_valor~q\,
	datad => \entrada|executar_operacao~q\,
	combout => \acesso|estado_atual~0_combout\);

-- Location: LCCOMB_X59_Y26_N28
\acesso|estado_atual~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|estado_atual~1_combout\ = (\acesso|estado_atual\(2) & ((\acesso|estado_atual\(0)) # ((\acesso|estado_atual\(1)) # (!\acesso|estado_atual~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|estado_atual\(0),
	datab => \acesso|estado_atual~0_combout\,
	datac => \acesso|estado_atual\(1),
	datad => \acesso|estado_atual\(2),
	combout => \acesso|estado_atual~1_combout\);

-- Location: LCCOMB_X59_Y26_N16
\acesso|estado_atual~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|estado_atual~3_combout\ = (\acesso|estado_atual~1_combout\) # ((\acesso|estado_atual~2_combout\ & (\acesso|Equal6~0_combout\ & !\entrada|operacao\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|estado_atual~2_combout\,
	datab => \acesso|Equal6~0_combout\,
	datac => \entrada|operacao\(1),
	datad => \acesso|estado_atual~1_combout\,
	combout => \acesso|estado_atual~3_combout\);

-- Location: FF_X59_Y26_N17
\acesso|estado_atual[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|estado_atual~3_combout\,
	sclr => \entrada|resetar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|estado_atual\(2));

-- Location: LCCOMB_X59_Y26_N4
\acesso|estado_atual~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|estado_atual~5_combout\ = \acesso|estado_atual\(0) $ (((!\entrada|ler_valor~q\ & (\entrada|executar_operacao~q\ & !\acesso|estado_atual\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|ler_valor~q\,
	datab => \entrada|executar_operacao~q\,
	datac => \acesso|estado_atual\(0),
	datad => \acesso|estado_atual\(2),
	combout => \acesso|estado_atual~5_combout\);

-- Location: FF_X59_Y26_N5
\acesso|estado_atual[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|estado_atual~5_combout\,
	sclr => \entrada|resetar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|estado_atual\(0));

-- Location: LCCOMB_X59_Y26_N26
\acesso|estado_atual~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|estado_atual~4_combout\ = \acesso|estado_atual\(1) $ (((\acesso|estado_atual\(0) & (\acesso|estado_atual~0_combout\ & !\acesso|estado_atual\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|estado_atual\(0),
	datab => \acesso|estado_atual~0_combout\,
	datac => \acesso|estado_atual\(1),
	datad => \acesso|estado_atual\(2),
	combout => \acesso|estado_atual~4_combout\);

-- Location: FF_X59_Y26_N27
\acesso|estado_atual[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|estado_atual~4_combout\,
	sclr => \entrada|resetar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|estado_atual\(1));

-- Location: LCCOMB_X59_Y26_N22
\acesso|seletor_brg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg~0_combout\ = (\entrada|executar_operacao~q\ & ((\acesso|estado_atual\(1)) # ((\acesso|estado_atual\(0)) # (\acesso|estado_atual\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|estado_atual\(1),
	datab => \acesso|estado_atual\(0),
	datac => \entrada|executar_operacao~q\,
	datad => \acesso|estado_atual\(2),
	combout => \acesso|seletor_brg~0_combout\);

-- Location: LCCOMB_X59_Y26_N18
\acesso|operacao_finalizada~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|operacao_finalizada~0_combout\ = (\acesso|estado_atual\(1) & ((\acesso|estado_atual\(2)) # (!\acesso|estado_atual\(0)))) # (!\acesso|estado_atual\(1) & ((\acesso|estado_atual\(0)) # (!\acesso|estado_atual\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|estado_atual\(1),
	datac => \acesso|estado_atual\(0),
	datad => \acesso|estado_atual\(2),
	combout => \acesso|operacao_finalizada~0_combout\);

-- Location: LCCOMB_X59_Y26_N8
\acesso|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|Equal2~0_combout\ = (\acesso|estado_atual\(1) & (\acesso|estado_atual\(0) & !\acesso|estado_atual\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|estado_atual\(1),
	datac => \acesso|estado_atual\(0),
	datad => \acesso|estado_atual\(2),
	combout => \acesso|Equal2~0_combout\);

-- Location: LCCOMB_X58_Y26_N8
\acesso|operacao_finalizada~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|operacao_finalizada~1_combout\ = (\acesso|operacao_finalizada~0_combout\) # ((\acesso|Equal2~0_combout\ & (\acesso|Equal6~0_combout\ & !\entrada|operacao\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|operacao_finalizada~0_combout\,
	datab => \acesso|Equal2~0_combout\,
	datac => \acesso|Equal6~0_combout\,
	datad => \entrada|operacao\(1),
	combout => \acesso|operacao_finalizada~1_combout\);

-- Location: LCCOMB_X57_Y26_N4
\acesso|operacao_finalizada~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|operacao_finalizada~2_combout\ = ((\entrada|ler_valor~q\) # ((\acesso|operacao_finalizada~1_combout\ & \acesso|operacao_finalizada~q\))) # (!\acesso|seletor_brg~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg~0_combout\,
	datab => \acesso|operacao_finalizada~1_combout\,
	datac => \acesso|operacao_finalizada~q\,
	datad => \entrada|ler_valor~q\,
	combout => \acesso|operacao_finalizada~2_combout\);

-- Location: FF_X57_Y26_N5
\acesso|operacao_finalizada\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|operacao_finalizada~2_combout\,
	asdata => VCC,
	sload => \entrada|resetar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|operacao_finalizada~q\);

-- Location: IOIBUF_X115_Y17_N1
\switches[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(0),
	o => \switches[0]~input_o\);

-- Location: LCCOMB_X61_Y28_N30
\entrada|operacao_atual[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|operacao_atual[0]~feeder_combout\ = \switches[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \switches[0]~input_o\,
	combout => \entrada|operacao_atual[0]~feeder_combout\);

-- Location: FF_X61_Y28_N31
\entrada|operacao_atual[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \entrada|operacao_atual[0]~feeder_combout\,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(0));

-- Location: LCCOMB_X57_Y25_N0
\entrada|constante[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|constante[0]~0_combout\ = (\entrada|process_0~1_combout\ & (\entrada|operacao[0]~0_combout\ & \entrada|process_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada|process_0~1_combout\,
	datac => \entrada|operacao[0]~0_combout\,
	datad => \entrada|process_0~0_combout\,
	combout => \entrada|constante[0]~0_combout\);

-- Location: FF_X60_Y28_N17
\entrada|constante[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(0),
	sload => VCC,
	ena => \entrada|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|constante\(0));

-- Location: LCCOMB_X59_Y26_N12
\acesso|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|Equal2~1_combout\ = (\acesso|estado_atual\(1) & (!\acesso|estado_atual\(0) & !\acesso|estado_atual\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|estado_atual\(1),
	datac => \acesso|estado_atual\(0),
	datad => \acesso|estado_atual\(2),
	combout => \acesso|Equal2~1_combout\);

-- Location: IOIBUF_X115_Y16_N8
\switches[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(9),
	o => \switches[9]~input_o\);

-- Location: FF_X57_Y25_N27
\entrada|operacao_atual[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[9]~input_o\,
	sload => VCC,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(9));

-- Location: FF_X58_Y25_N29
\entrada|ra[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(9),
	sload => VCC,
	ena => \entrada|operacao[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|ra\(0));

-- Location: LCCOMB_X60_Y25_N0
\acesso|seletor_brg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg~4_combout\ = (\acesso|estado_atual\(2) & (!\acesso|estado_atual\(1) & ((!\acesso|estado_atual\(0))))) # (!\acesso|estado_atual\(2) & (\acesso|estado_atual\(1) & (!\acesso|Equal6~0_combout\ & \acesso|estado_atual\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|estado_atual\(2),
	datab => \acesso|estado_atual\(1),
	datac => \acesso|Equal6~0_combout\,
	datad => \acesso|estado_atual\(0),
	combout => \acesso|seletor_brg~4_combout\);

-- Location: LCCOMB_X58_Y25_N28
\acesso|seletor_brg[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg[0]~15_combout\ = (!\acesso|Equal2~1_combout\ & ((\acesso|seletor_brg~4_combout\ & ((\entrada|ra\(0)))) # (!\acesso|seletor_brg~4_combout\ & (\acesso|seletor_brg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(0),
	datab => \acesso|Equal2~1_combout\,
	datac => \entrada|ra\(0),
	datad => \acesso|seletor_brg~4_combout\,
	combout => \acesso|seletor_brg[0]~15_combout\);

-- Location: IOIBUF_X115_Y10_N1
\switches[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(6),
	o => \switches[6]~input_o\);

-- Location: FF_X61_Y25_N5
\entrada|operacao_atual[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[6]~input_o\,
	sload => VCC,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(6));

-- Location: FF_X58_Y25_N3
\entrada|rb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(6),
	sload => VCC,
	ena => \entrada|operacao[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|rb\(0));

-- Location: LCCOMB_X58_Y25_N2
\acesso|seletor_brg[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg[0]~16_combout\ = (\entrada|operacao\(1) & ((\acesso|Equal6~0_combout\ & (\entrada|rb\(0))) # (!\acesso|Equal6~0_combout\ & ((\acesso|seletor_brg\(0)))))) # (!\entrada|operacao\(1) & (((\acesso|seletor_brg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(1),
	datab => \acesso|Equal6~0_combout\,
	datac => \entrada|rb\(0),
	datad => \acesso|seletor_brg\(0),
	combout => \acesso|seletor_brg[0]~16_combout\);

-- Location: IOIBUF_X115_Y13_N8
\switches[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(3),
	o => \switches[3]~input_o\);

-- Location: FF_X61_Y25_N29
\entrada|operacao_atual[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[3]~input_o\,
	sload => VCC,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(3));

-- Location: LCCOMB_X57_Y26_N6
\entrada|rc[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|rc[2]~2_combout\ = (!\botoes[2]~input_o\ & (\botoes[0]~input_o\ & (!\entrada|process_0~1_combout\ & \botoes[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \botoes[2]~input_o\,
	datab => \botoes[0]~input_o\,
	datac => \entrada|process_0~1_combout\,
	datad => \botoes[1]~input_o\,
	combout => \entrada|rc[2]~2_combout\);

-- Location: FF_X58_Y25_N27
\entrada|rc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(3),
	sload => VCC,
	ena => \entrada|rc[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|rc\(0));

-- Location: LCCOMB_X59_Y25_N0
\acesso|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|process_0~0_combout\ = (\entrada|operacao\(2)) # ((\entrada|operacao\(0) & !\entrada|operacao\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada|operacao\(0),
	datac => \entrada|operacao\(3),
	datad => \entrada|operacao\(2),
	combout => \acesso|process_0~0_combout\);

-- Location: LCCOMB_X58_Y25_N26
\acesso|seletor_brg[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg[0]~17_combout\ = (\acesso|Equal2~1_combout\ & ((\acesso|process_0~0_combout\ & (\acesso|seletor_brg[0]~16_combout\)) # (!\acesso|process_0~0_combout\ & ((\entrada|rc\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~1_combout\,
	datab => \acesso|seletor_brg[0]~16_combout\,
	datac => \entrada|rc\(0),
	datad => \acesso|process_0~0_combout\,
	combout => \acesso|seletor_brg[0]~17_combout\);

-- Location: LCCOMB_X59_Y26_N0
\acesso|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|Equal2~2_combout\ = (!\acesso|estado_atual\(1) & (\acesso|estado_atual\(0) & !\acesso|estado_atual\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|estado_atual\(1),
	datac => \acesso|estado_atual\(0),
	datad => \acesso|estado_atual\(2),
	combout => \acesso|Equal2~2_combout\);

-- Location: LCCOMB_X58_Y25_N20
\acesso|seletor_brg[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg[0]~14_combout\ = (\entrada|operacao\(1) & ((\acesso|Equal6~0_combout\ & (\entrada|ra\(0))) # (!\acesso|Equal6~0_combout\ & ((\entrada|rb\(0)))))) # (!\entrada|operacao\(1) & (((\entrada|rb\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(1),
	datab => \entrada|ra\(0),
	datac => \entrada|rb\(0),
	datad => \acesso|Equal6~0_combout\,
	combout => \acesso|seletor_brg[0]~14_combout\);

-- Location: LCCOMB_X58_Y25_N24
\acesso|seletor_brg[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg[0]~18_combout\ = (\acesso|Equal2~2_combout\ & (((\acesso|seletor_brg[0]~14_combout\)))) # (!\acesso|Equal2~2_combout\ & ((\acesso|seletor_brg[0]~15_combout\) # ((\acesso|seletor_brg[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg[0]~15_combout\,
	datab => \acesso|seletor_brg[0]~17_combout\,
	datac => \acesso|Equal2~2_combout\,
	datad => \acesso|seletor_brg[0]~14_combout\,
	combout => \acesso|seletor_brg[0]~18_combout\);

-- Location: IOIBUF_X115_Y13_N1
\switches[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(16),
	o => \switches[16]~input_o\);

-- Location: IOIBUF_X115_Y14_N8
\switches[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(17),
	o => \switches[17]~input_o\);

-- Location: LCCOMB_X57_Y25_N10
\acesso|seletor_brg[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg[0]~19_combout\ = (\entrada|ler_valor~q\ & (((\switches[16]~input_o\) # (\switches[17]~input_o\)))) # (!\entrada|ler_valor~q\ & (\acesso|seletor_brg[0]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg[0]~18_combout\,
	datab => \switches[16]~input_o\,
	datac => \entrada|ler_valor~q\,
	datad => \switches[17]~input_o\,
	combout => \acesso|seletor_brg[0]~19_combout\);

-- Location: LCCOMB_X58_Y26_N28
\acesso|seletor_brg[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg[0]~7_combout\ = (!\entrada|resetar~q\ & ((\entrada|ler_valor~q\) # (\acesso|seletor_brg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada|ler_valor~q\,
	datac => \entrada|resetar~q\,
	datad => \acesso|seletor_brg~0_combout\,
	combout => \acesso|seletor_brg[0]~7_combout\);

-- Location: FF_X57_Y25_N11
\acesso|seletor_brg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|seletor_brg[0]~19_combout\,
	ena => \acesso|seletor_brg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|seletor_brg\(0));

-- Location: LCCOMB_X60_Y25_N26
\acesso|map_ula|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|process_0~0_combout\ = (\entrada|operacao\(2) & ((\entrada|operacao\(0)) # ((!\entrada|operacao\(3))))) # (!\entrada|operacao\(2) & (((\entrada|operacao\(1)) # (\entrada|operacao\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \entrada|operacao\(1),
	datac => \entrada|operacao\(2),
	datad => \entrada|operacao\(3),
	combout => \acesso|map_ula|process_0~0_combout\);

-- Location: LCCOMB_X61_Y25_N0
\acesso|map_ula|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~14_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|process_0~0_combout\,
	datad => \acesso|b_ula\(4),
	combout => \acesso|map_ula|Add0~14_combout\);

-- Location: LCCOMB_X58_Y26_N24
\acesso|a_ula[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|a_ula[0]~2_combout\ = (!\entrada|resetar~q\ & (!\entrada|ler_valor~q\ & (\acesso|Equal2~1_combout\ & \entrada|executar_operacao~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|resetar~q\,
	datab => \entrada|ler_valor~q\,
	datac => \acesso|Equal2~1_combout\,
	datad => \entrada|executar_operacao~q\,
	combout => \acesso|a_ula[0]~2_combout\);

-- Location: FF_X59_Y27_N13
\acesso|a_ula[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(4),
	sload => VCC,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(4));

-- Location: FF_X65_Y28_N17
\entrada|constante[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(3),
	sload => VCC,
	ena => \entrada|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|constante\(3));

-- Location: LCCOMB_X63_Y24_N2
\acesso|map_ula|s[13]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[13]~136_combout\ = (!\entrada|operacao\(3) & \entrada|operacao\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada|operacao\(3),
	datad => \entrada|operacao\(2),
	combout => \acesso|map_ula|s[13]~136_combout\);

-- Location: IOIBUF_X115_Y15_N8
\switches[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(2),
	o => \switches[2]~input_o\);

-- Location: LCCOMB_X62_Y29_N24
\entrada|operacao_atual[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|operacao_atual[2]~feeder_combout\ = \switches[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[2]~input_o\,
	combout => \entrada|operacao_atual[2]~feeder_combout\);

-- Location: FF_X62_Y29_N25
\entrada|operacao_atual[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \entrada|operacao_atual[2]~feeder_combout\,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(2));

-- Location: FF_X62_Y28_N13
\entrada|constante[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(2),
	sload => VCC,
	ena => \entrada|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|constante\(2));

-- Location: IOIBUF_X115_Y4_N15
\switches[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(10),
	o => \switches[10]~input_o\);

-- Location: FF_X61_Y25_N13
\entrada|operacao_atual[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[10]~input_o\,
	sload => VCC,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(10));

-- Location: FF_X58_Y25_N9
\entrada|ra[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(10),
	sload => VCC,
	ena => \entrada|operacao[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|ra\(1));

-- Location: IOIBUF_X115_Y15_N1
\switches[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(7),
	o => \switches[7]~input_o\);

-- Location: LCCOMB_X57_Y25_N16
\entrada|operacao_atual[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|operacao_atual[7]~feeder_combout\ = \switches[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[7]~input_o\,
	combout => \entrada|operacao_atual[7]~feeder_combout\);

-- Location: FF_X57_Y25_N17
\entrada|operacao_atual[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \entrada|operacao_atual[7]~feeder_combout\,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(7));

-- Location: FF_X58_Y25_N11
\entrada|rb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(7),
	sload => VCC,
	ena => \entrada|operacao[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|rb\(1));

-- Location: LCCOMB_X58_Y25_N10
\acesso|seletor_brg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg~1_combout\ = (\entrada|operacao\(1) & ((\acesso|Equal6~0_combout\ & (\entrada|ra\(1))) # (!\acesso|Equal6~0_combout\ & ((\entrada|rb\(1)))))) # (!\entrada|operacao\(1) & (((\entrada|rb\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|ra\(1),
	datab => \entrada|operacao\(1),
	datac => \entrada|rb\(1),
	datad => \acesso|Equal6~0_combout\,
	combout => \acesso|seletor_brg~1_combout\);

-- Location: LCCOMB_X59_Y25_N4
\acesso|seletor_brg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg~2_combout\ = (\acesso|Equal6~0_combout\ & ((\entrada|operacao\(1) & ((\entrada|rb\(1)))) # (!\entrada|operacao\(1) & (\acesso|seletor_brg\(1))))) # (!\acesso|Equal6~0_combout\ & (\acesso|seletor_brg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal6~0_combout\,
	datab => \acesso|seletor_brg\(1),
	datac => \entrada|operacao\(1),
	datad => \entrada|rb\(1),
	combout => \acesso|seletor_brg~2_combout\);

-- Location: IOIBUF_X115_Y18_N8
\switches[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(4),
	o => \switches[4]~input_o\);

-- Location: FF_X61_Y25_N27
\entrada|operacao_atual[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[4]~input_o\,
	sload => VCC,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(4));

-- Location: LCCOMB_X58_Y25_N4
\entrada|rc[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|rc[1]~feeder_combout\ = \entrada|operacao_atual\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \entrada|operacao_atual\(4),
	combout => \entrada|rc[1]~feeder_combout\);

-- Location: FF_X58_Y25_N5
\entrada|rc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \entrada|rc[1]~feeder_combout\,
	ena => \entrada|rc[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|rc\(1));

-- Location: LCCOMB_X59_Y25_N10
\acesso|seletor_brg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg~3_combout\ = (\acesso|Equal2~1_combout\ & ((\acesso|process_0~0_combout\ & (\acesso|seletor_brg~2_combout\)) # (!\acesso|process_0~0_combout\ & ((\entrada|rc\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~1_combout\,
	datab => \acesso|process_0~0_combout\,
	datac => \acesso|seletor_brg~2_combout\,
	datad => \entrada|rc\(1),
	combout => \acesso|seletor_brg~3_combout\);

-- Location: LCCOMB_X58_Y25_N8
\acesso|seletor_brg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg~5_combout\ = (!\acesso|Equal2~1_combout\ & ((\acesso|seletor_brg~4_combout\ & ((\entrada|ra\(1)))) # (!\acesso|seletor_brg~4_combout\ & (\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|seletor_brg~4_combout\,
	datac => \entrada|ra\(1),
	datad => \acesso|Equal2~1_combout\,
	combout => \acesso|seletor_brg~5_combout\);

-- Location: LCCOMB_X58_Y28_N18
\acesso|seletor_brg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg~6_combout\ = (\acesso|Equal2~2_combout\ & (\acesso|seletor_brg~1_combout\)) # (!\acesso|Equal2~2_combout\ & (((\acesso|seletor_brg~3_combout\) # (\acesso|seletor_brg~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg~1_combout\,
	datab => \acesso|seletor_brg~3_combout\,
	datac => \acesso|seletor_brg~5_combout\,
	datad => \acesso|Equal2~2_combout\,
	combout => \acesso|seletor_brg~6_combout\);

-- Location: LCCOMB_X58_Y28_N4
\acesso|seletor_brg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg[1]~feeder_combout\ = \acesso|seletor_brg~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg~6_combout\,
	combout => \acesso|seletor_brg[1]~feeder_combout\);

-- Location: FF_X58_Y28_N5
\acesso|seletor_brg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|seletor_brg[1]~feeder_combout\,
	asdata => \switches[17]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|seletor_brg[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|seletor_brg\(1));

-- Location: IOIBUF_X115_Y14_N1
\switches[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(1),
	o => \switches[1]~input_o\);

-- Location: LCCOMB_X62_Y29_N30
\entrada|operacao_atual[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|operacao_atual[1]~feeder_combout\ = \switches[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[1]~input_o\,
	combout => \entrada|operacao_atual[1]~feeder_combout\);

-- Location: FF_X62_Y29_N31
\entrada|operacao_atual[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \entrada|operacao_atual[1]~feeder_combout\,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(1));

-- Location: FF_X59_Y28_N13
\entrada|constante[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(1),
	sload => VCC,
	ena => \entrada|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|constante\(1));

-- Location: LCCOMB_X60_Y26_N20
\acesso|b_ula~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~0_combout\ = (\acesso|process_0~0_combout\ & ((\entrada|constante\(1)))) # (!\acesso|process_0~0_combout\ & (\acesso|map_banco_regs|saida\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|process_0~0_combout\,
	datac => \acesso|map_banco_regs|saida\(1),
	datad => \entrada|constante\(1),
	combout => \acesso|b_ula~0_combout\);

-- Location: LCCOMB_X58_Y26_N18
\acesso|wren_ram~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|wren_ram~3_combout\ = (!\entrada|resetar~q\ & (!\entrada|ler_valor~q\ & (\acesso|Equal2~0_combout\ & \entrada|executar_operacao~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|resetar~q\,
	datab => \entrada|ler_valor~q\,
	datac => \acesso|Equal2~0_combout\,
	datad => \entrada|executar_operacao~q\,
	combout => \acesso|wren_ram~3_combout\);

-- Location: LCCOMB_X59_Y25_N26
\acesso|b_ula[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula[0]~1_combout\ = (\acesso|wren_ram~3_combout\ & ((\entrada|operacao\(0)) # ((\entrada|operacao\(3)) # (!\entrada|operacao\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|wren_ram~3_combout\,
	datab => \entrada|operacao\(0),
	datac => \entrada|operacao\(3),
	datad => \entrada|operacao\(2),
	combout => \acesso|b_ula[0]~1_combout\);

-- Location: FF_X60_Y26_N21
\acesso|b_ula[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|b_ula~0_combout\,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(1));

-- Location: LCCOMB_X61_Y25_N14
\acesso|map_ula|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~5_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_ula|process_0~0_combout\,
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|Add0~5_combout\);

-- Location: LCCOMB_X62_Y26_N0
\acesso|map_ula|ShiftRight0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~23_combout\ = (!\acesso|b_ula\(2) & !\acesso|b_ula\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(2),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftRight0~23_combout\);

-- Location: LCCOMB_X60_Y26_N12
\acesso|b_ula~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~2_combout\ = (\acesso|process_0~0_combout\ & (\entrada|constante\(0))) # (!\acesso|process_0~0_combout\ & ((\acesso|map_banco_regs|saida\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|constante\(0),
	datac => \acesso|map_banco_regs|saida\(0),
	datad => \acesso|process_0~0_combout\,
	combout => \acesso|b_ula~2_combout\);

-- Location: FF_X60_Y26_N13
\acesso|b_ula[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|b_ula~2_combout\,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(0));

-- Location: LCCOMB_X59_Y26_N6
\acesso|wren_ram~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|wren_ram~2_combout\ = (\acesso|Equal6~0_combout\ & ((\acesso|wren_ram~3_combout\ & ((\entrada|operacao\(1)))) # (!\acesso|wren_ram~3_combout\ & (\acesso|wren_ram~q\)))) # (!\acesso|Equal6~0_combout\ & (((\acesso|wren_ram~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal6~0_combout\,
	datab => \acesso|wren_ram~3_combout\,
	datac => \acesso|wren_ram~q\,
	datad => \entrada|operacao\(1),
	combout => \acesso|wren_ram~2_combout\);

-- Location: FF_X59_Y26_N7
\acesso|wren_ram\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|wren_ram~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|wren_ram~q\);

-- Location: LCCOMB_X63_Y29_N8
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\ = (!\acesso|addr_ram\(13) & (\acesso|addr_ram\(15) & (\acesso|wren_ram~q\ & \acesso|addr_ram\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|addr_ram\(13),
	datab => \acesso|addr_ram\(15),
	datac => \acesso|wren_ram~q\,
	datad => \acesso|addr_ram\(14),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\);

-- Location: LCCOMB_X63_Y29_N10
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\ = (\acesso|addr_ram\(15) & (!\acesso|addr_ram\(13) & \acesso|addr_ram\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|addr_ram\(15),
	datac => \acesso|addr_ram\(13),
	datad => \acesso|addr_ram\(14),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\);

-- Location: LCCOMB_X58_Y27_N2
\acesso|data_in_ram[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[14]~feeder_combout\ = \acesso|map_banco_regs|saida\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(14),
	combout => \acesso|data_in_ram[14]~feeder_combout\);

-- Location: LCCOMB_X59_Y25_N30
\acesso|data_in_ram[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[0]~0_combout\ = (\entrada|operacao\(1) & (\acesso|Equal6~0_combout\ & \acesso|wren_ram~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(1),
	datab => \acesso|Equal6~0_combout\,
	datad => \acesso|wren_ram~3_combout\,
	combout => \acesso|data_in_ram[0]~0_combout\);

-- Location: FF_X58_Y27_N3
\acesso|data_in_ram[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[14]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(14));

-- Location: LCCOMB_X60_Y25_N10
\acesso|addr_ram[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[0]~0_combout\ = (!\entrada|resetar~q\ & (\acesso|estado_atual~0_combout\ & (\acesso|Equal6~0_combout\ & \acesso|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|resetar~q\,
	datab => \acesso|estado_atual~0_combout\,
	datac => \acesso|Equal6~0_combout\,
	datad => \acesso|Equal2~0_combout\,
	combout => \acesso|addr_ram[0]~0_combout\);

-- Location: FF_X59_Y28_N23
\acesso|addr_ram[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_ula|s\(0),
	sload => VCC,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(0));

-- Location: FF_X59_Y28_N27
\acesso|addr_ram[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_ula|s\(1),
	sload => VCC,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(1));

-- Location: FF_X62_Y28_N15
\acesso|addr_ram[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_ula|s\(2),
	sload => VCC,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(2));

-- Location: FF_X60_Y26_N5
\acesso|a_ula[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(3),
	sload => VCC,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(3));

-- Location: FF_X59_Y27_N25
\acesso|a_ula[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(2),
	sload => VCC,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(2));

-- Location: LCCOMB_X60_Y26_N26
\acesso|map_ula|ShiftLeft0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~5_combout\ = (!\acesso|b_ula\(1) & ((\acesso|b_ula\(0) & ((\acesso|a_ula\(2)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datab => \acesso|a_ula\(3),
	datac => \acesso|a_ula\(2),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftLeft0~5_combout\);

-- Location: IOIBUF_X115_Y11_N8
\switches[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(5),
	o => \switches[5]~input_o\);

-- Location: FF_X61_Y25_N19
\entrada|operacao_atual[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[5]~input_o\,
	sload => VCC,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(5));

-- Location: FF_X63_Y25_N17
\entrada|constante[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(5),
	sload => VCC,
	ena => \entrada|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|constante\(5));

-- Location: IOIBUF_X115_Y5_N15
\switches[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(11),
	o => \switches[11]~input_o\);

-- Location: FF_X61_Y25_N25
\entrada|operacao_atual[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[11]~input_o\,
	sload => VCC,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(11));

-- Location: FF_X60_Y25_N17
\entrada|ra[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(11),
	sload => VCC,
	ena => \entrada|operacao[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|ra\(2));

-- Location: LCCOMB_X59_Y25_N18
\acesso|seletor_brg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg~11_combout\ = (!\acesso|Equal2~1_combout\ & ((\acesso|seletor_brg~4_combout\ & ((\entrada|ra\(2)))) # (!\acesso|seletor_brg~4_combout\ & (\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|seletor_brg~4_combout\,
	datac => \acesso|Equal2~1_combout\,
	datad => \entrada|ra\(2),
	combout => \acesso|seletor_brg~11_combout\);

-- Location: IOIBUF_X115_Y4_N22
\switches[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(8),
	o => \switches[8]~input_o\);

-- Location: FF_X61_Y25_N31
\entrada|operacao_atual[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[8]~input_o\,
	sload => VCC,
	ena => \entrada|operacao[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|operacao_atual\(8));

-- Location: FF_X60_Y25_N9
\entrada|rb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(8),
	sload => VCC,
	ena => \entrada|operacao[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|rb\(2));

-- Location: LCCOMB_X59_Y25_N16
\acesso|seletor_brg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg~8_combout\ = (\entrada|operacao\(1) & ((\acesso|Equal6~0_combout\ & ((\entrada|ra\(2)))) # (!\acesso|Equal6~0_combout\ & (\entrada|rb\(2))))) # (!\entrada|operacao\(1) & (\entrada|rb\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|rb\(2),
	datab => \entrada|ra\(2),
	datac => \entrada|operacao\(1),
	datad => \acesso|Equal6~0_combout\,
	combout => \acesso|seletor_brg~8_combout\);

-- Location: LCCOMB_X59_Y25_N2
\acesso|seletor_brg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg~9_combout\ = (\acesso|Equal6~0_combout\ & ((\entrada|operacao\(1) & ((\entrada|rb\(2)))) # (!\entrada|operacao\(1) & (\acesso|seletor_brg\(2))))) # (!\acesso|Equal6~0_combout\ & (((\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal6~0_combout\,
	datab => \entrada|operacao\(1),
	datac => \acesso|seletor_brg\(2),
	datad => \entrada|rb\(2),
	combout => \acesso|seletor_brg~9_combout\);

-- Location: LCCOMB_X58_Y25_N18
\entrada|rc[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \entrada|rc[2]~feeder_combout\ = \entrada|operacao_atual\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \entrada|operacao_atual\(5),
	combout => \entrada|rc[2]~feeder_combout\);

-- Location: FF_X58_Y25_N19
\entrada|rc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \entrada|rc[2]~feeder_combout\,
	ena => \entrada|rc[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|rc\(2));

-- Location: LCCOMB_X59_Y25_N20
\acesso|seletor_brg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg~10_combout\ = (\acesso|Equal2~1_combout\ & ((\acesso|process_0~0_combout\ & (\acesso|seletor_brg~9_combout\)) # (!\acesso|process_0~0_combout\ & ((\entrada|rc\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~1_combout\,
	datab => \acesso|process_0~0_combout\,
	datac => \acesso|seletor_brg~9_combout\,
	datad => \entrada|rc\(2),
	combout => \acesso|seletor_brg~10_combout\);

-- Location: LCCOMB_X59_Y25_N28
\acesso|seletor_brg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg~12_combout\ = (\acesso|Equal2~2_combout\ & (((\acesso|seletor_brg~8_combout\)))) # (!\acesso|Equal2~2_combout\ & ((\acesso|seletor_brg~11_combout\) # ((\acesso|seletor_brg~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg~11_combout\,
	datab => \acesso|seletor_brg~8_combout\,
	datac => \acesso|seletor_brg~10_combout\,
	datad => \acesso|Equal2~2_combout\,
	combout => \acesso|seletor_brg~12_combout\);

-- Location: LCCOMB_X56_Y25_N8
\acesso|seletor_brg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|seletor_brg~13_combout\ = (\acesso|seletor_brg~0_combout\ & (\acesso|seletor_brg~12_combout\)) # (!\acesso|seletor_brg~0_combout\ & ((\acesso|seletor_brg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg~12_combout\,
	datac => \acesso|seletor_brg\(2),
	datad => \acesso|seletor_brg~0_combout\,
	combout => \acesso|seletor_brg~13_combout\);

-- Location: FF_X56_Y25_N9
\acesso|seletor_brg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|seletor_brg~13_combout\,
	sclr => \entrada|ler_valor~q\,
	ena => \entrada|ALT_INV_resetar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|seletor_brg\(2));

-- Location: LCCOMB_X59_Y26_N20
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\ = (\acesso|wren_ram~q\ & (!\acesso|addr_ram\(15) & (!\acesso|addr_ram\(13) & \acesso|addr_ram\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|wren_ram~q\,
	datab => \acesso|addr_ram\(15),
	datac => \acesso|addr_ram\(13),
	datad => \acesso|addr_ram\(14),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\);

-- Location: LCCOMB_X63_Y29_N28
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\ = (!\acesso|addr_ram\(13) & (\acesso|addr_ram\(14) & !\acesso|addr_ram\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|addr_ram\(13),
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\);

-- Location: LCCOMB_X58_Y27_N12
\acesso|data_in_ram[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[5]~feeder_combout\ = \acesso|map_banco_regs|saida\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|saida\(5),
	combout => \acesso|data_in_ram[5]~feeder_combout\);

-- Location: FF_X58_Y27_N13
\acesso|data_in_ram[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[5]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(5));

-- Location: LCCOMB_X65_Y25_N4
\acesso|addr_ram[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[4]~feeder_combout\ = \acesso|map_ula|s\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(4),
	combout => \acesso|addr_ram[4]~feeder_combout\);

-- Location: FF_X65_Y25_N5
\acesso|addr_ram[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[4]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(4));

-- Location: LCCOMB_X61_Y25_N6
\acesso|map_ula|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~17_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|process_0~0_combout\,
	datad => \acesso|b_ula\(5),
	combout => \acesso|map_ula|Add0~17_combout\);

-- Location: FF_X60_Y26_N31
\acesso|a_ula[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(5),
	sload => VCC,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(5));

-- Location: LCCOMB_X61_Y25_N26
\acesso|map_ula|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~15_combout\ = (\acesso|map_ula|Add0~14_combout\ & ((\acesso|a_ula\(4) & (\acesso|map_ula|Add0~13\ & VCC)) # (!\acesso|a_ula\(4) & (!\acesso|map_ula|Add0~13\)))) # (!\acesso|map_ula|Add0~14_combout\ & ((\acesso|a_ula\(4) & 
-- (!\acesso|map_ula|Add0~13\)) # (!\acesso|a_ula\(4) & ((\acesso|map_ula|Add0~13\) # (GND)))))
-- \acesso|map_ula|Add0~16\ = CARRY((\acesso|map_ula|Add0~14_combout\ & (!\acesso|a_ula\(4) & !\acesso|map_ula|Add0~13\)) # (!\acesso|map_ula|Add0~14_combout\ & ((!\acesso|map_ula|Add0~13\) # (!\acesso|a_ula\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~14_combout\,
	datab => \acesso|a_ula\(4),
	datad => VCC,
	cin => \acesso|map_ula|Add0~13\,
	combout => \acesso|map_ula|Add0~15_combout\,
	cout => \acesso|map_ula|Add0~16\);

-- Location: LCCOMB_X61_Y25_N28
\acesso|map_ula|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~18_combout\ = ((\acesso|map_ula|Add0~17_combout\ $ (\acesso|a_ula\(5) $ (!\acesso|map_ula|Add0~16\)))) # (GND)
-- \acesso|map_ula|Add0~19\ = CARRY((\acesso|map_ula|Add0~17_combout\ & ((\acesso|a_ula\(5)) # (!\acesso|map_ula|Add0~16\))) # (!\acesso|map_ula|Add0~17_combout\ & (\acesso|a_ula\(5) & !\acesso|map_ula|Add0~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~17_combout\,
	datab => \acesso|a_ula\(5),
	datad => VCC,
	cin => \acesso|map_ula|Add0~16\,
	combout => \acesso|map_ula|Add0~18_combout\,
	cout => \acesso|map_ula|Add0~19\);

-- Location: LCCOMB_X61_Y26_N30
\acesso|map_ula|s[4]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~70_combout\ = (\entrada|operacao\(3)) # ((!\entrada|operacao\(0) & \entrada|operacao\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \entrada|operacao\(1),
	datad => \entrada|operacao\(3),
	combout => \acesso|map_ula|s[4]~70_combout\);

-- Location: LCCOMB_X61_Y26_N16
\acesso|map_ula|s[4]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~69_combout\ = (\entrada|operacao\(0)) # (\entrada|operacao\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada|operacao\(0),
	datad => \entrada|operacao\(3),
	combout => \acesso|map_ula|s[4]~69_combout\);

-- Location: FF_X53_Y28_N15
\acesso|map_banco_regs|registrador_clear[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	asdata => \entrada|resetar~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|registrador_clear\(0));

-- Location: LCCOMB_X62_Y24_N24
\acesso|b_ula~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~12_combout\ = (!\entrada|operacao\(2) & (\acesso|map_banco_regs|saida\(11) & ((\entrada|operacao\(3)) # (!\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(3),
	datab => \entrada|operacao\(0),
	datac => \entrada|operacao\(2),
	datad => \acesso|map_banco_regs|saida\(11),
	combout => \acesso|b_ula~12_combout\);

-- Location: FF_X62_Y24_N25
\acesso|b_ula[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|b_ula~12_combout\,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(11));

-- Location: LCCOMB_X60_Y25_N4
\acesso|map_ula|s[2]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~50_combout\ = (\entrada|operacao\(1)) # ((\entrada|operacao\(0) & \entrada|operacao\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \entrada|operacao\(2),
	datad => \entrada|operacao\(1),
	combout => \acesso|map_ula|s[2]~50_combout\);

-- Location: LCCOMB_X61_Y26_N4
\acesso|map_ula|s[11]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[11]~121_combout\ = (\acesso|b_ula\(11) & ((\entrada|operacao\(0) & (!\acesso|a_ula\(11))) # (!\entrada|operacao\(0) & ((\acesso|a_ula\(11)) # (\acesso|map_ula|s[2]~50_combout\))))) # (!\acesso|b_ula\(11) & 
-- ((\acesso|map_ula|s[2]~50_combout\ & ((\acesso|a_ula\(11)))) # (!\acesso|map_ula|s[2]~50_combout\ & (\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \acesso|b_ula\(11),
	datac => \acesso|a_ula\(11),
	datad => \acesso|map_ula|s[2]~50_combout\,
	combout => \acesso|map_ula|s[11]~121_combout\);

-- Location: LCCOMB_X63_Y27_N18
\acesso|map_ula|s[8]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[8]~95_combout\ = (\acesso|b_ula\(3)) # ((\acesso|b_ula\(4)) # ((\entrada|operacao\(1)) # (\acesso|b_ula\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(3),
	datab => \acesso|b_ula\(4),
	datac => \entrada|operacao\(1),
	datad => \acesso|b_ula\(5),
	combout => \acesso|map_ula|s[8]~95_combout\);

-- Location: LCCOMB_X59_Y26_N2
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\ = (\acesso|wren_ram~q\ & (\acesso|addr_ram\(15) & (!\acesso|addr_ram\(13) & !\acesso|addr_ram\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|wren_ram~q\,
	datab => \acesso|addr_ram\(15),
	datac => \acesso|addr_ram\(13),
	datad => \acesso|addr_ram\(14),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\);

-- Location: LCCOMB_X63_Y29_N6
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\ = (\acesso|addr_ram\(15) & (!\acesso|addr_ram\(13) & !\acesso|addr_ram\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|addr_ram\(15),
	datac => \acesso|addr_ram\(13),
	datad => \acesso|addr_ram\(14),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\);

-- Location: LCCOMB_X58_Y24_N12
\acesso|data_in_ram[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[7]~feeder_combout\ = \acesso|map_banco_regs|saida\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|saida\(7),
	combout => \acesso|data_in_ram[7]~feeder_combout\);

-- Location: FF_X58_Y24_N13
\acesso|data_in_ram[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[7]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(7));

-- Location: LCCOMB_X60_Y27_N6
\acesso|map_ula|s[6]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[6]~84_combout\ = (\acesso|map_ula|s[4]~70_combout\ & (((\acesso|map_ula|s[4]~69_combout\) # (\acesso|a_ula\(7))))) # (!\acesso|map_ula|s[4]~70_combout\ & (\acesso|a_ula\(5) & (!\acesso|map_ula|s[4]~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~70_combout\,
	datab => \acesso|a_ula\(5),
	datac => \acesso|map_ula|s[4]~69_combout\,
	datad => \acesso|a_ula\(7),
	combout => \acesso|map_ula|s[6]~84_combout\);

-- Location: LCCOMB_X63_Y29_N12
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\ = (\acesso|addr_ram\(13) & (\acesso|addr_ram\(15) & (\acesso|wren_ram~q\ & !\acesso|addr_ram\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|addr_ram\(13),
	datab => \acesso|addr_ram\(15),
	datac => \acesso|wren_ram~q\,
	datad => \acesso|addr_ram\(14),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\);

-- Location: LCCOMB_X63_Y29_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\ = (\acesso|addr_ram\(15) & (\acesso|addr_ram\(13) & !\acesso|addr_ram\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|addr_ram\(15),
	datac => \acesso|addr_ram\(13),
	datad => \acesso|addr_ram\(14),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\);

-- Location: FF_X59_Y25_N31
\acesso|data_in_ram[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(6),
	sload => VCC,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(6));

-- Location: LCCOMB_X62_Y24_N10
\acesso|b_ula~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~8_combout\ = (!\entrada|operacao\(2) & (\acesso|map_banco_regs|saida\(7) & ((\entrada|operacao\(3)) # (!\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \entrada|operacao\(3),
	datac => \entrada|operacao\(2),
	datad => \acesso|map_banco_regs|saida\(7),
	combout => \acesso|b_ula~8_combout\);

-- Location: FF_X61_Y24_N19
\acesso|b_ula[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~8_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(7));

-- Location: LCCOMB_X61_Y24_N24
\acesso|map_ula|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~23_combout\ = \acesso|b_ula\(7) $ (\acesso|map_ula|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(7),
	datad => \acesso|map_ula|process_0~0_combout\,
	combout => \acesso|map_ula|Add0~23_combout\);

-- Location: FF_X63_Y26_N9
\acesso|a_ula[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(6),
	sload => VCC,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(6));

-- Location: LCCOMB_X61_Y25_N8
\acesso|map_ula|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~20_combout\ = \acesso|b_ula\(6) $ (\acesso|map_ula|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(6),
	datad => \acesso|map_ula|process_0~0_combout\,
	combout => \acesso|map_ula|Add0~20_combout\);

-- Location: LCCOMB_X61_Y25_N30
\acesso|map_ula|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~21_combout\ = (\acesso|a_ula\(6) & ((\acesso|map_ula|Add0~20_combout\ & (\acesso|map_ula|Add0~19\ & VCC)) # (!\acesso|map_ula|Add0~20_combout\ & (!\acesso|map_ula|Add0~19\)))) # (!\acesso|a_ula\(6) & ((\acesso|map_ula|Add0~20_combout\ 
-- & (!\acesso|map_ula|Add0~19\)) # (!\acesso|map_ula|Add0~20_combout\ & ((\acesso|map_ula|Add0~19\) # (GND)))))
-- \acesso|map_ula|Add0~22\ = CARRY((\acesso|a_ula\(6) & (!\acesso|map_ula|Add0~20_combout\ & !\acesso|map_ula|Add0~19\)) # (!\acesso|a_ula\(6) & ((!\acesso|map_ula|Add0~19\) # (!\acesso|map_ula|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(6),
	datab => \acesso|map_ula|Add0~20_combout\,
	datad => VCC,
	cin => \acesso|map_ula|Add0~19\,
	combout => \acesso|map_ula|Add0~21_combout\,
	cout => \acesso|map_ula|Add0~22\);

-- Location: LCCOMB_X61_Y24_N0
\acesso|map_ula|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~24_combout\ = ((\acesso|map_ula|Add0~23_combout\ $ (\acesso|a_ula\(7) $ (!\acesso|map_ula|Add0~22\)))) # (GND)
-- \acesso|map_ula|Add0~25\ = CARRY((\acesso|map_ula|Add0~23_combout\ & ((\acesso|a_ula\(7)) # (!\acesso|map_ula|Add0~22\))) # (!\acesso|map_ula|Add0~23_combout\ & (\acesso|a_ula\(7) & !\acesso|map_ula|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~23_combout\,
	datab => \acesso|a_ula\(7),
	datad => VCC,
	cin => \acesso|map_ula|Add0~22\,
	combout => \acesso|map_ula|Add0~24_combout\,
	cout => \acesso|map_ula|Add0~25\);

-- Location: LCCOMB_X62_Y24_N30
\acesso|map_ula|s[2]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~54_combout\ = (\entrada|operacao\(3) & (!\entrada|operacao\(0) & \entrada|operacao\(2))) # (!\entrada|operacao\(3) & ((!\entrada|operacao\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \entrada|operacao\(3),
	datac => \entrada|operacao\(2),
	combout => \acesso|map_ula|s[2]~54_combout\);

-- Location: LCCOMB_X60_Y27_N10
\acesso|map_ula|s[7]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[7]~92_combout\ = (\acesso|b_ula\(7) & ((\acesso|a_ula\(7) & ((!\entrada|operacao\(0)))) # (!\acesso|a_ula\(7) & ((\acesso|map_ula|s[2]~50_combout\) # (\entrada|operacao\(0)))))) # (!\acesso|b_ula\(7) & ((\acesso|map_ula|s[2]~50_combout\ 
-- & (\acesso|a_ula\(7))) # (!\acesso|map_ula|s[2]~50_combout\ & ((\entrada|operacao\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(7),
	datab => \acesso|a_ula\(7),
	datac => \acesso|map_ula|s[2]~50_combout\,
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[7]~92_combout\);

-- Location: LCCOMB_X58_Y24_N14
\acesso|data_in_ram[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[9]~feeder_combout\ = \acesso|map_banco_regs|saida\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(9),
	combout => \acesso|data_in_ram[9]~feeder_combout\);

-- Location: FF_X58_Y24_N15
\acesso|data_in_ram[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[9]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(9));

-- Location: FF_X61_Y26_N31
\acesso|addr_ram[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_ula|s\(8),
	sload => VCC,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(8));

-- Location: LCCOMB_X63_Y24_N14
\acesso|map_ula|ShiftLeft0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~20_combout\ = (\acesso|b_ula\(1) & (\acesso|a_ula\(6))) # (!\acesso|b_ula\(1) & ((\acesso|a_ula\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|a_ula\(6),
	datac => \acesso|a_ula\(8),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X63_Y24_N18
\acesso|map_ula|ShiftLeft0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~22_combout\ = (!\acesso|b_ula\(0) & ((\acesso|b_ula\(1) & (\acesso|a_ula\(7))) # (!\acesso|b_ula\(1) & ((\acesso|a_ula\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(7),
	datab => \acesso|b_ula\(1),
	datac => \acesso|b_ula\(0),
	datad => \acesso|a_ula\(9),
	combout => \acesso|map_ula|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X63_Y24_N4
\acesso|map_ula|ShiftLeft0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~23_combout\ = (\acesso|map_ula|ShiftLeft0~22_combout\) # ((\acesso|b_ula\(0) & \acesso|map_ula|ShiftLeft0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(0),
	datac => \acesso|map_ula|ShiftLeft0~20_combout\,
	datad => \acesso|map_ula|ShiftLeft0~22_combout\,
	combout => \acesso|map_ula|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X60_Y26_N0
\acesso|map_ula|ShiftLeft0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~11_combout\ = (\acesso|b_ula\(1) & (\acesso|a_ula\(3))) # (!\acesso|b_ula\(1) & ((\acesso|a_ula\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|a_ula\(3),
	datac => \acesso|a_ula\(5),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X59_Y27_N18
\acesso|map_ula|ShiftLeft0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~10_combout\ = (\acesso|b_ula\(1) & ((\acesso|a_ula\(2)))) # (!\acesso|b_ula\(1) & (\acesso|a_ula\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(4),
	datab => \acesso|a_ula\(2),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X63_Y27_N6
\acesso|map_ula|ShiftLeft0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~12_combout\ = (\acesso|b_ula\(0) & ((\acesso|map_ula|ShiftLeft0~10_combout\))) # (!\acesso|b_ula\(0) & (\acesso|map_ula|ShiftLeft0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datac => \acesso|map_ula|ShiftLeft0~11_combout\,
	datad => \acesso|map_ula|ShiftLeft0~10_combout\,
	combout => \acesso|map_ula|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X62_Y27_N12
\acesso|map_ula|s[8]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[8]~97_combout\ = (\entrada|operacao\(1)) # ((\acesso|b_ula\(2) & \acesso|map_ula|s[2]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(2),
	datac => \entrada|operacao\(1),
	datad => \acesso|map_ula|s[2]~45_combout\,
	combout => \acesso|map_ula|s[8]~97_combout\);

-- Location: LCCOMB_X61_Y25_N2
\acesso|map_ula|s[8]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[8]~173_combout\ = \entrada|operacao\(1) $ (((\acesso|b_ula\(4)) # ((\acesso|b_ula\(3)) # (\acesso|b_ula\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(4),
	datab => \acesso|b_ula\(3),
	datac => \entrada|operacao\(1),
	datad => \acesso|b_ula\(5),
	combout => \acesso|map_ula|s[8]~173_combout\);

-- Location: LCCOMB_X60_Y28_N6
\acesso|map_ula|ShiftLeft0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~1_combout\ = (\acesso|b_ula\(0) & ((\acesso|a_ula\(0)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|a_ula\(1),
	datac => \acesso|a_ula\(0),
	datad => \acesso|b_ula\(0),
	combout => \acesso|map_ula|ShiftLeft0~1_combout\);

-- Location: LCCOMB_X63_Y25_N8
\acesso|map_ula|s[9]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[9]~104_combout\ = (!\acesso|b_ula\(1) & (!\acesso|map_ula|ShiftLeft0~0_combout\ & (!\acesso|b_ula\(2) & \acesso|map_ula|ShiftLeft0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(1),
	datab => \acesso|map_ula|ShiftLeft0~0_combout\,
	datac => \acesso|b_ula\(2),
	datad => \acesso|map_ula|ShiftLeft0~1_combout\,
	combout => \acesso|map_ula|s[9]~104_combout\);

-- Location: FF_X63_Y26_N25
\acesso|a_ula[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(15),
	sload => VCC,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(15));

-- Location: LCCOMB_X59_Y26_N30
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\ = (\acesso|wren_ram~q\ & (!\acesso|addr_ram\(15) & (\acesso|addr_ram\(13) & \acesso|addr_ram\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|wren_ram~q\,
	datab => \acesso|addr_ram\(15),
	datac => \acesso|addr_ram\(13),
	datad => \acesso|addr_ram\(14),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\);

-- Location: LCCOMB_X63_Y29_N20
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\ = (\acesso|addr_ram\(13) & (!\acesso|addr_ram\(15) & \acesso|addr_ram\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|addr_ram\(13),
	datab => \acesso|addr_ram\(15),
	datad => \acesso|addr_ram\(14),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\);

-- Location: LCCOMB_X58_Y24_N24
\acesso|data_in_ram[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[13]~feeder_combout\ = \acesso|map_banco_regs|saida\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|saida\(13),
	combout => \acesso|data_in_ram[13]~feeder_combout\);

-- Location: FF_X58_Y24_N25
\acesso|data_in_ram[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[13]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(13));

-- Location: FF_X62_Y26_N17
\acesso|addr_ram[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_ula|s\(10),
	sload => VCC,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(10));

-- Location: FF_X60_Y27_N29
\acesso|addr_ram[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_ula|s\(11),
	sload => VCC,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(11));

-- Location: LCCOMB_X62_Y25_N0
\acesso|map_ula|s[12]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[12]~126_combout\ = (\entrada|operacao\(0) & ((\acesso|map_ula|s[2]~45_combout\) # (!\entrada|operacao\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[2]~45_combout\,
	datac => \entrada|operacao\(1),
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[12]~126_combout\);

-- Location: LCCOMB_X63_Y25_N6
\acesso|map_ula|s[12]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[12]~127_combout\ = (\entrada|operacao\(0) & (((!\entrada|operacao\(1))))) # (!\entrada|operacao\(0) & ((\entrada|operacao\(1) & ((\acesso|a_ula\(13)))) # (!\entrada|operacao\(1) & (\acesso|a_ula\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \acesso|a_ula\(11),
	datac => \acesso|a_ula\(13),
	datad => \entrada|operacao\(1),
	combout => \acesso|map_ula|s[12]~127_combout\);

-- Location: LCCOMB_X58_Y27_N24
\acesso|data_in_ram[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[12]~feeder_combout\ = \acesso|map_banco_regs|saida\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(12),
	combout => \acesso|data_in_ram[12]~feeder_combout\);

-- Location: FF_X58_Y27_N25
\acesso|data_in_ram[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[12]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(12));

-- Location: M9K_X64_Y36_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y38_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N30
\acesso|entrada_brg~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~87_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout\,
	combout => \acesso|entrada_brg~87_combout\);

-- Location: LCCOMB_X59_Y26_N24
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\ = (\acesso|wren_ram~q\ & (!\acesso|addr_ram\(15) & (!\acesso|addr_ram\(13) & !\acesso|addr_ram\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|wren_ram~q\,
	datab => \acesso|addr_ram\(15),
	datac => \acesso|addr_ram\(13),
	datad => \acesso|addr_ram\(14),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\);

-- Location: LCCOMB_X63_Y29_N22
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\ = (!\acesso|addr_ram\(15) & (!\acesso|addr_ram\(13) & !\acesso|addr_ram\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|addr_ram\(15),
	datac => \acesso|addr_ram\(13),
	datad => \acesso|addr_ram\(14),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\);

-- Location: M9K_X64_Y34_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000128B512B5",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N4
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\ = (\acesso|addr_ram\(13) & (\acesso|wren_ram~q\ & (!\acesso|addr_ram\(14) & !\acesso|addr_ram\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|addr_ram\(13),
	datab => \acesso|wren_ram~q\,
	datac => \acesso|addr_ram\(14),
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\);

-- Location: LCCOMB_X63_Y29_N2
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\ = (!\acesso|addr_ram\(15) & (\acesso|addr_ram\(13) & !\acesso|addr_ram\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|addr_ram\(15),
	datac => \acesso|addr_ram\(13),
	datad => \acesso|addr_ram\(14),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\);

-- Location: M9K_X64_Y39_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N16
\acesso|entrada_brg~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~86_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout\,
	combout => \acesso|entrada_brg~86_combout\);

-- Location: LCCOMB_X63_Y32_N0
\acesso|entrada_brg~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~88_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~87_combout\) # (\acesso|entrada_brg~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~87_combout\,
	datad => \acesso|entrada_brg~86_combout\,
	combout => \acesso|entrada_brg~88_combout\);

-- Location: M9K_X64_Y32_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N18
\acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\ = (\acesso|addr_ram\(13) & (\acesso|addr_ram\(15) & (\acesso|wren_ram~q\ & \acesso|addr_ram\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|addr_ram\(13),
	datab => \acesso|addr_ram\(15),
	datac => \acesso|wren_ram~q\,
	datad => \acesso|addr_ram\(14),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\);

-- Location: LCCOMB_X63_Y29_N16
\acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\ = (\acesso|addr_ram\(15) & (\acesso|addr_ram\(13) & \acesso|addr_ram\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|addr_ram\(15),
	datac => \acesso|addr_ram\(13),
	datad => \acesso|addr_ram\(14),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\);

-- Location: M9K_X64_Y31_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N20
\acesso|entrada_brg~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~90_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout\,
	combout => \acesso|entrada_brg~90_combout\);

-- Location: M9K_X64_Y35_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N18
\acesso|entrada_brg~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~89_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout\,
	combout => \acesso|entrada_brg~89_combout\);

-- Location: LCCOMB_X63_Y32_N2
\acesso|entrada_brg~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~91_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~90_combout\) # (\acesso|entrada_brg~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|entrada_brg~90_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datad => \acesso|entrada_brg~89_combout\,
	combout => \acesso|entrada_brg~91_combout\);

-- Location: LCCOMB_X62_Y25_N28
\acesso|entrada_brg~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~92_combout\ = (\acesso|Equal2~0_combout\ & (\acesso|map_ula|s\(12))) # (!\acesso|Equal2~0_combout\ & (((\acesso|entrada_brg~88_combout\) # (\acesso|entrada_brg~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(12),
	datab => \acesso|Equal2~0_combout\,
	datac => \acesso|entrada_brg~88_combout\,
	datad => \acesso|entrada_brg~91_combout\,
	combout => \acesso|entrada_brg~92_combout\);

-- Location: LCCOMB_X62_Y25_N24
\acesso|entrada_brg[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[12]~feeder_combout\ = \acesso|entrada_brg~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~92_combout\,
	combout => \acesso|entrada_brg[12]~feeder_combout\);

-- Location: LCCOMB_X58_Y28_N28
\acesso|entrada_brg[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[0]~7_combout\ = (\acesso|Equal2~1_combout\) # ((\acesso|Equal2~2_combout\) # (!\acesso|seletor_brg~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|Equal2~1_combout\,
	datac => \acesso|seletor_brg~0_combout\,
	datad => \acesso|Equal2~2_combout\,
	combout => \acesso|entrada_brg[0]~7_combout\);

-- Location: LCCOMB_X61_Y28_N16
\acesso|entrada_brg[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[0]~8_combout\ = (!\entrada|resetar~q\ & ((\entrada|ler_valor~q\) # ((\acesso|seletor_brg~4_combout\ & !\acesso|entrada_brg[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|resetar~q\,
	datab => \entrada|ler_valor~q\,
	datac => \acesso|seletor_brg~4_combout\,
	datad => \acesso|entrada_brg[0]~7_combout\,
	combout => \acesso|entrada_brg[0]~8_combout\);

-- Location: FF_X62_Y25_N25
\acesso|entrada_brg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[12]~feeder_combout\,
	asdata => \switches[12]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(12));

-- Location: LCCOMB_X54_Y29_N30
\acesso|map_banco_regs|r1|saida~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~13_combout\ = (\acesso|entrada_brg\(12) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|entrada_brg\(12),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|saida~13_combout\);

-- Location: LCCOMB_X54_Y29_N26
\acesso|map_banco_regs|r6|saida[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[12]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~13_combout\,
	combout => \acesso|map_banco_regs|r6|saida[12]~feeder_combout\);

-- Location: LCCOMB_X54_Y28_N6
\acesso|map_banco_regs|load_registrador[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|load_registrador[1]~3_combout\ = (!\acesso|seletor_brg\(1) & \acesso|seletor_brg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datad => \acesso|seletor_brg\(0),
	combout => \acesso|map_banco_regs|load_registrador[1]~3_combout\);

-- Location: LCCOMB_X60_Y26_N6
\acesso|ler_escrever_brg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|ler_escrever_brg~0_combout\ = (\entrada|operacao\(2) & (((\entrada|operacao\(0)) # (!\entrada|operacao\(3))) # (!\entrada|operacao\(1)))) # (!\entrada|operacao\(2) & (((!\entrada|operacao\(3) & \entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(2),
	datab => \entrada|operacao\(1),
	datac => \entrada|operacao\(3),
	datad => \entrada|operacao\(0),
	combout => \acesso|ler_escrever_brg~0_combout\);

-- Location: LCCOMB_X58_Y26_N10
\acesso|ler_escrever_brg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|ler_escrever_brg~1_combout\ = (\acesso|Equal2~2_combout\) # ((\acesso|Equal2~1_combout\ & ((!\acesso|ler_escrever_brg~q\) # (!\acesso|ler_escrever_brg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|ler_escrever_brg~0_combout\,
	datab => \acesso|Equal2~1_combout\,
	datac => \acesso|Equal2~2_combout\,
	datad => \acesso|ler_escrever_brg~q\,
	combout => \acesso|ler_escrever_brg~1_combout\);

-- Location: LCCOMB_X58_Y26_N16
\acesso|ler_escrever_brg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|ler_escrever_brg~2_combout\ = (\acesso|seletor_brg~0_combout\ & (!\acesso|ler_escrever_brg~1_combout\ & ((\acesso|ler_escrever_brg~q\) # (\acesso|seletor_brg~4_combout\)))) # (!\acesso|seletor_brg~0_combout\ & (((\acesso|ler_escrever_brg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg~0_combout\,
	datab => \acesso|ler_escrever_brg~1_combout\,
	datac => \acesso|ler_escrever_brg~q\,
	datad => \acesso|seletor_brg~4_combout\,
	combout => \acesso|ler_escrever_brg~2_combout\);

-- Location: FF_X58_Y26_N17
\acesso|ler_escrever_brg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|ler_escrever_brg~2_combout\,
	sclr => \entrada|ler_valor~q\,
	ena => \entrada|ALT_INV_resetar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|ler_escrever_brg~q\);

-- Location: LCCOMB_X57_Y26_N12
\acesso|map_banco_regs|load_registrador[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|load_registrador[2]~1_combout\ = (!\entrada|resetar~q\ & \acesso|ler_escrever_brg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada|resetar~q\,
	datad => \acesso|ler_escrever_brg~q\,
	combout => \acesso|map_banco_regs|load_registrador[2]~1_combout\);

-- Location: LCCOMB_X53_Y28_N2
\acesso|map_banco_regs|load_registrador[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|load_registrador[5]~4_combout\ = (\acesso|map_banco_regs|load_registrador[2]~1_combout\ & (\acesso|map_banco_regs|load_registrador[1]~3_combout\ & (\acesso|seletor_brg\(2)))) # (!\acesso|map_banco_regs|load_registrador[2]~1_combout\ 
-- & (((\acesso|map_banco_regs|load_registrador\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|load_registrador[1]~3_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|load_registrador\(5),
	datad => \acesso|map_banco_regs|load_registrador[2]~1_combout\,
	combout => \acesso|map_banco_regs|load_registrador[5]~4_combout\);

-- Location: FF_X53_Y28_N3
\acesso|map_banco_regs|load_registrador[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|load_registrador[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|load_registrador\(5));

-- Location: LCCOMB_X53_Y28_N30
\acesso|map_banco_regs|r6|saida[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[11]~0_combout\ = (\acesso|map_banco_regs|registrador_clear\(0)) # (\acesso|map_banco_regs|load_registrador\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_clear\(0),
	datad => \acesso|map_banco_regs|load_registrador\(5),
	combout => \acesso|map_banco_regs|r6|saida[11]~0_combout\);

-- Location: FF_X54_Y29_N27
\acesso|map_banco_regs|r6|saida[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[12]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(12));

-- Location: LCCOMB_X53_Y28_N16
\acesso|map_banco_regs|load_registrador[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|load_registrador[1]~5_combout\ = (\acesso|map_banco_regs|load_registrador[2]~1_combout\ & (\acesso|map_banco_regs|load_registrador[1]~3_combout\ & (!\acesso|seletor_brg\(2)))) # 
-- (!\acesso|map_banco_regs|load_registrador[2]~1_combout\ & (((\acesso|map_banco_regs|load_registrador\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|load_registrador[1]~3_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|load_registrador\(1),
	datad => \acesso|map_banco_regs|load_registrador[2]~1_combout\,
	combout => \acesso|map_banco_regs|load_registrador[1]~5_combout\);

-- Location: FF_X53_Y28_N17
\acesso|map_banco_regs|load_registrador[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|load_registrador[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|load_registrador\(1));

-- Location: LCCOMB_X53_Y28_N28
\acesso|map_banco_regs|r2|saida[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r2|saida[4]~0_combout\ = (\acesso|map_banco_regs|registrador_clear\(0)) # (\acesso|map_banco_regs|load_registrador\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_clear\(0),
	datad => \acesso|map_banco_regs|load_registrador\(1),
	combout => \acesso|map_banco_regs|r2|saida[4]~0_combout\);

-- Location: FF_X55_Y29_N5
\acesso|map_banco_regs|r2|saida[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~13_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(12));

-- Location: LCCOMB_X55_Y29_N4
\acesso|map_banco_regs|saida~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~61_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(12)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r2|saida\(12) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|saida\(12),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(12),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~61_combout\);

-- Location: LCCOMB_X54_Y28_N8
\acesso|map_banco_regs|load_registrador[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|load_registrador[7]~6_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(0)))) # (!\acesso|seletor_brg\(1) & (!\acesso|seletor_brg\(2) & !\acesso|seletor_brg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|seletor_brg\(2),
	datad => \acesso|seletor_brg\(0),
	combout => \acesso|map_banco_regs|load_registrador[7]~6_combout\);

-- Location: LCCOMB_X53_Y28_N10
\acesso|map_banco_regs|load_registrador[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|load_registrador[7]~7_combout\ = (\acesso|map_banco_regs|load_registrador[2]~1_combout\ & (\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|load_registrador[7]~6_combout\))) # (!\acesso|map_banco_regs|load_registrador[2]~1_combout\ 
-- & (((\acesso|map_banco_regs|load_registrador\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|load_registrador[7]~6_combout\,
	datac => \acesso|map_banco_regs|load_registrador\(7),
	datad => \acesso|map_banco_regs|load_registrador[2]~1_combout\,
	combout => \acesso|map_banco_regs|load_registrador[7]~7_combout\);

-- Location: FF_X53_Y28_N11
\acesso|map_banco_regs|load_registrador[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|load_registrador[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|load_registrador\(7));

-- Location: LCCOMB_X54_Y29_N4
\acesso|map_banco_regs|r8|saida[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r8|saida[8]~0_combout\ = (\acesso|map_banco_regs|load_registrador\(7)) # (\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|load_registrador\(7),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r8|saida[8]~0_combout\);

-- Location: FF_X55_Y29_N15
\acesso|map_banco_regs|r8|saida[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~13_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(12));

-- Location: LCCOMB_X54_Y29_N24
\acesso|map_banco_regs|r4|saida[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[12]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~13_combout\,
	combout => \acesso|map_banco_regs|r4|saida[12]~feeder_combout\);

-- Location: LCCOMB_X54_Y28_N30
\acesso|map_banco_regs|load_registrador[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|load_registrador[3]~0_combout\ = (\acesso|seletor_brg\(1) & \acesso|seletor_brg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datad => \acesso|seletor_brg\(0),
	combout => \acesso|map_banco_regs|load_registrador[3]~0_combout\);

-- Location: LCCOMB_X53_Y28_N20
\acesso|map_banco_regs|load_registrador[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|load_registrador[3]~2_combout\ = (\acesso|map_banco_regs|load_registrador[2]~1_combout\ & (\acesso|map_banco_regs|load_registrador[3]~0_combout\ & (!\acesso|seletor_brg\(2)))) # 
-- (!\acesso|map_banco_regs|load_registrador[2]~1_combout\ & (((\acesso|map_banco_regs|load_registrador\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|load_registrador[3]~0_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|load_registrador\(3),
	datad => \acesso|map_banco_regs|load_registrador[2]~1_combout\,
	combout => \acesso|map_banco_regs|load_registrador[3]~2_combout\);

-- Location: FF_X53_Y28_N21
\acesso|map_banco_regs|load_registrador[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|load_registrador[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|load_registrador\(3));

-- Location: LCCOMB_X53_Y28_N0
\acesso|map_banco_regs|r4|saida[14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[14]~0_combout\ = (\acesso|map_banco_regs|registrador_clear\(0)) # (\acesso|map_banco_regs|load_registrador\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_clear\(0),
	datad => \acesso|map_banco_regs|load_registrador\(3),
	combout => \acesso|map_banco_regs|r4|saida[14]~0_combout\);

-- Location: FF_X54_Y29_N25
\acesso|map_banco_regs|r4|saida[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[12]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(12));

-- Location: LCCOMB_X55_Y29_N14
\acesso|map_banco_regs|saida~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~62_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~61_combout\ & (\acesso|map_banco_regs|r8|saida\(12))) # (!\acesso|map_banco_regs|saida~61_combout\ & ((\acesso|map_banco_regs|r4|saida\(12)))))) # 
-- (!\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|saida~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|map_banco_regs|saida~61_combout\,
	datac => \acesso|map_banco_regs|r8|saida\(12),
	datad => \acesso|map_banco_regs|r4|saida\(12),
	combout => \acesso|map_banco_regs|saida~62_combout\);

-- Location: LCCOMB_X54_Y28_N22
\acesso|map_banco_regs|load_registrador[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|load_registrador[2]~8_combout\ = (\acesso|seletor_brg\(1) & !\acesso|seletor_brg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datad => \acesso|seletor_brg\(0),
	combout => \acesso|map_banco_regs|load_registrador[2]~8_combout\);

-- Location: LCCOMB_X53_Y28_N18
\acesso|map_banco_regs|load_registrador[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|load_registrador[6]~12_combout\ = (\acesso|map_banco_regs|load_registrador[2]~1_combout\ & (\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|load_registrador[2]~8_combout\))) # 
-- (!\acesso|map_banco_regs|load_registrador[2]~1_combout\ & (((\acesso|map_banco_regs|load_registrador\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|load_registrador[2]~8_combout\,
	datac => \acesso|map_banco_regs|load_registrador\(6),
	datad => \acesso|map_banco_regs|load_registrador[2]~1_combout\,
	combout => \acesso|map_banco_regs|load_registrador[6]~12_combout\);

-- Location: FF_X53_Y28_N19
\acesso|map_banco_regs|load_registrador[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|load_registrador[6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|load_registrador\(6));

-- Location: LCCOMB_X53_Y28_N14
\acesso|map_banco_regs|r7|saida[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|saida[9]~0_combout\ = (\acesso|map_banco_regs|registrador_clear\(0)) # (\acesso|map_banco_regs|load_registrador\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|registrador_clear\(0),
	datad => \acesso|map_banco_regs|load_registrador\(6),
	combout => \acesso|map_banco_regs|r7|saida[9]~0_combout\);

-- Location: FF_X53_Y28_N29
\acesso|map_banco_regs|r7|saida[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~13_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(12));

-- Location: LCCOMB_X54_Y28_N16
\acesso|map_banco_regs|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|Equal0~0_combout\ = (!\acesso|seletor_brg\(1) & !\acesso|seletor_brg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datad => \acesso|seletor_brg\(0),
	combout => \acesso|map_banco_regs|Equal0~0_combout\);

-- Location: LCCOMB_X53_Y28_N26
\acesso|map_banco_regs|load_registrador[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|load_registrador[4]~10_combout\ = (\acesso|map_banco_regs|load_registrador[2]~1_combout\ & (\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|Equal0~0_combout\))) # (!\acesso|map_banco_regs|load_registrador[2]~1_combout\ & 
-- (((\acesso|map_banco_regs|load_registrador\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|Equal0~0_combout\,
	datac => \acesso|map_banco_regs|load_registrador\(4),
	datad => \acesso|map_banco_regs|load_registrador[2]~1_combout\,
	combout => \acesso|map_banco_regs|load_registrador[4]~10_combout\);

-- Location: FF_X53_Y28_N27
\acesso|map_banco_regs|load_registrador[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|load_registrador[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|load_registrador\(4));

-- Location: LCCOMB_X56_Y28_N22
\acesso|map_banco_regs|r5|saida[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|saida[4]~0_combout\ = (\acesso|map_banco_regs|load_registrador\(4)) # (\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|load_registrador\(4),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r5|saida[4]~0_combout\);

-- Location: FF_X55_Y27_N9
\acesso|map_banco_regs|r5|saida[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~13_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(12));

-- Location: LCCOMB_X54_Y28_N14
\acesso|map_banco_regs|r3|saida[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r3|saida[12]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~13_combout\,
	combout => \acesso|map_banco_regs|r3|saida[12]~feeder_combout\);

-- Location: LCCOMB_X53_Y28_N4
\acesso|map_banco_regs|load_registrador[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|load_registrador[2]~9_combout\ = (\acesso|map_banco_regs|load_registrador[2]~1_combout\ & (!\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|load_registrador[2]~8_combout\))) # 
-- (!\acesso|map_banco_regs|load_registrador[2]~1_combout\ & (((\acesso|map_banco_regs|load_registrador\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|load_registrador[2]~8_combout\,
	datac => \acesso|map_banco_regs|load_registrador\(2),
	datad => \acesso|map_banco_regs|load_registrador[2]~1_combout\,
	combout => \acesso|map_banco_regs|load_registrador[2]~9_combout\);

-- Location: FF_X53_Y28_N5
\acesso|map_banco_regs|load_registrador[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|load_registrador[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|load_registrador\(2));

-- Location: LCCOMB_X54_Y28_N18
\acesso|map_banco_regs|r3|saida[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r3|saida[5]~0_combout\ = (\acesso|map_banco_regs|registrador_clear\(0)) # (\acesso|map_banco_regs|load_registrador\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_clear\(0),
	datad => \acesso|map_banco_regs|load_registrador\(2),
	combout => \acesso|map_banco_regs|r3|saida[5]~0_combout\);

-- Location: FF_X54_Y28_N15
\acesso|map_banco_regs|r3|saida[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r3|saida[12]~feeder_combout\,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(12));

-- Location: LCCOMB_X53_Y28_N8
\acesso|map_banco_regs|load_registrador[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|load_registrador[0]~11_combout\ = (\acesso|map_banco_regs|load_registrador[2]~1_combout\ & (!\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|Equal0~0_combout\))) # (!\acesso|map_banco_regs|load_registrador[2]~1_combout\ & 
-- (((\acesso|map_banco_regs|load_registrador\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|Equal0~0_combout\,
	datac => \acesso|map_banco_regs|load_registrador\(0),
	datad => \acesso|map_banco_regs|load_registrador[2]~1_combout\,
	combout => \acesso|map_banco_regs|load_registrador[0]~11_combout\);

-- Location: FF_X53_Y28_N9
\acesso|map_banco_regs|load_registrador[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|load_registrador[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|load_registrador\(0));

-- Location: LCCOMB_X55_Y28_N26
\acesso|map_banco_regs|r1|saida[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida[11]~1_combout\ = (\acesso|map_banco_regs|load_registrador\(0)) # (\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|load_registrador\(0),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|saida[11]~1_combout\);

-- Location: FF_X54_Y28_N13
\acesso|map_banco_regs|r1|saida[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~13_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(12));

-- Location: LCCOMB_X54_Y28_N12
\acesso|map_banco_regs|saida~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~63_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|r3|saida\(12)) # ((\acesso|seletor_brg\(2))))) # (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|r1|saida\(12) & !\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|map_banco_regs|r3|saida\(12),
	datac => \acesso|map_banco_regs|r1|saida\(12),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~63_combout\);

-- Location: LCCOMB_X55_Y27_N8
\acesso|map_banco_regs|saida~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~64_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|saida~63_combout\ & (\acesso|map_banco_regs|r7|saida\(12))) # (!\acesso|map_banco_regs|saida~63_combout\ & ((\acesso|map_banco_regs|r5|saida\(12)))))) # 
-- (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|saida~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|saida\(12),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r5|saida\(12),
	datad => \acesso|map_banco_regs|saida~63_combout\,
	combout => \acesso|map_banco_regs|saida~64_combout\);

-- Location: LCCOMB_X56_Y27_N30
\acesso|map_banco_regs|saida~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~65_combout\ = (\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~62_combout\)) # (!\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~62_combout\,
	datad => \acesso|map_banco_regs|saida~64_combout\,
	combout => \acesso|map_banco_regs|saida~65_combout\);

-- Location: LCCOMB_X58_Y26_N30
\acesso|map_banco_regs|saida[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida[0]~5_combout\ = (!\entrada|resetar~q\ & !\acesso|ler_escrever_brg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada|resetar~q\,
	datad => \acesso|ler_escrever_brg~q\,
	combout => \acesso|map_banco_regs|saida[0]~5_combout\);

-- Location: FF_X56_Y27_N31
\acesso|map_banco_regs|saida[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~65_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(12));

-- Location: LCCOMB_X65_Y26_N20
\acesso|a_ula[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|a_ula[12]~feeder_combout\ = \acesso|map_banco_regs|saida\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(12),
	combout => \acesso|a_ula[12]~feeder_combout\);

-- Location: FF_X65_Y26_N21
\acesso|a_ula[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|a_ula[12]~feeder_combout\,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(12));

-- Location: LCCOMB_X62_Y26_N6
\acesso|map_ula|ShiftRight0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~8_combout\ = (!\acesso|b_ula\(1) & ((\acesso|b_ula\(0) & ((\acesso|a_ula\(13)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(12),
	datab => \acesso|a_ula\(13),
	datac => \acesso|b_ula\(0),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftRight0~8_combout\);

-- Location: LCCOMB_X63_Y26_N16
\acesso|map_ula|ShiftRight0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~7_combout\ = (\acesso|b_ula\(1) & ((\acesso|b_ula\(0) & (\acesso|a_ula\(15))) # (!\acesso|b_ula\(0) & ((\acesso|a_ula\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(15),
	datab => \acesso|a_ula\(14),
	datac => \acesso|b_ula\(1),
	datad => \acesso|b_ula\(0),
	combout => \acesso|map_ula|ShiftRight0~7_combout\);

-- Location: LCCOMB_X62_Y25_N30
\acesso|map_ula|ShiftRight0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~36_combout\ = (!\acesso|b_ula\(2) & ((\acesso|map_ula|ShiftRight0~8_combout\) # (\acesso|map_ula|ShiftRight0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftRight0~8_combout\,
	datab => \acesso|map_ula|ShiftRight0~7_combout\,
	datac => \acesso|b_ula\(2),
	combout => \acesso|map_ula|ShiftRight0~36_combout\);

-- Location: LCCOMB_X63_Y24_N0
\acesso|map_ula|ShiftLeft0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~21_combout\ = (\acesso|b_ula\(0) & ((\acesso|map_ula|ShiftLeft0~17_combout\))) # (!\acesso|b_ula\(0) & (\acesso|map_ula|ShiftLeft0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(0),
	datac => \acesso|map_ula|ShiftLeft0~20_combout\,
	datad => \acesso|map_ula|ShiftLeft0~17_combout\,
	combout => \acesso|map_ula|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X62_Y25_N8
\acesso|map_ula|s[2]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~41_combout\ = (\acesso|b_ula\(2)) # (\acesso|b_ula\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|b_ula\(2),
	datad => \acesso|b_ula\(3),
	combout => \acesso|map_ula|s[2]~41_combout\);

-- Location: LCCOMB_X60_Y26_N16
\acesso|map_ula|ShiftLeft0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~25_combout\ = (\acesso|b_ula\(0) & (\acesso|a_ula\(9))) # (!\acesso|b_ula\(0) & ((\acesso|a_ula\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datac => \acesso|a_ula\(9),
	datad => \acesso|a_ula\(10),
	combout => \acesso|map_ula|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X62_Y28_N14
\acesso|map_ula|s[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~42_combout\ = (\acesso|b_ula\(3)) # ((!\acesso|b_ula\(2) & \acesso|b_ula\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(3),
	datab => \acesso|b_ula\(2),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|s[2]~42_combout\);

-- Location: LCCOMB_X65_Y26_N30
\acesso|map_ula|ShiftLeft0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~30_combout\ = (\acesso|b_ula\(0) & ((\acesso|a_ula\(11)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|a_ula\(12),
	datac => \acesso|a_ula\(11),
	datad => \acesso|b_ula\(0),
	combout => \acesso|map_ula|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X62_Y25_N4
\acesso|map_ula|s[12]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[12]~124_combout\ = (\acesso|map_ula|s[2]~41_combout\ & (((\acesso|map_ula|s[2]~42_combout\)))) # (!\acesso|map_ula|s[2]~41_combout\ & ((\acesso|map_ula|s[2]~42_combout\ & (\acesso|map_ula|ShiftLeft0~25_combout\)) # 
-- (!\acesso|map_ula|s[2]~42_combout\ & ((\acesso|map_ula|ShiftLeft0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftLeft0~25_combout\,
	datab => \acesso|map_ula|s[2]~41_combout\,
	datac => \acesso|map_ula|s[2]~42_combout\,
	datad => \acesso|map_ula|ShiftLeft0~30_combout\,
	combout => \acesso|map_ula|s[12]~124_combout\);

-- Location: LCCOMB_X59_Y27_N4
\acesso|map_ula|ShiftLeft0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~7_combout\ = (\acesso|b_ula\(0) & ((\acesso|b_ula\(1) & (\acesso|a_ula\(1))) # (!\acesso|b_ula\(1) & ((\acesso|a_ula\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datab => \acesso|a_ula\(1),
	datac => \acesso|a_ula\(3),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftLeft0~7_combout\);

-- Location: LCCOMB_X59_Y27_N30
\acesso|map_ula|ShiftLeft0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~6_combout\ = (\acesso|b_ula\(2) & (\acesso|a_ula\(0) & (!\acesso|b_ula\(0) & !\acesso|b_ula\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(2),
	datab => \acesso|a_ula\(0),
	datac => \acesso|b_ula\(0),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftLeft0~6_combout\);

-- Location: LCCOMB_X59_Y27_N10
\acesso|map_ula|ShiftLeft0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~8_combout\ = (!\acesso|b_ula\(0) & ((\acesso|b_ula\(1) & ((\acesso|a_ula\(2)))) # (!\acesso|b_ula\(1) & (\acesso|a_ula\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(4),
	datab => \acesso|a_ula\(2),
	datac => \acesso|b_ula\(0),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X59_Y27_N20
\acesso|map_ula|ShiftLeft0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~9_combout\ = (\acesso|map_ula|ShiftLeft0~6_combout\) # ((!\acesso|b_ula\(2) & ((\acesso|map_ula|ShiftLeft0~7_combout\) # (\acesso|map_ula|ShiftLeft0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(2),
	datab => \acesso|map_ula|ShiftLeft0~7_combout\,
	datac => \acesso|map_ula|ShiftLeft0~6_combout\,
	datad => \acesso|map_ula|ShiftLeft0~8_combout\,
	combout => \acesso|map_ula|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X62_Y25_N2
\acesso|map_ula|s[12]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[12]~125_combout\ = (\acesso|map_ula|s[2]~41_combout\ & ((\acesso|map_ula|s[12]~124_combout\ & ((\acesso|map_ula|ShiftLeft0~9_combout\))) # (!\acesso|map_ula|s[12]~124_combout\ & (\acesso|map_ula|ShiftLeft0~21_combout\)))) # 
-- (!\acesso|map_ula|s[2]~41_combout\ & (((\acesso|map_ula|s[12]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftLeft0~21_combout\,
	datab => \acesso|map_ula|s[2]~41_combout\,
	datac => \acesso|map_ula|s[12]~124_combout\,
	datad => \acesso|map_ula|ShiftLeft0~9_combout\,
	combout => \acesso|map_ula|s[12]~125_combout\);

-- Location: LCCOMB_X62_Y25_N20
\acesso|map_ula|s[12]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[12]~175_combout\ = (!\acesso|b_ula\(5) & (!\acesso|b_ula\(4) & \acesso|map_ula|s[12]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(5),
	datac => \acesso|b_ula\(4),
	datad => \acesso|map_ula|s[12]~125_combout\,
	combout => \acesso|map_ula|s[12]~175_combout\);

-- Location: LCCOMB_X62_Y25_N22
\acesso|map_ula|s[12]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[12]~128_combout\ = (\acesso|map_ula|s[12]~126_combout\ & ((\acesso|map_ula|s[12]~127_combout\ & ((\acesso|map_ula|s[12]~175_combout\))) # (!\acesso|map_ula|s[12]~127_combout\ & (\acesso|map_ula|ShiftRight0~36_combout\)))) # 
-- (!\acesso|map_ula|s[12]~126_combout\ & (\acesso|map_ula|s[12]~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[12]~126_combout\,
	datab => \acesso|map_ula|s[12]~127_combout\,
	datac => \acesso|map_ula|ShiftRight0~36_combout\,
	datad => \acesso|map_ula|s[12]~175_combout\,
	combout => \acesso|map_ula|s[12]~128_combout\);

-- Location: LCCOMB_X59_Y25_N22
\acesso|b_ula~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~13_combout\ = (\acesso|map_banco_regs|saida\(12) & (!\entrada|operacao\(2) & ((\entrada|operacao\(3)) # (!\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(3),
	datab => \acesso|map_banco_regs|saida\(12),
	datac => \entrada|operacao\(0),
	datad => \entrada|operacao\(2),
	combout => \acesso|b_ula~13_combout\);

-- Location: FF_X59_Y25_N23
\acesso|b_ula[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|b_ula~13_combout\,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(12));

-- Location: LCCOMB_X60_Y25_N30
\acesso|map_ula|s[12]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[12]~130_combout\ = (!\acesso|a_ula\(12) & ((\acesso|map_ula|s[2]~50_combout\ & (\acesso|b_ula\(12))) # (!\acesso|map_ula|s[2]~50_combout\ & ((\entrada|operacao\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(12),
	datab => \acesso|b_ula\(12),
	datac => \acesso|map_ula|s[2]~50_combout\,
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[12]~130_combout\);

-- Location: LCCOMB_X60_Y25_N18
\acesso|map_ula|s[12]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[12]~129_combout\ = (\acesso|a_ula\(12) & ((\entrada|operacao\(0) & ((!\acesso|b_ula\(12)))) # (!\entrada|operacao\(0) & ((\entrada|operacao\(1)) # (\acesso|b_ula\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(12),
	datab => \entrada|operacao\(0),
	datac => \entrada|operacao\(1),
	datad => \acesso|b_ula\(12),
	combout => \acesso|map_ula|s[12]~129_combout\);

-- Location: LCCOMB_X62_Y25_N12
\acesso|map_ula|s[12]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[12]~131_combout\ = (\entrada|operacao\(3) & (((\acesso|map_ula|s[12]~130_combout\) # (\acesso|map_ula|s[12]~129_combout\)))) # (!\entrada|operacao\(3) & (\acesso|map_ula|s[12]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[12]~128_combout\,
	datab => \acesso|map_ula|s[12]~130_combout\,
	datac => \acesso|map_ula|s[12]~129_combout\,
	datad => \entrada|operacao\(3),
	combout => \acesso|map_ula|s[12]~131_combout\);

-- Location: LCCOMB_X60_Y25_N16
\acesso|map_ula|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~38_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|process_0~0_combout\,
	datad => \acesso|b_ula\(12),
	combout => \acesso|map_ula|Add0~38_combout\);

-- Location: LCCOMB_X61_Y24_N28
\acesso|map_ula|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~35_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|process_0~0_combout\,
	datad => \acesso|b_ula\(11),
	combout => \acesso|map_ula|Add0~35_combout\);

-- Location: LCCOMB_X62_Y24_N16
\acesso|b_ula~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~11_combout\ = (!\entrada|operacao\(2) & (\acesso|map_banco_regs|saida\(10) & ((\entrada|operacao\(3)) # (!\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(3),
	datab => \entrada|operacao\(2),
	datac => \entrada|operacao\(0),
	datad => \acesso|map_banco_regs|saida\(10),
	combout => \acesso|b_ula~11_combout\);

-- Location: FF_X61_Y24_N21
\acesso|b_ula[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~11_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(10));

-- Location: LCCOMB_X61_Y24_N22
\acesso|map_ula|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~32_combout\ = \acesso|b_ula\(10) $ (\acesso|map_ula|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(10),
	datad => \acesso|map_ula|process_0~0_combout\,
	combout => \acesso|map_ula|Add0~32_combout\);

-- Location: LCCOMB_X62_Y24_N6
\acesso|b_ula~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~10_combout\ = (!\entrada|operacao\(2) & (\acesso|map_banco_regs|saida\(9) & ((\entrada|operacao\(3)) # (!\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(3),
	datab => \entrada|operacao\(2),
	datac => \entrada|operacao\(0),
	datad => \acesso|map_banco_regs|saida\(9),
	combout => \acesso|b_ula~10_combout\);

-- Location: FF_X61_Y24_N25
\acesso|b_ula[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~10_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(9));

-- Location: LCCOMB_X61_Y24_N18
\acesso|map_ula|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~29_combout\ = \acesso|b_ula\(9) $ (\acesso|map_ula|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(9),
	datad => \acesso|map_ula|process_0~0_combout\,
	combout => \acesso|map_ula|Add0~29_combout\);

-- Location: LCCOMB_X62_Y24_N0
\acesso|b_ula~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~9_combout\ = (!\entrada|operacao\(2) & (\acesso|map_banco_regs|saida\(8) & ((\entrada|operacao\(3)) # (!\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(3),
	datab => \entrada|operacao\(2),
	datac => \entrada|operacao\(0),
	datad => \acesso|map_banco_regs|saida\(8),
	combout => \acesso|b_ula~9_combout\);

-- Location: FF_X61_Y24_N27
\acesso|b_ula[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|b_ula~9_combout\,
	sload => VCC,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(8));

-- Location: LCCOMB_X61_Y24_N26
\acesso|map_ula|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~26_combout\ = \acesso|b_ula\(8) $ (\acesso|map_ula|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|b_ula\(8),
	datad => \acesso|map_ula|process_0~0_combout\,
	combout => \acesso|map_ula|Add0~26_combout\);

-- Location: LCCOMB_X61_Y24_N2
\acesso|map_ula|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~27_combout\ = (\acesso|map_ula|Add0~26_combout\ & ((\acesso|a_ula\(8) & (\acesso|map_ula|Add0~25\ & VCC)) # (!\acesso|a_ula\(8) & (!\acesso|map_ula|Add0~25\)))) # (!\acesso|map_ula|Add0~26_combout\ & ((\acesso|a_ula\(8) & 
-- (!\acesso|map_ula|Add0~25\)) # (!\acesso|a_ula\(8) & ((\acesso|map_ula|Add0~25\) # (GND)))))
-- \acesso|map_ula|Add0~28\ = CARRY((\acesso|map_ula|Add0~26_combout\ & (!\acesso|a_ula\(8) & !\acesso|map_ula|Add0~25\)) # (!\acesso|map_ula|Add0~26_combout\ & ((!\acesso|map_ula|Add0~25\) # (!\acesso|a_ula\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~26_combout\,
	datab => \acesso|a_ula\(8),
	datad => VCC,
	cin => \acesso|map_ula|Add0~25\,
	combout => \acesso|map_ula|Add0~27_combout\,
	cout => \acesso|map_ula|Add0~28\);

-- Location: LCCOMB_X61_Y24_N4
\acesso|map_ula|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~30_combout\ = ((\acesso|map_ula|Add0~29_combout\ $ (\acesso|a_ula\(9) $ (!\acesso|map_ula|Add0~28\)))) # (GND)
-- \acesso|map_ula|Add0~31\ = CARRY((\acesso|map_ula|Add0~29_combout\ & ((\acesso|a_ula\(9)) # (!\acesso|map_ula|Add0~28\))) # (!\acesso|map_ula|Add0~29_combout\ & (\acesso|a_ula\(9) & !\acesso|map_ula|Add0~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~29_combout\,
	datab => \acesso|a_ula\(9),
	datad => VCC,
	cin => \acesso|map_ula|Add0~28\,
	combout => \acesso|map_ula|Add0~30_combout\,
	cout => \acesso|map_ula|Add0~31\);

-- Location: LCCOMB_X61_Y24_N6
\acesso|map_ula|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~33_combout\ = (\acesso|a_ula\(10) & ((\acesso|map_ula|Add0~32_combout\ & (\acesso|map_ula|Add0~31\ & VCC)) # (!\acesso|map_ula|Add0~32_combout\ & (!\acesso|map_ula|Add0~31\)))) # (!\acesso|a_ula\(10) & 
-- ((\acesso|map_ula|Add0~32_combout\ & (!\acesso|map_ula|Add0~31\)) # (!\acesso|map_ula|Add0~32_combout\ & ((\acesso|map_ula|Add0~31\) # (GND)))))
-- \acesso|map_ula|Add0~34\ = CARRY((\acesso|a_ula\(10) & (!\acesso|map_ula|Add0~32_combout\ & !\acesso|map_ula|Add0~31\)) # (!\acesso|a_ula\(10) & ((!\acesso|map_ula|Add0~31\) # (!\acesso|map_ula|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(10),
	datab => \acesso|map_ula|Add0~32_combout\,
	datad => VCC,
	cin => \acesso|map_ula|Add0~31\,
	combout => \acesso|map_ula|Add0~33_combout\,
	cout => \acesso|map_ula|Add0~34\);

-- Location: LCCOMB_X61_Y24_N8
\acesso|map_ula|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~36_combout\ = ((\acesso|map_ula|Add0~35_combout\ $ (\acesso|a_ula\(11) $ (!\acesso|map_ula|Add0~34\)))) # (GND)
-- \acesso|map_ula|Add0~37\ = CARRY((\acesso|map_ula|Add0~35_combout\ & ((\acesso|a_ula\(11)) # (!\acesso|map_ula|Add0~34\))) # (!\acesso|map_ula|Add0~35_combout\ & (\acesso|a_ula\(11) & !\acesso|map_ula|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~35_combout\,
	datab => \acesso|a_ula\(11),
	datad => VCC,
	cin => \acesso|map_ula|Add0~34\,
	combout => \acesso|map_ula|Add0~36_combout\,
	cout => \acesso|map_ula|Add0~37\);

-- Location: LCCOMB_X61_Y24_N10
\acesso|map_ula|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~39_combout\ = (\acesso|map_ula|Add0~38_combout\ & ((\acesso|a_ula\(12) & (\acesso|map_ula|Add0~37\ & VCC)) # (!\acesso|a_ula\(12) & (!\acesso|map_ula|Add0~37\)))) # (!\acesso|map_ula|Add0~38_combout\ & ((\acesso|a_ula\(12) & 
-- (!\acesso|map_ula|Add0~37\)) # (!\acesso|a_ula\(12) & ((\acesso|map_ula|Add0~37\) # (GND)))))
-- \acesso|map_ula|Add0~40\ = CARRY((\acesso|map_ula|Add0~38_combout\ & (!\acesso|a_ula\(12) & !\acesso|map_ula|Add0~37\)) # (!\acesso|map_ula|Add0~38_combout\ & ((!\acesso|map_ula|Add0~37\) # (!\acesso|a_ula\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~38_combout\,
	datab => \acesso|a_ula\(12),
	datad => VCC,
	cin => \acesso|map_ula|Add0~37\,
	combout => \acesso|map_ula|Add0~39_combout\,
	cout => \acesso|map_ula|Add0~40\);

-- Location: LCCOMB_X62_Y25_N14
\acesso|map_ula|s[12]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[12]~132_combout\ = (\acesso|map_ula|s[2]~54_combout\ & ((\acesso|map_ula|Add0~39_combout\))) # (!\acesso|map_ula|s[2]~54_combout\ & (\acesso|map_ula|s[12]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[12]~131_combout\,
	datab => \acesso|map_ula|s[2]~54_combout\,
	datad => \acesso|map_ula|Add0~39_combout\,
	combout => \acesso|map_ula|s[12]~132_combout\);

-- Location: LCCOMB_X60_Y25_N8
\acesso|map_ula|s[15]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~170_combout\ = ((!\entrada|operacao\(0)) # (!\entrada|operacao\(2))) # (!\entrada|operacao\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(3),
	datab => \entrada|operacao\(2),
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[15]~170_combout\);

-- Location: CLKCTRL_G18
\acesso|map_ula|s[15]~170clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \acesso|map_ula|s[15]~170clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \acesso|map_ula|s[15]~170clkctrl_outclk\);

-- Location: LCCOMB_X62_Y25_N10
\acesso|map_ula|s[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(12) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s[12]~132_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[12]~132_combout\,
	datab => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	datad => \acesso|map_ula|s\(12),
	combout => \acesso|map_ula|s\(12));

-- Location: FF_X61_Y25_N17
\acesso|addr_ram[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_ula|s\(12),
	sload => VCC,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(12));

-- Location: M9K_X51_Y13_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y10_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y24_N4
\acesso|entrada_brg~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~94_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout\,
	combout => \acesso|entrada_brg~94_combout\);

-- Location: M9K_X64_Y12_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018CAD62E7",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y16_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y24_N6
\acesso|entrada_brg~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~93_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout\,
	combout => \acesso|entrada_brg~93_combout\);

-- Location: LCCOMB_X60_Y24_N30
\acesso|entrada_brg~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~95_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~94_combout\) # (\acesso|entrada_brg~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~94_combout\,
	datad => \acesso|entrada_brg~93_combout\,
	combout => \acesso|entrada_brg~95_combout\);

-- Location: M9K_X37_Y22_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y13_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y24_N8
\acesso|entrada_brg~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~96_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout\,
	combout => \acesso|entrada_brg~96_combout\);

-- Location: M9K_X64_Y11_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y17_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y24_N2
\acesso|entrada_brg~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~97_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout\,
	combout => \acesso|entrada_brg~97_combout\);

-- Location: LCCOMB_X60_Y24_N12
\acesso|entrada_brg~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~98_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~96_combout\) # ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & \acesso|entrada_brg~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~96_combout\,
	datad => \acesso|entrada_brg~97_combout\,
	combout => \acesso|entrada_brg~98_combout\);

-- Location: LCCOMB_X60_Y24_N18
\acesso|entrada_brg~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~99_combout\ = (\acesso|Equal2~0_combout\ & (\acesso|map_ula|s\(13))) # (!\acesso|Equal2~0_combout\ & (((\acesso|entrada_brg~95_combout\) # (\acesso|entrada_brg~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~0_combout\,
	datab => \acesso|map_ula|s\(13),
	datac => \acesso|entrada_brg~95_combout\,
	datad => \acesso|entrada_brg~98_combout\,
	combout => \acesso|entrada_brg~99_combout\);

-- Location: LCCOMB_X60_Y24_N22
\acesso|entrada_brg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[13]~feeder_combout\ = \acesso|entrada_brg~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~99_combout\,
	combout => \acesso|entrada_brg[13]~feeder_combout\);

-- Location: FF_X60_Y24_N23
\acesso|entrada_brg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[13]~feeder_combout\,
	asdata => \switches[13]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(13));

-- Location: LCCOMB_X53_Y28_N22
\acesso|map_banco_regs|r1|saida~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~14_combout\ = (!\acesso|map_banco_regs|registrador_clear\(0) & \acesso|entrada_brg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_clear\(0),
	datac => \acesso|entrada_brg\(13),
	combout => \acesso|map_banco_regs|r1|saida~14_combout\);

-- Location: FF_X53_Y28_N23
\acesso|map_banco_regs|r7|saida[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r1|saida~14_combout\,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(13));

-- Location: FF_X56_Y28_N3
\acesso|map_banco_regs|r5|saida[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~14_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(13));

-- Location: FF_X54_Y28_N7
\acesso|map_banco_regs|r3|saida[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~14_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(13));

-- Location: FF_X55_Y28_N15
\acesso|map_banco_regs|r1|saida[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~14_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(13));

-- Location: LCCOMB_X55_Y28_N14
\acesso|map_banco_regs|saida~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~68_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r3|saida\(13))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r1|saida\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r3|saida\(13),
	datac => \acesso|map_banco_regs|r1|saida\(13),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~68_combout\);

-- Location: LCCOMB_X56_Y27_N8
\acesso|map_banco_regs|saida~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~69_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|saida~68_combout\ & (\acesso|map_banco_regs|r7|saida\(13))) # (!\acesso|map_banco_regs|saida~68_combout\ & ((\acesso|map_banco_regs|r5|saida\(13)))))) # 
-- (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|saida~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|saida\(13),
	datab => \acesso|map_banco_regs|r5|saida\(13),
	datac => \acesso|seletor_brg\(2),
	datad => \acesso|map_banco_regs|saida~68_combout\,
	combout => \acesso|map_banco_regs|saida~69_combout\);

-- Location: LCCOMB_X56_Y29_N0
\acesso|map_banco_regs|r4|saida[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[13]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~14_combout\,
	combout => \acesso|map_banco_regs|r4|saida[13]~feeder_combout\);

-- Location: FF_X56_Y29_N1
\acesso|map_banco_regs|r4|saida[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[13]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(13));

-- Location: LCCOMB_X56_Y29_N18
\acesso|map_banco_regs|r6|saida[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[13]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~14_combout\,
	combout => \acesso|map_banco_regs|r6|saida[13]~feeder_combout\);

-- Location: FF_X56_Y29_N19
\acesso|map_banco_regs|r6|saida[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[13]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(13));

-- Location: FF_X57_Y29_N5
\acesso|map_banco_regs|r2|saida[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~14_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(13));

-- Location: LCCOMB_X57_Y29_N4
\acesso|map_banco_regs|saida~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~66_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(13)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r2|saida\(13) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|saida\(13),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(13),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~66_combout\);

-- Location: FF_X57_Y29_N3
\acesso|map_banco_regs|r8|saida[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~14_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(13));

-- Location: LCCOMB_X57_Y29_N2
\acesso|map_banco_regs|saida~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~67_combout\ = (\acesso|map_banco_regs|saida~66_combout\ & (((\acesso|map_banco_regs|r8|saida\(13)) # (!\acesso|seletor_brg\(1))))) # (!\acesso|map_banco_regs|saida~66_combout\ & (\acesso|map_banco_regs|r4|saida\(13) & 
-- ((\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|saida\(13),
	datab => \acesso|map_banco_regs|saida~66_combout\,
	datac => \acesso|map_banco_regs|r8|saida\(13),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~67_combout\);

-- Location: LCCOMB_X56_Y27_N28
\acesso|map_banco_regs|saida~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~70_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~67_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~69_combout\,
	datad => \acesso|map_banco_regs|saida~67_combout\,
	combout => \acesso|map_banco_regs|saida~70_combout\);

-- Location: FF_X56_Y27_N29
\acesso|map_banco_regs|saida[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~70_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(13));

-- Location: FF_X63_Y26_N23
\acesso|a_ula[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(13),
	sload => VCC,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(13));

-- Location: LCCOMB_X63_Y26_N2
\acesso|map_ula|ShiftRight0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~18_combout\ = (!\acesso|b_ula\(0) & ((\acesso|b_ula\(1) & (\acesso|a_ula\(15))) # (!\acesso|b_ula\(1) & ((\acesso|a_ula\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(15),
	datab => \acesso|a_ula\(13),
	datac => \acesso|b_ula\(1),
	datad => \acesso|b_ula\(0),
	combout => \acesso|map_ula|ShiftRight0~18_combout\);

-- Location: LCCOMB_X63_Y26_N26
\acesso|map_ula|ShiftRight0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~19_combout\ = (\acesso|map_ula|ShiftRight0~18_combout\) # ((\acesso|b_ula\(0) & (!\acesso|b_ula\(1) & \acesso|a_ula\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datab => \acesso|b_ula\(1),
	datac => \acesso|a_ula\(14),
	datad => \acesso|map_ula|ShiftRight0~18_combout\,
	combout => \acesso|map_ula|ShiftRight0~19_combout\);

-- Location: LCCOMB_X63_Y26_N0
\acesso|map_ula|ShiftRight0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~22_combout\ = (\acesso|b_ula\(2) & (\acesso|map_ula|ShiftRight0~19_combout\)) # (!\acesso|b_ula\(2) & ((\acesso|map_ula|ShiftRight0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(2),
	datac => \acesso|map_ula|ShiftRight0~19_combout\,
	datad => \acesso|map_ula|ShiftRight0~21_combout\,
	combout => \acesso|map_ula|ShiftRight0~22_combout\);

-- Location: LCCOMB_X63_Y25_N2
\acesso|map_ula|s[9]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[9]~105_combout\ = (\acesso|map_ula|s[8]~97_combout\ & (\acesso|map_ula|s[8]~173_combout\ & ((\acesso|map_ula|ShiftRight0~22_combout\)))) # (!\acesso|map_ula|s[8]~97_combout\ & (((\acesso|map_ula|s[9]~104_combout\)) # 
-- (!\acesso|map_ula|s[8]~173_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[8]~97_combout\,
	datab => \acesso|map_ula|s[8]~173_combout\,
	datac => \acesso|map_ula|s[9]~104_combout\,
	datad => \acesso|map_ula|ShiftRight0~22_combout\,
	combout => \acesso|map_ula|s[9]~105_combout\);

-- Location: LCCOMB_X63_Y25_N12
\acesso|map_ula|s[9]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[9]~106_combout\ = (\acesso|map_ula|s[8]~95_combout\ & (((\acesso|map_ula|s[9]~105_combout\)))) # (!\acesso|map_ula|s[8]~95_combout\ & ((\acesso|map_ula|s[9]~105_combout\ & (\acesso|map_ula|ShiftLeft0~23_combout\)) # 
-- (!\acesso|map_ula|s[9]~105_combout\ & ((\acesso|map_ula|ShiftLeft0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[8]~95_combout\,
	datab => \acesso|map_ula|ShiftLeft0~23_combout\,
	datac => \acesso|map_ula|ShiftLeft0~12_combout\,
	datad => \acesso|map_ula|s[9]~105_combout\,
	combout => \acesso|map_ula|s[9]~106_combout\);

-- Location: LCCOMB_X63_Y25_N18
\acesso|map_ula|s[9]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[9]~107_combout\ = (\acesso|map_ula|s[4]~69_combout\ & (((\acesso|map_ula|s[4]~70_combout\) # (\acesso|map_ula|s[9]~106_combout\)))) # (!\acesso|map_ula|s[4]~69_combout\ & (\acesso|a_ula\(8) & (!\acesso|map_ula|s[4]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~69_combout\,
	datab => \acesso|a_ula\(8),
	datac => \acesso|map_ula|s[4]~70_combout\,
	datad => \acesso|map_ula|s[9]~106_combout\,
	combout => \acesso|map_ula|s[9]~107_combout\);

-- Location: LCCOMB_X63_Y25_N28
\acesso|map_ula|s[9]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[9]~108_combout\ = (\acesso|a_ula\(9) & ((\entrada|operacao\(0) & ((!\acesso|b_ula\(9)))) # (!\entrada|operacao\(0) & ((\acesso|map_ula|s[2]~50_combout\) # (\acesso|b_ula\(9)))))) # (!\acesso|a_ula\(9) & ((\acesso|map_ula|s[2]~50_combout\ 
-- & ((\acesso|b_ula\(9)))) # (!\acesso|map_ula|s[2]~50_combout\ & (\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \acesso|a_ula\(9),
	datac => \acesso|map_ula|s[2]~50_combout\,
	datad => \acesso|b_ula\(9),
	combout => \acesso|map_ula|s[9]~108_combout\);

-- Location: LCCOMB_X63_Y25_N22
\acesso|map_ula|s[9]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[9]~109_combout\ = (\acesso|map_ula|s[4]~70_combout\ & ((\acesso|map_ula|s[9]~107_combout\ & ((\acesso|map_ula|s[9]~108_combout\))) # (!\acesso|map_ula|s[9]~107_combout\ & (\acesso|a_ula\(10))))) # (!\acesso|map_ula|s[4]~70_combout\ & 
-- (\acesso|map_ula|s[9]~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~70_combout\,
	datab => \acesso|map_ula|s[9]~107_combout\,
	datac => \acesso|a_ula\(10),
	datad => \acesso|map_ula|s[9]~108_combout\,
	combout => \acesso|map_ula|s[9]~109_combout\);

-- Location: LCCOMB_X63_Y25_N0
\acesso|map_ula|s[9]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[9]~110_combout\ = (\acesso|map_ula|s[2]~54_combout\ & ((\acesso|map_ula|Add0~30_combout\))) # (!\acesso|map_ula|s[2]~54_combout\ & (\acesso|map_ula|s[9]~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[9]~109_combout\,
	datab => \acesso|map_ula|Add0~30_combout\,
	datad => \acesso|map_ula|s[2]~54_combout\,
	combout => \acesso|map_ula|s[9]~110_combout\);

-- Location: LCCOMB_X63_Y25_N30
\acesso|map_ula|s[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(9) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s[9]~110_combout\))) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(9),
	datab => \acesso|map_ula|s[9]~110_combout\,
	datad => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	combout => \acesso|map_ula|s\(9));

-- Location: FF_X61_Y25_N11
\acesso|addr_ram[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_ula|s\(9),
	sload => VCC,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(9));

-- Location: M9K_X37_Y24_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y20_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y24_N14
\acesso|entrada_brg~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~68_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout\,
	combout => \acesso|entrada_brg~68_combout\);

-- Location: M9K_X37_Y16_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y11_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y24_N0
\acesso|entrada_brg~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~69_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout\,
	combout => \acesso|entrada_brg~69_combout\);

-- Location: LCCOMB_X60_Y24_N10
\acesso|entrada_brg~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~70_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~68_combout\) # (\acesso|entrada_brg~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~68_combout\,
	datad => \acesso|entrada_brg~69_combout\,
	combout => \acesso|entrada_brg~70_combout\);

-- Location: M9K_X51_Y10_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y20_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y24_N26
\acesso|entrada_brg~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~66_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout\,
	combout => \acesso|entrada_brg~66_combout\);

-- Location: M9K_X51_Y12_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000106F52B96",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y19_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y24_N24
\acesso|entrada_brg~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~65_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout\,
	combout => \acesso|entrada_brg~65_combout\);

-- Location: LCCOMB_X60_Y24_N24
\acesso|entrada_brg~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~67_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~66_combout\) # (\acesso|entrada_brg~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~66_combout\,
	datad => \acesso|entrada_brg~65_combout\,
	combout => \acesso|entrada_brg~67_combout\);

-- Location: LCCOMB_X60_Y24_N20
\acesso|entrada_brg~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~71_combout\ = (\acesso|Equal2~0_combout\ & (((\acesso|map_ula|s\(9))))) # (!\acesso|Equal2~0_combout\ & ((\acesso|entrada_brg~70_combout\) # ((\acesso|entrada_brg~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|entrada_brg~70_combout\,
	datab => \acesso|Equal2~0_combout\,
	datac => \acesso|map_ula|s\(9),
	datad => \acesso|entrada_brg~67_combout\,
	combout => \acesso|entrada_brg~71_combout\);

-- Location: LCCOMB_X60_Y24_N28
\acesso|entrada_brg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[9]~feeder_combout\ = \acesso|entrada_brg~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~71_combout\,
	combout => \acesso|entrada_brg[9]~feeder_combout\);

-- Location: FF_X60_Y24_N29
\acesso|entrada_brg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[9]~feeder_combout\,
	asdata => \switches[9]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(9));

-- Location: LCCOMB_X53_Y28_N24
\acesso|map_banco_regs|r1|saida~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~10_combout\ = (!\acesso|map_banco_regs|registrador_clear\(0) & \acesso|entrada_brg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_clear\(0),
	datac => \acesso|entrada_brg\(9),
	combout => \acesso|map_banco_regs|r1|saida~10_combout\);

-- Location: LCCOMB_X54_Y29_N16
\acesso|map_banco_regs|r4|saida[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[9]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~10_combout\,
	combout => \acesso|map_banco_regs|r4|saida[9]~feeder_combout\);

-- Location: FF_X54_Y29_N17
\acesso|map_banco_regs|r4|saida[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[9]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(9));

-- Location: FF_X55_Y29_N3
\acesso|map_banco_regs|r8|saida[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~10_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(9));

-- Location: LCCOMB_X54_Y29_N22
\acesso|map_banco_regs|r6|saida[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[9]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~10_combout\,
	combout => \acesso|map_banco_regs|r6|saida[9]~feeder_combout\);

-- Location: FF_X54_Y29_N23
\acesso|map_banco_regs|r6|saida[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[9]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(9));

-- Location: FF_X55_Y29_N13
\acesso|map_banco_regs|r2|saida[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~10_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(9));

-- Location: LCCOMB_X55_Y29_N12
\acesso|map_banco_regs|saida~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~46_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(9)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r2|saida\(9) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|saida\(9),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(9),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~46_combout\);

-- Location: LCCOMB_X55_Y29_N2
\acesso|map_banco_regs|saida~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~47_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~46_combout\ & ((\acesso|map_banco_regs|r8|saida\(9)))) # (!\acesso|map_banco_regs|saida~46_combout\ & (\acesso|map_banco_regs|r4|saida\(9))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|saida\(9),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r8|saida\(9),
	datad => \acesso|map_banco_regs|saida~46_combout\,
	combout => \acesso|map_banco_regs|saida~47_combout\);

-- Location: FF_X53_Y28_N25
\acesso|map_banco_regs|r7|saida[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r1|saida~10_combout\,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(9));

-- Location: FF_X54_Y28_N17
\acesso|map_banco_regs|r3|saida[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~10_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(9));

-- Location: FF_X55_Y28_N5
\acesso|map_banco_regs|r1|saida[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~10_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(9));

-- Location: LCCOMB_X55_Y28_N4
\acesso|map_banco_regs|saida~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~48_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r3|saida\(9))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r1|saida\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r3|saida\(9),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r1|saida\(9),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~48_combout\);

-- Location: LCCOMB_X55_Y27_N28
\acesso|map_banco_regs|r5|saida[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|saida[9]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~10_combout\,
	combout => \acesso|map_banco_regs|r5|saida[9]~feeder_combout\);

-- Location: FF_X55_Y27_N29
\acesso|map_banco_regs|r5|saida[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|saida[9]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(9));

-- Location: LCCOMB_X56_Y27_N24
\acesso|map_banco_regs|saida~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~49_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|saida~48_combout\ & (\acesso|map_banco_regs|r7|saida\(9))) # (!\acesso|map_banco_regs|saida~48_combout\ & ((\acesso|map_banco_regs|r5|saida\(9)))))) # 
-- (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|saida~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|saida\(9),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|saida~48_combout\,
	datad => \acesso|map_banco_regs|r5|saida\(9),
	combout => \acesso|map_banco_regs|saida~49_combout\);

-- Location: LCCOMB_X56_Y27_N26
\acesso|map_banco_regs|saida~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~50_combout\ = (\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~47_combout\)) # (!\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~47_combout\,
	datab => \acesso|seletor_brg\(0),
	datad => \acesso|map_banco_regs|saida~49_combout\,
	combout => \acesso|map_banco_regs|saida~50_combout\);

-- Location: FF_X56_Y27_N27
\acesso|map_banco_regs|saida[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~50_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(9));

-- Location: LCCOMB_X65_Y26_N14
\acesso|a_ula[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|a_ula[9]~feeder_combout\ = \acesso|map_banco_regs|saida\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(9),
	combout => \acesso|a_ula[9]~feeder_combout\);

-- Location: FF_X65_Y26_N15
\acesso|a_ula[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|a_ula[9]~feeder_combout\,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(9));

-- Location: LCCOMB_X61_Y26_N26
\acesso|map_ula|s[8]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[8]~100_combout\ = (\acesso|map_ula|s[4]~69_combout\ & (((\acesso|map_ula|s[4]~70_combout\)))) # (!\acesso|map_ula|s[4]~69_combout\ & ((\acesso|map_ula|s[4]~70_combout\ & ((\acesso|a_ula\(9)))) # (!\acesso|map_ula|s[4]~70_combout\ & 
-- (\acesso|a_ula\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(7),
	datab => \acesso|map_ula|s[4]~69_combout\,
	datac => \acesso|map_ula|s[4]~70_combout\,
	datad => \acesso|a_ula\(9),
	combout => \acesso|map_ula|s[8]~100_combout\);

-- Location: LCCOMB_X61_Y26_N0
\acesso|map_ula|s[8]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[8]~101_combout\ = (\acesso|b_ula\(8) & ((\entrada|operacao\(0) & (!\acesso|a_ula\(8))) # (!\entrada|operacao\(0) & ((\acesso|a_ula\(8)) # (\acesso|map_ula|s[2]~50_combout\))))) # (!\acesso|b_ula\(8) & ((\acesso|map_ula|s[2]~50_combout\ & 
-- ((\acesso|a_ula\(8)))) # (!\acesso|map_ula|s[2]~50_combout\ & (\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \acesso|b_ula\(8),
	datac => \acesso|a_ula\(8),
	datad => \acesso|map_ula|s[2]~50_combout\,
	combout => \acesso|map_ula|s[8]~101_combout\);

-- Location: LCCOMB_X59_Y27_N24
\acesso|map_ula|ShiftLeft0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~19_combout\ = (\acesso|map_ula|ShiftLeft0~7_combout\) # ((!\acesso|b_ula\(0) & \acesso|map_ula|ShiftLeft0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datab => \acesso|map_ula|ShiftLeft0~7_combout\,
	datad => \acesso|map_ula|ShiftLeft0~10_combout\,
	combout => \acesso|map_ula|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X65_Y26_N0
\acesso|map_ula|ShiftRight0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~4_combout\ = (\acesso|b_ula\(1) & (\acesso|a_ula\(11))) # (!\acesso|b_ula\(1) & ((\acesso|a_ula\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|a_ula\(11),
	datac => \acesso|a_ula\(9),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftRight0~4_combout\);

-- Location: LCCOMB_X65_Y26_N28
\acesso|map_ula|ShiftRight0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~5_combout\ = (\acesso|b_ula\(1) & (\acesso|a_ula\(10))) # (!\acesso|b_ula\(1) & ((\acesso|a_ula\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(10),
	datac => \acesso|a_ula\(8),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftRight0~5_combout\);

-- Location: LCCOMB_X65_Y26_N26
\acesso|map_ula|ShiftRight0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~6_combout\ = (\acesso|b_ula\(0) & (\acesso|map_ula|ShiftRight0~4_combout\)) # (!\acesso|b_ula\(0) & ((\acesso|map_ula|ShiftRight0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|ShiftRight0~4_combout\,
	datac => \acesso|b_ula\(0),
	datad => \acesso|map_ula|ShiftRight0~5_combout\,
	combout => \acesso|map_ula|ShiftRight0~6_combout\);

-- Location: LCCOMB_X65_Y26_N2
\acesso|map_ula|ShiftRight0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~9_combout\ = (\acesso|b_ula\(2) & ((\acesso|map_ula|ShiftRight0~8_combout\) # ((\acesso|map_ula|ShiftRight0~7_combout\)))) # (!\acesso|b_ula\(2) & (((\acesso|map_ula|ShiftRight0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(2),
	datab => \acesso|map_ula|ShiftRight0~8_combout\,
	datac => \acesso|map_ula|ShiftRight0~6_combout\,
	datad => \acesso|map_ula|ShiftRight0~7_combout\,
	combout => \acesso|map_ula|ShiftRight0~9_combout\);

-- Location: LCCOMB_X61_Y26_N12
\acesso|map_ula|s[8]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[8]~96_combout\ = (\acesso|a_ula\(0) & (\acesso|map_ula|ShiftRight0~23_combout\ & (!\acesso|b_ula\(0) & !\acesso|map_ula|ShiftLeft0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(0),
	datab => \acesso|map_ula|ShiftRight0~23_combout\,
	datac => \acesso|b_ula\(0),
	datad => \acesso|map_ula|ShiftLeft0~0_combout\,
	combout => \acesso|map_ula|s[8]~96_combout\);

-- Location: LCCOMB_X61_Y26_N6
\acesso|map_ula|s[8]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[8]~98_combout\ = (\acesso|map_ula|s[8]~97_combout\ & (\acesso|map_ula|s[8]~173_combout\ & (\acesso|map_ula|ShiftRight0~9_combout\))) # (!\acesso|map_ula|s[8]~97_combout\ & (((\acesso|map_ula|s[8]~96_combout\)) # 
-- (!\acesso|map_ula|s[8]~173_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[8]~97_combout\,
	datab => \acesso|map_ula|s[8]~173_combout\,
	datac => \acesso|map_ula|ShiftRight0~9_combout\,
	datad => \acesso|map_ula|s[8]~96_combout\,
	combout => \acesso|map_ula|s[8]~98_combout\);

-- Location: LCCOMB_X61_Y26_N8
\acesso|map_ula|s[8]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[8]~99_combout\ = (\acesso|map_ula|s[8]~95_combout\ & (((\acesso|map_ula|s[8]~98_combout\)))) # (!\acesso|map_ula|s[8]~95_combout\ & ((\acesso|map_ula|s[8]~98_combout\ & ((\acesso|map_ula|ShiftLeft0~21_combout\))) # 
-- (!\acesso|map_ula|s[8]~98_combout\ & (\acesso|map_ula|ShiftLeft0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftLeft0~19_combout\,
	datab => \acesso|map_ula|s[8]~95_combout\,
	datac => \acesso|map_ula|ShiftLeft0~21_combout\,
	datad => \acesso|map_ula|s[8]~98_combout\,
	combout => \acesso|map_ula|s[8]~99_combout\);

-- Location: LCCOMB_X61_Y26_N18
\acesso|map_ula|s[8]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[8]~102_combout\ = (\acesso|map_ula|s[8]~100_combout\ & ((\acesso|map_ula|s[8]~101_combout\) # ((!\acesso|map_ula|s[4]~69_combout\)))) # (!\acesso|map_ula|s[8]~100_combout\ & (((\acesso|map_ula|s[8]~99_combout\ & 
-- \acesso|map_ula|s[4]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[8]~100_combout\,
	datab => \acesso|map_ula|s[8]~101_combout\,
	datac => \acesso|map_ula|s[8]~99_combout\,
	datad => \acesso|map_ula|s[4]~69_combout\,
	combout => \acesso|map_ula|s[8]~102_combout\);

-- Location: LCCOMB_X61_Y26_N24
\acesso|map_ula|s[8]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[8]~103_combout\ = (\acesso|map_ula|s[2]~54_combout\ & ((\acesso|map_ula|Add0~27_combout\))) # (!\acesso|map_ula|s[2]~54_combout\ & (\acesso|map_ula|s[8]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[2]~54_combout\,
	datab => \acesso|map_ula|s[8]~102_combout\,
	datad => \acesso|map_ula|Add0~27_combout\,
	combout => \acesso|map_ula|s[8]~103_combout\);

-- Location: LCCOMB_X61_Y26_N14
\acesso|map_ula|s[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(8) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s[8]~103_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[8]~103_combout\,
	datac => \acesso|map_ula|s\(8),
	datad => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	combout => \acesso|map_ula|s\(8));

-- Location: LCCOMB_X55_Y25_N24
\acesso|data_in_ram[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[8]~feeder_combout\ = \acesso|map_banco_regs|saida\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(8),
	combout => \acesso|data_in_ram[8]~feeder_combout\);

-- Location: FF_X55_Y25_N25
\acesso|data_in_ram[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[8]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(8));

-- Location: M9K_X51_Y45_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y29_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y29_N22
\acesso|entrada_brg~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~62_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout\,
	combout => \acesso|entrada_brg~62_combout\);

-- Location: M9K_X51_Y42_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y29_N16
\acesso|entrada_brg~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~61_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout\,
	combout => \acesso|entrada_brg~61_combout\);

-- Location: LCCOMB_X60_Y29_N4
\acesso|entrada_brg~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~63_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~61_combout\) # ((!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & \acesso|entrada_brg~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~62_combout\,
	datad => \acesso|entrada_brg~61_combout\,
	combout => \acesso|entrada_brg~63_combout\);

-- Location: M9K_X37_Y35_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000106610102",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y29_N8
\acesso|entrada_brg~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~58_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout\,
	combout => \acesso|entrada_brg~58_combout\);

-- Location: M9K_X51_Y25_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y23_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y25_N4
\acesso|entrada_brg~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~59_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout\,
	combout => \acesso|entrada_brg~59_combout\);

-- Location: LCCOMB_X60_Y29_N18
\acesso|entrada_brg~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~60_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~58_combout\) # (\acesso|entrada_brg~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~58_combout\,
	datad => \acesso|entrada_brg~59_combout\,
	combout => \acesso|entrada_brg~60_combout\);

-- Location: LCCOMB_X60_Y29_N6
\acesso|entrada_brg~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~64_combout\ = (\acesso|Equal2~0_combout\ & (\acesso|map_ula|s\(8))) # (!\acesso|Equal2~0_combout\ & (((\acesso|entrada_brg~63_combout\) # (\acesso|entrada_brg~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~0_combout\,
	datab => \acesso|map_ula|s\(8),
	datac => \acesso|entrada_brg~63_combout\,
	datad => \acesso|entrada_brg~60_combout\,
	combout => \acesso|entrada_brg~64_combout\);

-- Location: LCCOMB_X60_Y29_N0
\acesso|entrada_brg[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[8]~feeder_combout\ = \acesso|entrada_brg~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~64_combout\,
	combout => \acesso|entrada_brg[8]~feeder_combout\);

-- Location: FF_X60_Y29_N1
\acesso|entrada_brg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[8]~feeder_combout\,
	asdata => \switches[8]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(8));

-- Location: LCCOMB_X54_Y28_N0
\acesso|map_banco_regs|r1|saida~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~9_combout\ = (\acesso|entrada_brg\(8) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|entrada_brg\(8),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|saida~9_combout\);

-- Location: LCCOMB_X54_Y29_N8
\acesso|map_banco_regs|r4|saida[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[8]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~9_combout\,
	combout => \acesso|map_banco_regs|r4|saida[8]~feeder_combout\);

-- Location: FF_X54_Y29_N9
\acesso|map_banco_regs|r4|saida[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[8]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(8));

-- Location: FF_X55_Y29_N19
\acesso|map_banco_regs|r8|saida[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~9_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(8));

-- Location: LCCOMB_X54_Y29_N14
\acesso|map_banco_regs|r6|saida[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[8]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~9_combout\,
	combout => \acesso|map_banco_regs|r6|saida[8]~feeder_combout\);

-- Location: FF_X54_Y29_N15
\acesso|map_banco_regs|r6|saida[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[8]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(8));

-- Location: FF_X55_Y29_N1
\acesso|map_banco_regs|r2|saida[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~9_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(8));

-- Location: LCCOMB_X55_Y29_N0
\acesso|map_banco_regs|saida~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~41_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(8)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r2|saida\(8) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|saida\(8),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(8),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~41_combout\);

-- Location: LCCOMB_X55_Y29_N18
\acesso|map_banco_regs|saida~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~42_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~41_combout\ & ((\acesso|map_banco_regs|r8|saida\(8)))) # (!\acesso|map_banco_regs|saida~41_combout\ & (\acesso|map_banco_regs|r4|saida\(8))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|saida\(8),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r8|saida\(8),
	datad => \acesso|map_banco_regs|saida~41_combout\,
	combout => \acesso|map_banco_regs|saida~42_combout\);

-- Location: LCCOMB_X55_Y27_N14
\acesso|map_banco_regs|r5|saida[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|saida[8]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~9_combout\,
	combout => \acesso|map_banco_regs|r5|saida[8]~feeder_combout\);

-- Location: FF_X55_Y27_N15
\acesso|map_banco_regs|r5|saida[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|saida[8]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(8));

-- Location: FF_X53_Y28_N31
\acesso|map_banco_regs|r7|saida[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~9_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(8));

-- Location: FF_X54_Y28_N23
\acesso|map_banco_regs|r3|saida[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~9_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(8));

-- Location: FF_X55_Y28_N31
\acesso|map_banco_regs|r1|saida[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~9_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(8));

-- Location: LCCOMB_X55_Y28_N30
\acesso|map_banco_regs|saida~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~43_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r3|saida\(8))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r1|saida\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r3|saida\(8),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r1|saida\(8),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~43_combout\);

-- Location: LCCOMB_X56_Y27_N18
\acesso|map_banco_regs|saida~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~44_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|saida~43_combout\ & ((\acesso|map_banco_regs|r7|saida\(8)))) # (!\acesso|map_banco_regs|saida~43_combout\ & (\acesso|map_banco_regs|r5|saida\(8))))) # 
-- (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|saida~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r5|saida\(8),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r7|saida\(8),
	datad => \acesso|map_banco_regs|saida~43_combout\,
	combout => \acesso|map_banco_regs|saida~44_combout\);

-- Location: LCCOMB_X56_Y27_N16
\acesso|map_banco_regs|saida~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~45_combout\ = (\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~42_combout\)) # (!\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~42_combout\,
	datad => \acesso|map_banco_regs|saida~44_combout\,
	combout => \acesso|map_banco_regs|saida~45_combout\);

-- Location: FF_X56_Y27_N17
\acesso|map_banco_regs|saida[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~45_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(8));

-- Location: FF_X60_Y26_N15
\acesso|a_ula[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(8),
	sload => VCC,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(8));

-- Location: LCCOMB_X63_Y27_N20
\acesso|map_ula|s[4]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~65_combout\ = (\acesso|b_ula\(3)) # ((\acesso|b_ula\(4)) # ((\acesso|b_ula\(5)) # (!\entrada|operacao\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(3),
	datab => \acesso|b_ula\(4),
	datac => \entrada|operacao\(1),
	datad => \acesso|b_ula\(5),
	combout => \acesso|map_ula|s[4]~65_combout\);

-- Location: LCCOMB_X61_Y27_N30
\acesso|map_ula|ShiftRight0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~33_combout\ = (\acesso|b_ula\(0) & ((\acesso|b_ula\(1) & ((\acesso|a_ula\(14)))) # (!\acesso|b_ula\(1) & (\acesso|a_ula\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datab => \acesso|b_ula\(1),
	datac => \acesso|a_ula\(12),
	datad => \acesso|a_ula\(14),
	combout => \acesso|map_ula|ShiftRight0~33_combout\);

-- Location: LCCOMB_X62_Y26_N10
\acesso|map_ula|ShiftRight0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~27_combout\ = (\acesso|b_ula\(1) & (\acesso|a_ula\(13))) # (!\acesso|b_ula\(1) & ((\acesso|a_ula\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|a_ula\(13),
	datac => \acesso|b_ula\(1),
	datad => \acesso|a_ula\(11),
	combout => \acesso|map_ula|ShiftRight0~27_combout\);

-- Location: LCCOMB_X61_Y27_N24
\acesso|map_ula|ShiftRight0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~38_combout\ = (\acesso|map_ula|ShiftRight0~33_combout\) # ((!\acesso|b_ula\(0) & \acesso|map_ula|ShiftRight0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datac => \acesso|map_ula|ShiftRight0~33_combout\,
	datad => \acesso|map_ula|ShiftRight0~27_combout\,
	combout => \acesso|map_ula|ShiftRight0~38_combout\);

-- Location: LCCOMB_X61_Y26_N10
\acesso|map_ula|ShiftRight0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~25_combout\ = (\acesso|b_ula\(1) & ((\acesso|a_ula\(9)))) # (!\acesso|b_ula\(1) & (\acesso|a_ula\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(7),
	datab => \acesso|b_ula\(1),
	datad => \acesso|a_ula\(9),
	combout => \acesso|map_ula|ShiftRight0~25_combout\);

-- Location: LCCOMB_X61_Y26_N22
\acesso|map_ula|ShiftRight0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~31_combout\ = (\acesso|b_ula\(0) & ((\acesso|map_ula|ShiftRight0~5_combout\))) # (!\acesso|b_ula\(0) & (\acesso|map_ula|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftRight0~25_combout\,
	datac => \acesso|b_ula\(0),
	datad => \acesso|map_ula|ShiftRight0~5_combout\,
	combout => \acesso|map_ula|ShiftRight0~31_combout\);

-- Location: LCCOMB_X61_Y27_N10
\acesso|map_ula|s[4]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~66_combout\ = (\entrada|operacao\(1) & ((\acesso|b_ula\(2)) # (!\acesso|map_ula|s[2]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(1),
	datab => \acesso|b_ula\(2),
	datad => \acesso|map_ula|s[2]~45_combout\,
	combout => \acesso|map_ula|s[4]~66_combout\);

-- Location: LCCOMB_X62_Y27_N14
\acesso|map_ula|ShiftRight0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~39_combout\ = (!\acesso|b_ula\(2) & (!\acesso|b_ula\(0) & (\acesso|a_ula\(15) & !\acesso|b_ula\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(2),
	datab => \acesso|b_ula\(0),
	datac => \acesso|a_ula\(15),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftRight0~39_combout\);

-- Location: LCCOMB_X63_Y27_N26
\acesso|map_ula|s[4]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~176_combout\ = ((\acesso|b_ula\(3) & (!\acesso|b_ula\(5) & !\acesso|b_ula\(4)))) # (!\entrada|operacao\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(3),
	datab => \acesso|b_ula\(5),
	datac => \entrada|operacao\(1),
	datad => \acesso|b_ula\(4),
	combout => \acesso|map_ula|s[4]~176_combout\);

-- Location: LCCOMB_X61_Y27_N22
\acesso|map_ula|ShiftLeft0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~16_combout\ = (\acesso|map_ula|ShiftLeft0~5_combout\) # ((\acesso|b_ula\(1) & \acesso|map_ula|ShiftLeft0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(1),
	datac => \acesso|map_ula|ShiftLeft0~5_combout\,
	datad => \acesso|map_ula|ShiftLeft0~1_combout\,
	combout => \acesso|map_ula|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X61_Y27_N6
\acesso|map_ula|s[7]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[7]~88_combout\ = (\acesso|map_ula|s[2]~45_combout\ & ((\acesso|b_ula\(2) & (\acesso|map_ula|ShiftLeft0~16_combout\)) # (!\acesso|b_ula\(2) & ((\acesso|map_ula|ShiftLeft0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(2),
	datab => \acesso|map_ula|s[2]~45_combout\,
	datac => \acesso|map_ula|ShiftLeft0~16_combout\,
	datad => \acesso|map_ula|ShiftLeft0~18_combout\,
	combout => \acesso|map_ula|s[7]~88_combout\);

-- Location: LCCOMB_X61_Y27_N16
\acesso|map_ula|s[7]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[7]~89_combout\ = (\acesso|map_ula|s[4]~66_combout\ & (\acesso|map_ula|ShiftRight0~39_combout\ & (\acesso|map_ula|s[4]~176_combout\))) # (!\acesso|map_ula|s[4]~66_combout\ & (((\acesso|map_ula|s[7]~88_combout\) # 
-- (!\acesso|map_ula|s[4]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~66_combout\,
	datab => \acesso|map_ula|ShiftRight0~39_combout\,
	datac => \acesso|map_ula|s[4]~176_combout\,
	datad => \acesso|map_ula|s[7]~88_combout\,
	combout => \acesso|map_ula|s[7]~89_combout\);

-- Location: LCCOMB_X61_Y27_N18
\acesso|map_ula|s[7]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[7]~90_combout\ = (\acesso|map_ula|s[4]~65_combout\ & (((\acesso|map_ula|s[7]~89_combout\)))) # (!\acesso|map_ula|s[4]~65_combout\ & ((\acesso|map_ula|s[7]~89_combout\ & ((\acesso|map_ula|ShiftRight0~31_combout\))) # 
-- (!\acesso|map_ula|s[7]~89_combout\ & (\acesso|map_ula|ShiftRight0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~65_combout\,
	datab => \acesso|map_ula|ShiftRight0~38_combout\,
	datac => \acesso|map_ula|ShiftRight0~31_combout\,
	datad => \acesso|map_ula|s[7]~89_combout\,
	combout => \acesso|map_ula|s[7]~90_combout\);

-- Location: LCCOMB_X60_Y27_N0
\acesso|map_ula|s[7]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[7]~91_combout\ = (\acesso|map_ula|s[4]~69_combout\ & (((\acesso|map_ula|s[4]~70_combout\) # (\acesso|map_ula|s[7]~90_combout\)))) # (!\acesso|map_ula|s[4]~69_combout\ & (\acesso|a_ula\(6) & (!\acesso|map_ula|s[4]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(6),
	datab => \acesso|map_ula|s[4]~69_combout\,
	datac => \acesso|map_ula|s[4]~70_combout\,
	datad => \acesso|map_ula|s[7]~90_combout\,
	combout => \acesso|map_ula|s[7]~91_combout\);

-- Location: LCCOMB_X60_Y27_N4
\acesso|map_ula|s[7]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[7]~93_combout\ = (\acesso|map_ula|s[4]~70_combout\ & ((\acesso|map_ula|s[7]~91_combout\ & (\acesso|map_ula|s[7]~92_combout\)) # (!\acesso|map_ula|s[7]~91_combout\ & ((\acesso|a_ula\(8)))))) # (!\acesso|map_ula|s[4]~70_combout\ & 
-- (((\acesso|map_ula|s[7]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[7]~92_combout\,
	datab => \acesso|a_ula\(8),
	datac => \acesso|map_ula|s[4]~70_combout\,
	datad => \acesso|map_ula|s[7]~91_combout\,
	combout => \acesso|map_ula|s[7]~93_combout\);

-- Location: LCCOMB_X60_Y27_N18
\acesso|map_ula|s[7]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[7]~94_combout\ = (\acesso|map_ula|s[2]~54_combout\ & (\acesso|map_ula|Add0~24_combout\)) # (!\acesso|map_ula|s[2]~54_combout\ & ((\acesso|map_ula|s[7]~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~24_combout\,
	datab => \acesso|map_ula|s[2]~54_combout\,
	datad => \acesso|map_ula|s[7]~93_combout\,
	combout => \acesso|map_ula|s[7]~94_combout\);

-- Location: LCCOMB_X60_Y27_N8
\acesso|map_ula|s[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(7) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s[7]~94_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[7]~94_combout\,
	datac => \acesso|map_ula|s\(7),
	datad => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	combout => \acesso|map_ula|s\(7));

-- Location: FF_X60_Y27_N19
\acesso|addr_ram[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_ula|s\(7),
	sload => VCC,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(7));

-- Location: M9K_X78_Y28_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y27_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y28_N6
\acesso|entrada_brg~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~47_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout\,
	combout => \acesso|entrada_brg~47_combout\);

-- Location: M9K_X78_Y15_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y22_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y28_N2
\acesso|entrada_brg~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~48_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout\,
	combout => \acesso|entrada_brg~48_combout\);

-- Location: LCCOMB_X61_Y28_N0
\acesso|entrada_brg~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~49_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~47_combout\) # (\acesso|entrada_brg~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~47_combout\,
	datad => \acesso|entrada_brg~48_combout\,
	combout => \acesso|entrada_brg~49_combout\);

-- Location: M9K_X78_Y23_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y17_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y28_N22
\acesso|entrada_brg~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~45_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	combout => \acesso|entrada_brg~45_combout\);

-- Location: M9K_X51_Y22_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000306F52A86",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y19_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y22_N12
\acesso|entrada_brg~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~44_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \acesso|entrada_brg~44_combout\);

-- Location: LCCOMB_X61_Y28_N28
\acesso|entrada_brg~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~46_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~45_combout\) # (\acesso|entrada_brg~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~45_combout\,
	datad => \acesso|entrada_brg~44_combout\,
	combout => \acesso|entrada_brg~46_combout\);

-- Location: LCCOMB_X61_Y28_N6
\acesso|entrada_brg~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~50_combout\ = (\acesso|Equal2~0_combout\ & (((\acesso|map_ula|s\(6))))) # (!\acesso|Equal2~0_combout\ & ((\acesso|entrada_brg~49_combout\) # ((\acesso|entrada_brg~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~0_combout\,
	datab => \acesso|entrada_brg~49_combout\,
	datac => \acesso|map_ula|s\(6),
	datad => \acesso|entrada_brg~46_combout\,
	combout => \acesso|entrada_brg~50_combout\);

-- Location: LCCOMB_X61_Y28_N14
\acesso|entrada_brg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[6]~feeder_combout\ = \acesso|entrada_brg~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~50_combout\,
	combout => \acesso|entrada_brg[6]~feeder_combout\);

-- Location: FF_X61_Y28_N15
\acesso|entrada_brg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[6]~feeder_combout\,
	asdata => \switches[6]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(6));

-- Location: LCCOMB_X57_Y28_N30
\acesso|map_banco_regs|r1|saida~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~7_combout\ = (\acesso|entrada_brg\(6) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|entrada_brg\(6),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|saida~7_combout\);

-- Location: FF_X55_Y28_N1
\acesso|map_banco_regs|r1|saida[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~7_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(6));

-- Location: FF_X54_Y28_N25
\acesso|map_banco_regs|r3|saida[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~7_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(6));

-- Location: LCCOMB_X55_Y28_N0
\acesso|map_banco_regs|saida~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~33_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(2)) # ((\acesso|map_banco_regs|r3|saida\(6))))) # (!\acesso|seletor_brg\(1) & (!\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|r1|saida\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r1|saida\(6),
	datad => \acesso|map_banco_regs|r3|saida\(6),
	combout => \acesso|map_banco_regs|saida~33_combout\);

-- Location: FF_X56_Y28_N13
\acesso|map_banco_regs|r5|saida[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~7_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(6));

-- Location: FF_X57_Y28_N23
\acesso|map_banco_regs|r7|saida[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~7_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(6));

-- Location: LCCOMB_X56_Y28_N12
\acesso|map_banco_regs|saida~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~34_combout\ = (\acesso|map_banco_regs|saida~33_combout\ & (((\acesso|map_banco_regs|r7|saida\(6))) # (!\acesso|seletor_brg\(2)))) # (!\acesso|map_banco_regs|saida~33_combout\ & (\acesso|seletor_brg\(2) & 
-- (\acesso|map_banco_regs|r5|saida\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~33_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r5|saida\(6),
	datad => \acesso|map_banco_regs|r7|saida\(6),
	combout => \acesso|map_banco_regs|saida~34_combout\);

-- Location: LCCOMB_X57_Y28_N12
\acesso|map_banco_regs|r4|saida[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[6]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~7_combout\,
	combout => \acesso|map_banco_regs|r4|saida[6]~feeder_combout\);

-- Location: FF_X57_Y28_N13
\acesso|map_banco_regs|r4|saida[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[6]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(6));

-- Location: FF_X57_Y29_N23
\acesso|map_banco_regs|r8|saida[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~7_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(6));

-- Location: FF_X57_Y29_N29
\acesso|map_banco_regs|r2|saida[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~7_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(6));

-- Location: LCCOMB_X56_Y29_N6
\acesso|map_banco_regs|r6|saida[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[6]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~7_combout\,
	combout => \acesso|map_banco_regs|r6|saida[6]~feeder_combout\);

-- Location: FF_X56_Y29_N7
\acesso|map_banco_regs|r6|saida[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[6]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(6));

-- Location: LCCOMB_X57_Y29_N28
\acesso|map_banco_regs|saida~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~31_combout\ = (\acesso|seletor_brg\(1) & (\acesso|seletor_brg\(2))) # (!\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(6)))) # (!\acesso|seletor_brg\(2) & 
-- (\acesso|map_banco_regs|r2|saida\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(6),
	datad => \acesso|map_banco_regs|r6|saida\(6),
	combout => \acesso|map_banco_regs|saida~31_combout\);

-- Location: LCCOMB_X57_Y29_N22
\acesso|map_banco_regs|saida~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~32_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~31_combout\ & ((\acesso|map_banco_regs|r8|saida\(6)))) # (!\acesso|map_banco_regs|saida~31_combout\ & (\acesso|map_banco_regs|r4|saida\(6))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|saida\(6),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r8|saida\(6),
	datad => \acesso|map_banco_regs|saida~31_combout\,
	combout => \acesso|map_banco_regs|saida~32_combout\);

-- Location: LCCOMB_X56_Y28_N24
\acesso|map_banco_regs|saida~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~35_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~32_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~34_combout\,
	datac => \acesso|seletor_brg\(0),
	datad => \acesso|map_banco_regs|saida~32_combout\,
	combout => \acesso|map_banco_regs|saida~35_combout\);

-- Location: FF_X56_Y28_N25
\acesso|map_banco_regs|saida[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~35_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(6));

-- Location: LCCOMB_X59_Y25_N24
\acesso|b_ula~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~7_combout\ = (!\entrada|operacao\(2) & (\acesso|map_banco_regs|saida\(6) & ((\entrada|operacao\(3)) # (!\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(2),
	datab => \acesso|map_banco_regs|saida\(6),
	datac => \entrada|operacao\(0),
	datad => \entrada|operacao\(3),
	combout => \acesso|b_ula~7_combout\);

-- Location: FF_X59_Y25_N25
\acesso|b_ula[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|b_ula~7_combout\,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(6));

-- Location: LCCOMB_X60_Y25_N14
\acesso|map_ula|s[6]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[6]~85_combout\ = (\acesso|b_ula\(6) & ((\acesso|a_ula\(6) & ((!\entrada|operacao\(0)))) # (!\acesso|a_ula\(6) & ((\acesso|map_ula|s[2]~50_combout\) # (\entrada|operacao\(0)))))) # (!\acesso|b_ula\(6) & ((\acesso|map_ula|s[2]~50_combout\ 
-- & (\acesso|a_ula\(6))) # (!\acesso|map_ula|s[2]~50_combout\ & ((\entrada|operacao\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(6),
	datab => \acesso|a_ula\(6),
	datac => \acesso|map_ula|s[2]~50_combout\,
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[6]~85_combout\);

-- Location: LCCOMB_X62_Y26_N16
\acesso|map_ula|ShiftRight0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~28_combout\ = (\acesso|b_ula\(0) & (\acesso|map_ula|ShiftRight0~27_combout\)) # (!\acesso|b_ula\(0) & ((\acesso|map_ula|ShiftRight0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftRight0~27_combout\,
	datab => \acesso|b_ula\(0),
	datad => \acesso|map_ula|ShiftRight0~20_combout\,
	combout => \acesso|map_ula|ShiftRight0~28_combout\);

-- Location: LCCOMB_X60_Y26_N14
\acesso|map_ula|ShiftRight0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~24_combout\ = (!\acesso|b_ula\(0) & ((\acesso|b_ula\(1) & ((\acesso|a_ula\(8)))) # (!\acesso|b_ula\(1) & (\acesso|a_ula\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(6),
	datab => \acesso|b_ula\(0),
	datac => \acesso|a_ula\(8),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftRight0~24_combout\);

-- Location: LCCOMB_X61_Y26_N20
\acesso|map_ula|ShiftRight0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~26_combout\ = (\acesso|map_ula|ShiftRight0~24_combout\) # ((\acesso|b_ula\(0) & \acesso|map_ula|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftRight0~24_combout\,
	datac => \acesso|b_ula\(0),
	datad => \acesso|map_ula|ShiftRight0~25_combout\,
	combout => \acesso|map_ula|ShiftRight0~26_combout\);

-- Location: LCCOMB_X61_Y27_N14
\acesso|map_ula|ShiftRight0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~40_combout\ = (\acesso|map_ula|ShiftRight0~23_combout\ & ((\acesso|b_ula\(0) & (\acesso|a_ula\(15))) # (!\acesso|b_ula\(0) & ((\acesso|a_ula\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datab => \acesso|map_ula|ShiftRight0~23_combout\,
	datac => \acesso|a_ula\(15),
	datad => \acesso|a_ula\(14),
	combout => \acesso|map_ula|ShiftRight0~40_combout\);

-- Location: LCCOMB_X63_Y26_N20
\acesso|map_ula|ShiftLeft0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~14_combout\ = (\acesso|b_ula\(1) & ((\acesso|a_ula\(4)))) # (!\acesso|b_ula\(1) & (\acesso|a_ula\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|a_ula\(6),
	datac => \acesso|b_ula\(1),
	datad => \acesso|a_ula\(4),
	combout => \acesso|map_ula|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X63_Y26_N6
\acesso|map_ula|ShiftLeft0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~15_combout\ = (\acesso|b_ula\(0) & (\acesso|map_ula|ShiftLeft0~11_combout\)) # (!\acesso|b_ula\(0) & ((\acesso|map_ula|ShiftLeft0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftLeft0~11_combout\,
	datac => \acesso|b_ula\(0),
	datad => \acesso|map_ula|ShiftLeft0~14_combout\,
	combout => \acesso|map_ula|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X62_Y26_N28
\acesso|map_ula|ShiftLeft0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~2_combout\ = (!\acesso|b_ula\(0) & ((\acesso|b_ula\(1) & ((\acesso|a_ula\(0)))) # (!\acesso|b_ula\(1) & (\acesso|a_ula\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(1),
	datab => \acesso|b_ula\(0),
	datac => \acesso|a_ula\(2),
	datad => \acesso|a_ula\(0),
	combout => \acesso|map_ula|ShiftLeft0~2_combout\);

-- Location: LCCOMB_X62_Y26_N26
\acesso|map_ula|ShiftLeft0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~3_combout\ = (\acesso|map_ula|ShiftLeft0~2_combout\) # ((!\acesso|b_ula\(1) & (\acesso|b_ula\(0) & \acesso|a_ula\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(1),
	datab => \acesso|b_ula\(0),
	datac => \acesso|a_ula\(1),
	datad => \acesso|map_ula|ShiftLeft0~2_combout\,
	combout => \acesso|map_ula|ShiftLeft0~3_combout\);

-- Location: LCCOMB_X62_Y27_N16
\acesso|map_ula|s[6]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[6]~81_combout\ = (\acesso|map_ula|s[2]~45_combout\ & ((\acesso|b_ula\(2) & ((\acesso|map_ula|ShiftLeft0~3_combout\))) # (!\acesso|b_ula\(2) & (\acesso|map_ula|ShiftLeft0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(2),
	datab => \acesso|map_ula|s[2]~45_combout\,
	datac => \acesso|map_ula|ShiftLeft0~15_combout\,
	datad => \acesso|map_ula|ShiftLeft0~3_combout\,
	combout => \acesso|map_ula|s[6]~81_combout\);

-- Location: LCCOMB_X61_Y27_N12
\acesso|map_ula|s[6]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[6]~82_combout\ = (\acesso|map_ula|s[4]~66_combout\ & (\acesso|map_ula|ShiftRight0~40_combout\ & (\acesso|map_ula|s[4]~176_combout\))) # (!\acesso|map_ula|s[4]~66_combout\ & (((\acesso|map_ula|s[6]~81_combout\) # 
-- (!\acesso|map_ula|s[4]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~66_combout\,
	datab => \acesso|map_ula|ShiftRight0~40_combout\,
	datac => \acesso|map_ula|s[4]~176_combout\,
	datad => \acesso|map_ula|s[6]~81_combout\,
	combout => \acesso|map_ula|s[6]~82_combout\);

-- Location: LCCOMB_X61_Y27_N26
\acesso|map_ula|s[6]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[6]~83_combout\ = (\acesso|map_ula|s[4]~65_combout\ & (((\acesso|map_ula|s[6]~82_combout\)))) # (!\acesso|map_ula|s[4]~65_combout\ & ((\acesso|map_ula|s[6]~82_combout\ & ((\acesso|map_ula|ShiftRight0~26_combout\))) # 
-- (!\acesso|map_ula|s[6]~82_combout\ & (\acesso|map_ula|ShiftRight0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftRight0~28_combout\,
	datab => \acesso|map_ula|ShiftRight0~26_combout\,
	datac => \acesso|map_ula|s[4]~65_combout\,
	datad => \acesso|map_ula|s[6]~82_combout\,
	combout => \acesso|map_ula|s[6]~83_combout\);

-- Location: LCCOMB_X60_Y27_N24
\acesso|map_ula|s[6]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[6]~86_combout\ = (\acesso|map_ula|s[6]~84_combout\ & (((\acesso|map_ula|s[6]~85_combout\)) # (!\acesso|map_ula|s[4]~69_combout\))) # (!\acesso|map_ula|s[6]~84_combout\ & (\acesso|map_ula|s[4]~69_combout\ & 
-- ((\acesso|map_ula|s[6]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[6]~84_combout\,
	datab => \acesso|map_ula|s[4]~69_combout\,
	datac => \acesso|map_ula|s[6]~85_combout\,
	datad => \acesso|map_ula|s[6]~83_combout\,
	combout => \acesso|map_ula|s[6]~86_combout\);

-- Location: LCCOMB_X60_Y27_N26
\acesso|map_ula|s[6]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[6]~87_combout\ = (\acesso|map_ula|s[2]~54_combout\ & ((\acesso|map_ula|Add0~21_combout\))) # (!\acesso|map_ula|s[2]~54_combout\ & (\acesso|map_ula|s[6]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[6]~86_combout\,
	datab => \acesso|map_ula|s[2]~54_combout\,
	datad => \acesso|map_ula|Add0~21_combout\,
	combout => \acesso|map_ula|s[6]~87_combout\);

-- Location: LCCOMB_X60_Y27_N2
\acesso|map_ula|s[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(6) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s[6]~87_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[6]~87_combout\,
	datab => \acesso|map_ula|s\(6),
	datad => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	combout => \acesso|map_ula|s\(6));

-- Location: FF_X60_Y27_N27
\acesso|addr_ram[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_ula|s\(6),
	sload => VCC,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(6));

-- Location: M9K_X37_Y23_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y21_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y24_N30
\acesso|entrada_brg~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~55_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout\,
	combout => \acesso|entrada_brg~55_combout\);

-- Location: M9K_X37_Y18_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y21_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y24_N28
\acesso|entrada_brg~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~54_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout\,
	combout => \acesso|entrada_brg~54_combout\);

-- Location: LCCOMB_X59_Y24_N8
\acesso|entrada_brg~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~56_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|entrada_brg~54_combout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & (\acesso|entrada_brg~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~55_combout\,
	datad => \acesso|entrada_brg~54_combout\,
	combout => \acesso|entrada_brg~56_combout\);

-- Location: M9K_X51_Y18_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y17_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0941217",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y18_N8
\acesso|entrada_brg~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~51_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout\,
	combout => \acesso|entrada_brg~51_combout\);

-- Location: M9K_X78_Y20_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y16_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N24
\acesso|entrada_brg~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~52_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout\,
	combout => \acesso|entrada_brg~52_combout\);

-- Location: LCCOMB_X59_Y24_N10
\acesso|entrada_brg~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~53_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~51_combout\) # (\acesso|entrada_brg~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~51_combout\,
	datad => \acesso|entrada_brg~52_combout\,
	combout => \acesso|entrada_brg~53_combout\);

-- Location: LCCOMB_X59_Y24_N2
\acesso|entrada_brg~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~57_combout\ = (\acesso|Equal2~0_combout\ & (((\acesso|map_ula|s\(7))))) # (!\acesso|Equal2~0_combout\ & ((\acesso|entrada_brg~56_combout\) # ((\acesso|entrada_brg~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~0_combout\,
	datab => \acesso|entrada_brg~56_combout\,
	datac => \acesso|map_ula|s\(7),
	datad => \acesso|entrada_brg~53_combout\,
	combout => \acesso|entrada_brg~57_combout\);

-- Location: LCCOMB_X59_Y24_N16
\acesso|entrada_brg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[7]~feeder_combout\ = \acesso|entrada_brg~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~57_combout\,
	combout => \acesso|entrada_brg[7]~feeder_combout\);

-- Location: FF_X59_Y24_N17
\acesso|entrada_brg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[7]~feeder_combout\,
	asdata => \switches[7]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(7));

-- Location: LCCOMB_X56_Y28_N2
\acesso|map_banco_regs|r1|saida~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~8_combout\ = (\acesso|entrada_brg\(7) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|entrada_brg\(7),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|saida~8_combout\);

-- Location: FF_X55_Y28_N27
\acesso|map_banco_regs|r3|saida[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~8_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(7));

-- Location: FF_X55_Y28_N13
\acesso|map_banco_regs|r1|saida[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~8_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(7));

-- Location: LCCOMB_X55_Y28_N12
\acesso|map_banco_regs|saida~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~38_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r3|saida\(7))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r1|saida\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r3|saida\(7),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r1|saida\(7),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~38_combout\);

-- Location: FF_X56_Y28_N15
\acesso|map_banco_regs|r5|saida[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~8_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(7));

-- Location: FF_X57_Y28_N25
\acesso|map_banco_regs|r7|saida[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~8_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(7));

-- Location: LCCOMB_X56_Y28_N14
\acesso|map_banco_regs|saida~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~39_combout\ = (\acesso|map_banco_regs|saida~38_combout\ & (((\acesso|map_banco_regs|r7|saida\(7))) # (!\acesso|seletor_brg\(2)))) # (!\acesso|map_banco_regs|saida~38_combout\ & (\acesso|seletor_brg\(2) & 
-- (\acesso|map_banco_regs|r5|saida\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~38_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r5|saida\(7),
	datad => \acesso|map_banco_regs|r7|saida\(7),
	combout => \acesso|map_banco_regs|saida~39_combout\);

-- Location: LCCOMB_X56_Y29_N4
\acesso|map_banco_regs|r4|saida[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[7]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~8_combout\,
	combout => \acesso|map_banco_regs|r4|saida[7]~feeder_combout\);

-- Location: FF_X56_Y29_N5
\acesso|map_banco_regs|r4|saida[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[7]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(7));

-- Location: FF_X55_Y29_N11
\acesso|map_banco_regs|r8|saida[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~8_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(7));

-- Location: LCCOMB_X56_Y29_N30
\acesso|map_banco_regs|r6|saida[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[7]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~8_combout\,
	combout => \acesso|map_banco_regs|r6|saida[7]~feeder_combout\);

-- Location: FF_X56_Y29_N31
\acesso|map_banco_regs|r6|saida[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[7]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(7));

-- Location: FF_X55_Y29_N17
\acesso|map_banco_regs|r2|saida[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~8_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(7));

-- Location: LCCOMB_X55_Y29_N16
\acesso|map_banco_regs|saida~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~36_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(7)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r2|saida\(7) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|saida\(7),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(7),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~36_combout\);

-- Location: LCCOMB_X55_Y29_N10
\acesso|map_banco_regs|saida~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~37_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~36_combout\ & ((\acesso|map_banco_regs|r8|saida\(7)))) # (!\acesso|map_banco_regs|saida~36_combout\ & (\acesso|map_banco_regs|r4|saida\(7))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|saida\(7),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r8|saida\(7),
	datad => \acesso|map_banco_regs|saida~36_combout\,
	combout => \acesso|map_banco_regs|saida~37_combout\);

-- Location: LCCOMB_X56_Y28_N6
\acesso|map_banco_regs|saida~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~40_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~37_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~39_combout\,
	datad => \acesso|map_banco_regs|saida~37_combout\,
	combout => \acesso|map_banco_regs|saida~40_combout\);

-- Location: FF_X56_Y28_N7
\acesso|map_banco_regs|saida[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~40_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(7));

-- Location: FF_X60_Y26_N3
\acesso|a_ula[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(7),
	sload => VCC,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(7));

-- Location: LCCOMB_X60_Y26_N30
\acesso|map_ula|ShiftLeft0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~17_combout\ = (\acesso|b_ula\(1) & ((\acesso|a_ula\(5)))) # (!\acesso|b_ula\(1) & (\acesso|a_ula\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|a_ula\(7),
	datac => \acesso|a_ula\(5),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X61_Y27_N20
\acesso|map_ula|ShiftLeft0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~18_combout\ = (\acesso|b_ula\(0) & ((\acesso|map_ula|ShiftLeft0~14_combout\))) # (!\acesso|b_ula\(0) & (\acesso|map_ula|ShiftLeft0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datac => \acesso|map_ula|ShiftLeft0~17_combout\,
	datad => \acesso|map_ula|ShiftLeft0~14_combout\,
	combout => \acesso|map_ula|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X65_Y26_N4
\acesso|map_ula|ShiftLeft0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~27_combout\ = (\acesso|b_ula\(1) & ((\acesso|b_ula\(0) & ((\acesso|a_ula\(8)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datab => \acesso|a_ula\(9),
	datac => \acesso|a_ula\(8),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X65_Y26_N18
\acesso|map_ula|ShiftLeft0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~28_combout\ = (\acesso|b_ula\(0) & ((\acesso|a_ula\(10)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|a_ula\(11),
	datac => \acesso|a_ula\(10),
	datad => \acesso|b_ula\(0),
	combout => \acesso|map_ula|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X65_Y26_N12
\acesso|map_ula|ShiftLeft0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~29_combout\ = (\acesso|map_ula|ShiftLeft0~27_combout\) # ((!\acesso|b_ula\(1) & \acesso|map_ula|ShiftLeft0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(1),
	datac => \acesso|map_ula|ShiftLeft0~27_combout\,
	datad => \acesso|map_ula|ShiftLeft0~28_combout\,
	combout => \acesso|map_ula|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X62_Y27_N2
\acesso|map_ula|ShiftLeft0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~4_combout\ = (\acesso|b_ula\(1) & ((\acesso|b_ula\(0) & ((\acesso|a_ula\(0)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(1),
	datab => \acesso|a_ula\(0),
	datac => \acesso|b_ula\(0),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftLeft0~4_combout\);

-- Location: LCCOMB_X61_Y27_N4
\acesso|map_ula|s[11]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[11]~117_combout\ = (!\acesso|map_ula|ShiftLeft0~0_combout\ & (!\acesso|b_ula\(2) & ((\acesso|map_ula|ShiftLeft0~5_combout\) # (\acesso|map_ula|ShiftLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftLeft0~0_combout\,
	datab => \acesso|b_ula\(2),
	datac => \acesso|map_ula|ShiftLeft0~5_combout\,
	datad => \acesso|map_ula|ShiftLeft0~4_combout\,
	combout => \acesso|map_ula|s[11]~117_combout\);

-- Location: LCCOMB_X61_Y27_N8
\acesso|map_ula|ShiftRight0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~32_combout\ = (!\acesso|b_ula\(0) & (!\acesso|b_ula\(1) & (\acesso|a_ula\(15) & \acesso|b_ula\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datab => \acesso|b_ula\(1),
	datac => \acesso|a_ula\(15),
	datad => \acesso|b_ula\(2),
	combout => \acesso|map_ula|ShiftRight0~32_combout\);

-- Location: LCCOMB_X60_Y26_N8
\acesso|map_ula|ShiftRight0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~34_combout\ = (!\acesso|b_ula\(0) & ((\acesso|b_ula\(1) & (\acesso|a_ula\(13))) # (!\acesso|b_ula\(1) & ((\acesso|a_ula\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(13),
	datab => \acesso|b_ula\(1),
	datac => \acesso|b_ula\(0),
	datad => \acesso|a_ula\(11),
	combout => \acesso|map_ula|ShiftRight0~34_combout\);

-- Location: LCCOMB_X61_Y27_N0
\acesso|map_ula|ShiftRight0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~35_combout\ = (\acesso|map_ula|ShiftRight0~32_combout\) # ((!\acesso|b_ula\(2) & ((\acesso|map_ula|ShiftRight0~33_combout\) # (\acesso|map_ula|ShiftRight0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftRight0~33_combout\,
	datab => \acesso|b_ula\(2),
	datac => \acesso|map_ula|ShiftRight0~32_combout\,
	datad => \acesso|map_ula|ShiftRight0~34_combout\,
	combout => \acesso|map_ula|ShiftRight0~35_combout\);

-- Location: LCCOMB_X61_Y27_N2
\acesso|map_ula|s[11]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[11]~118_combout\ = (\acesso|map_ula|s[8]~173_combout\ & ((\acesso|map_ula|s[8]~97_combout\ & ((\acesso|map_ula|ShiftRight0~35_combout\))) # (!\acesso|map_ula|s[8]~97_combout\ & (\acesso|map_ula|s[11]~117_combout\)))) # 
-- (!\acesso|map_ula|s[8]~173_combout\ & (((!\acesso|map_ula|s[8]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[8]~173_combout\,
	datab => \acesso|map_ula|s[11]~117_combout\,
	datac => \acesso|map_ula|s[8]~97_combout\,
	datad => \acesso|map_ula|ShiftRight0~35_combout\,
	combout => \acesso|map_ula|s[11]~118_combout\);

-- Location: LCCOMB_X61_Y27_N28
\acesso|map_ula|s[11]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[11]~119_combout\ = (\acesso|map_ula|s[8]~95_combout\ & (((\acesso|map_ula|s[11]~118_combout\)))) # (!\acesso|map_ula|s[8]~95_combout\ & ((\acesso|map_ula|s[11]~118_combout\ & ((\acesso|map_ula|ShiftLeft0~29_combout\))) # 
-- (!\acesso|map_ula|s[11]~118_combout\ & (\acesso|map_ula|ShiftLeft0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[8]~95_combout\,
	datab => \acesso|map_ula|ShiftLeft0~18_combout\,
	datac => \acesso|map_ula|ShiftLeft0~29_combout\,
	datad => \acesso|map_ula|s[11]~118_combout\,
	combout => \acesso|map_ula|s[11]~119_combout\);

-- Location: LCCOMB_X60_Y27_N12
\acesso|map_ula|s[11]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[11]~120_combout\ = (\acesso|map_ula|s[4]~70_combout\ & (\acesso|map_ula|s[4]~69_combout\)) # (!\acesso|map_ula|s[4]~70_combout\ & ((\acesso|map_ula|s[4]~69_combout\ & ((\acesso|map_ula|s[11]~119_combout\))) # 
-- (!\acesso|map_ula|s[4]~69_combout\ & (\acesso|a_ula\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~70_combout\,
	datab => \acesso|map_ula|s[4]~69_combout\,
	datac => \acesso|a_ula\(10),
	datad => \acesso|map_ula|s[11]~119_combout\,
	combout => \acesso|map_ula|s[11]~120_combout\);

-- Location: LCCOMB_X60_Y27_N22
\acesso|map_ula|s[11]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[11]~122_combout\ = (\acesso|map_ula|s[4]~70_combout\ & ((\acesso|map_ula|s[11]~120_combout\ & (\acesso|map_ula|s[11]~121_combout\)) # (!\acesso|map_ula|s[11]~120_combout\ & ((\acesso|a_ula\(12)))))) # (!\acesso|map_ula|s[4]~70_combout\ & 
-- (((\acesso|map_ula|s[11]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~70_combout\,
	datab => \acesso|map_ula|s[11]~121_combout\,
	datac => \acesso|map_ula|s[11]~120_combout\,
	datad => \acesso|a_ula\(12),
	combout => \acesso|map_ula|s[11]~122_combout\);

-- Location: LCCOMB_X60_Y27_N28
\acesso|map_ula|s[11]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[11]~123_combout\ = (\acesso|map_ula|s[2]~54_combout\ & ((\acesso|map_ula|Add0~36_combout\))) # (!\acesso|map_ula|s[2]~54_combout\ & (\acesso|map_ula|s[11]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[11]~122_combout\,
	datab => \acesso|map_ula|s[2]~54_combout\,
	datad => \acesso|map_ula|Add0~36_combout\,
	combout => \acesso|map_ula|s[11]~123_combout\);

-- Location: LCCOMB_X60_Y27_N14
\acesso|map_ula|s[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(11) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s[11]~123_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[11]~123_combout\,
	datac => \acesso|map_ula|s\(11),
	datad => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	combout => \acesso|map_ula|s\(11));

-- Location: LCCOMB_X56_Y25_N26
\acesso|data_in_ram[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[11]~feeder_combout\ = \acesso|map_banco_regs|saida\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(11),
	combout => \acesso|data_in_ram[11]~feeder_combout\);

-- Location: FF_X56_Y25_N27
\acesso|data_in_ram[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[11]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(11));

-- Location: M9K_X51_Y35_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y25_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y29_N26
\acesso|entrada_brg~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~82_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout\,
	combout => \acesso|entrada_brg~82_combout\);

-- Location: M9K_X37_Y39_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y15_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y29_N24
\acesso|entrada_brg~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~83_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout\,
	combout => \acesso|entrada_brg~83_combout\);

-- Location: LCCOMB_X60_Y29_N14
\acesso|entrada_brg~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~84_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~82_combout\) # (\acesso|entrada_brg~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~82_combout\,
	datad => \acesso|entrada_brg~83_combout\,
	combout => \acesso|entrada_brg~84_combout\);

-- Location: M9K_X37_Y31_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000104310100",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y26_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y29_N20
\acesso|entrada_brg~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~79_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout\,
	combout => \acesso|entrada_brg~79_combout\);

-- Location: M9K_X37_Y15_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y14_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y29_N2
\acesso|entrada_brg~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~80_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout\,
	combout => \acesso|entrada_brg~80_combout\);

-- Location: LCCOMB_X60_Y29_N12
\acesso|entrada_brg~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~81_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~79_combout\) # (\acesso|entrada_brg~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|entrada_brg~79_combout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datad => \acesso|entrada_brg~80_combout\,
	combout => \acesso|entrada_brg~81_combout\);

-- Location: LCCOMB_X60_Y29_N28
\acesso|entrada_brg~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~85_combout\ = (\acesso|Equal2~0_combout\ & (\acesso|map_ula|s\(11))) # (!\acesso|Equal2~0_combout\ & (((\acesso|entrada_brg~84_combout\) # (\acesso|entrada_brg~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(11),
	datab => \acesso|Equal2~0_combout\,
	datac => \acesso|entrada_brg~84_combout\,
	datad => \acesso|entrada_brg~81_combout\,
	combout => \acesso|entrada_brg~85_combout\);

-- Location: LCCOMB_X60_Y29_N30
\acesso|entrada_brg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[11]~feeder_combout\ = \acesso|entrada_brg~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~85_combout\,
	combout => \acesso|entrada_brg[11]~feeder_combout\);

-- Location: FF_X60_Y29_N31
\acesso|entrada_brg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[11]~feeder_combout\,
	asdata => \switches[11]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(11));

-- Location: LCCOMB_X53_Y28_N6
\acesso|map_banco_regs|r1|saida~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~12_combout\ = (!\acesso|map_banco_regs|registrador_clear\(0) & \acesso|entrada_brg\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|registrador_clear\(0),
	datac => \acesso|entrada_brg\(11),
	combout => \acesso|map_banco_regs|r1|saida~12_combout\);

-- Location: LCCOMB_X54_Y29_N28
\acesso|map_banco_regs|r4|saida[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[11]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~12_combout\,
	combout => \acesso|map_banco_regs|r4|saida[11]~feeder_combout\);

-- Location: FF_X54_Y29_N29
\acesso|map_banco_regs|r4|saida[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[11]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(11));

-- Location: FF_X55_Y29_N31
\acesso|map_banco_regs|r8|saida[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~12_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(11));

-- Location: LCCOMB_X54_Y29_N18
\acesso|map_banco_regs|r6|saida[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[11]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~12_combout\,
	combout => \acesso|map_banco_regs|r6|saida[11]~feeder_combout\);

-- Location: FF_X54_Y29_N19
\acesso|map_banco_regs|r6|saida[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[11]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(11));

-- Location: FF_X55_Y29_N29
\acesso|map_banco_regs|r2|saida[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~12_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(11));

-- Location: LCCOMB_X55_Y29_N28
\acesso|map_banco_regs|saida~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~56_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(11)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r2|saida\(11) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|saida\(11),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(11),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~56_combout\);

-- Location: LCCOMB_X55_Y29_N30
\acesso|map_banco_regs|saida~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~57_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~56_combout\ & ((\acesso|map_banco_regs|r8|saida\(11)))) # (!\acesso|map_banco_regs|saida~56_combout\ & (\acesso|map_banco_regs|r4|saida\(11))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|map_banco_regs|r4|saida\(11),
	datac => \acesso|map_banco_regs|r8|saida\(11),
	datad => \acesso|map_banco_regs|saida~56_combout\,
	combout => \acesso|map_banco_regs|saida~57_combout\);

-- Location: FF_X53_Y28_N7
\acesso|map_banco_regs|r7|saida[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r1|saida~12_combout\,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(11));

-- Location: LCCOMB_X54_Y28_N4
\acesso|map_banco_regs|r3|saida[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r3|saida[11]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~12_combout\,
	combout => \acesso|map_banco_regs|r3|saida[11]~feeder_combout\);

-- Location: FF_X54_Y28_N5
\acesso|map_banco_regs|r3|saida[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r3|saida[11]~feeder_combout\,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(11));

-- Location: FF_X55_Y28_N29
\acesso|map_banco_regs|r1|saida[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~12_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(11));

-- Location: LCCOMB_X55_Y28_N28
\acesso|map_banco_regs|saida~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~58_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r3|saida\(11))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r1|saida\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r3|saida\(11),
	datac => \acesso|map_banco_regs|r1|saida\(11),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~58_combout\);

-- Location: LCCOMB_X55_Y27_N10
\acesso|map_banco_regs|r5|saida[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|saida[11]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~12_combout\,
	combout => \acesso|map_banco_regs|r5|saida[11]~feeder_combout\);

-- Location: FF_X55_Y27_N11
\acesso|map_banco_regs|r5|saida[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|saida[11]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(11));

-- Location: LCCOMB_X56_Y27_N2
\acesso|map_banco_regs|saida~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~59_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|saida~58_combout\ & (\acesso|map_banco_regs|r7|saida\(11))) # (!\acesso|map_banco_regs|saida~58_combout\ & ((\acesso|map_banco_regs|r5|saida\(11)))))) # 
-- (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|saida~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|saida\(11),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|saida~58_combout\,
	datad => \acesso|map_banco_regs|r5|saida\(11),
	combout => \acesso|map_banco_regs|saida~59_combout\);

-- Location: LCCOMB_X56_Y27_N12
\acesso|map_banco_regs|saida~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~60_combout\ = (\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~57_combout\)) # (!\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~57_combout\,
	datac => \acesso|seletor_brg\(0),
	datad => \acesso|map_banco_regs|saida~59_combout\,
	combout => \acesso|map_banco_regs|saida~60_combout\);

-- Location: FF_X56_Y27_N13
\acesso|map_banco_regs|saida[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~60_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(11));

-- Location: LCCOMB_X65_Y26_N16
\acesso|a_ula[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|a_ula[11]~feeder_combout\ = \acesso|map_banco_regs|saida\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(11),
	combout => \acesso|a_ula[11]~feeder_combout\);

-- Location: FF_X65_Y26_N17
\acesso|a_ula[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|a_ula[11]~feeder_combout\,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(11));

-- Location: LCCOMB_X62_Y26_N22
\acesso|map_ula|s[10]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[10]~113_combout\ = (\acesso|map_ula|s[4]~70_combout\ & ((\acesso|a_ula\(11)) # ((\acesso|map_ula|s[4]~69_combout\)))) # (!\acesso|map_ula|s[4]~70_combout\ & (((\acesso|a_ula\(9) & !\acesso|map_ula|s[4]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(11),
	datab => \acesso|a_ula\(9),
	datac => \acesso|map_ula|s[4]~70_combout\,
	datad => \acesso|map_ula|s[4]~69_combout\,
	combout => \acesso|map_ula|s[10]~113_combout\);

-- Location: LCCOMB_X61_Y26_N2
\acesso|map_ula|s[10]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[10]~114_combout\ = (\acesso|a_ula\(10) & ((\acesso|b_ula\(10) & (!\entrada|operacao\(0))) # (!\acesso|b_ula\(10) & ((\entrada|operacao\(0)) # (\acesso|map_ula|s[2]~50_combout\))))) # (!\acesso|a_ula\(10) & 
-- ((\acesso|map_ula|s[2]~50_combout\ & (\acesso|b_ula\(10))) # (!\acesso|map_ula|s[2]~50_combout\ & ((\entrada|operacao\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(10),
	datab => \acesso|b_ula\(10),
	datac => \entrada|operacao\(0),
	datad => \acesso|map_ula|s[2]~50_combout\,
	combout => \acesso|map_ula|s[10]~114_combout\);

-- Location: LCCOMB_X60_Y26_N22
\acesso|map_ula|ShiftLeft0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~24_combout\ = (\acesso|b_ula\(1) & ((\acesso|b_ula\(0) & ((\acesso|a_ula\(7)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(8),
	datab => \acesso|a_ula\(7),
	datac => \acesso|b_ula\(0),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X60_Y26_N10
\acesso|map_ula|ShiftLeft0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~26_combout\ = (\acesso|map_ula|ShiftLeft0~24_combout\) # ((!\acesso|b_ula\(1) & \acesso|map_ula|ShiftLeft0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(1),
	datac => \acesso|map_ula|ShiftLeft0~24_combout\,
	datad => \acesso|map_ula|ShiftLeft0~25_combout\,
	combout => \acesso|map_ula|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X62_Y26_N4
\acesso|map_ula|s[10]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[10]~174_combout\ = (\acesso|map_ula|ShiftLeft0~3_combout\ & (!\acesso|b_ula\(5) & (!\acesso|b_ula\(4) & !\acesso|b_ula\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftLeft0~3_combout\,
	datab => \acesso|b_ula\(5),
	datac => \acesso|b_ula\(4),
	datad => \acesso|b_ula\(2),
	combout => \acesso|map_ula|s[10]~174_combout\);

-- Location: LCCOMB_X63_Y26_N8
\acesso|map_ula|ShiftRight0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~29_combout\ = (\acesso|b_ula\(0) & (\acesso|a_ula\(15))) # (!\acesso|b_ula\(0) & ((\acesso|a_ula\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(15),
	datab => \acesso|b_ula\(0),
	datad => \acesso|a_ula\(14),
	combout => \acesso|map_ula|ShiftRight0~29_combout\);

-- Location: LCCOMB_X62_Y26_N2
\acesso|map_ula|ShiftRight0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~30_combout\ = (\acesso|b_ula\(2) & (!\acesso|b_ula\(1) & (\acesso|map_ula|ShiftRight0~29_combout\))) # (!\acesso|b_ula\(2) & (((\acesso|map_ula|ShiftRight0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(2),
	datab => \acesso|b_ula\(1),
	datac => \acesso|map_ula|ShiftRight0~29_combout\,
	datad => \acesso|map_ula|ShiftRight0~28_combout\,
	combout => \acesso|map_ula|ShiftRight0~30_combout\);

-- Location: LCCOMB_X62_Y26_N30
\acesso|map_ula|s[10]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[10]~111_combout\ = (\acesso|map_ula|s[8]~173_combout\ & ((\acesso|map_ula|s[8]~97_combout\ & ((\acesso|map_ula|ShiftRight0~30_combout\))) # (!\acesso|map_ula|s[8]~97_combout\ & (\acesso|map_ula|s[10]~174_combout\)))) # 
-- (!\acesso|map_ula|s[8]~173_combout\ & (((!\acesso|map_ula|s[8]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[8]~173_combout\,
	datab => \acesso|map_ula|s[10]~174_combout\,
	datac => \acesso|map_ula|s[8]~97_combout\,
	datad => \acesso|map_ula|ShiftRight0~30_combout\,
	combout => \acesso|map_ula|s[10]~111_combout\);

-- Location: LCCOMB_X62_Y26_N20
\acesso|map_ula|s[10]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[10]~112_combout\ = (\acesso|map_ula|s[8]~95_combout\ & (((\acesso|map_ula|s[10]~111_combout\)))) # (!\acesso|map_ula|s[8]~95_combout\ & ((\acesso|map_ula|s[10]~111_combout\ & (\acesso|map_ula|ShiftLeft0~26_combout\)) # 
-- (!\acesso|map_ula|s[10]~111_combout\ & ((\acesso|map_ula|ShiftLeft0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[8]~95_combout\,
	datab => \acesso|map_ula|ShiftLeft0~26_combout\,
	datac => \acesso|map_ula|s[10]~111_combout\,
	datad => \acesso|map_ula|ShiftLeft0~15_combout\,
	combout => \acesso|map_ula|s[10]~112_combout\);

-- Location: LCCOMB_X62_Y26_N8
\acesso|map_ula|s[10]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[10]~115_combout\ = (\acesso|map_ula|s[4]~69_combout\ & ((\acesso|map_ula|s[10]~113_combout\ & (\acesso|map_ula|s[10]~114_combout\)) # (!\acesso|map_ula|s[10]~113_combout\ & ((\acesso|map_ula|s[10]~112_combout\))))) # 
-- (!\acesso|map_ula|s[4]~69_combout\ & (\acesso|map_ula|s[10]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~69_combout\,
	datab => \acesso|map_ula|s[10]~113_combout\,
	datac => \acesso|map_ula|s[10]~114_combout\,
	datad => \acesso|map_ula|s[10]~112_combout\,
	combout => \acesso|map_ula|s[10]~115_combout\);

-- Location: LCCOMB_X62_Y26_N14
\acesso|map_ula|s[10]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[10]~116_combout\ = (\acesso|map_ula|s[2]~54_combout\ & ((\acesso|map_ula|Add0~33_combout\))) # (!\acesso|map_ula|s[2]~54_combout\ & (\acesso|map_ula|s[10]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[10]~115_combout\,
	datab => \acesso|map_ula|Add0~33_combout\,
	datad => \acesso|map_ula|s[2]~54_combout\,
	combout => \acesso|map_ula|s[10]~116_combout\);

-- Location: LCCOMB_X62_Y26_N18
\acesso|map_ula|s[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(10) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s[10]~116_combout\))) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s\(10),
	datac => \acesso|map_ula|s[10]~116_combout\,
	datad => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	combout => \acesso|map_ula|s\(10));

-- Location: LCCOMB_X58_Y27_N10
\acesso|data_in_ram[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[10]~feeder_combout\ = \acesso|map_banco_regs|saida\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(10),
	combout => \acesso|data_in_ram[10]~feeder_combout\);

-- Location: FF_X58_Y27_N11
\acesso|data_in_ram[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[10]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(10));

-- Location: M9K_X37_Y36_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082840B17",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y30_N22
\acesso|entrada_brg~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~72_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout\,
	combout => \acesso|entrada_brg~72_combout\);

-- Location: M9K_X51_Y30_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y38_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y30_N12
\acesso|entrada_brg~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~73_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout\,
	combout => \acesso|entrada_brg~73_combout\);

-- Location: LCCOMB_X61_Y30_N26
\acesso|entrada_brg~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~74_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~72_combout\) # (\acesso|entrada_brg~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~72_combout\,
	datad => \acesso|entrada_brg~73_combout\,
	combout => \acesso|entrada_brg~74_combout\);

-- Location: M9K_X51_Y43_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y34_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y30_N4
\acesso|entrada_brg~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~76_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout\,
	combout => \acesso|entrada_brg~76_combout\);

-- Location: M9K_X51_Y38_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y30_N8
\acesso|entrada_brg~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~75_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout\,
	combout => \acesso|entrada_brg~75_combout\);

-- Location: LCCOMB_X61_Y30_N6
\acesso|entrada_brg~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~77_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~75_combout\) # ((!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & \acesso|entrada_brg~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~76_combout\,
	datad => \acesso|entrada_brg~75_combout\,
	combout => \acesso|entrada_brg~77_combout\);

-- Location: LCCOMB_X61_Y30_N0
\acesso|entrada_brg~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~78_combout\ = (\acesso|Equal2~0_combout\ & (\acesso|map_ula|s\(10))) # (!\acesso|Equal2~0_combout\ & (((\acesso|entrada_brg~74_combout\) # (\acesso|entrada_brg~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~0_combout\,
	datab => \acesso|map_ula|s\(10),
	datac => \acesso|entrada_brg~74_combout\,
	datad => \acesso|entrada_brg~77_combout\,
	combout => \acesso|entrada_brg~78_combout\);

-- Location: LCCOMB_X61_Y30_N10
\acesso|entrada_brg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[10]~feeder_combout\ = \acesso|entrada_brg~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~78_combout\,
	combout => \acesso|entrada_brg[10]~feeder_combout\);

-- Location: FF_X61_Y30_N11
\acesso|entrada_brg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[10]~feeder_combout\,
	asdata => \switches[10]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(10));

-- Location: LCCOMB_X54_Y28_N24
\acesso|map_banco_regs|r1|saida~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~11_combout\ = (\acesso|entrada_brg\(10) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|entrada_brg\(10),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|saida~11_combout\);

-- Location: LCCOMB_X54_Y29_N0
\acesso|map_banco_regs|r4|saida[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[10]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~11_combout\,
	combout => \acesso|map_banco_regs|r4|saida[10]~feeder_combout\);

-- Location: FF_X54_Y29_N1
\acesso|map_banco_regs|r4|saida[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[10]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(10));

-- Location: FF_X55_Y29_N7
\acesso|map_banco_regs|r8|saida[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~11_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(10));

-- Location: LCCOMB_X54_Y29_N10
\acesso|map_banco_regs|r6|saida[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[10]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~11_combout\,
	combout => \acesso|map_banco_regs|r6|saida[10]~feeder_combout\);

-- Location: FF_X54_Y29_N11
\acesso|map_banco_regs|r6|saida[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[10]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(10));

-- Location: FF_X55_Y29_N25
\acesso|map_banco_regs|r2|saida[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~11_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(10));

-- Location: LCCOMB_X55_Y29_N24
\acesso|map_banco_regs|saida~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~51_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(10)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r2|saida\(10) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|saida\(10),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(10),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~51_combout\);

-- Location: LCCOMB_X55_Y29_N6
\acesso|map_banco_regs|saida~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~52_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~51_combout\ & ((\acesso|map_banco_regs|r8|saida\(10)))) # (!\acesso|map_banco_regs|saida~51_combout\ & (\acesso|map_banco_regs|r4|saida\(10))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|saida\(10),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r8|saida\(10),
	datad => \acesso|map_banco_regs|saida~51_combout\,
	combout => \acesso|map_banco_regs|saida~52_combout\);

-- Location: LCCOMB_X57_Y28_N14
\acesso|map_banco_regs|r7|saida[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|saida[10]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~11_combout\,
	combout => \acesso|map_banco_regs|r7|saida[10]~feeder_combout\);

-- Location: FF_X57_Y28_N15
\acesso|map_banco_regs|r7|saida[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|saida[10]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(10));

-- Location: FF_X56_Y28_N1
\acesso|map_banco_regs|r5|saida[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~11_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(10));

-- Location: FF_X54_Y28_N27
\acesso|map_banco_regs|r3|saida[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~11_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(10));

-- Location: FF_X55_Y28_N11
\acesso|map_banco_regs|r1|saida[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~11_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(10));

-- Location: LCCOMB_X55_Y28_N10
\acesso|map_banco_regs|saida~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~53_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r3|saida\(10))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r1|saida\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r3|saida\(10),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r1|saida\(10),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~53_combout\);

-- Location: LCCOMB_X56_Y28_N0
\acesso|map_banco_regs|saida~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~54_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|saida~53_combout\ & (\acesso|map_banco_regs|r7|saida\(10))) # (!\acesso|map_banco_regs|saida~53_combout\ & ((\acesso|map_banco_regs|r5|saida\(10)))))) # 
-- (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|saida~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|saida\(10),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r5|saida\(10),
	datad => \acesso|map_banco_regs|saida~53_combout\,
	combout => \acesso|map_banco_regs|saida~54_combout\);

-- Location: LCCOMB_X56_Y28_N8
\acesso|map_banco_regs|saida~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~55_combout\ = (\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~52_combout\)) # (!\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~52_combout\,
	datad => \acesso|map_banco_regs|saida~54_combout\,
	combout => \acesso|map_banco_regs|saida~55_combout\);

-- Location: FF_X56_Y28_N9
\acesso|map_banco_regs|saida[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~55_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(10));

-- Location: LCCOMB_X65_Y26_N22
\acesso|a_ula[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|a_ula[10]~feeder_combout\ = \acesso|map_banco_regs|saida\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(10),
	combout => \acesso|a_ula[10]~feeder_combout\);

-- Location: FF_X65_Y26_N23
\acesso|a_ula[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|a_ula[10]~feeder_combout\,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(10));

-- Location: LCCOMB_X65_Y26_N8
\acesso|map_ula|ShiftRight0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~20_combout\ = (\acesso|b_ula\(1) & ((\acesso|a_ula\(12)))) # (!\acesso|b_ula\(1) & (\acesso|a_ula\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(10),
	datab => \acesso|a_ula\(12),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|ShiftRight0~20_combout\);

-- Location: LCCOMB_X65_Y26_N10
\acesso|map_ula|ShiftRight0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~21_combout\ = (\acesso|b_ula\(0) & (\acesso|map_ula|ShiftRight0~20_combout\)) # (!\acesso|b_ula\(0) & ((\acesso|map_ula|ShiftRight0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datac => \acesso|map_ula|ShiftRight0~20_combout\,
	datad => \acesso|map_ula|ShiftRight0~4_combout\,
	combout => \acesso|map_ula|ShiftRight0~21_combout\);

-- Location: LCCOMB_X60_Y26_N2
\acesso|map_ula|ShiftRight0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~15_combout\ = (\acesso|b_ula\(1) & ((\acesso|b_ula\(0) & ((\acesso|a_ula\(8)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datab => \acesso|b_ula\(1),
	datac => \acesso|a_ula\(7),
	datad => \acesso|a_ula\(8),
	combout => \acesso|map_ula|ShiftRight0~15_combout\);

-- Location: LCCOMB_X60_Y26_N4
\acesso|map_ula|ShiftRight0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~16_combout\ = (\acesso|b_ula\(0) & ((\acesso|a_ula\(6)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(5),
	datab => \acesso|b_ula\(0),
	datad => \acesso|a_ula\(6),
	combout => \acesso|map_ula|ShiftRight0~16_combout\);

-- Location: LCCOMB_X60_Y26_N18
\acesso|map_ula|ShiftRight0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~17_combout\ = (\acesso|map_ula|ShiftRight0~15_combout\) # ((!\acesso|b_ula\(1) & \acesso|map_ula|ShiftRight0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(1),
	datac => \acesso|map_ula|ShiftRight0~15_combout\,
	datad => \acesso|map_ula|ShiftRight0~16_combout\,
	combout => \acesso|map_ula|ShiftRight0~17_combout\);

-- Location: LCCOMB_X63_Y27_N28
\acesso|map_ula|ShiftLeft0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~13_combout\ = (\acesso|b_ula\(2) & (!\acesso|b_ula\(1) & (\acesso|map_ula|ShiftLeft0~1_combout\))) # (!\acesso|b_ula\(2) & (((\acesso|map_ula|ShiftLeft0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(1),
	datab => \acesso|b_ula\(2),
	datac => \acesso|map_ula|ShiftLeft0~1_combout\,
	datad => \acesso|map_ula|ShiftLeft0~12_combout\,
	combout => \acesso|map_ula|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X63_Y27_N0
\acesso|map_ula|s[5]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[5]~172_combout\ = (!\acesso|b_ula\(3) & (!\acesso|b_ula\(4) & (!\acesso|b_ula\(5) & \acesso|map_ula|ShiftLeft0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(3),
	datab => \acesso|b_ula\(4),
	datac => \acesso|b_ula\(5),
	datad => \acesso|map_ula|ShiftLeft0~13_combout\,
	combout => \acesso|map_ula|s[5]~172_combout\);

-- Location: LCCOMB_X63_Y27_N10
\acesso|map_ula|s[5]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[5]~75_combout\ = (\acesso|map_ula|s[4]~176_combout\ & ((\acesso|map_ula|s[4]~66_combout\ & (\acesso|map_ula|ShiftRight0~37_combout\)) # (!\acesso|map_ula|s[4]~66_combout\ & ((\acesso|map_ula|s[5]~172_combout\))))) # 
-- (!\acesso|map_ula|s[4]~176_combout\ & (!\acesso|map_ula|s[4]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~176_combout\,
	datab => \acesso|map_ula|s[4]~66_combout\,
	datac => \acesso|map_ula|ShiftRight0~37_combout\,
	datad => \acesso|map_ula|s[5]~172_combout\,
	combout => \acesso|map_ula|s[5]~75_combout\);

-- Location: LCCOMB_X63_Y27_N24
\acesso|map_ula|s[5]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[5]~76_combout\ = (\acesso|map_ula|s[4]~65_combout\ & (((\acesso|map_ula|s[5]~75_combout\)))) # (!\acesso|map_ula|s[4]~65_combout\ & ((\acesso|map_ula|s[5]~75_combout\ & ((\acesso|map_ula|ShiftRight0~17_combout\))) # 
-- (!\acesso|map_ula|s[5]~75_combout\ & (\acesso|map_ula|ShiftRight0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftRight0~21_combout\,
	datab => \acesso|map_ula|s[4]~65_combout\,
	datac => \acesso|map_ula|ShiftRight0~17_combout\,
	datad => \acesso|map_ula|s[5]~75_combout\,
	combout => \acesso|map_ula|s[5]~76_combout\);

-- Location: LCCOMB_X63_Y25_N4
\acesso|map_ula|s[5]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[5]~77_combout\ = (\acesso|map_ula|s[4]~70_combout\ & (((\acesso|map_ula|s[4]~69_combout\)))) # (!\acesso|map_ula|s[4]~70_combout\ & ((\acesso|map_ula|s[4]~69_combout\ & ((\acesso|map_ula|s[5]~76_combout\))) # 
-- (!\acesso|map_ula|s[4]~69_combout\ & (\acesso|a_ula\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~70_combout\,
	datab => \acesso|a_ula\(4),
	datac => \acesso|map_ula|s[5]~76_combout\,
	datad => \acesso|map_ula|s[4]~69_combout\,
	combout => \acesso|map_ula|s[5]~77_combout\);

-- Location: LCCOMB_X63_Y25_N14
\acesso|map_ula|s[5]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[5]~78_combout\ = (\acesso|a_ula\(5) & ((\entrada|operacao\(0) & ((!\acesso|b_ula\(5)))) # (!\entrada|operacao\(0) & ((\acesso|map_ula|s[2]~50_combout\) # (\acesso|b_ula\(5)))))) # (!\acesso|a_ula\(5) & ((\acesso|map_ula|s[2]~50_combout\ 
-- & ((\acesso|b_ula\(5)))) # (!\acesso|map_ula|s[2]~50_combout\ & (\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \acesso|a_ula\(5),
	datac => \acesso|map_ula|s[2]~50_combout\,
	datad => \acesso|b_ula\(5),
	combout => \acesso|map_ula|s[5]~78_combout\);

-- Location: LCCOMB_X63_Y25_N24
\acesso|map_ula|s[5]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[5]~79_combout\ = (\acesso|map_ula|s[4]~70_combout\ & ((\acesso|map_ula|s[5]~77_combout\ & (\acesso|map_ula|s[5]~78_combout\)) # (!\acesso|map_ula|s[5]~77_combout\ & ((\acesso|a_ula\(6)))))) # (!\acesso|map_ula|s[4]~70_combout\ & 
-- (\acesso|map_ula|s[5]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~70_combout\,
	datab => \acesso|map_ula|s[5]~77_combout\,
	datac => \acesso|map_ula|s[5]~78_combout\,
	datad => \acesso|a_ula\(6),
	combout => \acesso|map_ula|s[5]~79_combout\);

-- Location: LCCOMB_X63_Y25_N26
\acesso|map_ula|s[5]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[5]~80_combout\ = (\acesso|map_ula|s[2]~54_combout\ & (\acesso|map_ula|Add0~18_combout\)) # (!\acesso|map_ula|s[2]~54_combout\ & ((\acesso|map_ula|s[5]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~18_combout\,
	datab => \acesso|map_ula|s[5]~79_combout\,
	datad => \acesso|map_ula|s[2]~54_combout\,
	combout => \acesso|map_ula|s[5]~80_combout\);

-- Location: LCCOMB_X63_Y25_N20
\acesso|map_ula|s[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(5) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s[5]~80_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[5]~80_combout\,
	datab => \acesso|map_ula|s\(5),
	datad => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	combout => \acesso|map_ula|s\(5));

-- Location: LCCOMB_X65_Y25_N18
\acesso|addr_ram[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[5]~feeder_combout\ = \acesso|map_ula|s\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(5),
	combout => \acesso|addr_ram[5]~feeder_combout\);

-- Location: FF_X65_Y25_N19
\acesso|addr_ram[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[5]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(5));

-- Location: M9K_X51_Y40_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y31_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y29_N8
\acesso|entrada_brg~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~38_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout\,
	combout => \acesso|entrada_brg~38_combout\);

-- Location: M9K_X51_Y33_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4421A002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y42_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y29_N18
\acesso|entrada_brg~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~37_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout\,
	combout => \acesso|entrada_brg~37_combout\);

-- Location: LCCOMB_X62_Y29_N22
\acesso|entrada_brg~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~39_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~38_combout\) # (\acesso|entrada_brg~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~38_combout\,
	datad => \acesso|entrada_brg~37_combout\,
	combout => \acesso|entrada_brg~39_combout\);

-- Location: M9K_X51_Y32_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y45_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N4
\acesso|entrada_brg~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~41_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout\,
	combout => \acesso|entrada_brg~41_combout\);

-- Location: M9K_X78_Y37_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y44_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N6
\acesso|entrada_brg~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~40_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout\,
	combout => \acesso|entrada_brg~40_combout\);

-- Location: LCCOMB_X63_Y32_N26
\acesso|entrada_brg~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~42_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|entrada_brg~40_combout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & (\acesso|entrada_brg~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~41_combout\,
	datad => \acesso|entrada_brg~40_combout\,
	combout => \acesso|entrada_brg~42_combout\);

-- Location: LCCOMB_X62_Y29_N16
\acesso|entrada_brg~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~43_combout\ = (\acesso|Equal2~0_combout\ & (((\acesso|map_ula|s\(5))))) # (!\acesso|Equal2~0_combout\ & ((\acesso|entrada_brg~39_combout\) # ((\acesso|entrada_brg~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|entrada_brg~39_combout\,
	datab => \acesso|Equal2~0_combout\,
	datac => \acesso|map_ula|s\(5),
	datad => \acesso|entrada_brg~42_combout\,
	combout => \acesso|entrada_brg~43_combout\);

-- Location: LCCOMB_X62_Y29_N12
\acesso|entrada_brg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[5]~feeder_combout\ = \acesso|entrada_brg~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~43_combout\,
	combout => \acesso|entrada_brg[5]~feeder_combout\);

-- Location: FF_X62_Y29_N13
\acesso|entrada_brg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[5]~feeder_combout\,
	asdata => \switches[5]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(5));

-- Location: LCCOMB_X57_Y28_N10
\acesso|map_banco_regs|r1|saida~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~6_combout\ = (\acesso|entrada_brg\(5) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|entrada_brg\(5),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|saida~6_combout\);

-- Location: FF_X57_Y28_N11
\acesso|map_banco_regs|r7|saida[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r1|saida~6_combout\,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(5));

-- Location: FF_X56_Y28_N11
\acesso|map_banco_regs|r5|saida[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~6_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(5));

-- Location: FF_X54_Y28_N19
\acesso|map_banco_regs|r3|saida[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~6_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(5));

-- Location: FF_X55_Y28_N23
\acesso|map_banco_regs|r1|saida[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~6_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(5));

-- Location: LCCOMB_X55_Y28_N22
\acesso|map_banco_regs|saida~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~28_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r3|saida\(5))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r1|saida\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r3|saida\(5),
	datac => \acesso|map_banco_regs|r1|saida\(5),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~28_combout\);

-- Location: LCCOMB_X56_Y28_N10
\acesso|map_banco_regs|saida~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~29_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|saida~28_combout\ & (\acesso|map_banco_regs|r7|saida\(5))) # (!\acesso|map_banco_regs|saida~28_combout\ & ((\acesso|map_banco_regs|r5|saida\(5)))))) # 
-- (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|saida~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r7|saida\(5),
	datac => \acesso|map_banco_regs|r5|saida\(5),
	datad => \acesso|map_banco_regs|saida~28_combout\,
	combout => \acesso|map_banco_regs|saida~29_combout\);

-- Location: LCCOMB_X57_Y28_N16
\acesso|map_banco_regs|r4|saida[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[5]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~6_combout\,
	combout => \acesso|map_banco_regs|r4|saida[5]~feeder_combout\);

-- Location: FF_X57_Y28_N17
\acesso|map_banco_regs|r4|saida[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[5]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(5));

-- Location: FF_X57_Y29_N7
\acesso|map_banco_regs|r8|saida[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~6_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(5));

-- Location: LCCOMB_X56_Y29_N28
\acesso|map_banco_regs|r6|saida[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[5]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~6_combout\,
	combout => \acesso|map_banco_regs|r6|saida[5]~feeder_combout\);

-- Location: FF_X56_Y29_N29
\acesso|map_banco_regs|r6|saida[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[5]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(5));

-- Location: FF_X57_Y29_N17
\acesso|map_banco_regs|r2|saida[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~6_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(5));

-- Location: LCCOMB_X57_Y29_N16
\acesso|map_banco_regs|saida~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~26_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(5)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r2|saida\(5) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|saida\(5),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(5),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~26_combout\);

-- Location: LCCOMB_X57_Y29_N6
\acesso|map_banco_regs|saida~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~27_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~26_combout\ & ((\acesso|map_banco_regs|r8|saida\(5)))) # (!\acesso|map_banco_regs|saida~26_combout\ & (\acesso|map_banco_regs|r4|saida\(5))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|saida\(5),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r8|saida\(5),
	datad => \acesso|map_banco_regs|saida~26_combout\,
	combout => \acesso|map_banco_regs|saida~27_combout\);

-- Location: LCCOMB_X56_Y28_N18
\acesso|map_banco_regs|saida~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~30_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~27_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~29_combout\,
	datac => \acesso|seletor_brg\(0),
	datad => \acesso|map_banco_regs|saida~27_combout\,
	combout => \acesso|map_banco_regs|saida~30_combout\);

-- Location: FF_X56_Y28_N19
\acesso|map_banco_regs|saida[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~30_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(5));

-- Location: LCCOMB_X63_Y28_N4
\acesso|b_ula~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~6_combout\ = (\acesso|process_0~0_combout\ & (\entrada|constante\(5))) # (!\acesso|process_0~0_combout\ & ((\acesso|map_banco_regs|saida\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|constante\(5),
	datab => \acesso|process_0~0_combout\,
	datad => \acesso|map_banco_regs|saida\(5),
	combout => \acesso|b_ula~6_combout\);

-- Location: FF_X63_Y28_N5
\acesso|b_ula[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|b_ula~6_combout\,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(5));

-- Location: LCCOMB_X63_Y28_N30
\acesso|map_ula|s[2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~45_combout\ = (!\acesso|b_ula\(4) & (!\acesso|b_ula\(5) & !\acesso|b_ula\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(4),
	datac => \acesso|b_ula\(5),
	datad => \acesso|b_ula\(3),
	combout => \acesso|map_ula|s[2]~45_combout\);

-- Location: LCCOMB_X65_Y28_N26
\acesso|map_ula|s[3]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[3]~58_combout\ = (!\acesso|b_ula\(2) & (\acesso|map_ula|s[2]~45_combout\ & ((\acesso|map_ula|ShiftLeft0~5_combout\) # (\acesso|map_ula|ShiftLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftLeft0~5_combout\,
	datab => \acesso|b_ula\(2),
	datac => \acesso|map_ula|s[2]~45_combout\,
	datad => \acesso|map_ula|ShiftLeft0~4_combout\,
	combout => \acesso|map_ula|s[3]~58_combout\);

-- Location: LCCOMB_X65_Y28_N8
\acesso|map_ula|s[3]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[3]~59_combout\ = (\entrada|operacao\(0) & (!\entrada|operacao\(1))) # (!\entrada|operacao\(0) & ((\entrada|operacao\(1) & ((\acesso|a_ula\(4)))) # (!\entrada|operacao\(1) & (\acesso|a_ula\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \entrada|operacao\(1),
	datac => \acesso|a_ula\(2),
	datad => \acesso|a_ula\(4),
	combout => \acesso|map_ula|s[3]~59_combout\);

-- Location: LCCOMB_X63_Y28_N24
\acesso|map_ula|s[2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~47_combout\ = (\entrada|operacao\(0) & (((!\acesso|b_ula\(4) & !\acesso|b_ula\(5))) # (!\entrada|operacao\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(4),
	datab => \entrada|operacao\(1),
	datac => \acesso|b_ula\(5),
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[2]~47_combout\);

-- Location: LCCOMB_X59_Y27_N0
\acesso|map_ula|ShiftRight0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~14_combout\ = (\acesso|b_ula\(0) & (\acesso|a_ula\(4))) # (!\acesso|b_ula\(0) & ((\acesso|a_ula\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(4),
	datac => \acesso|a_ula\(3),
	datad => \acesso|b_ula\(0),
	combout => \acesso|map_ula|ShiftRight0~14_combout\);

-- Location: LCCOMB_X65_Y28_N2
\acesso|map_ula|s[3]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[3]~56_combout\ = (\acesso|map_ula|s[2]~42_combout\ & (((\acesso|map_ula|s[2]~41_combout\)))) # (!\acesso|map_ula|s[2]~42_combout\ & ((\acesso|map_ula|s[2]~41_combout\ & ((\acesso|map_ula|ShiftRight0~31_combout\))) # 
-- (!\acesso|map_ula|s[2]~41_combout\ & (\acesso|map_ula|ShiftRight0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[2]~42_combout\,
	datab => \acesso|map_ula|ShiftRight0~14_combout\,
	datac => \acesso|map_ula|s[2]~41_combout\,
	datad => \acesso|map_ula|ShiftRight0~31_combout\,
	combout => \acesso|map_ula|s[3]~56_combout\);

-- Location: LCCOMB_X65_Y28_N28
\acesso|map_ula|s[3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[3]~57_combout\ = (\acesso|map_ula|s[2]~42_combout\ & ((\acesso|map_ula|s[3]~56_combout\ & ((\acesso|map_ula|ShiftRight0~35_combout\))) # (!\acesso|map_ula|s[3]~56_combout\ & (\acesso|map_ula|ShiftRight0~16_combout\)))) # 
-- (!\acesso|map_ula|s[2]~42_combout\ & (((\acesso|map_ula|s[3]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[2]~42_combout\,
	datab => \acesso|map_ula|ShiftRight0~16_combout\,
	datac => \acesso|map_ula|ShiftRight0~35_combout\,
	datad => \acesso|map_ula|s[3]~56_combout\,
	combout => \acesso|map_ula|s[3]~57_combout\);

-- Location: LCCOMB_X65_Y28_N30
\acesso|map_ula|s[3]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[3]~60_combout\ = (\acesso|map_ula|s[3]~59_combout\ & ((\acesso|map_ula|s[3]~58_combout\) # ((!\acesso|map_ula|s[2]~47_combout\)))) # (!\acesso|map_ula|s[3]~59_combout\ & (((\acesso|map_ula|s[2]~47_combout\ & 
-- \acesso|map_ula|s[3]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[3]~58_combout\,
	datab => \acesso|map_ula|s[3]~59_combout\,
	datac => \acesso|map_ula|s[2]~47_combout\,
	datad => \acesso|map_ula|s[3]~57_combout\,
	combout => \acesso|map_ula|s[3]~60_combout\);

-- Location: LCCOMB_X65_Y28_N12
\acesso|map_ula|s[3]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[3]~61_combout\ = (\acesso|a_ula\(3) & ((\acesso|b_ula\(3) & ((!\entrada|operacao\(0)))) # (!\acesso|b_ula\(3) & ((\entrada|operacao\(1)) # (\entrada|operacao\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(3),
	datab => \entrada|operacao\(1),
	datac => \acesso|b_ula\(3),
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[3]~61_combout\);

-- Location: LCCOMB_X65_Y28_N14
\acesso|map_ula|s[3]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[3]~62_combout\ = (!\acesso|a_ula\(3) & ((\acesso|map_ula|s[2]~50_combout\ & (\acesso|b_ula\(3))) # (!\acesso|map_ula|s[2]~50_combout\ & ((\entrada|operacao\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(3),
	datab => \acesso|map_ula|s[2]~50_combout\,
	datac => \acesso|b_ula\(3),
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[3]~62_combout\);

-- Location: LCCOMB_X65_Y28_N24
\acesso|map_ula|s[3]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[3]~63_combout\ = (\entrada|operacao\(3) & (((\acesso|map_ula|s[3]~61_combout\) # (\acesso|map_ula|s[3]~62_combout\)))) # (!\entrada|operacao\(3) & (\acesso|map_ula|s[3]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(3),
	datab => \acesso|map_ula|s[3]~60_combout\,
	datac => \acesso|map_ula|s[3]~61_combout\,
	datad => \acesso|map_ula|s[3]~62_combout\,
	combout => \acesso|map_ula|s[3]~63_combout\);

-- Location: LCCOMB_X61_Y25_N12
\acesso|map_ula|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~8_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|process_0~0_combout\,
	datad => \acesso|b_ula\(2),
	combout => \acesso|map_ula|Add0~8_combout\);

-- Location: LCCOMB_X61_Y25_N20
\acesso|map_ula|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~6_combout\ = ((\acesso|map_ula|Add0~5_combout\ $ (\acesso|a_ula\(1) $ (!\acesso|map_ula|Add0~4\)))) # (GND)
-- \acesso|map_ula|Add0~7\ = CARRY((\acesso|map_ula|Add0~5_combout\ & ((\acesso|a_ula\(1)) # (!\acesso|map_ula|Add0~4\))) # (!\acesso|map_ula|Add0~5_combout\ & (\acesso|a_ula\(1) & !\acesso|map_ula|Add0~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~5_combout\,
	datab => \acesso|a_ula\(1),
	datad => VCC,
	cin => \acesso|map_ula|Add0~4\,
	combout => \acesso|map_ula|Add0~6_combout\,
	cout => \acesso|map_ula|Add0~7\);

-- Location: LCCOMB_X61_Y25_N22
\acesso|map_ula|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~9_combout\ = (\acesso|map_ula|Add0~8_combout\ & ((\acesso|a_ula\(2) & (\acesso|map_ula|Add0~7\ & VCC)) # (!\acesso|a_ula\(2) & (!\acesso|map_ula|Add0~7\)))) # (!\acesso|map_ula|Add0~8_combout\ & ((\acesso|a_ula\(2) & 
-- (!\acesso|map_ula|Add0~7\)) # (!\acesso|a_ula\(2) & ((\acesso|map_ula|Add0~7\) # (GND)))))
-- \acesso|map_ula|Add0~10\ = CARRY((\acesso|map_ula|Add0~8_combout\ & (!\acesso|a_ula\(2) & !\acesso|map_ula|Add0~7\)) # (!\acesso|map_ula|Add0~8_combout\ & ((!\acesso|map_ula|Add0~7\) # (!\acesso|a_ula\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~8_combout\,
	datab => \acesso|a_ula\(2),
	datad => VCC,
	cin => \acesso|map_ula|Add0~7\,
	combout => \acesso|map_ula|Add0~9_combout\,
	cout => \acesso|map_ula|Add0~10\);

-- Location: LCCOMB_X61_Y25_N24
\acesso|map_ula|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~12_combout\ = ((\acesso|map_ula|Add0~11_combout\ $ (\acesso|a_ula\(3) $ (!\acesso|map_ula|Add0~10\)))) # (GND)
-- \acesso|map_ula|Add0~13\ = CARRY((\acesso|map_ula|Add0~11_combout\ & ((\acesso|a_ula\(3)) # (!\acesso|map_ula|Add0~10\))) # (!\acesso|map_ula|Add0~11_combout\ & (\acesso|a_ula\(3) & !\acesso|map_ula|Add0~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~11_combout\,
	datab => \acesso|a_ula\(3),
	datad => VCC,
	cin => \acesso|map_ula|Add0~10\,
	combout => \acesso|map_ula|Add0~12_combout\,
	cout => \acesso|map_ula|Add0~13\);

-- Location: LCCOMB_X65_Y28_N10
\acesso|map_ula|s[3]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[3]~64_combout\ = (\acesso|map_ula|s[2]~54_combout\ & ((\acesso|map_ula|Add0~12_combout\))) # (!\acesso|map_ula|s[2]~54_combout\ & (\acesso|map_ula|s[3]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[3]~63_combout\,
	datac => \acesso|map_ula|Add0~12_combout\,
	datad => \acesso|map_ula|s[2]~54_combout\,
	combout => \acesso|map_ula|s[3]~64_combout\);

-- Location: LCCOMB_X65_Y28_N18
\acesso|map_ula|s[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(3) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s[3]~64_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[3]~64_combout\,
	datab => \acesso|map_ula|s\(3),
	datad => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	combout => \acesso|map_ula|s\(3));

-- Location: LCCOMB_X65_Y28_N20
\acesso|addr_ram[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[3]~feeder_combout\ = \acesso|map_ula|s\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(3),
	combout => \acesso|addr_ram[3]~feeder_combout\);

-- Location: FF_X65_Y28_N21
\acesso|addr_ram[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[3]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(3));

-- Location: M9K_X78_Y30_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y41_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y28_N26
\acesso|entrada_brg~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~104_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout\,
	combout => \acesso|entrada_brg~104_combout\);

-- Location: M9K_X78_Y39_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y27_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y28_N20
\acesso|entrada_brg~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~103_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout\,
	combout => \acesso|entrada_brg~103_combout\);

-- Location: LCCOMB_X61_Y28_N4
\acesso|entrada_brg~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~105_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~104_combout\) # (\acesso|entrada_brg~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~104_combout\,
	datad => \acesso|entrada_brg~103_combout\,
	combout => \acesso|entrada_brg~105_combout\);

-- Location: M9K_X64_Y37_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEE7EAAD",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y41_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N8
\acesso|entrada_brg~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~100_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout\,
	combout => \acesso|entrada_brg~100_combout\);

-- Location: M9K_X64_Y40_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y35_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N10
\acesso|entrada_brg~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~101_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout\,
	combout => \acesso|entrada_brg~101_combout\);

-- Location: LCCOMB_X63_Y32_N28
\acesso|entrada_brg~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~102_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~100_combout\) # (\acesso|entrada_brg~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~100_combout\,
	datad => \acesso|entrada_brg~101_combout\,
	combout => \acesso|entrada_brg~102_combout\);

-- Location: LCCOMB_X61_Y28_N10
\acesso|entrada_brg~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~106_combout\ = (\acesso|Equal2~0_combout\ & (\acesso|map_ula|s\(14))) # (!\acesso|Equal2~0_combout\ & (((\acesso|entrada_brg~105_combout\) # (\acesso|entrada_brg~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~0_combout\,
	datab => \acesso|map_ula|s\(14),
	datac => \acesso|entrada_brg~105_combout\,
	datad => \acesso|entrada_brg~102_combout\,
	combout => \acesso|entrada_brg~106_combout\);

-- Location: LCCOMB_X61_Y28_N12
\acesso|entrada_brg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[14]~feeder_combout\ = \acesso|entrada_brg~106_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~106_combout\,
	combout => \acesso|entrada_brg[14]~feeder_combout\);

-- Location: FF_X61_Y28_N13
\acesso|entrada_brg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[14]~feeder_combout\,
	asdata => \switches[14]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(14));

-- Location: LCCOMB_X53_Y28_N12
\acesso|map_banco_regs|r1|saida~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~15_combout\ = (\acesso|entrada_brg\(14) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|entrada_brg\(14),
	datac => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|saida~15_combout\);

-- Location: LCCOMB_X54_Y29_N12
\acesso|map_banco_regs|r4|saida[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[14]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~15_combout\,
	combout => \acesso|map_banco_regs|r4|saida[14]~feeder_combout\);

-- Location: FF_X54_Y29_N13
\acesso|map_banco_regs|r4|saida[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[14]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(14));

-- Location: FF_X55_Y29_N23
\acesso|map_banco_regs|r8|saida[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~15_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(14));

-- Location: LCCOMB_X54_Y29_N2
\acesso|map_banco_regs|r6|saida[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[14]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~15_combout\,
	combout => \acesso|map_banco_regs|r6|saida[14]~feeder_combout\);

-- Location: FF_X54_Y29_N3
\acesso|map_banco_regs|r6|saida[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[14]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(14));

-- Location: FF_X55_Y29_N21
\acesso|map_banco_regs|r2|saida[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~15_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(14));

-- Location: LCCOMB_X55_Y29_N20
\acesso|map_banco_regs|saida~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~71_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(14)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r2|saida\(14) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|saida\(14),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(14),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~71_combout\);

-- Location: LCCOMB_X55_Y29_N22
\acesso|map_banco_regs|saida~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~72_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~71_combout\ & ((\acesso|map_banco_regs|r8|saida\(14)))) # (!\acesso|map_banco_regs|saida~71_combout\ & (\acesso|map_banco_regs|r4|saida\(14))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|saida\(14),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r8|saida\(14),
	datad => \acesso|map_banco_regs|saida~71_combout\,
	combout => \acesso|map_banco_regs|saida~72_combout\);

-- Location: FF_X53_Y28_N13
\acesso|map_banco_regs|r7|saida[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r1|saida~15_combout\,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(14));

-- Location: LCCOMB_X55_Y27_N22
\acesso|map_banco_regs|r5|saida[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|saida[14]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~15_combout\,
	combout => \acesso|map_banco_regs|r5|saida[14]~feeder_combout\);

-- Location: FF_X55_Y27_N23
\acesso|map_banco_regs|r5|saida[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|saida[14]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(14));

-- Location: FF_X54_Y28_N9
\acesso|map_banco_regs|r3|saida[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~15_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(14));

-- Location: FF_X55_Y28_N17
\acesso|map_banco_regs|r1|saida[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~15_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(14));

-- Location: LCCOMB_X55_Y28_N16
\acesso|map_banco_regs|saida~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~73_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r3|saida\(14))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r1|saida\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r3|saida\(14),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r1|saida\(14),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~73_combout\);

-- Location: LCCOMB_X56_Y27_N10
\acesso|map_banco_regs|saida~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~74_combout\ = (\acesso|map_banco_regs|saida~73_combout\ & ((\acesso|map_banco_regs|r7|saida\(14)) # ((!\acesso|seletor_brg\(2))))) # (!\acesso|map_banco_regs|saida~73_combout\ & (((\acesso|map_banco_regs|r5|saida\(14) & 
-- \acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|saida\(14),
	datab => \acesso|map_banco_regs|r5|saida\(14),
	datac => \acesso|map_banco_regs|saida~73_combout\,
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~74_combout\);

-- Location: LCCOMB_X56_Y27_N14
\acesso|map_banco_regs|saida~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~75_combout\ = (\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~72_combout\)) # (!\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~72_combout\,
	datad => \acesso|map_banco_regs|saida~74_combout\,
	combout => \acesso|map_banco_regs|saida~75_combout\);

-- Location: FF_X56_Y27_N15
\acesso|map_banco_regs|saida[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~75_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(14));

-- Location: FF_X63_Y26_N27
\acesso|a_ula[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(14),
	sload => VCC,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(14));

-- Location: LCCOMB_X63_Y26_N22
\acesso|map_ula|s[0]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~149_combout\ = (!\entrada|operacao\(1) & ((\acesso|b_ula\(0) & ((\acesso|a_ula\(13)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datab => \acesso|a_ula\(14),
	datac => \acesso|a_ula\(13),
	datad => \entrada|operacao\(1),
	combout => \acesso|map_ula|s[0]~149_combout\);

-- Location: LCCOMB_X63_Y26_N24
\acesso|map_ula|s[0]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~148_combout\ = (\entrada|operacao\(1) & ((\acesso|b_ula\(0) & ((\acesso|a_ula\(15)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datab => \acesso|a_ula\(14),
	datac => \acesso|a_ula\(15),
	datad => \entrada|operacao\(1),
	combout => \acesso|map_ula|s[0]~148_combout\);

-- Location: LCCOMB_X63_Y26_N28
\acesso|map_ula|s[0]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~150_combout\ = (\acesso|map_ula|ShiftRight0~23_combout\ & (!\acesso|b_ula\(3) & ((\acesso|map_ula|s[0]~149_combout\) # (\acesso|map_ula|s[0]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftRight0~23_combout\,
	datab => \acesso|b_ula\(3),
	datac => \acesso|map_ula|s[0]~149_combout\,
	datad => \acesso|map_ula|s[0]~148_combout\,
	combout => \acesso|map_ula|s[0]~150_combout\);

-- Location: LCCOMB_X63_Y26_N4
\acesso|map_ula|s[0]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~152_combout\ = (\acesso|b_ula\(3) & (\acesso|map_ula|ShiftLeft0~15_combout\)) # (!\acesso|b_ula\(3) & (((\acesso|b_ula\(1) & \acesso|map_ula|ShiftLeft0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftLeft0~15_combout\,
	datab => \acesso|b_ula\(3),
	datac => \acesso|b_ula\(1),
	datad => \acesso|map_ula|ShiftLeft0~30_combout\,
	combout => \acesso|map_ula|s[0]~152_combout\);

-- Location: LCCOMB_X63_Y26_N18
\acesso|map_ula|s[0]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~151_combout\ = (\acesso|b_ula\(2) & ((\acesso|b_ula\(3) & (\acesso|map_ula|ShiftLeft0~3_combout\)) # (!\acesso|b_ula\(3) & ((\acesso|map_ula|ShiftLeft0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(2),
	datab => \acesso|b_ula\(3),
	datac => \acesso|map_ula|ShiftLeft0~3_combout\,
	datad => \acesso|map_ula|ShiftLeft0~26_combout\,
	combout => \acesso|map_ula|s[0]~151_combout\);

-- Location: LCCOMB_X63_Y26_N10
\acesso|map_ula|s[0]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~153_combout\ = (!\entrada|operacao\(1) & ((\acesso|map_ula|s[0]~151_combout\) # ((!\acesso|b_ula\(2) & \acesso|map_ula|s[0]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(1),
	datab => \acesso|b_ula\(2),
	datac => \acesso|map_ula|s[0]~152_combout\,
	datad => \acesso|map_ula|s[0]~151_combout\,
	combout => \acesso|map_ula|s[0]~153_combout\);

-- Location: LCCOMB_X63_Y26_N12
\acesso|map_ula|s[14]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[14]~154_combout\ = (!\acesso|map_ula|ShiftLeft0~0_combout\ & (\entrada|operacao\(0) & ((\acesso|map_ula|s[0]~150_combout\) # (\acesso|map_ula|s[0]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[0]~150_combout\,
	datab => \acesso|map_ula|ShiftLeft0~0_combout\,
	datac => \entrada|operacao\(0),
	datad => \acesso|map_ula|s[0]~153_combout\,
	combout => \acesso|map_ula|s[14]~154_combout\);

-- Location: LCCOMB_X59_Y25_N12
\acesso|b_ula~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~15_combout\ = (!\entrada|operacao\(2) & (\acesso|map_banco_regs|saida\(14) & ((\entrada|operacao\(3)) # (!\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(3),
	datab => \entrada|operacao\(2),
	datac => \entrada|operacao\(0),
	datad => \acesso|map_banco_regs|saida\(14),
	combout => \acesso|b_ula~15_combout\);

-- Location: FF_X59_Y25_N13
\acesso|b_ula[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|b_ula~15_combout\,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(14));

-- Location: LCCOMB_X61_Y24_N20
\acesso|map_ula|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~44_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|process_0~0_combout\,
	datad => \acesso|b_ula\(14),
	combout => \acesso|map_ula|Add0~44_combout\);

-- Location: LCCOMB_X62_Y24_N2
\acesso|b_ula~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~14_combout\ = (!\entrada|operacao\(2) & (\acesso|map_banco_regs|saida\(13) & ((\entrada|operacao\(3)) # (!\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \entrada|operacao\(3),
	datac => \entrada|operacao\(2),
	datad => \acesso|map_banco_regs|saida\(13),
	combout => \acesso|b_ula~14_combout\);

-- Location: FF_X62_Y24_N3
\acesso|b_ula[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|b_ula~14_combout\,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(13));

-- Location: LCCOMB_X61_Y24_N30
\acesso|map_ula|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~41_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|process_0~0_combout\,
	datad => \acesso|b_ula\(13),
	combout => \acesso|map_ula|Add0~41_combout\);

-- Location: LCCOMB_X61_Y24_N12
\acesso|map_ula|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~42_combout\ = ((\acesso|a_ula\(13) $ (\acesso|map_ula|Add0~41_combout\ $ (!\acesso|map_ula|Add0~40\)))) # (GND)
-- \acesso|map_ula|Add0~43\ = CARRY((\acesso|a_ula\(13) & ((\acesso|map_ula|Add0~41_combout\) # (!\acesso|map_ula|Add0~40\))) # (!\acesso|a_ula\(13) & (\acesso|map_ula|Add0~41_combout\ & !\acesso|map_ula|Add0~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(13),
	datab => \acesso|map_ula|Add0~41_combout\,
	datad => VCC,
	cin => \acesso|map_ula|Add0~40\,
	combout => \acesso|map_ula|Add0~42_combout\,
	cout => \acesso|map_ula|Add0~43\);

-- Location: LCCOMB_X61_Y24_N14
\acesso|map_ula|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~45_combout\ = (\acesso|a_ula\(14) & ((\acesso|map_ula|Add0~44_combout\ & (\acesso|map_ula|Add0~43\ & VCC)) # (!\acesso|map_ula|Add0~44_combout\ & (!\acesso|map_ula|Add0~43\)))) # (!\acesso|a_ula\(14) & 
-- ((\acesso|map_ula|Add0~44_combout\ & (!\acesso|map_ula|Add0~43\)) # (!\acesso|map_ula|Add0~44_combout\ & ((\acesso|map_ula|Add0~43\) # (GND)))))
-- \acesso|map_ula|Add0~46\ = CARRY((\acesso|a_ula\(14) & (!\acesso|map_ula|Add0~44_combout\ & !\acesso|map_ula|Add0~43\)) # (!\acesso|a_ula\(14) & ((!\acesso|map_ula|Add0~43\) # (!\acesso|map_ula|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(14),
	datab => \acesso|map_ula|Add0~44_combout\,
	datad => VCC,
	cin => \acesso|map_ula|Add0~43\,
	combout => \acesso|map_ula|Add0~45_combout\,
	cout => \acesso|map_ula|Add0~46\);

-- Location: LCCOMB_X62_Y24_N20
\acesso|map_ula|s[14]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[14]~155_combout\ = (!\entrada|operacao\(0) & ((\entrada|operacao\(1) & (\acesso|a_ula\(15))) # (!\entrada|operacao\(1) & ((\acesso|a_ula\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(15),
	datab => \acesso|a_ula\(13),
	datac => \entrada|operacao\(0),
	datad => \entrada|operacao\(1),
	combout => \acesso|map_ula|s[14]~155_combout\);

-- Location: LCCOMB_X62_Y24_N22
\acesso|map_ula|s[14]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[14]~156_combout\ = (\entrada|operacao\(2) & ((\acesso|map_ula|s[14]~154_combout\) # ((\acesso|map_ula|s[14]~155_combout\)))) # (!\entrada|operacao\(2) & (((\acesso|map_ula|Add0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[14]~154_combout\,
	datab => \entrada|operacao\(2),
	datac => \acesso|map_ula|Add0~45_combout\,
	datad => \acesso|map_ula|s[14]~155_combout\,
	combout => \acesso|map_ula|s[14]~156_combout\);

-- Location: LCCOMB_X59_Y25_N8
\acesso|map_ula|s[14]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[14]~145_combout\ = (\acesso|b_ula\(14) $ (\acesso|a_ula\(14))) # (!\entrada|operacao\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(14),
	datab => \acesso|a_ula\(14),
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[14]~145_combout\);

-- Location: LCCOMB_X59_Y25_N14
\acesso|map_ula|s[14]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[14]~144_combout\ = (\acesso|b_ula\(14) & ((\entrada|operacao\(0) & ((!\acesso|a_ula\(14)))) # (!\entrada|operacao\(0) & ((\entrada|operacao\(1)) # (\acesso|a_ula\(14)))))) # (!\acesso|b_ula\(14) & ((\entrada|operacao\(1) & 
-- ((\acesso|a_ula\(14)))) # (!\entrada|operacao\(1) & (\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(14),
	datab => \entrada|operacao\(0),
	datac => \entrada|operacao\(1),
	datad => \acesso|a_ula\(14),
	combout => \acesso|map_ula|s[14]~144_combout\);

-- Location: LCCOMB_X59_Y25_N6
\acesso|map_ula|s[14]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[14]~146_combout\ = (\entrada|operacao\(2) & (\acesso|map_ula|s[14]~145_combout\)) # (!\entrada|operacao\(2) & ((\acesso|map_ula|s[14]~144_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[14]~145_combout\,
	datac => \acesso|map_ula|s[14]~144_combout\,
	datad => \entrada|operacao\(2),
	combout => \acesso|map_ula|s[14]~146_combout\);

-- Location: LCCOMB_X62_Y24_N14
\acesso|map_ula|s[14]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[14]~147_combout\ = (\acesso|map_ula|s[14]~146_combout\ & (((\acesso|map_ula|Add0~45_combout\) # (\entrada|operacao\(0))) # (!\entrada|operacao\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(2),
	datab => \acesso|map_ula|s[14]~146_combout\,
	datac => \acesso|map_ula|Add0~45_combout\,
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[14]~147_combout\);

-- Location: LCCOMB_X62_Y24_N12
\acesso|map_ula|s[14]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[14]~157_combout\ = (\entrada|operacao\(3) & ((\acesso|map_ula|s[14]~147_combout\))) # (!\entrada|operacao\(3) & (\acesso|map_ula|s[14]~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(3),
	datab => \acesso|map_ula|s[14]~156_combout\,
	datac => \acesso|map_ula|s[14]~147_combout\,
	combout => \acesso|map_ula|s[14]~157_combout\);

-- Location: LCCOMB_X62_Y24_N18
\acesso|map_ula|s[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(14) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s[14]~157_combout\))) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s\(14),
	datac => \acesso|map_ula|s[14]~157_combout\,
	datad => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	combout => \acesso|map_ula|s\(14));

-- Location: FF_X63_Y29_N29
\acesso|addr_ram[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_ula|s\(14),
	sload => VCC,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(14));

-- Location: FF_X63_Y29_N5
\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|addr_ram\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X58_Y27_N20
\acesso|data_in_ram[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[0]~feeder_combout\ = \acesso|map_banco_regs|saida\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(0),
	combout => \acesso|data_in_ram[0]~feeder_combout\);

-- Location: FF_X58_Y27_N21
\acesso|data_in_ram[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[0]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(0));

-- Location: M9K_X64_Y30_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y29_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N30
\acesso|entrada_brg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~3_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout\,
	combout => \acesso|entrada_brg~3_combout\);

-- Location: M9K_X64_Y28_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y26_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y28_N0
\acesso|entrada_brg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~4_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout\,
	combout => \acesso|entrada_brg~4_combout\);

-- Location: LCCOMB_X60_Y28_N14
\acesso|entrada_brg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~5_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & (\acesso|entrada_brg~3_combout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|entrada_brg~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~3_combout\,
	datad => \acesso|entrada_brg~4_combout\,
	combout => \acesso|entrada_brg~5_combout\);

-- Location: M9K_X64_Y16_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y20_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y20_N8
\acesso|entrada_brg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~1_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout\,
	combout => \acesso|entrada_brg~1_combout\);

-- Location: M9K_X51_Y24_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED4006800",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y21_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y24_N4
\acesso|entrada_brg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~0_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout\,
	combout => \acesso|entrada_brg~0_combout\);

-- Location: LCCOMB_X60_Y28_N0
\acesso|entrada_brg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~2_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~1_combout\) # (\acesso|entrada_brg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~1_combout\,
	datad => \acesso|entrada_brg~0_combout\,
	combout => \acesso|entrada_brg~2_combout\);

-- Location: LCCOMB_X60_Y28_N8
\acesso|entrada_brg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~6_combout\ = (\acesso|Equal2~0_combout\ & (\acesso|map_ula|s\(0))) # (!\acesso|Equal2~0_combout\ & (((\acesso|entrada_brg~5_combout\) # (\acesso|entrada_brg~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(0),
	datab => \acesso|Equal2~0_combout\,
	datac => \acesso|entrada_brg~5_combout\,
	datad => \acesso|entrada_brg~2_combout\,
	combout => \acesso|entrada_brg~6_combout\);

-- Location: LCCOMB_X61_Y28_N24
\acesso|entrada_brg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[0]~feeder_combout\ = \acesso|entrada_brg~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~6_combout\,
	combout => \acesso|entrada_brg[0]~feeder_combout\);

-- Location: FF_X61_Y28_N25
\acesso|entrada_brg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[0]~feeder_combout\,
	asdata => \switches[0]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(0));

-- Location: LCCOMB_X54_Y28_N26
\acesso|map_banco_regs|r1|saida~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~0_combout\ = (\acesso|entrada_brg\(0) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|entrada_brg\(0),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|saida~0_combout\);

-- Location: FF_X53_Y28_N1
\acesso|map_banco_regs|r7|saida[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~0_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(0));

-- Location: FF_X54_Y28_N21
\acesso|map_banco_regs|r3|saida[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~0_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(0));

-- Location: LCCOMB_X55_Y27_N0
\acesso|map_banco_regs|r5|saida[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|saida[0]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~0_combout\,
	combout => \acesso|map_banco_regs|r5|saida[0]~feeder_combout\);

-- Location: FF_X55_Y27_N1
\acesso|map_banco_regs|r5|saida[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|saida[0]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(0));

-- Location: FF_X54_Y28_N11
\acesso|map_banco_regs|r1|saida[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~0_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(0));

-- Location: LCCOMB_X54_Y28_N10
\acesso|map_banco_regs|saida~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~2_combout\ = (\acesso|seletor_brg\(1) & (((\acesso|seletor_brg\(2))))) # (!\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|r5|saida\(0))) # (!\acesso|seletor_brg\(2) & 
-- ((\acesso|map_banco_regs|r1|saida\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|map_banco_regs|r5|saida\(0),
	datac => \acesso|map_banco_regs|r1|saida\(0),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~2_combout\);

-- Location: LCCOMB_X54_Y28_N20
\acesso|map_banco_regs|saida~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~3_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~2_combout\ & (\acesso|map_banco_regs|r7|saida\(0))) # (!\acesso|map_banco_regs|saida~2_combout\ & ((\acesso|map_banco_regs|r3|saida\(0)))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|map_banco_regs|r7|saida\(0),
	datac => \acesso|map_banco_regs|r3|saida\(0),
	datad => \acesso|map_banco_regs|saida~2_combout\,
	combout => \acesso|map_banco_regs|saida~3_combout\);

-- Location: LCCOMB_X56_Y29_N12
\acesso|map_banco_regs|r4|saida[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[0]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~0_combout\,
	combout => \acesso|map_banco_regs|r4|saida[0]~feeder_combout\);

-- Location: FF_X56_Y29_N13
\acesso|map_banco_regs|r4|saida[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[0]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(0));

-- Location: FF_X57_Y29_N31
\acesso|map_banco_regs|r8|saida[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~0_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(0));

-- Location: FF_X57_Y29_N9
\acesso|map_banco_regs|r2|saida[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~0_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(0));

-- Location: LCCOMB_X56_Y29_N2
\acesso|map_banco_regs|r6|saida[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[0]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~0_combout\,
	combout => \acesso|map_banco_regs|r6|saida[0]~feeder_combout\);

-- Location: FF_X56_Y29_N3
\acesso|map_banco_regs|r6|saida[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[0]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(0));

-- Location: LCCOMB_X57_Y29_N8
\acesso|map_banco_regs|saida~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~0_combout\ = (\acesso|seletor_brg\(1) & (\acesso|seletor_brg\(2))) # (!\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(0)))) # (!\acesso|seletor_brg\(2) & 
-- (\acesso|map_banco_regs|r2|saida\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(0),
	datad => \acesso|map_banco_regs|r6|saida\(0),
	combout => \acesso|map_banco_regs|saida~0_combout\);

-- Location: LCCOMB_X57_Y29_N30
\acesso|map_banco_regs|saida~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~1_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~0_combout\ & ((\acesso|map_banco_regs|r8|saida\(0)))) # (!\acesso|map_banco_regs|saida~0_combout\ & (\acesso|map_banco_regs|r4|saida\(0))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|saida\(0),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r8|saida\(0),
	datad => \acesso|map_banco_regs|saida~0_combout\,
	combout => \acesso|map_banco_regs|saida~1_combout\);

-- Location: LCCOMB_X58_Y28_N30
\acesso|map_banco_regs|saida~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~4_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~1_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~3_combout\,
	datab => \acesso|seletor_brg\(0),
	datad => \acesso|map_banco_regs|saida~1_combout\,
	combout => \acesso|map_banco_regs|saida~4_combout\);

-- Location: FF_X58_Y28_N31
\acesso|map_banco_regs|saida[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~4_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(0));

-- Location: FF_X60_Y28_N19
\acesso|a_ula[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(0),
	sload => VCC,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(0));

-- Location: LCCOMB_X61_Y25_N4
\acesso|map_ula|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~0_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|process_0~0_combout\,
	datab => \acesso|b_ula\(0),
	combout => \acesso|map_ula|Add0~0_combout\);

-- Location: LCCOMB_X61_Y25_N16
\acesso|map_ula|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~2_cout\ = CARRY(\acesso|map_ula|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|process_0~0_combout\,
	datad => VCC,
	cout => \acesso|map_ula|Add0~2_cout\);

-- Location: LCCOMB_X61_Y25_N18
\acesso|map_ula|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~3_combout\ = (\acesso|a_ula\(0) & ((\acesso|map_ula|Add0~0_combout\ & (\acesso|map_ula|Add0~2_cout\ & VCC)) # (!\acesso|map_ula|Add0~0_combout\ & (!\acesso|map_ula|Add0~2_cout\)))) # (!\acesso|a_ula\(0) & 
-- ((\acesso|map_ula|Add0~0_combout\ & (!\acesso|map_ula|Add0~2_cout\)) # (!\acesso|map_ula|Add0~0_combout\ & ((\acesso|map_ula|Add0~2_cout\) # (GND)))))
-- \acesso|map_ula|Add0~4\ = CARRY((\acesso|a_ula\(0) & (!\acesso|map_ula|Add0~0_combout\ & !\acesso|map_ula|Add0~2_cout\)) # (!\acesso|a_ula\(0) & ((!\acesso|map_ula|Add0~2_cout\) # (!\acesso|map_ula|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(0),
	datab => \acesso|map_ula|Add0~0_combout\,
	datad => VCC,
	cin => \acesso|map_ula|Add0~2_cout\,
	combout => \acesso|map_ula|Add0~3_combout\,
	cout => \acesso|map_ula|Add0~4\);

-- Location: LCCOMB_X59_Y28_N24
\acesso|map_ula|s[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~28_combout\ = (\acesso|a_ula\(1) & ((\acesso|b_ula\(1)) # ((!\entrada|operacao\(0) & \entrada|operacao\(1))))) # (!\acesso|a_ula\(1) & (\entrada|operacao\(1) & (\entrada|operacao\(0) $ (\acesso|b_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \acesso|a_ula\(1),
	datac => \entrada|operacao\(1),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|s[1]~28_combout\);

-- Location: LCCOMB_X59_Y28_N30
\acesso|map_ula|s[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~29_combout\ = \entrada|operacao\(0) $ (((\acesso|map_ula|s[1]~28_combout\ & !\entrada|operacao\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[1]~28_combout\,
	datac => \entrada|operacao\(0),
	datad => \entrada|operacao\(2),
	combout => \acesso|map_ula|s[1]~29_combout\);

-- Location: LCCOMB_X59_Y28_N4
\acesso|map_ula|s~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s~30_combout\ = \acesso|b_ula\(1) $ (\acesso|a_ula\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(1),
	datad => \acesso|a_ula\(1),
	combout => \acesso|map_ula|s~30_combout\);

-- Location: LCCOMB_X59_Y28_N6
\acesso|map_ula|s[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~31_combout\ = (\acesso|map_ula|s[1]~29_combout\ & (((\acesso|map_ula|s~30_combout\) # (!\entrada|operacao\(2))))) # (!\acesso|map_ula|s[1]~29_combout\ & (\acesso|map_ula|Add0~6_combout\ & ((\entrada|operacao\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~6_combout\,
	datab => \acesso|map_ula|s[1]~29_combout\,
	datac => \acesso|map_ula|s~30_combout\,
	datad => \entrada|operacao\(2),
	combout => \acesso|map_ula|s[1]~31_combout\);

-- Location: LCCOMB_X59_Y27_N28
\acesso|map_ula|s[1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~38_combout\ = (!\entrada|operacao\(0) & ((\entrada|operacao\(1) & (\acesso|a_ula\(2))) # (!\entrada|operacao\(1) & ((\acesso|a_ula\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(1),
	datab => \acesso|a_ula\(2),
	datac => \acesso|a_ula\(0),
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[1]~38_combout\);

-- Location: LCCOMB_X59_Y27_N16
\acesso|map_ula|s[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~36_combout\ = (!\entrada|operacao\(1) & (!\acesso|b_ula\(3) & (\acesso|map_ula|ShiftRight0~23_combout\ & \acesso|map_ula|ShiftLeft0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(1),
	datab => \acesso|b_ula\(3),
	datac => \acesso|map_ula|ShiftRight0~23_combout\,
	datad => \acesso|map_ula|ShiftLeft0~1_combout\,
	combout => \acesso|map_ula|s[1]~36_combout\);

-- Location: LCCOMB_X59_Y27_N14
\acesso|map_ula|s[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~32_combout\ = (!\acesso|b_ula\(1) & ((\acesso|b_ula\(0) & ((\acesso|a_ula\(2)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(1),
	datab => \acesso|a_ula\(2),
	datac => \acesso|b_ula\(0),
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|s[1]~32_combout\);

-- Location: LCCOMB_X59_Y27_N26
\acesso|map_ula|s[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~33_combout\ = (!\acesso|b_ula\(2) & ((\acesso|map_ula|s[1]~32_combout\) # ((\acesso|map_ula|ShiftRight0~14_combout\ & \acesso|b_ula\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(2),
	datab => \acesso|map_ula|ShiftRight0~14_combout\,
	datac => \acesso|map_ula|s[1]~32_combout\,
	datad => \acesso|b_ula\(1),
	combout => \acesso|map_ula|s[1]~33_combout\);

-- Location: LCCOMB_X59_Y27_N8
\acesso|map_ula|s[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~34_combout\ = (!\acesso|b_ula\(3) & ((\acesso|map_ula|s[1]~33_combout\) # ((\acesso|b_ula\(2) & \acesso|map_ula|ShiftRight0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(2),
	datab => \acesso|b_ula\(3),
	datac => \acesso|map_ula|s[1]~33_combout\,
	datad => \acesso|map_ula|ShiftRight0~17_combout\,
	combout => \acesso|map_ula|s[1]~34_combout\);

-- Location: LCCOMB_X59_Y27_N2
\acesso|map_ula|s[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~35_combout\ = (\entrada|operacao\(1) & ((\acesso|map_ula|s[1]~34_combout\) # ((\acesso|b_ula\(3) & \acesso|map_ula|ShiftRight0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(1),
	datab => \acesso|b_ula\(3),
	datac => \acesso|map_ula|s[1]~34_combout\,
	datad => \acesso|map_ula|ShiftRight0~22_combout\,
	combout => \acesso|map_ula|s[1]~35_combout\);

-- Location: LCCOMB_X59_Y27_N22
\acesso|map_ula|s[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~37_combout\ = (\entrada|operacao\(0) & (!\acesso|map_ula|ShiftLeft0~0_combout\ & ((\acesso|map_ula|s[1]~36_combout\) # (\acesso|map_ula|s[1]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \acesso|map_ula|s[1]~36_combout\,
	datac => \acesso|map_ula|ShiftLeft0~0_combout\,
	datad => \acesso|map_ula|s[1]~35_combout\,
	combout => \acesso|map_ula|s[1]~37_combout\);

-- Location: LCCOMB_X59_Y28_N16
\acesso|map_ula|s[1]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~39_combout\ = (\entrada|operacao\(2) & ((\acesso|map_ula|s[1]~38_combout\) # ((\acesso|map_ula|s[1]~37_combout\)))) # (!\entrada|operacao\(2) & (((\acesso|map_ula|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[1]~38_combout\,
	datab => \acesso|map_ula|Add0~6_combout\,
	datac => \acesso|map_ula|s[1]~37_combout\,
	datad => \entrada|operacao\(2),
	combout => \acesso|map_ula|s[1]~39_combout\);

-- Location: LCCOMB_X59_Y28_N10
\acesso|map_ula|s[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~40_combout\ = (\entrada|operacao\(3) & (\acesso|map_ula|s[1]~31_combout\)) # (!\entrada|operacao\(3) & ((\acesso|map_ula|s[1]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[1]~31_combout\,
	datac => \acesso|map_ula|s[1]~39_combout\,
	datad => \entrada|operacao\(3),
	combout => \acesso|map_ula|s[1]~40_combout\);

-- Location: LCCOMB_X59_Y28_N2
\acesso|map_ula|s[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(1) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s[1]~40_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[1]~40_combout\,
	datac => \acesso|map_ula|s\(1),
	datad => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	combout => \acesso|map_ula|s\(1));

-- Location: LCCOMB_X58_Y27_N6
\acesso|data_in_ram[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[1]~feeder_combout\ = \acesso|map_banco_regs|saida\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|saida\(1),
	combout => \acesso|data_in_ram[1]~feeder_combout\);

-- Location: FF_X58_Y27_N7
\acesso|data_in_ram[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[1]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(1));

-- Location: M9K_X37_Y27_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y41_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y28_N26
\acesso|entrada_brg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~12_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout\,
	combout => \acesso|entrada_brg~12_combout\);

-- Location: M9K_X51_Y39_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y28_N28
\acesso|entrada_brg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~13_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout\,
	combout => \acesso|entrada_brg~13_combout\);

-- Location: LCCOMB_X59_Y28_N14
\acesso|entrada_brg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~14_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & (\acesso|entrada_brg~12_combout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|entrada_brg~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~12_combout\,
	datad => \acesso|entrada_brg~13_combout\,
	combout => \acesso|entrada_brg~14_combout\);

-- Location: M9K_X51_Y26_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y28_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE46022002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y28_N8
\acesso|entrada_brg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~9_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout\,
	combout => \acesso|entrada_brg~9_combout\);

-- Location: M9K_X51_Y27_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y36_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y28_N18
\acesso|entrada_brg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~10_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout\,
	combout => \acesso|entrada_brg~10_combout\);

-- Location: LCCOMB_X59_Y28_N0
\acesso|entrada_brg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~11_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~9_combout\) # (\acesso|entrada_brg~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~9_combout\,
	datad => \acesso|entrada_brg~10_combout\,
	combout => \acesso|entrada_brg~11_combout\);

-- Location: LCCOMB_X59_Y28_N20
\acesso|entrada_brg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~15_combout\ = (\acesso|Equal2~0_combout\ & (\acesso|map_ula|s\(1))) # (!\acesso|Equal2~0_combout\ & (((\acesso|entrada_brg~14_combout\) # (\acesso|entrada_brg~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~0_combout\,
	datab => \acesso|map_ula|s\(1),
	datac => \acesso|entrada_brg~14_combout\,
	datad => \acesso|entrada_brg~11_combout\,
	combout => \acesso|entrada_brg~15_combout\);

-- Location: LCCOMB_X61_Y28_N18
\acesso|entrada_brg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[1]~feeder_combout\ = \acesso|entrada_brg~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~15_combout\,
	combout => \acesso|entrada_brg[1]~feeder_combout\);

-- Location: FF_X61_Y28_N19
\acesso|entrada_brg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[1]~feeder_combout\,
	asdata => \switches[1]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(1));

-- Location: LCCOMB_X57_Y28_N24
\acesso|map_banco_regs|r1|saida~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~2_combout\ = (\acesso|entrada_brg\(1) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|entrada_brg\(1),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|saida~2_combout\);

-- Location: LCCOMB_X57_Y28_N26
\acesso|map_banco_regs|r7|saida[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|saida[1]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~2_combout\,
	combout => \acesso|map_banco_regs|r7|saida[1]~feeder_combout\);

-- Location: FF_X57_Y28_N27
\acesso|map_banco_regs|r7|saida[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|saida[1]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(1));

-- Location: FF_X54_Y28_N29
\acesso|map_banco_regs|r3|saida[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~2_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(1));

-- Location: FF_X56_Y28_N23
\acesso|map_banco_regs|r5|saida[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~2_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(1));

-- Location: FF_X54_Y28_N3
\acesso|map_banco_regs|r1|saida[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~2_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(1));

-- Location: LCCOMB_X54_Y28_N2
\acesso|map_banco_regs|saida~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~8_combout\ = (\acesso|seletor_brg\(1) & (((\acesso|seletor_brg\(2))))) # (!\acesso|seletor_brg\(1) & ((\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|r5|saida\(1))) # (!\acesso|seletor_brg\(2) & 
-- ((\acesso|map_banco_regs|r1|saida\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|map_banco_regs|r5|saida\(1),
	datac => \acesso|map_banco_regs|r1|saida\(1),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~8_combout\);

-- Location: LCCOMB_X54_Y28_N28
\acesso|map_banco_regs|saida~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~9_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~8_combout\ & (\acesso|map_banco_regs|r7|saida\(1))) # (!\acesso|map_banco_regs|saida~8_combout\ & ((\acesso|map_banco_regs|r3|saida\(1)))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|map_banco_regs|r7|saida\(1),
	datac => \acesso|map_banco_regs|r3|saida\(1),
	datad => \acesso|map_banco_regs|saida~8_combout\,
	combout => \acesso|map_banco_regs|saida~9_combout\);

-- Location: LCCOMB_X57_Y28_N0
\acesso|map_banco_regs|r4|saida[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[1]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~2_combout\,
	combout => \acesso|map_banco_regs|r4|saida[1]~feeder_combout\);

-- Location: FF_X57_Y28_N1
\acesso|map_banco_regs|r4|saida[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[1]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(1));

-- Location: FF_X57_Y29_N15
\acesso|map_banco_regs|r8|saida[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~2_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(1));

-- Location: LCCOMB_X56_Y29_N16
\acesso|map_banco_regs|r6|saida[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[1]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~2_combout\,
	combout => \acesso|map_banco_regs|r6|saida[1]~feeder_combout\);

-- Location: FF_X56_Y29_N17
\acesso|map_banco_regs|r6|saida[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[1]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(1));

-- Location: FF_X57_Y29_N21
\acesso|map_banco_regs|r2|saida[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~2_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(1));

-- Location: LCCOMB_X57_Y29_N20
\acesso|map_banco_regs|saida~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~6_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(1)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r2|saida\(1) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|saida\(1),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(1),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~6_combout\);

-- Location: LCCOMB_X57_Y29_N14
\acesso|map_banco_regs|saida~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~7_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~6_combout\ & ((\acesso|map_banco_regs|r8|saida\(1)))) # (!\acesso|map_banco_regs|saida~6_combout\ & (\acesso|map_banco_regs|r4|saida\(1))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|saida\(1),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r8|saida\(1),
	datad => \acesso|map_banco_regs|saida~6_combout\,
	combout => \acesso|map_banco_regs|saida~7_combout\);

-- Location: LCCOMB_X58_Y28_N16
\acesso|map_banco_regs|saida~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~10_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~7_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~9_combout\,
	datad => \acesso|map_banco_regs|saida~7_combout\,
	combout => \acesso|map_banco_regs|saida~10_combout\);

-- Location: FF_X58_Y28_N17
\acesso|map_banco_regs|saida[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~10_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(1));

-- Location: FF_X60_Y28_N31
\acesso|a_ula[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(1),
	sload => VCC,
	ena => \acesso|a_ula[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|a_ula\(1));

-- Location: LCCOMB_X63_Y28_N10
\acesso|map_ula|s[2]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~48_combout\ = (\entrada|operacao\(1) & (((\acesso|a_ula\(3) & !\entrada|operacao\(0))))) # (!\entrada|operacao\(1) & ((\acesso|a_ula\(1)) # ((\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(1),
	datab => \acesso|a_ula\(1),
	datac => \acesso|a_ula\(3),
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[2]~48_combout\);

-- Location: LCCOMB_X62_Y26_N24
\acesso|map_ula|s[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~46_combout\ = (\acesso|map_ula|ShiftLeft0~3_combout\ & (\acesso|map_ula|s[2]~45_combout\ & !\acesso|b_ula\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftLeft0~3_combout\,
	datab => \acesso|map_ula|s[2]~45_combout\,
	datad => \acesso|b_ula\(2),
	combout => \acesso|map_ula|s[2]~46_combout\);

-- Location: LCCOMB_X59_Y27_N6
\acesso|map_ula|ShiftRight0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~11_combout\ = (\acesso|b_ula\(0) & ((\acesso|a_ula\(5)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(4),
	datac => \acesso|a_ula\(5),
	datad => \acesso|b_ula\(0),
	combout => \acesso|map_ula|ShiftRight0~11_combout\);

-- Location: LCCOMB_X59_Y27_N12
\acesso|map_ula|ShiftRight0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~13_combout\ = (\acesso|b_ula\(0) & (\acesso|a_ula\(3))) # (!\acesso|b_ula\(0) & ((\acesso|a_ula\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(0),
	datab => \acesso|a_ula\(3),
	datad => \acesso|a_ula\(2),
	combout => \acesso|map_ula|ShiftRight0~13_combout\);

-- Location: LCCOMB_X62_Y28_N8
\acesso|map_ula|s[2]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~43_combout\ = (\acesso|map_ula|s[2]~42_combout\ & ((\acesso|map_ula|ShiftRight0~11_combout\) # ((\acesso|map_ula|s[2]~41_combout\)))) # (!\acesso|map_ula|s[2]~42_combout\ & (((\acesso|map_ula|ShiftRight0~13_combout\ & 
-- !\acesso|map_ula|s[2]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftRight0~11_combout\,
	datab => \acesso|map_ula|s[2]~42_combout\,
	datac => \acesso|map_ula|ShiftRight0~13_combout\,
	datad => \acesso|map_ula|s[2]~41_combout\,
	combout => \acesso|map_ula|s[2]~43_combout\);

-- Location: LCCOMB_X62_Y28_N6
\acesso|map_ula|s[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~44_combout\ = (\acesso|map_ula|s[2]~41_combout\ & ((\acesso|map_ula|s[2]~43_combout\ & ((\acesso|map_ula|ShiftRight0~30_combout\))) # (!\acesso|map_ula|s[2]~43_combout\ & (\acesso|map_ula|ShiftRight0~26_combout\)))) # 
-- (!\acesso|map_ula|s[2]~41_combout\ & (((\acesso|map_ula|s[2]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftRight0~26_combout\,
	datab => \acesso|map_ula|s[2]~41_combout\,
	datac => \acesso|map_ula|s[2]~43_combout\,
	datad => \acesso|map_ula|ShiftRight0~30_combout\,
	combout => \acesso|map_ula|s[2]~44_combout\);

-- Location: LCCOMB_X62_Y28_N28
\acesso|map_ula|s[2]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~49_combout\ = (\acesso|map_ula|s[2]~48_combout\ & ((\acesso|map_ula|s[2]~46_combout\) # ((!\acesso|map_ula|s[2]~47_combout\)))) # (!\acesso|map_ula|s[2]~48_combout\ & (((\acesso|map_ula|s[2]~47_combout\ & 
-- \acesso|map_ula|s[2]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[2]~48_combout\,
	datab => \acesso|map_ula|s[2]~46_combout\,
	datac => \acesso|map_ula|s[2]~47_combout\,
	datad => \acesso|map_ula|s[2]~44_combout\,
	combout => \acesso|map_ula|s[2]~49_combout\);

-- Location: LCCOMB_X62_Y28_N30
\acesso|map_ula|s[2]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~51_combout\ = (!\acesso|b_ula\(2) & (\entrada|operacao\(0) & ((\acesso|a_ula\(2)) # (!\acesso|map_ula|s[2]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[2]~50_combout\,
	datab => \acesso|b_ula\(2),
	datac => \acesso|a_ula\(2),
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[2]~51_combout\);

-- Location: LCCOMB_X62_Y28_N0
\acesso|map_ula|s[2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~52_combout\ = (\acesso|a_ula\(2) & (!\entrada|operacao\(0) & ((\acesso|b_ula\(2)) # (\entrada|operacao\(1))))) # (!\acesso|a_ula\(2) & (\acesso|b_ula\(2) & ((\entrada|operacao\(0)) # (\entrada|operacao\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(2),
	datab => \entrada|operacao\(0),
	datac => \acesso|b_ula\(2),
	datad => \entrada|operacao\(1),
	combout => \acesso|map_ula|s[2]~52_combout\);

-- Location: LCCOMB_X62_Y28_N2
\acesso|map_ula|s[2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~53_combout\ = (\entrada|operacao\(3) & (((\acesso|map_ula|s[2]~51_combout\) # (\acesso|map_ula|s[2]~52_combout\)))) # (!\entrada|operacao\(3) & (\acesso|map_ula|s[2]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(3),
	datab => \acesso|map_ula|s[2]~49_combout\,
	datac => \acesso|map_ula|s[2]~51_combout\,
	datad => \acesso|map_ula|s[2]~52_combout\,
	combout => \acesso|map_ula|s[2]~53_combout\);

-- Location: LCCOMB_X62_Y28_N20
\acesso|map_ula|s[2]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[2]~55_combout\ = (\acesso|map_ula|s[2]~54_combout\ & ((\acesso|map_ula|Add0~9_combout\))) # (!\acesso|map_ula|s[2]~54_combout\ & (\acesso|map_ula|s[2]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[2]~53_combout\,
	datac => \acesso|map_ula|Add0~9_combout\,
	datad => \acesso|map_ula|s[2]~54_combout\,
	combout => \acesso|map_ula|s[2]~55_combout\);

-- Location: LCCOMB_X62_Y28_N10
\acesso|map_ula|s[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(2) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s[2]~55_combout\))) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(2),
	datab => \acesso|map_ula|s[2]~55_combout\,
	datad => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	combout => \acesso|map_ula|s\(2));

-- Location: LCCOMB_X58_Y27_N16
\acesso|data_in_ram[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[2]~feeder_combout\ = \acesso|map_banco_regs|saida\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|saida\(2),
	combout => \acesso|data_in_ram[2]~feeder_combout\);

-- Location: FF_X58_Y27_N17
\acesso|data_in_ram[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[2]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(2));

-- Location: M9K_X78_Y25_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y26_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y28_N4
\acesso|entrada_brg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~20_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout\,
	combout => \acesso|entrada_brg~20_combout\);

-- Location: M9K_X78_Y32_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y43_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N24
\acesso|entrada_brg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~19_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout\))) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout\,
	combout => \acesso|entrada_brg~19_combout\);

-- Location: LCCOMB_X62_Y28_N26
\acesso|entrada_brg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~21_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|entrada_brg~19_combout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & (\acesso|entrada_brg~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|entrada_brg~20_combout\,
	datad => \acesso|entrada_brg~19_combout\,
	combout => \acesso|entrada_brg~21_combout\);

-- Location: M9K_X64_Y15_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y14_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600A802",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y28_N22
\acesso|entrada_brg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~16_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	combout => \acesso|entrada_brg~16_combout\);

-- Location: M9K_X78_Y24_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y14_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y28_N16
\acesso|entrada_brg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~17_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout\,
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	combout => \acesso|entrada_brg~17_combout\);

-- Location: LCCOMB_X62_Y28_N18
\acesso|entrada_brg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~18_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~16_combout\) # (\acesso|entrada_brg~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~16_combout\,
	datad => \acesso|entrada_brg~17_combout\,
	combout => \acesso|entrada_brg~18_combout\);

-- Location: LCCOMB_X62_Y28_N24
\acesso|entrada_brg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~22_combout\ = (\acesso|Equal2~0_combout\ & (\acesso|map_ula|s\(2))) # (!\acesso|Equal2~0_combout\ & (((\acesso|entrada_brg~21_combout\) # (\acesso|entrada_brg~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(2),
	datab => \acesso|Equal2~0_combout\,
	datac => \acesso|entrada_brg~21_combout\,
	datad => \acesso|entrada_brg~18_combout\,
	combout => \acesso|entrada_brg~22_combout\);

-- Location: LCCOMB_X61_Y28_N8
\acesso|entrada_brg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[2]~feeder_combout\ = \acesso|entrada_brg~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~22_combout\,
	combout => \acesso|entrada_brg[2]~feeder_combout\);

-- Location: FF_X61_Y28_N9
\acesso|entrada_brg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[2]~feeder_combout\,
	asdata => \switches[2]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(2));

-- Location: LCCOMB_X57_Y28_N18
\acesso|map_banco_regs|r1|saida~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~3_combout\ = (\acesso|entrada_brg\(2) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|entrada_brg\(2),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|saida~3_combout\);

-- Location: LCCOMB_X57_Y28_N8
\acesso|map_banco_regs|r4|saida[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[2]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~3_combout\,
	combout => \acesso|map_banco_regs|r4|saida[2]~feeder_combout\);

-- Location: FF_X57_Y28_N9
\acesso|map_banco_regs|r4|saida[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[2]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(2));

-- Location: FF_X57_Y29_N11
\acesso|map_banco_regs|r8|saida[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~3_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(2));

-- Location: LCCOMB_X56_Y29_N10
\acesso|map_banco_regs|r6|saida[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[2]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~3_combout\,
	combout => \acesso|map_banco_regs|r6|saida[2]~feeder_combout\);

-- Location: FF_X56_Y29_N11
\acesso|map_banco_regs|r6|saida[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[2]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(2));

-- Location: FF_X57_Y29_N13
\acesso|map_banco_regs|r2|saida[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~3_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(2));

-- Location: LCCOMB_X57_Y29_N12
\acesso|map_banco_regs|saida~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~11_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(2)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r2|saida\(2) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|saida\(2),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(2),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~11_combout\);

-- Location: LCCOMB_X57_Y29_N10
\acesso|map_banco_regs|saida~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~12_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~11_combout\ & ((\acesso|map_banco_regs|r8|saida\(2)))) # (!\acesso|map_banco_regs|saida~11_combout\ & (\acesso|map_banco_regs|r4|saida\(2))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|saida\(2),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r8|saida\(2),
	datad => \acesso|map_banco_regs|saida~11_combout\,
	combout => \acesso|map_banco_regs|saida~12_combout\);

-- Location: FF_X57_Y28_N31
\acesso|map_banco_regs|r7|saida[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~3_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(2));

-- Location: FF_X56_Y28_N29
\acesso|map_banco_regs|r5|saida[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~3_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(2));

-- Location: FF_X55_Y28_N21
\acesso|map_banco_regs|r3|saida[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~3_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(2));

-- Location: FF_X55_Y28_N19
\acesso|map_banco_regs|r1|saida[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~3_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(2));

-- Location: LCCOMB_X55_Y28_N18
\acesso|map_banco_regs|saida~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~13_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|r3|saida\(2)) # ((\acesso|seletor_brg\(2))))) # (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|r1|saida\(2) & !\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|map_banco_regs|r3|saida\(2),
	datac => \acesso|map_banco_regs|r1|saida\(2),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~13_combout\);

-- Location: LCCOMB_X56_Y28_N28
\acesso|map_banco_regs|saida~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~14_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|saida~13_combout\ & (\acesso|map_banco_regs|r7|saida\(2))) # (!\acesso|map_banco_regs|saida~13_combout\ & ((\acesso|map_banco_regs|r5|saida\(2)))))) # 
-- (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|saida~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(2),
	datab => \acesso|map_banco_regs|r7|saida\(2),
	datac => \acesso|map_banco_regs|r5|saida\(2),
	datad => \acesso|map_banco_regs|saida~13_combout\,
	combout => \acesso|map_banco_regs|saida~14_combout\);

-- Location: LCCOMB_X56_Y28_N4
\acesso|map_banco_regs|saida~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~15_combout\ = (\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~12_combout\)) # (!\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~12_combout\,
	datad => \acesso|map_banco_regs|saida~14_combout\,
	combout => \acesso|map_banco_regs|saida~15_combout\);

-- Location: FF_X56_Y28_N5
\acesso|map_banco_regs|saida[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~15_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(2));

-- Location: LCCOMB_X62_Y27_N22
\acesso|b_ula~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~3_combout\ = (\acesso|process_0~0_combout\ & (\entrada|constante\(2))) # (!\acesso|process_0~0_combout\ & ((\acesso|map_banco_regs|saida\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|constante\(2),
	datac => \acesso|process_0~0_combout\,
	datad => \acesso|map_banco_regs|saida\(2),
	combout => \acesso|b_ula~3_combout\);

-- Location: FF_X62_Y27_N23
\acesso|b_ula[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|b_ula~3_combout\,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(2));

-- Location: LCCOMB_X63_Y26_N30
\acesso|map_ula|ShiftRight0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~37_combout\ = (!\acesso|b_ula\(2) & \acesso|map_ula|ShiftRight0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|b_ula\(2),
	datac => \acesso|map_ula|ShiftRight0~19_combout\,
	combout => \acesso|map_ula|ShiftRight0~37_combout\);

-- Location: LCCOMB_X63_Y24_N16
\acesso|map_ula|s[13]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[13]~137_combout\ = (\entrada|operacao\(1) & (((!\entrada|operacao\(0) & \acesso|a_ula\(14))))) # (!\entrada|operacao\(1) & ((\acesso|a_ula\(12)) # ((\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(12),
	datab => \entrada|operacao\(1),
	datac => \entrada|operacao\(0),
	datad => \acesso|a_ula\(14),
	combout => \acesso|map_ula|s[13]~137_combout\);

-- Location: LCCOMB_X65_Y26_N24
\acesso|map_ula|ShiftLeft0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~31_combout\ = (\acesso|b_ula\(0) & (\acesso|a_ula\(12))) # (!\acesso|b_ula\(0) & ((\acesso|a_ula\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|a_ula\(12),
	datac => \acesso|a_ula\(13),
	datad => \acesso|b_ula\(0),
	combout => \acesso|map_ula|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X63_Y24_N26
\acesso|map_ula|s[13]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[13]~138_combout\ = (\acesso|map_ula|s[2]~41_combout\ & ((\acesso|map_ula|ShiftLeft0~23_combout\) # ((\acesso|map_ula|s[2]~42_combout\)))) # (!\acesso|map_ula|s[2]~41_combout\ & (((\acesso|map_ula|ShiftLeft0~31_combout\ & 
-- !\acesso|map_ula|s[2]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[2]~41_combout\,
	datab => \acesso|map_ula|ShiftLeft0~23_combout\,
	datac => \acesso|map_ula|ShiftLeft0~31_combout\,
	datad => \acesso|map_ula|s[2]~42_combout\,
	combout => \acesso|map_ula|s[13]~138_combout\);

-- Location: LCCOMB_X63_Y24_N12
\acesso|map_ula|s[13]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[13]~139_combout\ = (\acesso|map_ula|s[2]~42_combout\ & ((\acesso|map_ula|s[13]~138_combout\ & ((\acesso|map_ula|ShiftLeft0~13_combout\))) # (!\acesso|map_ula|s[13]~138_combout\ & (\acesso|map_ula|ShiftLeft0~28_combout\)))) # 
-- (!\acesso|map_ula|s[2]~42_combout\ & (((\acesso|map_ula|s[13]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[2]~42_combout\,
	datab => \acesso|map_ula|ShiftLeft0~28_combout\,
	datac => \acesso|map_ula|s[13]~138_combout\,
	datad => \acesso|map_ula|ShiftLeft0~13_combout\,
	combout => \acesso|map_ula|s[13]~139_combout\);

-- Location: LCCOMB_X63_Y24_N22
\acesso|map_ula|s[13]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[13]~140_combout\ = (\acesso|map_ula|s[12]~126_combout\ & (((!\acesso|map_ula|ShiftLeft0~0_combout\ & \acesso|map_ula|s[13]~139_combout\)) # (!\acesso|map_ula|s[13]~137_combout\))) # (!\acesso|map_ula|s[12]~126_combout\ & 
-- (((\acesso|map_ula|s[13]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftLeft0~0_combout\,
	datab => \acesso|map_ula|s[12]~126_combout\,
	datac => \acesso|map_ula|s[13]~137_combout\,
	datad => \acesso|map_ula|s[13]~139_combout\,
	combout => \acesso|map_ula|s[13]~140_combout\);

-- Location: LCCOMB_X63_Y24_N20
\acesso|map_ula|s[13]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[13]~141_combout\ = (\acesso|map_ula|s[13]~136_combout\ & (\acesso|map_ula|s[13]~140_combout\ & ((\acesso|map_ula|ShiftRight0~37_combout\) # (\acesso|map_ula|s[13]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[13]~136_combout\,
	datab => \acesso|map_ula|ShiftRight0~37_combout\,
	datac => \acesso|map_ula|s[13]~140_combout\,
	datad => \acesso|map_ula|s[13]~137_combout\,
	combout => \acesso|map_ula|s[13]~141_combout\);

-- Location: LCCOMB_X62_Y24_N26
\acesso|map_ula|s[13]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[13]~134_combout\ = (!\acesso|a_ula\(13) & ((\acesso|map_ula|s[2]~50_combout\ & ((\acesso|b_ula\(13)))) # (!\acesso|map_ula|s[2]~50_combout\ & (\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[2]~50_combout\,
	datab => \entrada|operacao\(0),
	datac => \acesso|b_ula\(13),
	datad => \acesso|a_ula\(13),
	combout => \acesso|map_ula|s[13]~134_combout\);

-- Location: LCCOMB_X62_Y24_N8
\acesso|map_ula|s[13]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[13]~133_combout\ = (\acesso|a_ula\(13) & ((\acesso|b_ula\(13) & ((!\entrada|operacao\(0)))) # (!\acesso|b_ula\(13) & ((\entrada|operacao\(1)) # (\entrada|operacao\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(1),
	datab => \acesso|b_ula\(13),
	datac => \entrada|operacao\(0),
	datad => \acesso|a_ula\(13),
	combout => \acesso|map_ula|s[13]~133_combout\);

-- Location: LCCOMB_X62_Y24_N4
\acesso|map_ula|s[13]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[13]~135_combout\ = (\entrada|operacao\(3) & (!\acesso|map_ula|s[2]~54_combout\ & ((\acesso|map_ula|s[13]~134_combout\) # (\acesso|map_ula|s[13]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(3),
	datab => \acesso|map_ula|s[13]~134_combout\,
	datac => \acesso|map_ula|s[13]~133_combout\,
	datad => \acesso|map_ula|s[2]~54_combout\,
	combout => \acesso|map_ula|s[13]~135_combout\);

-- Location: LCCOMB_X63_Y24_N30
\acesso|map_ula|s[13]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[13]~142_combout\ = (\entrada|operacao\(3) & (!\entrada|operacao\(0) & \entrada|operacao\(2))) # (!\entrada|operacao\(3) & ((!\entrada|operacao\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada|operacao\(3),
	datac => \entrada|operacao\(0),
	datad => \entrada|operacao\(2),
	combout => \acesso|map_ula|s[13]~142_combout\);

-- Location: LCCOMB_X63_Y24_N24
\acesso|map_ula|s[13]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[13]~143_combout\ = (\acesso|map_ula|s[13]~141_combout\) # ((\acesso|map_ula|s[13]~135_combout\) # ((\acesso|map_ula|Add0~42_combout\ & \acesso|map_ula|s[13]~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[13]~141_combout\,
	datab => \acesso|map_ula|s[13]~135_combout\,
	datac => \acesso|map_ula|Add0~42_combout\,
	datad => \acesso|map_ula|s[13]~142_combout\,
	combout => \acesso|map_ula|s[13]~143_combout\);

-- Location: LCCOMB_X63_Y24_N10
\acesso|map_ula|s[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(13) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s[13]~143_combout\))) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(13),
	datac => \acesso|map_ula|s[13]~143_combout\,
	datad => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	combout => \acesso|map_ula|s\(13));

-- Location: LCCOMB_X63_Y29_N26
\acesso|addr_ram[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[13]~feeder_combout\ = \acesso|map_ula|s\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_ula|s\(13),
	combout => \acesso|addr_ram[13]~feeder_combout\);

-- Location: FF_X63_Y29_N27
\acesso|addr_ram[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[13]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(13));

-- Location: FF_X63_Y29_N17
\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|addr_ram\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X58_Y27_N4
\acesso|data_in_ram[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[15]~feeder_combout\ = \acesso|map_banco_regs|saida\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|saida\(15),
	combout => \acesso|data_in_ram[15]~feeder_combout\);

-- Location: FF_X58_Y27_N5
\acesso|data_in_ram[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[15]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(15));

-- Location: M9K_X78_Y40_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y29_N22
\acesso|entrada_brg~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~108_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout\,
	combout => \acesso|entrada_brg~108_combout\);

-- Location: M9K_X51_Y31_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEEF5FAB5",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N28
\acesso|entrada_brg~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~107_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout\,
	combout => \acesso|entrada_brg~107_combout\);

-- Location: LCCOMB_X61_Y29_N28
\acesso|entrada_brg~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~109_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~108_combout\) # (\acesso|entrada_brg~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~108_combout\,
	datad => \acesso|entrada_brg~107_combout\,
	combout => \acesso|entrada_brg~109_combout\);

-- Location: M9K_X78_Y42_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y33_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y29_N8
\acesso|entrada_brg~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~111_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout\)) # (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout\,
	combout => \acesso|entrada_brg~111_combout\);

-- Location: M9K_X78_Y43_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y29_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y29_N18
\acesso|entrada_brg~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~110_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout\,
	combout => \acesso|entrada_brg~110_combout\);

-- Location: LCCOMB_X61_Y29_N30
\acesso|entrada_brg~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~112_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~110_combout\) # ((!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & \acesso|entrada_brg~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|entrada_brg~111_combout\,
	datad => \acesso|entrada_brg~110_combout\,
	combout => \acesso|entrada_brg~112_combout\);

-- Location: LCCOMB_X61_Y29_N12
\acesso|entrada_brg~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~113_combout\ = (\acesso|Equal2~0_combout\ & (((\acesso|map_ula|s\(15))))) # (!\acesso|Equal2~0_combout\ & ((\acesso|entrada_brg~109_combout\) # ((\acesso|entrada_brg~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~0_combout\,
	datab => \acesso|entrada_brg~109_combout\,
	datac => \acesso|entrada_brg~112_combout\,
	datad => \acesso|map_ula|s\(15),
	combout => \acesso|entrada_brg~113_combout\);

-- Location: LCCOMB_X61_Y29_N4
\acesso|entrada_brg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[15]~feeder_combout\ = \acesso|entrada_brg~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~113_combout\,
	combout => \acesso|entrada_brg[15]~feeder_combout\);

-- Location: FF_X61_Y29_N5
\acesso|entrada_brg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[15]~feeder_combout\,
	asdata => \switches[15]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(15));

-- Location: LCCOMB_X55_Y28_N20
\acesso|map_banco_regs|r1|saida~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~16_combout\ = (\acesso|entrada_brg\(15) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|entrada_brg\(15),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|saida~16_combout\);

-- Location: LCCOMB_X56_Y27_N4
\acesso|map_banco_regs|r4|saida[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[15]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~16_combout\,
	combout => \acesso|map_banco_regs|r4|saida[15]~feeder_combout\);

-- Location: FF_X56_Y27_N5
\acesso|map_banco_regs|r4|saida[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[15]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(15));

-- Location: FF_X55_Y27_N27
\acesso|map_banco_regs|r8|saida[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~16_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(15));

-- Location: LCCOMB_X54_Y27_N14
\acesso|map_banco_regs|r2|saida[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r2|saida[15]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~16_combout\,
	combout => \acesso|map_banco_regs|r2|saida[15]~feeder_combout\);

-- Location: FF_X54_Y27_N15
\acesso|map_banco_regs|r2|saida[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r2|saida[15]~feeder_combout\,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(15));

-- Location: LCCOMB_X54_Y27_N24
\acesso|map_banco_regs|r6|saida[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[15]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~16_combout\,
	combout => \acesso|map_banco_regs|r6|saida[15]~feeder_combout\);

-- Location: FF_X54_Y27_N25
\acesso|map_banco_regs|r6|saida[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[15]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(15));

-- Location: LCCOMB_X55_Y27_N20
\acesso|map_banco_regs|saida~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~76_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r6|saida\(15)) # (\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (\acesso|map_banco_regs|r2|saida\(15) & ((!\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r2|saida\(15),
	datab => \acesso|map_banco_regs|r6|saida\(15),
	datac => \acesso|seletor_brg\(2),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~76_combout\);

-- Location: LCCOMB_X55_Y27_N26
\acesso|map_banco_regs|saida~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~77_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~76_combout\ & ((\acesso|map_banco_regs|r8|saida\(15)))) # (!\acesso|map_banco_regs|saida~76_combout\ & (\acesso|map_banco_regs|r4|saida\(15))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|saida\(15),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r8|saida\(15),
	datad => \acesso|map_banco_regs|saida~76_combout\,
	combout => \acesso|map_banco_regs|saida~77_combout\);

-- Location: LCCOMB_X57_Y28_N20
\acesso|map_banco_regs|r7|saida[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r7|saida[15]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~16_combout\,
	combout => \acesso|map_banco_regs|r7|saida[15]~feeder_combout\);

-- Location: FF_X57_Y28_N21
\acesso|map_banco_regs|r7|saida[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r7|saida[15]~feeder_combout\,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(15));

-- Location: LCCOMB_X55_Y27_N24
\acesso|map_banco_regs|r5|saida[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r5|saida[15]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~16_combout\,
	combout => \acesso|map_banco_regs|r5|saida[15]~feeder_combout\);

-- Location: FF_X55_Y27_N25
\acesso|map_banco_regs|r5|saida[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r5|saida[15]~feeder_combout\,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(15));

-- Location: FF_X54_Y28_N31
\acesso|map_banco_regs|r3|saida[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~16_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(15));

-- Location: FF_X55_Y28_N7
\acesso|map_banco_regs|r1|saida[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~16_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(15));

-- Location: LCCOMB_X55_Y28_N6
\acesso|map_banco_regs|saida~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~78_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|r3|saida\(15)) # ((\acesso|seletor_brg\(2))))) # (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|r1|saida\(15) & !\acesso|seletor_brg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|seletor_brg\(1),
	datab => \acesso|map_banco_regs|r3|saida\(15),
	datac => \acesso|map_banco_regs|r1|saida\(15),
	datad => \acesso|seletor_brg\(2),
	combout => \acesso|map_banco_regs|saida~78_combout\);

-- Location: LCCOMB_X56_Y27_N6
\acesso|map_banco_regs|saida~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~79_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|saida~78_combout\ & (\acesso|map_banco_regs|r7|saida\(15))) # (!\acesso|map_banco_regs|saida~78_combout\ & ((\acesso|map_banco_regs|r5|saida\(15)))))) # 
-- (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|saida~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|saida\(15),
	datab => \acesso|map_banco_regs|r5|saida\(15),
	datac => \acesso|seletor_brg\(2),
	datad => \acesso|map_banco_regs|saida~78_combout\,
	combout => \acesso|map_banco_regs|saida~79_combout\);

-- Location: LCCOMB_X56_Y27_N20
\acesso|map_banco_regs|saida~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~80_combout\ = (\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~77_combout\)) # (!\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~77_combout\,
	datad => \acesso|map_banco_regs|saida~79_combout\,
	combout => \acesso|map_banco_regs|saida~80_combout\);

-- Location: FF_X56_Y27_N21
\acesso|map_banco_regs|saida[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~80_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(15));

-- Location: LCCOMB_X60_Y26_N28
\acesso|b_ula~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~16_combout\ = (!\entrada|operacao\(2) & (\acesso|map_banco_regs|saida\(15) & ((\entrada|operacao\(3)) # (!\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(3),
	datab => \entrada|operacao\(2),
	datac => \acesso|map_banco_regs|saida\(15),
	datad => \entrada|operacao\(0),
	combout => \acesso|b_ula~16_combout\);

-- Location: FF_X60_Y26_N29
\acesso|b_ula[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|b_ula~16_combout\,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(15));

-- Location: LCCOMB_X60_Y24_N16
\acesso|map_ula|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~47_combout\ = \acesso|b_ula\(15) $ (\acesso|map_ula|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|b_ula\(15),
	datad => \acesso|map_ula|process_0~0_combout\,
	combout => \acesso|map_ula|Add0~47_combout\);

-- Location: LCCOMB_X61_Y24_N16
\acesso|map_ula|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~48_combout\ = \acesso|map_ula|Add0~47_combout\ $ (\acesso|map_ula|Add0~46\ $ (!\acesso|a_ula\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~47_combout\,
	datad => \acesso|a_ula\(15),
	cin => \acesso|map_ula|Add0~46\,
	combout => \acesso|map_ula|Add0~48_combout\);

-- Location: LCCOMB_X62_Y27_N10
\acesso|map_ula|s[15]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~166_combout\ = (!\entrada|operacao\(0) & (!\entrada|operacao\(1) & \acesso|a_ula\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datac => \entrada|operacao\(1),
	datad => \acesso|a_ula\(14),
	combout => \acesso|map_ula|s[15]~166_combout\);

-- Location: LCCOMB_X63_Y26_N14
\acesso|map_ula|s[1]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~161_combout\ = (\acesso|b_ula\(0) & (((\acesso|a_ula\(14) & !\entrada|operacao\(1))))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(15),
	datab => \acesso|a_ula\(14),
	datac => \acesso|b_ula\(0),
	datad => \entrada|operacao\(1),
	combout => \acesso|map_ula|s[1]~161_combout\);

-- Location: LCCOMB_X62_Y27_N30
\acesso|map_ula|s[1]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~162_combout\ = (\acesso|b_ula\(1) & (!\entrada|operacao\(1) & ((\acesso|map_ula|ShiftLeft0~31_combout\)))) # (!\acesso|b_ula\(1) & (((\acesso|map_ula|s[1]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(1),
	datab => \entrada|operacao\(1),
	datac => \acesso|map_ula|s[1]~161_combout\,
	datad => \acesso|map_ula|ShiftLeft0~31_combout\,
	combout => \acesso|map_ula|s[1]~162_combout\);

-- Location: LCCOMB_X62_Y27_N8
\acesso|map_ula|s[1]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~163_combout\ = (\acesso|b_ula\(3) & (((!\entrada|operacao\(1) & \acesso|map_ula|ShiftLeft0~18_combout\)))) # (!\acesso|b_ula\(3) & (\acesso|map_ula|s[1]~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[1]~162_combout\,
	datab => \entrada|operacao\(1),
	datac => \acesso|b_ula\(3),
	datad => \acesso|map_ula|ShiftLeft0~18_combout\,
	combout => \acesso|map_ula|s[1]~163_combout\);

-- Location: LCCOMB_X62_Y27_N6
\acesso|map_ula|s[1]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~164_combout\ = (\acesso|b_ula\(3) & (\acesso|map_ula|ShiftLeft0~16_combout\)) # (!\acesso|b_ula\(3) & ((\acesso|map_ula|ShiftLeft0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|ShiftLeft0~16_combout\,
	datac => \acesso|b_ula\(3),
	datad => \acesso|map_ula|ShiftLeft0~29_combout\,
	combout => \acesso|map_ula|s[1]~164_combout\);

-- Location: LCCOMB_X62_Y27_N24
\acesso|map_ula|s[1]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[1]~165_combout\ = (\acesso|b_ula\(2) & (!\entrada|operacao\(1) & ((\acesso|map_ula|s[1]~164_combout\)))) # (!\acesso|b_ula\(2) & (((\acesso|map_ula|s[1]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(2),
	datab => \entrada|operacao\(1),
	datac => \acesso|map_ula|s[1]~163_combout\,
	datad => \acesso|map_ula|s[1]~164_combout\,
	combout => \acesso|map_ula|s[1]~165_combout\);

-- Location: LCCOMB_X62_Y27_N0
\acesso|map_ula|s[15]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~167_combout\ = (\acesso|map_ula|s[15]~166_combout\) # ((\entrada|operacao\(0) & (!\acesso|map_ula|ShiftLeft0~0_combout\ & \acesso|map_ula|s[1]~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \acesso|map_ula|s[15]~166_combout\,
	datac => \acesso|map_ula|ShiftLeft0~0_combout\,
	datad => \acesso|map_ula|s[1]~165_combout\,
	combout => \acesso|map_ula|s[15]~167_combout\);

-- Location: LCCOMB_X62_Y27_N18
\acesso|map_ula|s[15]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~168_combout\ = (\entrada|operacao\(3) & (!\acesso|map_ula|Add0~48_combout\ & ((\entrada|operacao\(2))))) # (!\entrada|operacao\(3) & ((\entrada|operacao\(2) & ((\acesso|map_ula|s[15]~167_combout\))) # (!\entrada|operacao\(2) & 
-- (\acesso|map_ula|Add0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~48_combout\,
	datab => \entrada|operacao\(3),
	datac => \acesso|map_ula|s[15]~167_combout\,
	datad => \entrada|operacao\(2),
	combout => \acesso|map_ula|s[15]~168_combout\);

-- Location: LCCOMB_X60_Y25_N20
\acesso|map_ula|s[15]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~159_combout\ = (\acesso|a_ula\(15) $ (\acesso|b_ula\(15))) # (!\entrada|operacao\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(15),
	datab => \acesso|b_ula\(15),
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[15]~159_combout\);

-- Location: LCCOMB_X60_Y25_N24
\acesso|map_ula|s[15]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~158_combout\ = (\acesso|a_ula\(15) & ((\entrada|operacao\(0) & ((!\acesso|b_ula\(15)))) # (!\entrada|operacao\(0) & ((\entrada|operacao\(1)) # (\acesso|b_ula\(15)))))) # (!\acesso|a_ula\(15) & ((\entrada|operacao\(1) & 
-- ((\acesso|b_ula\(15)))) # (!\entrada|operacao\(1) & (\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(15),
	datab => \entrada|operacao\(1),
	datac => \entrada|operacao\(0),
	datad => \acesso|b_ula\(15),
	combout => \acesso|map_ula|s[15]~158_combout\);

-- Location: LCCOMB_X60_Y25_N28
\acesso|map_ula|s[15]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~160_combout\ = (\entrada|operacao\(2) & (\acesso|map_ula|s[15]~159_combout\)) # (!\entrada|operacao\(2) & ((\acesso|map_ula|s[15]~158_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[15]~159_combout\,
	datab => \entrada|operacao\(2),
	datad => \acesso|map_ula|s[15]~158_combout\,
	combout => \acesso|map_ula|s[15]~160_combout\);

-- Location: LCCOMB_X62_Y27_N28
\acesso|map_ula|s[15]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[15]~169_combout\ = (\entrada|operacao\(3) & (\acesso|map_ula|s[15]~160_combout\ & ((\entrada|operacao\(0)) # (!\acesso|map_ula|s[15]~168_combout\)))) # (!\entrada|operacao\(3) & (((\acesso|map_ula|s[15]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \acesso|map_ula|s[15]~168_combout\,
	datac => \entrada|operacao\(3),
	datad => \acesso|map_ula|s[15]~160_combout\,
	combout => \acesso|map_ula|s[15]~169_combout\);

-- Location: LCCOMB_X62_Y27_N26
\acesso|map_ula|s[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(15) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s[15]~169_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[15]~169_combout\,
	datac => \acesso|map_ula|s\(15),
	datad => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	combout => \acesso|map_ula|s\(15));

-- Location: LCCOMB_X63_Y29_N24
\acesso|addr_ram[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|addr_ram[15]~feeder_combout\ = \acesso|map_ula|s\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_ula|s\(15),
	combout => \acesso|addr_ram[15]~feeder_combout\);

-- Location: FF_X63_Y29_N25
\acesso|addr_ram[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|addr_ram[15]~feeder_combout\,
	ena => \acesso|addr_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|addr_ram\(15));

-- Location: LCCOMB_X63_Y29_N14
\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2]~feeder_combout\ = \acesso|addr_ram\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|addr_ram\(15),
	combout => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2]~feeder_combout\);

-- Location: FF_X63_Y29_N15
\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2));

-- Location: LCCOMB_X58_Y27_N26
\acesso|data_in_ram[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|data_in_ram[3]~feeder_combout\ = \acesso|map_banco_regs|saida\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|saida\(3),
	combout => \acesso|data_in_ram[3]~feeder_combout\);

-- Location: FF_X58_Y27_N27
\acesso|data_in_ram[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|data_in_ram[3]~feeder_combout\,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(3));

-- Location: M9K_X78_Y36_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y30_N30
\acesso|entrada_brg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~26_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout\,
	combout => \acesso|entrada_brg~26_combout\);

-- Location: M9K_X78_Y34_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y19_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y30_N16
\acesso|entrada_brg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~27_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout\,
	combout => \acesso|entrada_brg~27_combout\);

-- Location: LCCOMB_X61_Y30_N18
\acesso|entrada_brg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~28_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~26_combout\) # (\acesso|entrada_brg~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~26_combout\,
	datad => \acesso|entrada_brg~27_combout\,
	combout => \acesso|entrada_brg~28_combout\);

-- Location: M9K_X78_Y38_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y18_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y30_N14
\acesso|entrada_brg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~24_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout\,
	combout => \acesso|entrada_brg~24_combout\);

-- Location: M9K_X37_Y41_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y37_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000344A5A284",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y30_N24
\acesso|entrada_brg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~23_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout\,
	combout => \acesso|entrada_brg~23_combout\);

-- Location: LCCOMB_X61_Y30_N8
\acesso|entrada_brg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~25_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~24_combout\) # (\acesso|entrada_brg~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~24_combout\,
	datad => \acesso|entrada_brg~23_combout\,
	combout => \acesso|entrada_brg~25_combout\);

-- Location: LCCOMB_X61_Y30_N28
\acesso|entrada_brg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~29_combout\ = (\acesso|Equal2~0_combout\ & (((\acesso|map_ula|s\(3))))) # (!\acesso|Equal2~0_combout\ & ((\acesso|entrada_brg~28_combout\) # ((\acesso|entrada_brg~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~0_combout\,
	datab => \acesso|entrada_brg~28_combout\,
	datac => \acesso|entrada_brg~25_combout\,
	datad => \acesso|map_ula|s\(3),
	combout => \acesso|entrada_brg~29_combout\);

-- Location: LCCOMB_X61_Y30_N20
\acesso|entrada_brg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[3]~feeder_combout\ = \acesso|entrada_brg~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~29_combout\,
	combout => \acesso|entrada_brg[3]~feeder_combout\);

-- Location: FF_X61_Y30_N21
\acesso|entrada_brg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[3]~feeder_combout\,
	asdata => \switches[3]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(3));

-- Location: LCCOMB_X57_Y28_N2
\acesso|map_banco_regs|r1|saida~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~4_combout\ = (\acesso|entrada_brg\(3) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|entrada_brg\(3),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|saida~4_combout\);

-- Location: FF_X57_Y28_N3
\acesso|map_banco_regs|r7|saida[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r1|saida~4_combout\,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(3));

-- Location: FF_X56_Y28_N31
\acesso|map_banco_regs|r5|saida[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~4_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(3));

-- Location: FF_X54_Y28_N1
\acesso|map_banco_regs|r3|saida[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~4_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(3));

-- Location: FF_X55_Y28_N25
\acesso|map_banco_regs|r1|saida[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~4_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(3));

-- Location: LCCOMB_X55_Y28_N24
\acesso|map_banco_regs|saida~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~18_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r3|saida\(3))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r1|saida\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r3|saida\(3),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r1|saida\(3),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~18_combout\);

-- Location: LCCOMB_X56_Y28_N30
\acesso|map_banco_regs|saida~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~19_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|saida~18_combout\ & (\acesso|map_banco_regs|r7|saida\(3))) # (!\acesso|map_banco_regs|saida~18_combout\ & ((\acesso|map_banco_regs|r5|saida\(3)))))) # 
-- (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|saida~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r7|saida\(3),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r5|saida\(3),
	datad => \acesso|map_banco_regs|saida~18_combout\,
	combout => \acesso|map_banco_regs|saida~19_combout\);

-- Location: LCCOMB_X57_Y28_N4
\acesso|map_banco_regs|r4|saida[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[3]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~4_combout\,
	combout => \acesso|map_banco_regs|r4|saida[3]~feeder_combout\);

-- Location: FF_X57_Y28_N5
\acesso|map_banco_regs|r4|saida[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[3]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(3));

-- Location: FF_X57_Y29_N19
\acesso|map_banco_regs|r8|saida[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~4_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(3));

-- Location: LCCOMB_X56_Y29_N8
\acesso|map_banco_regs|r6|saida[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[3]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~4_combout\,
	combout => \acesso|map_banco_regs|r6|saida[3]~feeder_combout\);

-- Location: FF_X56_Y29_N9
\acesso|map_banco_regs|r6|saida[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[3]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(3));

-- Location: FF_X57_Y29_N1
\acesso|map_banco_regs|r2|saida[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~4_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(3));

-- Location: LCCOMB_X57_Y29_N0
\acesso|map_banco_regs|saida~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~16_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(3)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r2|saida\(3) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|saida\(3),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(3),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~16_combout\);

-- Location: LCCOMB_X57_Y29_N18
\acesso|map_banco_regs|saida~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~17_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~16_combout\ & ((\acesso|map_banco_regs|r8|saida\(3)))) # (!\acesso|map_banco_regs|saida~16_combout\ & (\acesso|map_banco_regs|r4|saida\(3))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|saida\(3),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r8|saida\(3),
	datad => \acesso|map_banco_regs|saida~16_combout\,
	combout => \acesso|map_banco_regs|saida~17_combout\);

-- Location: LCCOMB_X56_Y28_N26
\acesso|map_banco_regs|saida~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~20_combout\ = (\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~17_combout\))) # (!\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~19_combout\,
	datad => \acesso|map_banco_regs|saida~17_combout\,
	combout => \acesso|map_banco_regs|saida~20_combout\);

-- Location: FF_X56_Y28_N27
\acesso|map_banco_regs|saida[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~20_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(3));

-- Location: LCCOMB_X63_Y28_N12
\acesso|b_ula~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~4_combout\ = (\acesso|process_0~0_combout\ & (\entrada|constante\(3))) # (!\acesso|process_0~0_combout\ & ((\acesso|map_banco_regs|saida\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada|constante\(3),
	datac => \acesso|process_0~0_combout\,
	datad => \acesso|map_banco_regs|saida\(3),
	combout => \acesso|b_ula~4_combout\);

-- Location: FF_X63_Y28_N13
\acesso|b_ula[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|b_ula~4_combout\,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(3));

-- Location: LCCOMB_X61_Y25_N10
\acesso|map_ula|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|Add0~11_combout\ = \acesso|map_ula|process_0~0_combout\ $ (\acesso|b_ula\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|process_0~0_combout\,
	datad => \acesso|b_ula\(3),
	combout => \acesso|map_ula|Add0~11_combout\);

-- Location: LCCOMB_X65_Y25_N24
\acesso|map_ula|s[4]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~72_combout\ = (\acesso|b_ula\(4) & ((\entrada|operacao\(0) & (!\acesso|a_ula\(4))) # (!\entrada|operacao\(0) & ((\acesso|a_ula\(4)) # (\acesso|map_ula|s[2]~50_combout\))))) # (!\acesso|b_ula\(4) & ((\acesso|map_ula|s[2]~50_combout\ & 
-- ((\acesso|a_ula\(4)))) # (!\acesso|map_ula|s[2]~50_combout\ & (\entrada|operacao\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(4),
	datab => \entrada|operacao\(0),
	datac => \acesso|a_ula\(4),
	datad => \acesso|map_ula|s[2]~50_combout\,
	combout => \acesso|map_ula|s[4]~72_combout\);

-- Location: LCCOMB_X65_Y25_N22
\acesso|map_ula|s[4]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~71_combout\ = (\acesso|map_ula|s[4]~70_combout\ & (((\acesso|a_ula\(5)) # (\acesso|map_ula|s[4]~69_combout\)))) # (!\acesso|map_ula|s[4]~70_combout\ & (\acesso|a_ula\(3) & ((!\acesso|map_ula|s[4]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~70_combout\,
	datab => \acesso|a_ula\(3),
	datac => \acesso|a_ula\(5),
	datad => \acesso|map_ula|s[4]~69_combout\,
	combout => \acesso|map_ula|s[4]~71_combout\);

-- Location: LCCOMB_X60_Y26_N24
\acesso|map_ula|ShiftRight0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~10_combout\ = (\acesso|b_ula\(1) & ((\acesso|b_ula\(0) & ((\acesso|a_ula\(7)))) # (!\acesso|b_ula\(0) & (\acesso|a_ula\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|a_ula\(6),
	datab => \acesso|b_ula\(1),
	datac => \acesso|b_ula\(0),
	datad => \acesso|a_ula\(7),
	combout => \acesso|map_ula|ShiftRight0~10_combout\);

-- Location: LCCOMB_X60_Y28_N12
\acesso|map_ula|ShiftRight0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftRight0~12_combout\ = (\acesso|map_ula|ShiftRight0~10_combout\) # ((!\acesso|b_ula\(1) & \acesso|map_ula|ShiftRight0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(1),
	datac => \acesso|map_ula|ShiftRight0~10_combout\,
	datad => \acesso|map_ula|ShiftRight0~11_combout\,
	combout => \acesso|map_ula|ShiftRight0~12_combout\);

-- Location: LCCOMB_X62_Y25_N6
\acesso|map_ula|s[4]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~171_combout\ = (!\acesso|b_ula\(3) & (!\acesso|b_ula\(5) & (!\acesso|b_ula\(4) & \acesso|map_ula|ShiftLeft0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(3),
	datab => \acesso|b_ula\(5),
	datac => \acesso|b_ula\(4),
	datad => \acesso|map_ula|ShiftLeft0~9_combout\,
	combout => \acesso|map_ula|s[4]~171_combout\);

-- Location: LCCOMB_X62_Y25_N16
\acesso|map_ula|s[4]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~67_combout\ = (\acesso|map_ula|s[4]~66_combout\ & (\acesso|map_ula|ShiftRight0~36_combout\ & (\acesso|map_ula|s[4]~176_combout\))) # (!\acesso|map_ula|s[4]~66_combout\ & (((\acesso|map_ula|s[4]~171_combout\) # 
-- (!\acesso|map_ula|s[4]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftRight0~36_combout\,
	datab => \acesso|map_ula|s[4]~66_combout\,
	datac => \acesso|map_ula|s[4]~176_combout\,
	datad => \acesso|map_ula|s[4]~171_combout\,
	combout => \acesso|map_ula|s[4]~67_combout\);

-- Location: LCCOMB_X62_Y25_N26
\acesso|map_ula|s[4]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~68_combout\ = (\acesso|map_ula|s[4]~65_combout\ & (((\acesso|map_ula|s[4]~67_combout\)))) # (!\acesso|map_ula|s[4]~65_combout\ & ((\acesso|map_ula|s[4]~67_combout\ & ((\acesso|map_ula|ShiftRight0~12_combout\))) # 
-- (!\acesso|map_ula|s[4]~67_combout\ & (\acesso|map_ula|ShiftRight0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~65_combout\,
	datab => \acesso|map_ula|ShiftRight0~6_combout\,
	datac => \acesso|map_ula|ShiftRight0~12_combout\,
	datad => \acesso|map_ula|s[4]~67_combout\,
	combout => \acesso|map_ula|s[4]~68_combout\);

-- Location: LCCOMB_X65_Y25_N6
\acesso|map_ula|s[4]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~73_combout\ = (\acesso|map_ula|s[4]~69_combout\ & ((\acesso|map_ula|s[4]~71_combout\ & (\acesso|map_ula|s[4]~72_combout\)) # (!\acesso|map_ula|s[4]~71_combout\ & ((\acesso|map_ula|s[4]~68_combout\))))) # 
-- (!\acesso|map_ula|s[4]~69_combout\ & (((\acesso|map_ula|s[4]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[4]~69_combout\,
	datab => \acesso|map_ula|s[4]~72_combout\,
	datac => \acesso|map_ula|s[4]~71_combout\,
	datad => \acesso|map_ula|s[4]~68_combout\,
	combout => \acesso|map_ula|s[4]~73_combout\);

-- Location: LCCOMB_X65_Y25_N0
\acesso|map_ula|s[4]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[4]~74_combout\ = (\acesso|map_ula|s[2]~54_combout\ & (\acesso|map_ula|Add0~15_combout\)) # (!\acesso|map_ula|s[2]~54_combout\ & ((\acesso|map_ula|s[4]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|Add0~15_combout\,
	datac => \acesso|map_ula|s[4]~73_combout\,
	datad => \acesso|map_ula|s[2]~54_combout\,
	combout => \acesso|map_ula|s[4]~74_combout\);

-- Location: LCCOMB_X65_Y25_N16
\acesso|map_ula|s[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(4) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s[4]~74_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[4]~74_combout\,
	datac => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	datad => \acesso|map_ula|s\(4),
	combout => \acesso|map_ula|s\(4));

-- Location: FF_X59_Y25_N9
\acesso|data_in_ram[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|saida\(4),
	sload => VCC,
	ena => \acesso|data_in_ram[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|data_in_ram\(4));

-- Location: M9K_X64_Y23_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000244C4A207",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y25_N26
\acesso|entrada_brg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~30_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout\,
	combout => \acesso|entrada_brg~30_combout\);

-- Location: M9K_X64_Y18_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y22_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y25_N20
\acesso|entrada_brg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~31_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout\,
	combout => \acesso|entrada_brg~31_combout\);

-- Location: LCCOMB_X65_Y25_N30
\acesso|entrada_brg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~32_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~30_combout\) # (\acesso|entrada_brg~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~30_combout\,
	datad => \acesso|entrada_brg~31_combout\,
	combout => \acesso|entrada_brg~32_combout\);

-- Location: M9K_X64_Y21_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y17_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y25_N14
\acesso|entrada_brg~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~34_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout\))) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout\,
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout\,
	combout => \acesso|entrada_brg~34_combout\);

-- Location: M9K_X64_Y19_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y24_N0
\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/projeto_final.ram0_ram_ee9e295a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y25_N28
\acesso|entrada_brg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~33_combout\ = (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & (\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout\)) # 
-- (!\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0) & ((\acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(0),
	datab => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(1),
	datac => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout\,
	datad => \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout\,
	combout => \acesso|entrada_brg~33_combout\);

-- Location: LCCOMB_X65_Y25_N12
\acesso|entrada_brg~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~35_combout\ = (\acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2) & ((\acesso|entrada_brg~34_combout\) # (\acesso|entrada_brg~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a\(2),
	datac => \acesso|entrada_brg~34_combout\,
	datad => \acesso|entrada_brg~33_combout\,
	combout => \acesso|entrada_brg~35_combout\);

-- Location: LCCOMB_X65_Y25_N2
\acesso|entrada_brg~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg~36_combout\ = (\acesso|Equal2~0_combout\ & (\acesso|map_ula|s\(4))) # (!\acesso|Equal2~0_combout\ & (((\acesso|entrada_brg~32_combout\) # (\acesso|entrada_brg~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~0_combout\,
	datab => \acesso|map_ula|s\(4),
	datac => \acesso|entrada_brg~32_combout\,
	datad => \acesso|entrada_brg~35_combout\,
	combout => \acesso|entrada_brg~36_combout\);

-- Location: LCCOMB_X65_Y27_N0
\acesso|entrada_brg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|entrada_brg[4]~feeder_combout\ = \acesso|entrada_brg~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|entrada_brg~36_combout\,
	combout => \acesso|entrada_brg[4]~feeder_combout\);

-- Location: FF_X65_Y27_N1
\acesso|entrada_brg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|entrada_brg[4]~feeder_combout\,
	asdata => \switches[4]~input_o\,
	sload => \entrada|ler_valor~q\,
	ena => \acesso|entrada_brg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|entrada_brg\(4));

-- Location: LCCOMB_X57_Y28_N22
\acesso|map_banco_regs|r1|saida~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r1|saida~5_combout\ = (\acesso|entrada_brg\(4) & !\acesso|map_banco_regs|registrador_clear\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|entrada_brg\(4),
	datad => \acesso|map_banco_regs|registrador_clear\(0),
	combout => \acesso|map_banco_regs|r1|saida~5_combout\);

-- Location: LCCOMB_X57_Y28_N28
\acesso|map_banco_regs|r4|saida[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r4|saida[4]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~5_combout\,
	combout => \acesso|map_banco_regs|r4|saida[4]~feeder_combout\);

-- Location: FF_X57_Y28_N29
\acesso|map_banco_regs|r4|saida[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r4|saida[4]~feeder_combout\,
	ena => \acesso|map_banco_regs|r4|saida[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r4|saida\(4));

-- Location: FF_X57_Y29_N27
\acesso|map_banco_regs|r8|saida[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~5_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r8|saida[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r8|saida\(4));

-- Location: LCCOMB_X56_Y29_N22
\acesso|map_banco_regs|r6|saida[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r6|saida[4]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|map_banco_regs|r1|saida~5_combout\,
	combout => \acesso|map_banco_regs|r6|saida[4]~feeder_combout\);

-- Location: FF_X56_Y29_N23
\acesso|map_banco_regs|r6|saida[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r6|saida[4]~feeder_combout\,
	ena => \acesso|map_banco_regs|r6|saida[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r6|saida\(4));

-- Location: FF_X57_Y29_N25
\acesso|map_banco_regs|r2|saida[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~5_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r2|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r2|saida\(4));

-- Location: LCCOMB_X57_Y29_N24
\acesso|map_banco_regs|saida~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~21_combout\ = (\acesso|seletor_brg\(2) & ((\acesso|map_banco_regs|r6|saida\(4)) # ((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & (((\acesso|map_banco_regs|r2|saida\(4) & !\acesso|seletor_brg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r6|saida\(4),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r2|saida\(4),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~21_combout\);

-- Location: LCCOMB_X57_Y29_N26
\acesso|map_banco_regs|saida~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~22_combout\ = (\acesso|seletor_brg\(1) & ((\acesso|map_banco_regs|saida~21_combout\ & ((\acesso|map_banco_regs|r8|saida\(4)))) # (!\acesso|map_banco_regs|saida~21_combout\ & (\acesso|map_banco_regs|r4|saida\(4))))) # 
-- (!\acesso|seletor_brg\(1) & (((\acesso|map_banco_regs|saida~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r4|saida\(4),
	datab => \acesso|seletor_brg\(1),
	datac => \acesso|map_banco_regs|r8|saida\(4),
	datad => \acesso|map_banco_regs|saida~21_combout\,
	combout => \acesso|map_banco_regs|saida~22_combout\);

-- Location: LCCOMB_X55_Y28_N2
\acesso|map_banco_regs|r3|saida[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|r3|saida[4]~feeder_combout\ = \acesso|map_banco_regs|r1|saida~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \acesso|map_banco_regs|r1|saida~5_combout\,
	combout => \acesso|map_banco_regs|r3|saida[4]~feeder_combout\);

-- Location: FF_X55_Y28_N3
\acesso|map_banco_regs|r3|saida[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|r3|saida[4]~feeder_combout\,
	ena => \acesso|map_banco_regs|r3|saida[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r3|saida\(4));

-- Location: FF_X55_Y28_N9
\acesso|map_banco_regs|r1|saida[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~5_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r1|saida[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r1|saida\(4));

-- Location: LCCOMB_X55_Y28_N8
\acesso|map_banco_regs|saida~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~23_combout\ = (\acesso|seletor_brg\(2) & (((\acesso|seletor_brg\(1))))) # (!\acesso|seletor_brg\(2) & ((\acesso|seletor_brg\(1) & (\acesso|map_banco_regs|r3|saida\(4))) # (!\acesso|seletor_brg\(1) & 
-- ((\acesso|map_banco_regs|r1|saida\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|r3|saida\(4),
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r1|saida\(4),
	datad => \acesso|seletor_brg\(1),
	combout => \acesso|map_banco_regs|saida~23_combout\);

-- Location: FF_X56_Y28_N21
\acesso|map_banco_regs|r5|saida[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~5_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r5|saida[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r5|saida\(4));

-- Location: FF_X57_Y28_N19
\acesso|map_banco_regs|r7|saida[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \acesso|map_banco_regs|r1|saida~5_combout\,
	sload => VCC,
	ena => \acesso|map_banco_regs|r7|saida[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|r7|saida\(4));

-- Location: LCCOMB_X56_Y28_N20
\acesso|map_banco_regs|saida~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~24_combout\ = (\acesso|map_banco_regs|saida~23_combout\ & (((\acesso|map_banco_regs|r7|saida\(4))) # (!\acesso|seletor_brg\(2)))) # (!\acesso|map_banco_regs|saida~23_combout\ & (\acesso|seletor_brg\(2) & 
-- (\acesso|map_banco_regs|r5|saida\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida~23_combout\,
	datab => \acesso|seletor_brg\(2),
	datac => \acesso|map_banco_regs|r5|saida\(4),
	datad => \acesso|map_banco_regs|r7|saida\(4),
	combout => \acesso|map_banco_regs|saida~24_combout\);

-- Location: LCCOMB_X56_Y28_N16
\acesso|map_banco_regs|saida~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_banco_regs|saida~25_combout\ = (\acesso|seletor_brg\(0) & (\acesso|map_banco_regs|saida~22_combout\)) # (!\acesso|seletor_brg\(0) & ((\acesso|map_banco_regs|saida~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|seletor_brg\(0),
	datac => \acesso|map_banco_regs|saida~22_combout\,
	datad => \acesso|map_banco_regs|saida~24_combout\,
	combout => \acesso|map_banco_regs|saida~25_combout\);

-- Location: FF_X56_Y28_N17
\acesso|map_banco_regs|saida[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputclkctrl_outclk\,
	d => \acesso|map_banco_regs|saida~25_combout\,
	ena => \acesso|map_banco_regs|saida[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|map_banco_regs|saida\(4));

-- Location: FF_X65_Y25_N9
\entrada|constante[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \entrada|operacao_atual\(4),
	sload => VCC,
	ena => \entrada|constante[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \entrada|constante\(4));

-- Location: LCCOMB_X63_Y28_N22
\acesso|b_ula~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|b_ula~5_combout\ = (\acesso|process_0~0_combout\ & ((\entrada|constante\(4)))) # (!\acesso|process_0~0_combout\ & (\acesso|map_banco_regs|saida\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_banco_regs|saida\(4),
	datac => \acesso|process_0~0_combout\,
	datad => \entrada|constante\(4),
	combout => \acesso|b_ula~5_combout\);

-- Location: FF_X63_Y28_N23
\acesso|b_ula[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|b_ula~5_combout\,
	ena => \acesso|b_ula[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|b_ula\(4));

-- Location: LCCOMB_X62_Y27_N4
\acesso|map_ula|ShiftLeft0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|ShiftLeft0~0_combout\ = (\acesso|b_ula\(4)) # (\acesso|b_ula\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \acesso|b_ula\(4),
	datad => \acesso|b_ula\(5),
	combout => \acesso|map_ula|ShiftLeft0~0_combout\);

-- Location: LCCOMB_X59_Y28_N22
\acesso|map_ula|s[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~16_combout\ = (!\entrada|operacao\(0) & (\entrada|operacao\(1) & \acesso|a_ula\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \entrada|operacao\(1),
	datad => \acesso|a_ula\(1),
	combout => \acesso|map_ula|s[0]~16_combout\);

-- Location: LCCOMB_X60_Y28_N18
\acesso|map_ula|s[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~17_combout\ = (\acesso|b_ula\(0) & (\entrada|operacao\(1) & (\acesso|a_ula\(1)))) # (!\acesso|b_ula\(0) & (((\acesso|a_ula\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(1),
	datab => \acesso|a_ula\(1),
	datac => \acesso|a_ula\(0),
	datad => \acesso|b_ula\(0),
	combout => \acesso|map_ula|s[0]~17_combout\);

-- Location: LCCOMB_X60_Y28_N4
\acesso|map_ula|s[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~18_combout\ = (\acesso|b_ula\(1) & (\acesso|map_ula|ShiftRight0~13_combout\ & (\entrada|operacao\(1)))) # (!\acesso|b_ula\(1) & (((\acesso|map_ula|s[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|b_ula\(1),
	datab => \acesso|map_ula|ShiftRight0~13_combout\,
	datac => \entrada|operacao\(1),
	datad => \acesso|map_ula|s[0]~17_combout\,
	combout => \acesso|map_ula|s[0]~18_combout\);

-- Location: LCCOMB_X60_Y28_N26
\acesso|map_ula|s[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~19_combout\ = (\acesso|b_ula\(2) & (\entrada|operacao\(1) & ((\acesso|map_ula|ShiftRight0~12_combout\)))) # (!\acesso|b_ula\(2) & (((\acesso|map_ula|s[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(1),
	datab => \acesso|b_ula\(2),
	datac => \acesso|map_ula|s[0]~18_combout\,
	datad => \acesso|map_ula|ShiftRight0~12_combout\,
	combout => \acesso|map_ula|s[0]~19_combout\);

-- Location: LCCOMB_X60_Y28_N24
\acesso|map_ula|s[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~20_combout\ = (\acesso|b_ula\(3) & (\entrada|operacao\(1) & ((\acesso|map_ula|ShiftRight0~9_combout\)))) # (!\acesso|b_ula\(3) & (((\acesso|map_ula|s[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(1),
	datab => \acesso|b_ula\(3),
	datac => \acesso|map_ula|s[0]~19_combout\,
	datad => \acesso|map_ula|ShiftRight0~9_combout\,
	combout => \acesso|map_ula|s[0]~20_combout\);

-- Location: LCCOMB_X60_Y28_N22
\acesso|map_ula|s[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~21_combout\ = (\acesso|map_ula|s[0]~16_combout\) # ((!\acesso|map_ula|ShiftLeft0~0_combout\ & (\entrada|operacao\(0) & \acesso|map_ula|s[0]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|ShiftLeft0~0_combout\,
	datab => \acesso|map_ula|s[0]~16_combout\,
	datac => \entrada|operacao\(0),
	datad => \acesso|map_ula|s[0]~20_combout\,
	combout => \acesso|map_ula|s[0]~21_combout\);

-- Location: LCCOMB_X60_Y28_N28
\acesso|map_ula|s[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~22_combout\ = (!\entrada|operacao\(3) & ((\entrada|operacao\(2) & (\acesso|map_ula|s[0]~21_combout\)) # (!\entrada|operacao\(2) & ((\acesso|map_ula|Add0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[0]~21_combout\,
	datab => \entrada|operacao\(2),
	datac => \entrada|operacao\(3),
	datad => \acesso|map_ula|Add0~3_combout\,
	combout => \acesso|map_ula|s[0]~22_combout\);

-- Location: LCCOMB_X60_Y25_N22
\acesso|map_ula|s[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~23_combout\ = (\acesso|a_ula\(0) & ((\acesso|b_ula\(0)) # ((!\entrada|operacao\(0) & \entrada|operacao\(1))))) # (!\acesso|a_ula\(0) & (\entrada|operacao\(1) & (\entrada|operacao\(0) $ (\acesso|b_ula\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|operacao\(0),
	datab => \entrada|operacao\(1),
	datac => \acesso|a_ula\(0),
	datad => \acesso|b_ula\(0),
	combout => \acesso|map_ula|s[0]~23_combout\);

-- Location: LCCOMB_X60_Y25_N6
\acesso|map_ula|s[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~24_combout\ = \entrada|operacao\(0) $ (((\acesso|map_ula|s[0]~23_combout\ & !\entrada|operacao\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|map_ula|s[0]~23_combout\,
	datac => \entrada|operacao\(2),
	datad => \entrada|operacao\(0),
	combout => \acesso|map_ula|s[0]~24_combout\);

-- Location: LCCOMB_X60_Y28_N30
\acesso|map_ula|s~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s~25_combout\ = \acesso|a_ula\(0) $ (\acesso|b_ula\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|a_ula\(0),
	datad => \acesso|b_ula\(0),
	combout => \acesso|map_ula|s~25_combout\);

-- Location: LCCOMB_X60_Y28_N2
\acesso|map_ula|s[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~26_combout\ = (\acesso|map_ula|s[0]~24_combout\ & (((\acesso|map_ula|s~25_combout\)) # (!\entrada|operacao\(2)))) # (!\acesso|map_ula|s[0]~24_combout\ & (\entrada|operacao\(2) & ((\acesso|map_ula|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[0]~24_combout\,
	datab => \entrada|operacao\(2),
	datac => \acesso|map_ula|s~25_combout\,
	datad => \acesso|map_ula|Add0~3_combout\,
	combout => \acesso|map_ula|s[0]~26_combout\);

-- Location: LCCOMB_X60_Y28_N20
\acesso|map_ula|s[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s[0]~27_combout\ = (\acesso|map_ula|s[0]~22_combout\) # ((\acesso|map_ula|s[0]~26_combout\ & \entrada|operacao\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[0]~22_combout\,
	datab => \acesso|map_ula|s[0]~26_combout\,
	datad => \entrada|operacao\(3),
	combout => \acesso|map_ula|s[0]~27_combout\);

-- Location: LCCOMB_X60_Y28_N10
\acesso|map_ula|s[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|map_ula|s\(0) = (GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & (\acesso|map_ula|s[0]~27_combout\)) # (!GLOBAL(\acesso|map_ula|s[15]~170clkctrl_outclk\) & ((\acesso|map_ula|s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s[0]~27_combout\,
	datac => \acesso|map_ula|s[15]~170clkctrl_outclk\,
	datad => \acesso|map_ula|s\(0),
	combout => \acesso|map_ula|s\(0));

-- Location: LCCOMB_X60_Y28_N16
\acesso|valor_display[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[0]~0_combout\ = (\acesso|Equal6~0_combout\ & (\entrada|constante\(0))) # (!\acesso|Equal6~0_combout\ & ((\acesso|map_ula|s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal6~0_combout\,
	datac => \entrada|constante\(0),
	datad => \acesso|map_ula|s\(0),
	combout => \acesso|valor_display[0]~0_combout\);

-- Location: LCCOMB_X63_Y28_N16
\acesso|valor_display[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[0]~feeder_combout\ = \acesso|valor_display[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[0]~0_combout\,
	combout => \acesso|valor_display[0]~feeder_combout\);

-- Location: LCCOMB_X59_Y26_N10
\acesso|valor_display[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[0]~6_combout\ = (!\entrada|resetar~q\ & (\acesso|estado_atual~0_combout\ & (\acesso|estado_atual\(1) & !\acesso|estado_atual\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada|resetar~q\,
	datab => \acesso|estado_atual~0_combout\,
	datac => \acesso|estado_atual\(1),
	datad => \acesso|estado_atual\(2),
	combout => \acesso|valor_display[0]~6_combout\);

-- Location: FF_X63_Y28_N17
\acesso|valor_display[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display[0]~feeder_combout\,
	asdata => \acesso|map_banco_regs|saida\(0),
	sload => \acesso|Equal2~1_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(0));

-- Location: LCCOMB_X59_Y28_N12
\acesso|valor_display[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[1]~1_combout\ = (\acesso|Equal6~0_combout\ & (\entrada|constante\(1))) # (!\acesso|Equal6~0_combout\ & ((\acesso|map_ula|s\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal6~0_combout\,
	datac => \entrada|constante\(1),
	datad => \acesso|map_ula|s\(1),
	combout => \acesso|valor_display[1]~1_combout\);

-- Location: LCCOMB_X63_Y28_N14
\acesso|valor_display[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[1]~feeder_combout\ = \acesso|valor_display[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|valor_display[1]~1_combout\,
	combout => \acesso|valor_display[1]~feeder_combout\);

-- Location: FF_X63_Y28_N15
\acesso|valor_display[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display[1]~feeder_combout\,
	asdata => \acesso|map_banco_regs|saida\(1),
	sload => \acesso|Equal2~1_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(1));

-- Location: LCCOMB_X62_Y28_N12
\acesso|valor_display[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[2]~2_combout\ = (\acesso|Equal6~0_combout\ & (\entrada|constante\(2))) # (!\acesso|Equal6~0_combout\ & ((\acesso|map_ula|s\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|Equal6~0_combout\,
	datac => \entrada|constante\(2),
	datad => \acesso|map_ula|s\(2),
	combout => \acesso|valor_display[2]~2_combout\);

-- Location: LCCOMB_X63_Y28_N20
\acesso|valor_display[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[2]~feeder_combout\ = \acesso|valor_display[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[2]~2_combout\,
	combout => \acesso|valor_display[2]~feeder_combout\);

-- Location: FF_X63_Y28_N21
\acesso|valor_display[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display[2]~feeder_combout\,
	asdata => \acesso|map_banco_regs|saida\(2),
	sload => \acesso|Equal2~1_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(2));

-- Location: LCCOMB_X65_Y28_N16
\acesso|valor_display[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[3]~3_combout\ = (\acesso|Equal6~0_combout\ & (\entrada|constante\(3))) # (!\acesso|Equal6~0_combout\ & ((\acesso|map_ula|s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal6~0_combout\,
	datac => \entrada|constante\(3),
	datad => \acesso|map_ula|s\(3),
	combout => \acesso|valor_display[3]~3_combout\);

-- Location: LCCOMB_X66_Y28_N24
\acesso|valor_display[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[3]~feeder_combout\ = \acesso|valor_display[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display[3]~3_combout\,
	combout => \acesso|valor_display[3]~feeder_combout\);

-- Location: FF_X66_Y28_N25
\acesso|valor_display[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display[3]~feeder_combout\,
	asdata => \acesso|map_banco_regs|saida\(3),
	sload => \acesso|Equal2~1_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(3));

-- Location: LCCOMB_X65_Y25_N8
\acesso|valor_display[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[4]~4_combout\ = (\acesso|Equal6~0_combout\ & (\entrada|constante\(4))) # (!\acesso|Equal6~0_combout\ & ((\acesso|map_ula|s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|Equal6~0_combout\,
	datac => \entrada|constante\(4),
	datad => \acesso|map_ula|s\(4),
	combout => \acesso|valor_display[4]~4_combout\);

-- Location: LCCOMB_X66_Y25_N0
\acesso|valor_display[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[4]~feeder_combout\ = \acesso|valor_display[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|valor_display[4]~4_combout\,
	combout => \acesso|valor_display[4]~feeder_combout\);

-- Location: FF_X66_Y25_N1
\acesso|valor_display[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display[4]~feeder_combout\,
	asdata => \acesso|map_banco_regs|saida\(4),
	sload => \acesso|Equal2~1_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(4));

-- Location: LCCOMB_X63_Y25_N16
\acesso|valor_display[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[5]~5_combout\ = (\acesso|Equal6~0_combout\ & (\entrada|constante\(5))) # (!\acesso|Equal6~0_combout\ & ((\acesso|map_ula|s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|Equal6~0_combout\,
	datac => \entrada|constante\(5),
	datad => \acesso|map_ula|s\(5),
	combout => \acesso|valor_display[5]~5_combout\);

-- Location: LCCOMB_X66_Y25_N2
\acesso|valor_display[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display[5]~feeder_combout\ = \acesso|valor_display[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \acesso|valor_display[5]~5_combout\,
	combout => \acesso|valor_display[5]~feeder_combout\);

-- Location: FF_X66_Y25_N3
\acesso|valor_display[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display[5]~feeder_combout\,
	asdata => \acesso|map_banco_regs|saida\(5),
	sload => \acesso|Equal2~1_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(5));

-- Location: LCCOMB_X60_Y27_N16
\acesso|valor_display~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~7_combout\ = (\acesso|Equal2~1_combout\ & (((\acesso|map_banco_regs|saida\(6))))) # (!\acesso|Equal2~1_combout\ & (!\acesso|Equal6~0_combout\ & (\acesso|map_ula|s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~1_combout\,
	datab => \acesso|Equal6~0_combout\,
	datac => \acesso|map_ula|s\(6),
	datad => \acesso|map_banco_regs|saida\(6),
	combout => \acesso|valor_display~7_combout\);

-- Location: FF_X60_Y27_N17
\acesso|valor_display[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~7_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(6));

-- Location: LCCOMB_X60_Y27_N30
\acesso|valor_display~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~8_combout\ = (\acesso|Equal2~1_combout\ & (((\acesso|map_banco_regs|saida\(7))))) # (!\acesso|Equal2~1_combout\ & (!\acesso|Equal6~0_combout\ & (\acesso|map_ula|s\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~1_combout\,
	datab => \acesso|Equal6~0_combout\,
	datac => \acesso|map_ula|s\(7),
	datad => \acesso|map_banco_regs|saida\(7),
	combout => \acesso|valor_display~8_combout\);

-- Location: FF_X60_Y27_N31
\acesso|valor_display[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~8_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(7));

-- Location: LCCOMB_X61_Y26_N28
\acesso|valor_display~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~9_combout\ = (\acesso|Equal2~1_combout\ & (((\acesso|map_banco_regs|saida\(8))))) # (!\acesso|Equal2~1_combout\ & (\acesso|map_ula|s\(8) & (!\acesso|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~1_combout\,
	datab => \acesso|map_ula|s\(8),
	datac => \acesso|Equal6~0_combout\,
	datad => \acesso|map_banco_regs|saida\(8),
	combout => \acesso|valor_display~9_combout\);

-- Location: FF_X61_Y26_N29
\acesso|valor_display[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~9_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(8));

-- Location: LCCOMB_X63_Y25_N10
\acesso|valor_display~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~10_combout\ = (\acesso|Equal2~1_combout\ & (((\acesso|map_banco_regs|saida\(9))))) # (!\acesso|Equal2~1_combout\ & (\acesso|map_ula|s\(9) & (!\acesso|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(9),
	datab => \acesso|Equal6~0_combout\,
	datac => \acesso|Equal2~1_combout\,
	datad => \acesso|map_banco_regs|saida\(9),
	combout => \acesso|valor_display~10_combout\);

-- Location: FF_X63_Y25_N11
\acesso|valor_display[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~10_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(9));

-- Location: LCCOMB_X62_Y26_N12
\acesso|valor_display~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~11_combout\ = (\acesso|Equal2~1_combout\ & (\acesso|map_banco_regs|saida\(10))) # (!\acesso|Equal2~1_combout\ & (((\acesso|map_ula|s\(10) & !\acesso|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida\(10),
	datab => \acesso|map_ula|s\(10),
	datac => \acesso|Equal6~0_combout\,
	datad => \acesso|Equal2~1_combout\,
	combout => \acesso|valor_display~11_combout\);

-- Location: FF_X62_Y26_N13
\acesso|valor_display[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~11_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(10));

-- Location: LCCOMB_X60_Y27_N20
\acesso|valor_display~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~12_combout\ = (\acesso|Equal2~1_combout\ & (((\acesso|map_banco_regs|saida\(11))))) # (!\acesso|Equal2~1_combout\ & (!\acesso|Equal6~0_combout\ & (\acesso|map_ula|s\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~1_combout\,
	datab => \acesso|Equal6~0_combout\,
	datac => \acesso|map_ula|s\(11),
	datad => \acesso|map_banco_regs|saida\(11),
	combout => \acesso|valor_display~12_combout\);

-- Location: FF_X60_Y27_N21
\acesso|valor_display[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~12_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(11));

-- Location: LCCOMB_X62_Y25_N18
\acesso|valor_display~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~13_combout\ = (\acesso|Equal2~1_combout\ & (((\acesso|map_banco_regs|saida\(12))))) # (!\acesso|Equal2~1_combout\ & (\acesso|map_ula|s\(12) & ((!\acesso|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(12),
	datab => \acesso|map_banco_regs|saida\(12),
	datac => \acesso|Equal2~1_combout\,
	datad => \acesso|Equal6~0_combout\,
	combout => \acesso|valor_display~13_combout\);

-- Location: FF_X62_Y25_N19
\acesso|valor_display[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~13_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(12));

-- Location: LCCOMB_X63_Y24_N8
\acesso|valor_display~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~14_combout\ = (\acesso|Equal2~1_combout\ & (\acesso|map_banco_regs|saida\(13))) # (!\acesso|Equal2~1_combout\ & (((!\acesso|Equal6~0_combout\ & \acesso|map_ula|s\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|Equal2~1_combout\,
	datab => \acesso|map_banco_regs|saida\(13),
	datac => \acesso|Equal6~0_combout\,
	datad => \acesso|map_ula|s\(13),
	combout => \acesso|valor_display~14_combout\);

-- Location: FF_X63_Y24_N9
\acesso|valor_display[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~14_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(13));

-- Location: LCCOMB_X62_Y24_N28
\acesso|valor_display~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~15_combout\ = (\acesso|Equal2~1_combout\ & (\acesso|map_banco_regs|saida\(14))) # (!\acesso|Equal2~1_combout\ & (((!\acesso|Equal6~0_combout\ & \acesso|map_ula|s\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_banco_regs|saida\(14),
	datab => \acesso|Equal2~1_combout\,
	datac => \acesso|Equal6~0_combout\,
	datad => \acesso|map_ula|s\(14),
	combout => \acesso|valor_display~15_combout\);

-- Location: FF_X62_Y24_N29
\acesso|valor_display[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~15_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(14));

-- Location: LCCOMB_X62_Y27_N20
\acesso|valor_display~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \acesso|valor_display~16_combout\ = (\acesso|Equal2~1_combout\ & (((\acesso|map_banco_regs|saida\(15))))) # (!\acesso|Equal2~1_combout\ & (\acesso|map_ula|s\(15) & ((!\acesso|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|map_ula|s\(15),
	datab => \acesso|Equal2~1_combout\,
	datac => \acesso|map_banco_regs|saida\(15),
	datad => \acesso|Equal6~0_combout\,
	combout => \acesso|valor_display~16_combout\);

-- Location: FF_X62_Y27_N21
\acesso|valor_display[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \acesso|valor_display~16_combout\,
	ena => \acesso|valor_display[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \acesso|valor_display\(15));

-- Location: LCCOMB_X105_Y1_N20
\s|decod|display4|a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display4|a~0_combout\ = (\acesso|valor_display\(15) & (\acesso|valor_display\(12) & (\acesso|valor_display\(14) $ (\acesso|valor_display\(13))))) # (!\acesso|valor_display\(15) & (!\acesso|valor_display\(13) & (\acesso|valor_display\(12) $ 
-- (\acesso|valor_display\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(15),
	datab => \acesso|valor_display\(12),
	datac => \acesso|valor_display\(14),
	datad => \acesso|valor_display\(13),
	combout => \s|decod|display4|a~0_combout\);

-- Location: LCCOMB_X67_Y26_N16
\s|decod|display3|a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display3|a~0_combout\ = (\acesso|valor_display\(10) & (!\acesso|valor_display\(9) & (\acesso|valor_display\(8) $ (!\acesso|valor_display\(11))))) # (!\acesso|valor_display\(10) & (\acesso|valor_display\(8) & (\acesso|valor_display\(11) $ 
-- (!\acesso|valor_display\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(10),
	datab => \acesso|valor_display\(8),
	datac => \acesso|valor_display\(11),
	datad => \acesso|valor_display\(9),
	combout => \s|decod|display3|a~0_combout\);

-- Location: LCCOMB_X66_Y27_N0
\s|decod|display2|a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display2|a~0_combout\ = (\acesso|valor_display\(6) & (!\acesso|valor_display\(5) & (\acesso|valor_display\(7) $ (!\acesso|valor_display\(4))))) # (!\acesso|valor_display\(6) & (\acesso|valor_display\(4) & (\acesso|valor_display\(5) $ 
-- (!\acesso|valor_display\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(6),
	datab => \acesso|valor_display\(5),
	datac => \acesso|valor_display\(7),
	datad => \acesso|valor_display\(4),
	combout => \s|decod|display2|a~0_combout\);

-- Location: LCCOMB_X63_Y28_N26
\s|decod|display1|a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display1|a~0_combout\ = (\acesso|valor_display\(2) & (!\acesso|valor_display\(1) & (\acesso|valor_display\(0) $ (!\acesso|valor_display\(3))))) # (!\acesso|valor_display\(2) & (\acesso|valor_display\(0) & (\acesso|valor_display\(1) $ 
-- (!\acesso|valor_display\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(2),
	datab => \acesso|valor_display\(0),
	datac => \acesso|valor_display\(1),
	datad => \acesso|valor_display\(3),
	combout => \s|decod|display1|a~0_combout\);

-- Location: LCCOMB_X105_Y1_N6
\s|decod|display4|b~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display4|b~0_combout\ = (\acesso|valor_display\(15) & ((\acesso|valor_display\(12) & ((\acesso|valor_display\(13)))) # (!\acesso|valor_display\(12) & (\acesso|valor_display\(14))))) # (!\acesso|valor_display\(15) & (\acesso|valor_display\(14) & 
-- (\acesso|valor_display\(12) $ (\acesso|valor_display\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(15),
	datab => \acesso|valor_display\(12),
	datac => \acesso|valor_display\(14),
	datad => \acesso|valor_display\(13),
	combout => \s|decod|display4|b~0_combout\);

-- Location: LCCOMB_X67_Y26_N30
\s|decod|display3|b~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display3|b~0_combout\ = (\acesso|valor_display\(11) & ((\acesso|valor_display\(8) & ((\acesso|valor_display\(9)))) # (!\acesso|valor_display\(8) & (\acesso|valor_display\(10))))) # (!\acesso|valor_display\(11) & (\acesso|valor_display\(10) & 
-- (\acesso|valor_display\(8) $ (\acesso|valor_display\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(10),
	datab => \acesso|valor_display\(8),
	datac => \acesso|valor_display\(11),
	datad => \acesso|valor_display\(9),
	combout => \s|decod|display3|b~0_combout\);

-- Location: LCCOMB_X66_Y27_N14
\s|decod|display2|b~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display2|b~0_combout\ = (\acesso|valor_display\(5) & ((\acesso|valor_display\(4) & ((\acesso|valor_display\(7)))) # (!\acesso|valor_display\(4) & (\acesso|valor_display\(6))))) # (!\acesso|valor_display\(5) & (\acesso|valor_display\(6) & 
-- (\acesso|valor_display\(7) $ (\acesso|valor_display\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(6),
	datab => \acesso|valor_display\(5),
	datac => \acesso|valor_display\(7),
	datad => \acesso|valor_display\(4),
	combout => \s|decod|display2|b~0_combout\);

-- Location: LCCOMB_X63_Y28_N8
\s|decod|display1|b~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display1|b~0_combout\ = (\acesso|valor_display\(1) & ((\acesso|valor_display\(0) & ((\acesso|valor_display\(3)))) # (!\acesso|valor_display\(0) & (\acesso|valor_display\(2))))) # (!\acesso|valor_display\(1) & (\acesso|valor_display\(2) & 
-- (\acesso|valor_display\(0) $ (\acesso|valor_display\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(2),
	datab => \acesso|valor_display\(0),
	datac => \acesso|valor_display\(1),
	datad => \acesso|valor_display\(3),
	combout => \s|decod|display1|b~0_combout\);

-- Location: LCCOMB_X105_Y1_N24
\s|decod|display4|c~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display4|c~0_combout\ = (\acesso|valor_display\(15) & (\acesso|valor_display\(14) & ((\acesso|valor_display\(13)) # (!\acesso|valor_display\(12))))) # (!\acesso|valor_display\(15) & (!\acesso|valor_display\(12) & (!\acesso|valor_display\(14) & 
-- \acesso|valor_display\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(15),
	datab => \acesso|valor_display\(12),
	datac => \acesso|valor_display\(14),
	datad => \acesso|valor_display\(13),
	combout => \s|decod|display4|c~0_combout\);

-- Location: LCCOMB_X67_Y26_N28
\s|decod|display3|c~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display3|c~0_combout\ = (\acesso|valor_display\(10) & (\acesso|valor_display\(11) & ((\acesso|valor_display\(9)) # (!\acesso|valor_display\(8))))) # (!\acesso|valor_display\(10) & (!\acesso|valor_display\(8) & (!\acesso|valor_display\(11) & 
-- \acesso|valor_display\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(10),
	datab => \acesso|valor_display\(8),
	datac => \acesso|valor_display\(11),
	datad => \acesso|valor_display\(9),
	combout => \s|decod|display3|c~0_combout\);

-- Location: LCCOMB_X66_Y27_N24
\s|decod|display2|c~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display2|c~0_combout\ = (\acesso|valor_display\(6) & (\acesso|valor_display\(7) & ((\acesso|valor_display\(5)) # (!\acesso|valor_display\(4))))) # (!\acesso|valor_display\(6) & (\acesso|valor_display\(5) & (!\acesso|valor_display\(7) & 
-- !\acesso|valor_display\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(6),
	datab => \acesso|valor_display\(5),
	datac => \acesso|valor_display\(7),
	datad => \acesso|valor_display\(4),
	combout => \s|decod|display2|c~0_combout\);

-- Location: LCCOMB_X63_Y28_N18
\s|decod|display1|c~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display1|c~0_combout\ = (\acesso|valor_display\(2) & (\acesso|valor_display\(3) & ((\acesso|valor_display\(1)) # (!\acesso|valor_display\(0))))) # (!\acesso|valor_display\(2) & (!\acesso|valor_display\(0) & (\acesso|valor_display\(1) & 
-- !\acesso|valor_display\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(2),
	datab => \acesso|valor_display\(0),
	datac => \acesso|valor_display\(1),
	datad => \acesso|valor_display\(3),
	combout => \s|decod|display1|c~0_combout\);

-- Location: LCCOMB_X105_Y1_N2
\s|decod|display4|d~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display4|d~0_combout\ = (\acesso|valor_display\(13) & ((\acesso|valor_display\(12) & ((\acesso|valor_display\(14)))) # (!\acesso|valor_display\(12) & (\acesso|valor_display\(15) & !\acesso|valor_display\(14))))) # (!\acesso|valor_display\(13) & 
-- (!\acesso|valor_display\(15) & (\acesso|valor_display\(12) $ (\acesso|valor_display\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(15),
	datab => \acesso|valor_display\(12),
	datac => \acesso|valor_display\(14),
	datad => \acesso|valor_display\(13),
	combout => \s|decod|display4|d~0_combout\);

-- Location: LCCOMB_X67_Y26_N10
\s|decod|display3|d~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display3|d~0_combout\ = (\acesso|valor_display\(9) & ((\acesso|valor_display\(10) & (\acesso|valor_display\(8))) # (!\acesso|valor_display\(10) & (!\acesso|valor_display\(8) & \acesso|valor_display\(11))))) # (!\acesso|valor_display\(9) & 
-- (!\acesso|valor_display\(11) & (\acesso|valor_display\(10) $ (\acesso|valor_display\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(10),
	datab => \acesso|valor_display\(8),
	datac => \acesso|valor_display\(11),
	datad => \acesso|valor_display\(9),
	combout => \s|decod|display3|d~0_combout\);

-- Location: LCCOMB_X66_Y27_N10
\s|decod|display2|d~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display2|d~0_combout\ = (\acesso|valor_display\(5) & ((\acesso|valor_display\(6) & ((\acesso|valor_display\(4)))) # (!\acesso|valor_display\(6) & (\acesso|valor_display\(7) & !\acesso|valor_display\(4))))) # (!\acesso|valor_display\(5) & 
-- (!\acesso|valor_display\(7) & (\acesso|valor_display\(6) $ (\acesso|valor_display\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(6),
	datab => \acesso|valor_display\(5),
	datac => \acesso|valor_display\(7),
	datad => \acesso|valor_display\(4),
	combout => \s|decod|display2|d~0_combout\);

-- Location: LCCOMB_X63_Y28_N28
\s|decod|display1|d~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display1|d~0_combout\ = (\acesso|valor_display\(1) & ((\acesso|valor_display\(2) & (\acesso|valor_display\(0))) # (!\acesso|valor_display\(2) & (!\acesso|valor_display\(0) & \acesso|valor_display\(3))))) # (!\acesso|valor_display\(1) & 
-- (!\acesso|valor_display\(3) & (\acesso|valor_display\(2) $ (\acesso|valor_display\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(2),
	datab => \acesso|valor_display\(0),
	datac => \acesso|valor_display\(1),
	datad => \acesso|valor_display\(3),
	combout => \s|decod|display1|d~0_combout\);

-- Location: LCCOMB_X105_Y1_N28
\s|decod|display4|e~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display4|e~0_combout\ = (\acesso|valor_display\(13) & (!\acesso|valor_display\(15) & (\acesso|valor_display\(12)))) # (!\acesso|valor_display\(13) & ((\acesso|valor_display\(14) & (!\acesso|valor_display\(15))) # (!\acesso|valor_display\(14) & 
-- ((\acesso|valor_display\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(15),
	datab => \acesso|valor_display\(12),
	datac => \acesso|valor_display\(14),
	datad => \acesso|valor_display\(13),
	combout => \s|decod|display4|e~0_combout\);

-- Location: LCCOMB_X67_Y26_N12
\s|decod|display3|e~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display3|e~0_combout\ = (\acesso|valor_display\(9) & (((\acesso|valor_display\(8) & !\acesso|valor_display\(11))))) # (!\acesso|valor_display\(9) & ((\acesso|valor_display\(10) & ((!\acesso|valor_display\(11)))) # (!\acesso|valor_display\(10) & 
-- (\acesso|valor_display\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(10),
	datab => \acesso|valor_display\(8),
	datac => \acesso|valor_display\(11),
	datad => \acesso|valor_display\(9),
	combout => \s|decod|display3|e~0_combout\);

-- Location: LCCOMB_X66_Y27_N8
\s|decod|display2|e~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display2|e~0_combout\ = (\acesso|valor_display\(5) & (((!\acesso|valor_display\(7) & \acesso|valor_display\(4))))) # (!\acesso|valor_display\(5) & ((\acesso|valor_display\(6) & (!\acesso|valor_display\(7))) # (!\acesso|valor_display\(6) & 
-- ((\acesso|valor_display\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(6),
	datab => \acesso|valor_display\(5),
	datac => \acesso|valor_display\(7),
	datad => \acesso|valor_display\(4),
	combout => \s|decod|display2|e~0_combout\);

-- Location: LCCOMB_X63_Y28_N2
\s|decod|display1|e~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display1|e~0_combout\ = (\acesso|valor_display\(1) & (((\acesso|valor_display\(0) & !\acesso|valor_display\(3))))) # (!\acesso|valor_display\(1) & ((\acesso|valor_display\(2) & ((!\acesso|valor_display\(3)))) # (!\acesso|valor_display\(2) & 
-- (\acesso|valor_display\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(2),
	datab => \acesso|valor_display\(0),
	datac => \acesso|valor_display\(1),
	datad => \acesso|valor_display\(3),
	combout => \s|decod|display1|e~0_combout\);

-- Location: LCCOMB_X105_Y1_N30
\s|decod|display4|f~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display4|f~0_combout\ = (\acesso|valor_display\(12) & (\acesso|valor_display\(15) $ (((\acesso|valor_display\(13)) # (!\acesso|valor_display\(14)))))) # (!\acesso|valor_display\(12) & (!\acesso|valor_display\(15) & (!\acesso|valor_display\(14) & 
-- \acesso|valor_display\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(15),
	datab => \acesso|valor_display\(12),
	datac => \acesso|valor_display\(14),
	datad => \acesso|valor_display\(13),
	combout => \s|decod|display4|f~0_combout\);

-- Location: LCCOMB_X67_Y26_N26
\s|decod|display3|f~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display3|f~0_combout\ = (\acesso|valor_display\(10) & (\acesso|valor_display\(8) & (\acesso|valor_display\(11) $ (\acesso|valor_display\(9))))) # (!\acesso|valor_display\(10) & (!\acesso|valor_display\(11) & ((\acesso|valor_display\(8)) # 
-- (\acesso|valor_display\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(10),
	datab => \acesso|valor_display\(8),
	datac => \acesso|valor_display\(11),
	datad => \acesso|valor_display\(9),
	combout => \s|decod|display3|f~0_combout\);

-- Location: LCCOMB_X66_Y27_N30
\s|decod|display2|f~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display2|f~0_combout\ = (\acesso|valor_display\(6) & (\acesso|valor_display\(4) & (\acesso|valor_display\(5) $ (\acesso|valor_display\(7))))) # (!\acesso|valor_display\(6) & (!\acesso|valor_display\(7) & ((\acesso|valor_display\(5)) # 
-- (\acesso|valor_display\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(6),
	datab => \acesso|valor_display\(5),
	datac => \acesso|valor_display\(7),
	datad => \acesso|valor_display\(4),
	combout => \s|decod|display2|f~0_combout\);

-- Location: LCCOMB_X63_Y28_N0
\s|decod|display1|f~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display1|f~0_combout\ = (\acesso|valor_display\(2) & (\acesso|valor_display\(0) & (\acesso|valor_display\(1) $ (\acesso|valor_display\(3))))) # (!\acesso|valor_display\(2) & (!\acesso|valor_display\(3) & ((\acesso|valor_display\(0)) # 
-- (\acesso|valor_display\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(2),
	datab => \acesso|valor_display\(0),
	datac => \acesso|valor_display\(1),
	datad => \acesso|valor_display\(3),
	combout => \s|decod|display1|f~0_combout\);

-- Location: LCCOMB_X105_Y1_N12
\s|decod|display4|g~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display4|g~0_combout\ = (\acesso|valor_display\(12) & (!\acesso|valor_display\(15) & (\acesso|valor_display\(14) $ (!\acesso|valor_display\(13))))) # (!\acesso|valor_display\(12) & (!\acesso|valor_display\(13) & (\acesso|valor_display\(15) $ 
-- (!\acesso|valor_display\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(15),
	datab => \acesso|valor_display\(12),
	datac => \acesso|valor_display\(14),
	datad => \acesso|valor_display\(13),
	combout => \s|decod|display4|g~0_combout\);

-- Location: LCCOMB_X67_Y26_N4
\s|decod|display3|g~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display3|g~0_combout\ = (\acesso|valor_display\(8) & (!\acesso|valor_display\(11) & (\acesso|valor_display\(10) $ (!\acesso|valor_display\(9))))) # (!\acesso|valor_display\(8) & (!\acesso|valor_display\(9) & (\acesso|valor_display\(10) $ 
-- (!\acesso|valor_display\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(10),
	datab => \acesso|valor_display\(8),
	datac => \acesso|valor_display\(11),
	datad => \acesso|valor_display\(9),
	combout => \s|decod|display3|g~0_combout\);

-- Location: LCCOMB_X66_Y27_N12
\s|decod|display2|g~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display2|g~0_combout\ = (\acesso|valor_display\(4) & (!\acesso|valor_display\(7) & (\acesso|valor_display\(6) $ (!\acesso|valor_display\(5))))) # (!\acesso|valor_display\(4) & (!\acesso|valor_display\(5) & (\acesso|valor_display\(6) $ 
-- (!\acesso|valor_display\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(6),
	datab => \acesso|valor_display\(5),
	datac => \acesso|valor_display\(7),
	datad => \acesso|valor_display\(4),
	combout => \s|decod|display2|g~0_combout\);

-- Location: LCCOMB_X63_Y28_N6
\s|decod|display1|g~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s|decod|display1|g~0_combout\ = (\acesso|valor_display\(0) & (!\acesso|valor_display\(3) & (\acesso|valor_display\(2) $ (!\acesso|valor_display\(1))))) # (!\acesso|valor_display\(0) & (!\acesso|valor_display\(1) & (\acesso|valor_display\(2) $ 
-- (!\acesso|valor_display\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \acesso|valor_display\(2),
	datab => \acesso|valor_display\(0),
	datac => \acesso|valor_display\(1),
	datad => \acesso|valor_display\(3),
	combout => \s|decod|display1|g~0_combout\);

ww_leds(1) <= \leds[1]~output_o\;

ww_leds(0) <= \leds[0]~output_o\;

ww_valor(0) <= \valor[0]~output_o\;

ww_valor(1) <= \valor[1]~output_o\;

ww_valor(2) <= \valor[2]~output_o\;

ww_valor(3) <= \valor[3]~output_o\;

ww_valor(4) <= \valor[4]~output_o\;

ww_valor(5) <= \valor[5]~output_o\;

ww_valor(6) <= \valor[6]~output_o\;

ww_valor(7) <= \valor[7]~output_o\;

ww_valor(8) <= \valor[8]~output_o\;

ww_valor(9) <= \valor[9]~output_o\;

ww_valor(10) <= \valor[10]~output_o\;

ww_valor(11) <= \valor[11]~output_o\;

ww_valor(12) <= \valor[12]~output_o\;

ww_valor(13) <= \valor[13]~output_o\;

ww_valor(14) <= \valor[14]~output_o\;

ww_valor(15) <= \valor[15]~output_o\;

ww_a(3) <= \a[3]~output_o\;

ww_a(2) <= \a[2]~output_o\;

ww_a(1) <= \a[1]~output_o\;

ww_a(0) <= \a[0]~output_o\;

ww_b(3) <= \b[3]~output_o\;

ww_b(2) <= \b[2]~output_o\;

ww_b(1) <= \b[1]~output_o\;

ww_b(0) <= \b[0]~output_o\;

ww_c(3) <= \c[3]~output_o\;

ww_c(2) <= \c[2]~output_o\;

ww_c(1) <= \c[1]~output_o\;

ww_c(0) <= \c[0]~output_o\;

ww_d(3) <= \d[3]~output_o\;

ww_d(2) <= \d[2]~output_o\;

ww_d(1) <= \d[1]~output_o\;

ww_d(0) <= \d[0]~output_o\;

ww_e(3) <= \e[3]~output_o\;

ww_e(2) <= \e[2]~output_o\;

ww_e(1) <= \e[1]~output_o\;

ww_e(0) <= \e[0]~output_o\;

ww_f(3) <= \f[3]~output_o\;

ww_f(2) <= \f[2]~output_o\;

ww_f(1) <= \f[1]~output_o\;

ww_f(0) <= \f[0]~output_o\;

ww_g(3) <= \g[3]~output_o\;

ww_g(2) <= \g[2]~output_o\;

ww_g(1) <= \g[1]~output_o\;

ww_g(0) <= \g[0]~output_o\;
END structure;


