{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717109517349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717109517349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 17:51:57 2024 " "Processing started: Thu May 30 17:51:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717109517349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717109517349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_test -c alu_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_test -c alu_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717109517349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1717109517550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/cpu-alu/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/cpu-alu/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717109517781 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717109517781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717109517781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/cpu-alu/display7segmentos/display7seg_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/cpu-alu/display7segmentos/display7seg_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7seg_hex-Behavioral " "Found design unit 1: display7seg_hex-Behavioral" {  } { { "../display7segmentos/display7seg_hex.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/display7segmentos/display7seg_hex.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717109517792 ""} { "Info" "ISGN_ENTITY_NAME" "1 display7seg_hex " "Found entity 1: display7seg_hex" {  } { { "../display7segmentos/display7seg_hex.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/display7segmentos/display7seg_hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717109517792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717109517792 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../display7segmentos/alu_test.vhd " "Can't analyze file -- file ../display7segmentos/alu_test.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1717109517792 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu_test.vhd 2 1 " "Using design file alu_test.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_TEST-Behavioral " "Found design unit 1: ALU_TEST-Behavioral" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717109517812 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_TEST " "Found entity 1: ALU_TEST" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717109517812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1717109517812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_test " "Elaborating entity \"alu_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717109517812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_inst\"" {  } { { "alu_test.vhd" "ALU_inst" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717109517823 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(86) " "VHDL Process Statement warning at ALU.vhd(86): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(89) " "VHDL Process Statement warning at ALU.vhd(89): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(106) " "VHDL Process Statement warning at ALU.vhd(106): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(109) " "VHDL Process Statement warning at ALU.vhd(109): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(126) " "VHDL Process Statement warning at ALU.vhd(126): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(129) " "VHDL Process Statement warning at ALU.vhd(129): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(146) " "VHDL Process Statement warning at ALU.vhd(146): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(149) " "VHDL Process Statement warning at ALU.vhd(149): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(166) " "VHDL Process Statement warning at ALU.vhd(166): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(169) " "VHDL Process Statement warning at ALU.vhd(169): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(186) " "VHDL Process Statement warning at ALU.vhd(186): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_temp ALU.vhd(189) " "VHDL Process Statement warning at ALU.vhd(189): signal \"Result_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result_temp ALU.vhd(19) " "VHDL Process Statement warning at ALU.vhd(19): inferring latch(es) for signal or variable \"Result_temp\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result ALU.vhd(19) " "VHDL Process Statement warning at ALU.vhd(19): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU.vhd(19) " "Inferred latch for \"Result\[0\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU.vhd(19) " "Inferred latch for \"Result\[1\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU.vhd(19) " "Inferred latch for \"Result\[2\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU.vhd(19) " "Inferred latch for \"Result\[3\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ALU.vhd(19) " "Inferred latch for \"Result\[4\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] ALU.vhd(19) " "Inferred latch for \"Result\[5\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] ALU.vhd(19) " "Inferred latch for \"Result\[6\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] ALU.vhd(19) " "Inferred latch for \"Result\[7\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[0\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[0\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[1\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[1\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[2\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[2\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[3\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[3\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[4\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[4\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[5\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[5\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[6\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[6\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_temp\[7\] ALU.vhd(19) " "Inferred latch for \"Result_temp\[7\]\" at ALU.vhd(19)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717109517823 "|alu_test|ALU:ALU_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg_hex display7seg_hex:display_lower " "Elaborating entity \"display7seg_hex\" for hierarchy \"display7seg_hex:display_lower\"" {  } { { "alu_test.vhd" "display_lower" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717109517823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[1\] " "Latch ALU:ALU_inst\|Result_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109518127 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109518127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[2\] " "Latch ALU:ALU_inst\|Result_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109518127 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109518127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[3\] " "Latch ALU:ALU_inst\|Result_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109518127 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109518127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[4\] " "Latch ALU:ALU_inst\|Result_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109518127 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109518127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[5\] " "Latch ALU:ALU_inst\|Result_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109518127 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109518127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[6\] " "Latch ALU:ALU_inst\|Result_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109518127 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109518127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[7\] " "Latch ALU:ALU_inst\|Result_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109518127 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109518127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_inst\|Result_temp\[0\] " "Latch ALU:ALU_inst\|Result_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "alu_test.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU_Test/alu_test.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717109518127 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/CPU-ALU/ALU/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717109518127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717109518206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717109518544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717109518544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717109518583 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717109518583 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717109518583 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717109518583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717109518608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 17:51:58 2024 " "Processing ended: Thu May 30 17:51:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717109518608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717109518608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717109518608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717109518608 ""}
