#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000243dcfd2c00 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -12;
v00000243dd03acc0_0 .var "clk", 0 0;
v00000243dd039820_0 .var "reset", 0 0;
S_00000243dcfdcd30 .scope module, "uut" "top" 2 10, 3 302 0, S_00000243dcfd2c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v00000243dd03a7c0_0 .net "ALUOp", 1 0, v00000243dd036830_0;  1 drivers
v00000243dd03a4a0_0 .net "ALUResult", 31 0, v00000243dd035890_0;  1 drivers
v00000243dd039500_0 .net "ALUSrc", 0 0, v00000243dd035570_0;  1 drivers
v00000243dd03a540_0 .net "Branch", 0 0, v00000243dd0359d0_0;  1 drivers
v00000243dd039960_0 .net "Control_out", 3 0, v00000243dcfd02a0_0;  1 drivers
v00000243dd03ac20_0 .net "DM_read", 31 0, v00000243dd036b50_0;  1 drivers
v00000243dd039dc0_0 .net "ImmediateOut", 31 0, v00000243dd0365b0_0;  1 drivers
v00000243dd039e60_0 .net "InstructionOut", 31 0, v00000243dd0352f0_0;  1 drivers
v00000243dd039780_0 .net "MemRead", 0 0, v00000243dd036290_0;  1 drivers
v00000243dd03a0e0_0 .net "MemWrite", 0 0, v00000243dd0356b0_0;  1 drivers
v00000243dd039f00_0 .net "MemtoReg", 0 0, v00000243dd036330_0;  1 drivers
v00000243dd03a5e0_0 .net "Mux1Out", 31 0, L_00000243dd03ad60;  1 drivers
v00000243dd03ae00_0 .net "Mux2Out", 31 0, L_00000243dd0a94f0;  1 drivers
v00000243dd039a00_0 .net "Mux3Out", 31 0, L_00000243dd0a91d0;  1 drivers
v00000243dd0395a0_0 .net "PCPlus4", 31 0, L_00000243dd03a9a0;  1 drivers
v00000243dd039fa0_0 .net "PC_out", 31 0, v00000243dd036470_0;  1 drivers
v00000243dd03aea0_0 .net "ReadData1Out", 31 0, L_00000243dcfbaf30;  1 drivers
v00000243dd03aa40_0 .net "ReadData2Out", 31 0, L_00000243dd03db40;  1 drivers
v00000243dd03a680_0 .net "RegWrite", 0 0, v00000243dd035b10_0;  1 drivers
v00000243dd039140_0 .net "Select", 0 0, L_00000243dcfbaec0;  1 drivers
v00000243dd03a720_0 .net "SumOut", 31 0, L_00000243dd03aae0;  1 drivers
v00000243dd03af40_0 .net "clk", 0 0, v00000243dd03acc0_0;  1 drivers
v00000243dd03a860_0 .net "reset", 0 0, v00000243dd039820_0;  1 drivers
v00000243dd03a900_0 .net "zero", 0 0, v00000243dd035f70_0;  1 drivers
L_00000243dd039320 .part v00000243dd0352f0_0, 0, 7;
L_00000243dd0a9130 .part v00000243dd0352f0_0, 15, 5;
L_00000243dd0a9090 .part v00000243dd0352f0_0, 20, 5;
L_00000243dd0a8f50 .part v00000243dd0352f0_0, 7, 5;
L_00000243dd0a8c30 .part v00000243dd0352f0_0, 30, 1;
L_00000243dd0a8910 .part v00000243dd0352f0_0, 12, 3;
L_00000243dd0a84b0 .part v00000243dd035890_0, 0, 5;
S_00000243dcfc0bc0 .scope module, "AC" "ALU_Control" 3 320, 3 162 0, S_00000243dcfdcd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "i_Func7";
    .port_info 3 /INPUT 3 "i_Func3";
    .port_info 4 /INPUT 2 "i_ALUOp";
    .port_info 5 /OUTPUT 4 "o_Operation";
v00000243dcfd0700_0 .net "clk", 0 0, v00000243dd03acc0_0;  alias, 1 drivers
v00000243dcfd07a0_0 .net "i_ALUOp", 1 0, v00000243dd036830_0;  alias, 1 drivers
v00000243dcfd00c0_0 .net "i_Func3", 2 0, L_00000243dd0a8910;  1 drivers
v00000243dcfd0c00_0 .net "i_Func7", 0 0, L_00000243dd0a8c30;  1 drivers
v00000243dcfd02a0_0 .var "o_Operation", 3 0;
o00000243dcfdcfb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000243dcfd0020_0 .net "reset", 0 0, o00000243dcfdcfb8;  0 drivers
E_00000243dcfd6170 .event anyedge, v00000243dcfd07a0_0, v00000243dcfd0c00_0, v00000243dcfd00c0_0;
S_00000243dcfc0d50 .scope module, "ALU2" "ALU" 3 321, 3 210 0, S_00000243dcfdcd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "i_Operation";
    .port_info 3 /OUTPUT 32 "o_ALU_Result";
    .port_info 4 /OUTPUT 1 "o_Zero";
v00000243dcfd0ca0_0 .net "A", 31 0, L_00000243dcfbaf30;  alias, 1 drivers
v00000243dcfd0a20_0 .net "B", 31 0, L_00000243dd0a94f0;  alias, 1 drivers
v00000243dd0361f0_0 .net "i_Operation", 3 0, v00000243dcfd02a0_0;  alias, 1 drivers
v00000243dd035890_0 .var "o_ALU_Result", 31 0;
v00000243dd035f70_0 .var "o_Zero", 0 0;
E_00000243dcfd61b0 .event anyedge, v00000243dcfd02a0_0, v00000243dcfd0ca0_0, v00000243dcfd0a20_0, v00000243dd035890_0;
S_00000243dcfc0ee0 .scope module, "AND" "AND_Gate" 3 313, 3 33 0, S_00000243dcfdcd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "o_Y";
L_00000243dcfbaec0 .functor AND 1, v00000243dd0359d0_0, v00000243dd035f70_0, C4<1>, C4<1>;
v00000243dd036a10_0 .net "A", 0 0, v00000243dd0359d0_0;  alias, 1 drivers
v00000243dd035930_0 .net "B", 0 0, v00000243dd035f70_0;  alias, 1 drivers
v00000243dd035110_0 .net "o_Y", 0 0, L_00000243dcfbaec0;  alias, 1 drivers
S_00000243dcf990b0 .scope module, "Add" "Adder" 3 312, 3 25 0, S_00000243dcfdcd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC_in";
    .port_info 1 /INPUT 32 "Imm_in";
    .port_info 2 /OUTPUT 32 "Sum";
v00000243dd035a70_0 .net "Imm_in", 31 0, v00000243dd0365b0_0;  alias, 1 drivers
v00000243dd036c90_0 .net "PC_in", 31 0, v00000243dd036470_0;  alias, 1 drivers
v00000243dd0363d0_0 .net "Sum", 31 0, L_00000243dd03aae0;  alias, 1 drivers
L_00000243dd03aae0 .arith/sum 32, v00000243dd036470_0, v00000243dd0365b0_0;
S_00000243dcf99240 .scope module, "Control" "Control" 3 316, 3 65 0, S_00000243dcfdcd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "i_Instruction";
    .port_info 1 /OUTPUT 1 "o_Branch";
    .port_info 2 /OUTPUT 1 "o_MemRead";
    .port_info 3 /OUTPUT 1 "o_MemtoReg";
    .port_info 4 /OUTPUT 2 "o_ALUOp";
    .port_info 5 /OUTPUT 1 "o_MemWrite";
    .port_info 6 /OUTPUT 1 "o_ALUSrc";
    .port_info 7 /OUTPUT 1 "o_RegWrite";
v00000243dd035610_0 .net "i_Instruction", 6 0, L_00000243dd039320;  1 drivers
v00000243dd036830_0 .var "o_ALUOp", 1 0;
v00000243dd035570_0 .var "o_ALUSrc", 0 0;
v00000243dd0359d0_0 .var "o_Branch", 0 0;
v00000243dd036290_0 .var "o_MemRead", 0 0;
v00000243dd0356b0_0 .var "o_MemWrite", 0 0;
v00000243dd036330_0 .var "o_MemtoReg", 0 0;
v00000243dd035b10_0 .var "o_RegWrite", 0 0;
E_00000243dcfd55f0 .event anyedge, v00000243dd035610_0;
S_00000243dcf993d0 .scope module, "DM" "Data_Memory" 3 322, 3 238 0, S_00000243dcfdcd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_MemWrite";
    .port_info 1 /INPUT 1 "i_MemRead";
    .port_info 2 /INPUT 5 "i_Address";
    .port_info 3 /INPUT 32 "i_WriteData";
    .port_info 4 /OUTPUT 32 "o_ReadData";
    .port_info 5 /INPUT 1 "clk";
v00000243dd0368d0_0 .net "clk", 0 0, v00000243dd03acc0_0;  alias, 1 drivers
v00000243dd035d90_0 .net "i_Address", 4 0, L_00000243dd0a84b0;  1 drivers
v00000243dd035cf0_0 .net "i_MemRead", 0 0, v00000243dd036290_0;  alias, 1 drivers
v00000243dd036ab0_0 .net "i_MemWrite", 0 0, v00000243dd0356b0_0;  alias, 1 drivers
v00000243dd036d30_0 .net "i_WriteData", 31 0, L_00000243dd03db40;  alias, 1 drivers
v00000243dd035750 .array "memory", 31 0, 31 0;
v00000243dd036b50_0 .var "o_ReadData", 31 0;
E_00000243dcfd67f0 .event posedge, v00000243dcfd0700_0;
v00000243dd035750_0 .array/port v00000243dd035750, 0;
v00000243dd035750_1 .array/port v00000243dd035750, 1;
E_00000243dcfd70f0/0 .event anyedge, v00000243dd036290_0, v00000243dd035d90_0, v00000243dd035750_0, v00000243dd035750_1;
v00000243dd035750_2 .array/port v00000243dd035750, 2;
v00000243dd035750_3 .array/port v00000243dd035750, 3;
v00000243dd035750_4 .array/port v00000243dd035750, 4;
v00000243dd035750_5 .array/port v00000243dd035750, 5;
E_00000243dcfd70f0/1 .event anyedge, v00000243dd035750_2, v00000243dd035750_3, v00000243dd035750_4, v00000243dd035750_5;
v00000243dd035750_6 .array/port v00000243dd035750, 6;
v00000243dd035750_7 .array/port v00000243dd035750, 7;
v00000243dd035750_8 .array/port v00000243dd035750, 8;
v00000243dd035750_9 .array/port v00000243dd035750, 9;
E_00000243dcfd70f0/2 .event anyedge, v00000243dd035750_6, v00000243dd035750_7, v00000243dd035750_8, v00000243dd035750_9;
v00000243dd035750_10 .array/port v00000243dd035750, 10;
v00000243dd035750_11 .array/port v00000243dd035750, 11;
v00000243dd035750_12 .array/port v00000243dd035750, 12;
v00000243dd035750_13 .array/port v00000243dd035750, 13;
E_00000243dcfd70f0/3 .event anyedge, v00000243dd035750_10, v00000243dd035750_11, v00000243dd035750_12, v00000243dd035750_13;
v00000243dd035750_14 .array/port v00000243dd035750, 14;
v00000243dd035750_15 .array/port v00000243dd035750, 15;
v00000243dd035750_16 .array/port v00000243dd035750, 16;
v00000243dd035750_17 .array/port v00000243dd035750, 17;
E_00000243dcfd70f0/4 .event anyedge, v00000243dd035750_14, v00000243dd035750_15, v00000243dd035750_16, v00000243dd035750_17;
v00000243dd035750_18 .array/port v00000243dd035750, 18;
v00000243dd035750_19 .array/port v00000243dd035750, 19;
v00000243dd035750_20 .array/port v00000243dd035750, 20;
v00000243dd035750_21 .array/port v00000243dd035750, 21;
E_00000243dcfd70f0/5 .event anyedge, v00000243dd035750_18, v00000243dd035750_19, v00000243dd035750_20, v00000243dd035750_21;
v00000243dd035750_22 .array/port v00000243dd035750, 22;
v00000243dd035750_23 .array/port v00000243dd035750, 23;
v00000243dd035750_24 .array/port v00000243dd035750, 24;
v00000243dd035750_25 .array/port v00000243dd035750, 25;
E_00000243dcfd70f0/6 .event anyedge, v00000243dd035750_22, v00000243dd035750_23, v00000243dd035750_24, v00000243dd035750_25;
v00000243dd035750_26 .array/port v00000243dd035750, 26;
v00000243dd035750_27 .array/port v00000243dd035750, 27;
v00000243dd035750_28 .array/port v00000243dd035750, 28;
v00000243dd035750_29 .array/port v00000243dd035750, 29;
E_00000243dcfd70f0/7 .event anyedge, v00000243dd035750_26, v00000243dd035750_27, v00000243dd035750_28, v00000243dd035750_29;
v00000243dd035750_30 .array/port v00000243dd035750, 30;
v00000243dd035750_31 .array/port v00000243dd035750, 31;
E_00000243dcfd70f0/8 .event anyedge, v00000243dd035750_30, v00000243dd035750_31;
E_00000243dcfd70f0 .event/or E_00000243dcfd70f0/0, E_00000243dcfd70f0/1, E_00000243dcfd70f0/2, E_00000243dcfd70f0/3, E_00000243dcfd70f0/4, E_00000243dcfd70f0/5, E_00000243dcfd70f0/6, E_00000243dcfd70f0/7, E_00000243dcfd70f0/8;
S_00000243dcfbe210 .scope module, "IM" "Instruction_Memory" 3 315, 3 48 0, S_00000243dcfdcd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "Instruction_out";
v00000243dd0352f0_0 .var "Instruction_out", 31 0;
v00000243dd0357f0 .array "Memory", 0 31, 31 0;
v00000243dd035bb0_0 .net "PC_in", 31 0, v00000243dd036470_0;  alias, 1 drivers
v00000243dd036650_0 .net "clk", 0 0, v00000243dd03acc0_0;  alias, 1 drivers
v00000243dd036970_0 .net "reset", 0 0, v00000243dd039820_0;  alias, 1 drivers
E_00000243dcfd6370 .event posedge, v00000243dd036970_0, v00000243dcfd0700_0;
S_00000243dcfbe3a0 .scope module, "ImmGen" "ImmediateGenerator" 3 317, 3 144 0, S_00000243dcfdcd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i_Instruction";
    .port_info 1 /OUTPUT 32 "o_Immediate";
v00000243dd0360b0_0 .net "i_Instruction", 31 0, v00000243dd0352f0_0;  alias, 1 drivers
v00000243dd0365b0_0 .var "o_Immediate", 31 0;
E_00000243dcfd6e70 .event anyedge, v00000243dd0352f0_0;
S_00000243dcf968e0 .scope module, "Mux1" "mux" 3 314, 3 40 0, S_00000243dcfdcd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v00000243dd036510_0 .net "A", 31 0, L_00000243dd03a9a0;  alias, 1 drivers
v00000243dd036e70_0 .net "B", 31 0, L_00000243dd03aae0;  alias, 1 drivers
v00000243dd036bf0_0 .net "Y", 31 0, L_00000243dd03ad60;  alias, 1 drivers
v00000243dd036150_0 .net "sel", 0 0, L_00000243dcfbaec0;  alias, 1 drivers
L_00000243dd03ad60 .functor MUXZ 32, L_00000243dd03a9a0, L_00000243dd03aae0, L_00000243dcfbaec0, C4<>;
S_00000243dcf96a70 .scope module, "Mux2" "mux" 3 319, 3 40 0, S_00000243dcfdcd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v00000243dd036dd0_0 .net "A", 31 0, L_00000243dd03db40;  alias, 1 drivers
v00000243dd035c50_0 .net "B", 31 0, v00000243dd0365b0_0;  alias, 1 drivers
v00000243dd036f10_0 .net "Y", 31 0, L_00000243dd0a94f0;  alias, 1 drivers
v00000243dd035e30_0 .net "sel", 0 0, v00000243dd035570_0;  alias, 1 drivers
L_00000243dd0a94f0 .functor MUXZ 32, L_00000243dd03db40, v00000243dd0365b0_0, v00000243dd035570_0, C4<>;
S_00000243dcf96c00 .scope module, "Mux3" "mux" 3 323, 3 40 0, S_00000243dcfdcd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v00000243dd035ed0_0 .net "A", 31 0, v00000243dd035890_0;  alias, 1 drivers
v00000243dd035070_0 .net "B", 31 0, v00000243dd036b50_0;  alias, 1 drivers
v00000243dd0351b0_0 .net "Y", 31 0, L_00000243dd0a91d0;  alias, 1 drivers
v00000243dd036010_0 .net "sel", 0 0, v00000243dd036330_0;  alias, 1 drivers
L_00000243dd0a91d0 .functor MUXZ 32, v00000243dd035890_0, v00000243dd036b50_0, v00000243dd036330_0, C4<>;
S_00000243dcede100 .scope module, "PC" "Program_counter" 3 310, 3 3 0, S_00000243dcfdcd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
v00000243dd035250_0 .net "PC_in", 31 0, L_00000243dd03ad60;  alias, 1 drivers
v00000243dd036470_0 .var "PC_out", 31 0;
v00000243dd0366f0_0 .net "clk", 0 0, v00000243dd03acc0_0;  alias, 1 drivers
v00000243dd036790_0 .net "reset", 0 0, v00000243dd039820_0;  alias, 1 drivers
S_00000243dd0386d0 .scope module, "PC4" "PC_Plus_4" 3 311, 3 17 0, S_00000243dcfdcd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC_in";
    .port_info 1 /OUTPUT 32 "PC_out";
v00000243dd035390_0 .net "PC_in", 31 0, v00000243dd036470_0;  alias, 1 drivers
v00000243dd035430_0 .net "PC_out", 31 0, L_00000243dd03a9a0;  alias, 1 drivers
L_00000243dd050088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000243dd0354d0_0 .net/2u *"_ivl_0", 31 0, L_00000243dd050088;  1 drivers
L_00000243dd03a9a0 .arith/sum 32, v00000243dd036470_0, L_00000243dd050088;
S_00000243dd038860 .scope module, "Reg" "Register" 3 318, 3 265 0, S_00000243dcfdcd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "i_RS1";
    .port_info 3 /INPUT 5 "i_RS2";
    .port_info 4 /INPUT 5 "i_RD1";
    .port_info 5 /INPUT 32 "i_WriteData";
    .port_info 6 /INPUT 1 "i_RegWrite";
    .port_info 7 /OUTPUT 32 "o_ReadData1";
    .port_info 8 /OUTPUT 32 "o_ReadData2";
L_00000243dcfbaf30 .functor BUFZ 32, L_00000243dd0391e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000243dd03db40 .functor BUFZ 32, L_00000243dd039640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243dd039c80 .array "Reg_Memory", 31 0, 31 0;
v00000243dd039aa0_0 .net *"_ivl_0", 31 0, L_00000243dd0391e0;  1 drivers
v00000243dd039b40_0 .net *"_ivl_10", 6 0, L_00000243dd0a9ef0;  1 drivers
L_00000243dd050118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000243dd0396e0_0 .net *"_ivl_13", 1 0, L_00000243dd050118;  1 drivers
v00000243dd03a2c0_0 .net *"_ivl_2", 6 0, L_00000243dd0393c0;  1 drivers
L_00000243dd0500d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000243dd03a220_0 .net *"_ivl_5", 1 0, L_00000243dd0500d0;  1 drivers
v00000243dd039460_0 .net *"_ivl_8", 31 0, L_00000243dd039640;  1 drivers
v00000243dd0398c0_0 .net "clk", 0 0, v00000243dd03acc0_0;  alias, 1 drivers
v00000243dd03a040_0 .net "i_RD1", 4 0, L_00000243dd0a8f50;  1 drivers
v00000243dd039be0_0 .net "i_RS1", 4 0, L_00000243dd0a9130;  1 drivers
v00000243dd039280_0 .net "i_RS2", 4 0, L_00000243dd0a9090;  1 drivers
v00000243dd03ab80_0 .net "i_RegWrite", 0 0, v00000243dd035b10_0;  alias, 1 drivers
v00000243dd03a360_0 .net "i_WriteData", 31 0, L_00000243dd0a91d0;  alias, 1 drivers
v00000243dd039d20_0 .net "o_ReadData1", 31 0, L_00000243dcfbaf30;  alias, 1 drivers
v00000243dd0390a0_0 .net "o_ReadData2", 31 0, L_00000243dd03db40;  alias, 1 drivers
v00000243dd03a400_0 .net "reset", 0 0, v00000243dd039820_0;  alias, 1 drivers
L_00000243dd0391e0 .array/port v00000243dd039c80, L_00000243dd0393c0;
L_00000243dd0393c0 .concat [ 5 2 0 0], L_00000243dd0a9130, L_00000243dd0500d0;
L_00000243dd039640 .array/port v00000243dd039c80, L_00000243dd0a9ef0;
L_00000243dd0a9ef0 .concat [ 5 2 0 0], L_00000243dd0a9090, L_00000243dd050118;
    .scope S_00000243dcede100;
T_0 ;
    %wait E_00000243dcfd6370;
    %load/vec4 v00000243dd036790_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v00000243dd035250_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v00000243dd036470_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000243dcfbe210;
T_1 ;
    %vpi_call 3 57 "$readmemh", "instructions.mem", v00000243dd0357f0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000243dcfbe210;
T_2 ;
    %wait E_00000243dcfd6370;
    %load/vec4 v00000243dd036970_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v00000243dd035bb0_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000243dd0357f0, 4;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v00000243dd0352f0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000243dcf99240;
T_3 ;
    %wait E_00000243dcfd55f0;
    %load/vec4 v00000243dd035610_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd0359d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd036290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd036330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000243dd036830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd0356b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd035570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd035b10_0, 0;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd0359d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd036290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd036330_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000243dd036830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd0356b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd035570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243dd035b10_0, 0;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd0359d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243dd036290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243dd036330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000243dd036830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd0356b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243dd035570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243dd035b10_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd0359d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd036290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd036330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000243dd036830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243dd0356b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243dd035570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd035b10_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243dd0359d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd036290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd036330_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000243dd036830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd0356b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd035570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd035b10_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd0359d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd036290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd036330_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000243dd036830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243dd0356b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243dd035570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243dd035b10_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000243dcfbe3a0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000243dd0365b0_0, 0;
    %end;
    .thread T_4;
    .scope S_00000243dcfbe3a0;
T_5 ;
    %wait E_00000243dcfd6e70;
    %load/vec4 v00000243dd0360b0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000243dd0365b0_0, 0;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v00000243dd0360b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000243dd0360b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000243dd0365b0_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v00000243dd0360b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000243dd0360b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000243dd0365b0_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000243dd0360b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000243dd0360b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000243dd0360b0_0;
    %parti/s 7, 5, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000243dd0365b0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000243dd038860;
T_6 ;
    %vpi_call 3 280 "$readmemh", "register.mem", v00000243dd039c80 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000243dd038860;
T_7 ;
    %wait E_00000243dcfd6370;
    %load/vec4 v00000243dd03a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000243dd03ab80_0;
    %load/vec4 v00000243dd03a040_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000243dd03a360_0;
    %load/vec4 v00000243dd03a040_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243dd039c80, 0, 4;
T_7.2 ;
T_7.1 ;
    %vpi_call 3 296 "$writememh", "register.mem", v00000243dd039c80 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_00000243dcfc0bc0;
T_8 ;
    %wait E_00000243dcfd6170;
    %load/vec4 v00000243dcfd07a0_0;
    %load/vec4 v00000243dcfd0c00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000243dcfd00c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.2 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.4 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.5 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.6 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.12 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.13 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.14 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.15 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.16 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.17 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.21 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.22 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.23 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.24 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.25 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000243dcfd02a0_0, 0;
    %jmp T_8.27;
T_8.27 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000243dcfc0d50;
T_9 ;
    %wait E_00000243dcfd61b0;
    %load/vec4 v00000243dd0361f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.11;
T_9.0 ;
    %load/vec4 v00000243dcfd0ca0_0;
    %load/vec4 v00000243dcfd0a20_0;
    %and;
    %assign/vec4 v00000243dd035890_0, 0;
    %jmp T_9.11;
T_9.1 ;
    %load/vec4 v00000243dcfd0ca0_0;
    %load/vec4 v00000243dcfd0a20_0;
    %or;
    %assign/vec4 v00000243dd035890_0, 0;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v00000243dcfd0ca0_0;
    %load/vec4 v00000243dcfd0a20_0;
    %add;
    %assign/vec4 v00000243dd035890_0, 0;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v00000243dcfd0ca0_0;
    %ix/getv 4, v00000243dcfd0a20_0;
    %shiftl 4;
    %assign/vec4 v00000243dd035890_0, 0;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v00000243dcfd0ca0_0;
    %ix/getv 4, v00000243dcfd0a20_0;
    %shiftr 4;
    %assign/vec4 v00000243dd035890_0, 0;
    %jmp T_9.11;
T_9.5 ;
    %load/vec4 v00000243dcfd0ca0_0;
    %load/vec4 v00000243dcfd0a20_0;
    %sub;
    %assign/vec4 v00000243dd035890_0, 0;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v00000243dcfd0ca0_0;
    %ix/getv 4, v00000243dcfd0a20_0;
    %shiftr/s 4;
    %assign/vec4 v00000243dd035890_0, 0;
    %jmp T_9.11;
T_9.7 ;
    %load/vec4 v00000243dcfd0ca0_0;
    %load/vec4 v00000243dcfd0a20_0;
    %xor;
    %assign/vec4 v00000243dd035890_0, 0;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v00000243dcfd0ca0_0;
    %load/vec4 v00000243dcfd0a20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %assign/vec4 v00000243dd035890_0, 0;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v00000243dcfd0ca0_0;
    %load/vec4 v00000243dcfd0a20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.15, 8;
T_9.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.15, 8;
 ; End of false expr.
    %blend;
T_9.15;
    %assign/vec4 v00000243dd035890_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000243dd035890_0, 0;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %load/vec4 v00000243dd035890_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.17, 8;
T_9.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.17, 8;
 ; End of false expr.
    %blend;
T_9.17;
    %assign/vec4 v00000243dd035f70_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000243dcf993d0;
T_10 ;
    %wait E_00000243dcfd70f0;
    %load/vec4 v00000243dd035cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000243dd035d90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000243dd035750, 4;
    %store/vec4 v00000243dd036b50_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000243dd036b50_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000243dcf993d0;
T_11 ;
    %wait E_00000243dcfd67f0;
    %load/vec4 v00000243dd036ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000243dd036d30_0;
    %load/vec4 v00000243dd035d90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243dd035750, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000243dcfd2c00;
T_12 ;
    %delay 10000, 0;
    %load/vec4 v00000243dd03acc0_0;
    %inv;
    %store/vec4 v00000243dd03acc0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_00000243dcfd2c00;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243dd03acc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243dd039820_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243dd039820_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_00000243dcfd2c00;
T_14 ;
    %vpi_call 2 36 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000243dcfd2c00 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "top.v";
