Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr 28 21:36:22 2023
| Host         : jlbpacheco running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_initials_top_timing_summary_routed.rpt -pb vga_initials_top_timing_summary_routed.pb -rpx vga_initials_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_initials_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  23          
TIMING-20  Warning           Non-clocked latch            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: mclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Inst_clkdiv/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/hcs_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/hcs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/hcs_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/hcs_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/hcs_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/hcs_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/hcs_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/hcs_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/hcs_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/hcs_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/vcs_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/vcs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/vcs_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/vcs_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/vcs_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/vcs_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/vcs_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/vcs_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/vcs_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_vga_640x480/vcs_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   70          inf        0.000                      0                   70           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.134ns  (logic 6.187ns (43.772%)  route 7.947ns (56.228%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           1.562     3.028    Inst_vga_640x480/sw_IBUF[5]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  Inst_vga_640x480/_carry_i_1/O
                         net (fo=1, routed)           0.000     3.152    Inst_vga_initials/_carry__0_0[2]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.553 r  Inst_vga_initials/_carry/CO[3]
                         net (fo=1, routed)           0.000     3.553    Inst_vga_initials/_carry_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.781 f  Inst_vga_initials/_carry__0/CO[2]
                         net (fo=1, routed)           0.921     4.701    Inst_vga_640x480/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313     5.014 f  Inst_vga_640x480/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.103     6.117    Inst_vga_640x480/red_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.241 r  Inst_vga_640x480/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.362    10.603    blue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.134 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.134    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.774ns  (logic 6.175ns (44.833%)  route 7.599ns (55.167%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           1.562     3.028    Inst_vga_640x480/sw_IBUF[5]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  Inst_vga_640x480/_carry_i_1/O
                         net (fo=1, routed)           0.000     3.152    Inst_vga_initials/_carry__0_0[2]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.553 r  Inst_vga_initials/_carry/CO[3]
                         net (fo=1, routed)           0.000     3.553    Inst_vga_initials/_carry_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.781 f  Inst_vga_initials/_carry__0/CO[2]
                         net (fo=1, routed)           0.921     4.701    Inst_vga_640x480/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313     5.014 f  Inst_vga_640x480/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.103     6.117    Inst_vga_640x480/red_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.241 r  Inst_vga_640x480/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.014    10.255    blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    13.774 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.774    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.638ns  (logic 6.180ns (45.314%)  route 7.458ns (54.686%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           1.562     3.028    Inst_vga_640x480/sw_IBUF[5]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  Inst_vga_640x480/_carry_i_1/O
                         net (fo=1, routed)           0.000     3.152    Inst_vga_initials/_carry__0_0[2]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.553 r  Inst_vga_initials/_carry/CO[3]
                         net (fo=1, routed)           0.000     3.553    Inst_vga_initials/_carry_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.781 f  Inst_vga_initials/_carry__0/CO[2]
                         net (fo=1, routed)           0.921     4.701    Inst_vga_640x480/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313     5.014 f  Inst_vga_640x480/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.103     6.117    Inst_vga_640x480/red_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.241 r  Inst_vga_640x480/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.873    10.114    blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.638 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.638    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.458ns  (logic 6.162ns (45.782%)  route 7.297ns (54.218%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           1.562     3.028    Inst_vga_640x480/sw_IBUF[5]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  Inst_vga_640x480/_carry_i_1/O
                         net (fo=1, routed)           0.000     3.152    Inst_vga_initials/_carry__0_0[2]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.553 r  Inst_vga_initials/_carry/CO[3]
                         net (fo=1, routed)           0.000     3.553    Inst_vga_initials/_carry_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.781 f  Inst_vga_initials/_carry__0/CO[2]
                         net (fo=1, routed)           0.921     4.701    Inst_vga_640x480/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313     5.014 f  Inst_vga_640x480/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.103     6.117    Inst_vga_640x480/red_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.241 r  Inst_vga_640x480/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.712     9.953    blue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.458 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.458    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.331ns  (logic 6.185ns (46.396%)  route 7.146ns (53.604%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           1.562     3.028    Inst_vga_640x480/sw_IBUF[5]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  Inst_vga_640x480/_carry_i_1/O
                         net (fo=1, routed)           0.000     3.152    Inst_vga_initials/_carry__0_0[2]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.553 r  Inst_vga_initials/_carry/CO[3]
                         net (fo=1, routed)           0.000     3.553    Inst_vga_initials/_carry_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.781 f  Inst_vga_initials/_carry__0/CO[2]
                         net (fo=1, routed)           0.921     4.701    Inst_vga_640x480/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313     5.014 f  Inst_vga_640x480/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.103     6.117    Inst_vga_640x480/red_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.241 r  Inst_vga_640x480/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.561     9.802    blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.331 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.331    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.175ns  (logic 6.180ns (46.908%)  route 6.995ns (53.092%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           1.562     3.028    Inst_vga_640x480/sw_IBUF[5]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  Inst_vga_640x480/_carry_i_1/O
                         net (fo=1, routed)           0.000     3.152    Inst_vga_initials/_carry__0_0[2]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.553 r  Inst_vga_initials/_carry/CO[3]
                         net (fo=1, routed)           0.000     3.553    Inst_vga_initials/_carry_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.781 f  Inst_vga_initials/_carry__0/CO[2]
                         net (fo=1, routed)           0.921     4.701    Inst_vga_640x480/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313     5.014 f  Inst_vga_640x480/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.103     6.117    Inst_vga_640x480/red_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.241 r  Inst_vga_640x480/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.410     9.651    blue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.175 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.175    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.021ns  (logic 6.177ns (47.439%)  route 6.844ns (52.561%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           1.562     3.028    Inst_vga_640x480/sw_IBUF[5]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  Inst_vga_640x480/_carry_i_1/O
                         net (fo=1, routed)           0.000     3.152    Inst_vga_initials/_carry__0_0[2]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.553 r  Inst_vga_initials/_carry/CO[3]
                         net (fo=1, routed)           0.000     3.553    Inst_vga_initials/_carry_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.781 f  Inst_vga_initials/_carry__0/CO[2]
                         net (fo=1, routed)           0.921     4.701    Inst_vga_640x480/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313     5.014 f  Inst_vga_640x480/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.103     6.117    Inst_vga_640x480/red_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.241 r  Inst_vga_640x480/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.259     9.500    blue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    13.021 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.021    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.874ns  (logic 6.181ns (48.011%)  route 6.693ns (51.989%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           1.562     3.028    Inst_vga_640x480/sw_IBUF[5]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  Inst_vga_640x480/_carry_i_1/O
                         net (fo=1, routed)           0.000     3.152    Inst_vga_initials/_carry__0_0[2]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.553 r  Inst_vga_initials/_carry/CO[3]
                         net (fo=1, routed)           0.000     3.553    Inst_vga_initials/_carry_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.781 f  Inst_vga_initials/_carry__0/CO[2]
                         net (fo=1, routed)           0.921     4.701    Inst_vga_640x480/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313     5.014 f  Inst_vga_640x480/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.103     6.117    Inst_vga_640x480/red_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.241 r  Inst_vga_640x480/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.108     9.349    blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.874 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.874    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.701ns  (logic 6.159ns (48.494%)  route 6.542ns (51.506%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           1.562     3.028    Inst_vga_640x480/sw_IBUF[5]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  Inst_vga_640x480/_carry_i_1/O
                         net (fo=1, routed)           0.000     3.152    Inst_vga_initials/_carry__0_0[2]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.553 r  Inst_vga_initials/_carry/CO[3]
                         net (fo=1, routed)           0.000     3.553    Inst_vga_initials/_carry_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.781 f  Inst_vga_initials/_carry__0/CO[2]
                         net (fo=1, routed)           0.921     4.701    Inst_vga_640x480/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313     5.014 f  Inst_vga_640x480/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.103     6.117    Inst_vga_640x480/red_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.241 r  Inst_vga_640x480/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.957     9.198    blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.701 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.701    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 6.175ns (49.140%)  route 6.391ns (50.860%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           1.562     3.028    Inst_vga_640x480/sw_IBUF[5]
    SLICE_X1Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  Inst_vga_640x480/_carry_i_1/O
                         net (fo=1, routed)           0.000     3.152    Inst_vga_initials/_carry__0_0[2]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.553 r  Inst_vga_initials/_carry/CO[3]
                         net (fo=1, routed)           0.000     3.553    Inst_vga_initials/_carry_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.781 f  Inst_vga_initials/_carry__0/CO[2]
                         net (fo=1, routed)           0.921     4.701    Inst_vga_640x480/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.313     5.014 f  Inst_vga_640x480/red_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.103     6.117    Inst_vga_640x480/red_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.241 r  Inst_vga_640x480/red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.806     9.047    blue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.566 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.566    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_clkdiv/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_clkdiv/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE                         0.000     0.000 r  Inst_clkdiv/q_reg[0]/C
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_clkdiv/q_reg[0]/Q
                         net (fo=2, routed)           0.156     0.297    Inst_clkdiv/q_reg_n_0_[0]
    SLICE_X3Y8           LUT2 (Prop_lut2_I0_O)        0.042     0.339 r  Inst_clkdiv/q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    Inst_clkdiv/q[1]_i_1_n_0
    SLICE_X3Y8           FDCE                                         r  Inst_clkdiv/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_clkdiv/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_clkdiv/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE                         0.000     0.000 r  Inst_clkdiv/q_reg[0]/C
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Inst_clkdiv/q_reg[0]/Q
                         net (fo=2, routed)           0.156     0.297    Inst_clkdiv/q_reg_n_0_[0]
    SLICE_X3Y8           LUT1 (Prop_lut1_I0_O)        0.045     0.342 r  Inst_clkdiv/q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    Inst_clkdiv/q[0]_i_1_n_0
    SLICE_X3Y8           FDCE                                         r  Inst_clkdiv/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_640x480/hcs_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_vga_640x480/hcs_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.281ns (71.480%)  route 0.112ns (28.520%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE                         0.000     0.000 r  Inst_vga_640x480/hcs_reg[7]/C
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.182     0.182 r  Inst_vga_640x480/hcs_reg[7]/Q
                         net (fo=12, routed)          0.112     0.294    Inst_vga_640x480/Q[7]
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.099     0.393 r  Inst_vga_640x480/hcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.393    Inst_vga_640x480/p_0_in[8]
    SLICE_X5Y10          FDCE                                         r  Inst_vga_640x480/hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_640x480/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_640x480/vcs_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.195ns (49.054%)  route 0.203ns (50.946%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE                         0.000     0.000 r  Inst_vga_640x480/vsenable_reg/C
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.195     0.195 r  Inst_vga_640x480/vsenable_reg/Q
                         net (fo=11, routed)          0.203     0.398    Inst_vga_640x480/vsenable
    SLICE_X5Y8           FDCE                                         r  Inst_vga_640x480/vcs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_640x480/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_640x480/vsenable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.240ns (58.789%)  route 0.168ns (41.211%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE                         0.000     0.000 r  Inst_vga_640x480/vsenable_reg/C
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.195     0.195 r  Inst_vga_640x480/vsenable_reg/Q
                         net (fo=11, routed)          0.168     0.363    Inst_vga_640x480/vsenable
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.045     0.408 r  Inst_vga_640x480/vsenable_i_1/O
                         net (fo=1, routed)           0.000     0.408    Inst_vga_640x480/vsenable_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  Inst_vga_640x480/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_640x480/vcs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_vga_640x480/vcs_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.243ns (59.319%)  route 0.167ns (40.681%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE                         0.000     0.000 r  Inst_vga_640x480/vcs_reg[2]/C
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.195     0.195 r  Inst_vga_640x480/vcs_reg[2]/Q
                         net (fo=16, routed)          0.167     0.362    Inst_vga_640x480/vc[2]
    SLICE_X4Y6           LUT5 (Prop_lut5_I3_O)        0.048     0.410 r  Inst_vga_640x480/vcs[4]_i_1/O
                         net (fo=1, routed)           0.000     0.410    Inst_vga_640x480/vcs[4]_i_1_n_0
    SLICE_X4Y6           FDCE                                         r  Inst_vga_640x480/vcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_640x480/hcs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_vga_640x480/hcs_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.240ns (56.702%)  route 0.183ns (43.298%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE                         0.000     0.000 r  Inst_vga_640x480/hcs_reg[0]/C
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.195     0.195 r  Inst_vga_640x480/hcs_reg[0]/Q
                         net (fo=14, routed)          0.183     0.378    Inst_vga_640x480/Q[0]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.045     0.423 r  Inst_vga_640x480/hcs[2]_i_1/O
                         net (fo=1, routed)           0.000     0.423    Inst_vga_640x480/p_0_in[2]
    SLICE_X5Y9           FDCE                                         r  Inst_vga_640x480/hcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_640x480/hcs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_vga_640x480/hcs_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.241ns (56.804%)  route 0.183ns (43.196%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE                         0.000     0.000 r  Inst_vga_640x480/hcs_reg[0]/C
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.195     0.195 r  Inst_vga_640x480/hcs_reg[0]/Q
                         net (fo=14, routed)          0.183     0.378    Inst_vga_640x480/Q[0]
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.046     0.424 r  Inst_vga_640x480/hcs[3]_i_1/O
                         net (fo=1, routed)           0.000     0.424    Inst_vga_640x480/hcs[3]_i_1_n_0
    SLICE_X5Y9           FDCE                                         r  Inst_vga_640x480/hcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_640x480/vcs_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_vga_640x480/vcs_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.240ns (55.691%)  route 0.191ns (44.309%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE                         0.000     0.000 r  Inst_vga_640x480/vcs_reg[8]/C
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.195     0.195 r  Inst_vga_640x480/vcs_reg[8]/Q
                         net (fo=8, routed)           0.191     0.386    Inst_vga_640x480/vcs_reg[9]_0[5]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.431 r  Inst_vga_640x480/vcs[9]_i_1/O
                         net (fo=1, routed)           0.000     0.431    Inst_vga_640x480/p_0_in__0[9]
    SLICE_X4Y6           FDCE                                         r  Inst_vga_640x480/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_640x480/vcs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_vga_640x480/vcs_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.240ns (55.615%)  route 0.192ns (44.385%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE                         0.000     0.000 r  Inst_vga_640x480/vcs_reg[0]/C
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.195     0.195 f  Inst_vga_640x480/vcs_reg[0]/Q
                         net (fo=17, routed)          0.192     0.387    Inst_vga_640x480/vc[0]
    SLICE_X3Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.432 r  Inst_vga_640x480/vcs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.432    Inst_vga_640x480/p_0_in__0[0]
    SLICE_X3Y6           FDCE                                         r  Inst_vga_640x480/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------





