C:\Actel\Libero_v9.1\PALACE\bin\palace_actel.exe -overwrite -report E:/Annalisa/work/V1390/FPGA/implement/v1390trmphy_synthesis/palace_V1390trm.rpt -logic_effort 4 -physical_effort 2 -relax_delay 0 -max_cell_perc 100 -in_constraint E:/Annalisa/work/V1390/FPGA/implement/v1390trmsynthesis/V1390trm_sdc.sdc -in_constraint E:/Annalisa/work/V1390/FPGA/implement/v1390trmconstraint/v1390pin.gcf -family APA -die APA750 -package FG676 -in_design E:/Annalisa/work/V1390/FPGA/implement/v1390trmsynthesis/V1390trm.edn -out_design E:/Annalisa/work/V1390/FPGA/implement/v1390trmphy_synthesis/V1390trm_palace.edn -designer_location C:/Programmi/Libero8.3/Designer/bin/designer.exe 
