{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 13 12:50:45 2014 " "Info: Processing started: Fri Jun 13 12:50:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "//psf/Home/Desktop/University/Term 4/CPU/CPU.bdf" { { -96 -624 -456 -80 "CLOCK" "" } { 192 -24 16 208 "clock" "" } { 224 514 552 236 "clock" "" } { 208 1490 1536 220 "clock" "" } { -80 250 320 -68 "clock" "" } { -104 -456 -408 -88 "clock" "" } { -80 586 632 -68 "clock" "" } { -296 984 1032 -280 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register CU:inst16\|fstate.ADD register RF:RegisterFile\|RegisterFile\[2\]\[13\] 310.75 MHz 3.218 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 310.75 MHz between source register \"CU:inst16\|fstate.ADD\" and destination register \"RF:RegisterFile\|RegisterFile\[2\]\[13\]\" (period= 3.218 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.033 ns + Longest register register " "Info: + Longest register to register delay is 3.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:inst16\|fstate.ADD 1 REG LCFF_X14_Y15_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y15_N1; Fanout = 3; REG Node = 'CU:inst16\|fstate.ADD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst16|fstate.ADD } "NODE_NAME" } } { "CU.v" "" { Text "//psf/Home/Desktop/University/Term 4/CPU/CU.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.225 ns) 0.532 ns lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_64e:auto_generated\|l1_w0_n0_mux_dataout~1 2 COMB LCCOMB_X14_Y15_N4 32 " "Info: 2: + IC(0.307 ns) + CELL(0.225 ns) = 0.532 ns; Loc. = LCCOMB_X14_Y15_N4; Fanout = 32; COMB Node = 'lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_64e:auto_generated\|l1_w0_n0_mux_dataout~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { CU:inst16|fstate.ADD lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w0_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_64e.tdf" "" { Text "//psf/Home/Desktop/University/Term 4/CPU/db/mux_64e.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.272 ns) 1.698 ns RF:RegisterFile\|Mux50~0 3 COMB LCCOMB_X11_Y14_N4 3 " "Info: 3: + IC(0.894 ns) + CELL(0.272 ns) = 1.698 ns; Loc. = LCCOMB_X11_Y14_N4; Fanout = 3; COMB Node = 'RF:RegisterFile\|Mux50~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w0_n0_mux_dataout~1 RF:RegisterFile|Mux50~0 } "NODE_NAME" } } { "RF.v" "" { Text "//psf/Home/Desktop/University/Term 4/CPU/RF.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 1.965 ns lpm_mux4:inst4\|lpm_mux:lpm_mux_component\|mux_o5e:auto_generated\|_~51 4 COMB LCCOMB_X11_Y14_N8 4 " "Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 1.965 ns; Loc. = LCCOMB_X11_Y14_N8; Fanout = 4; COMB Node = 'lpm_mux4:inst4\|lpm_mux:lpm_mux_component\|mux_o5e:auto_generated\|_~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { RF:RegisterFile|Mux50~0 lpm_mux4:inst4|lpm_mux:lpm_mux_component|mux_o5e:auto_generated|_~51 } "NODE_NAME" } } { "LPM_MUX.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.309 ns) 3.033 ns RF:RegisterFile\|RegisterFile\[2\]\[13\] 5 REG LCFF_X13_Y15_N23 2 " "Info: 5: + IC(0.759 ns) + CELL(0.309 ns) = 3.033 ns; Loc. = LCFF_X13_Y15_N23; Fanout = 2; REG Node = 'RF:RegisterFile\|RegisterFile\[2\]\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { lpm_mux4:inst4|lpm_mux:lpm_mux_component|mux_o5e:auto_generated|_~51 RF:RegisterFile|RegisterFile[2][13] } "NODE_NAME" } } { "RF.v" "" { Text "//psf/Home/Desktop/University/Term 4/CPU/RF.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.859 ns ( 28.32 % ) " "Info: Total cell delay = 0.859 ns ( 28.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.174 ns ( 71.68 % ) " "Info: Total interconnect delay = 2.174 ns ( 71.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.033 ns" { CU:inst16|fstate.ADD lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w0_n0_mux_dataout~1 RF:RegisterFile|Mux50~0 lpm_mux4:inst4|lpm_mux:lpm_mux_component|mux_o5e:auto_generated|_~51 RF:RegisterFile|RegisterFile[2][13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.033 ns" { CU:inst16|fstate.ADD {} lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w0_n0_mux_dataout~1 {} RF:RegisterFile|Mux50~0 {} lpm_mux4:inst4|lpm_mux:lpm_mux_component|mux_o5e:auto_generated|_~51 {} RF:RegisterFile|RegisterFile[2][13] {} } { 0.000ns 0.307ns 0.894ns 0.214ns 0.759ns } { 0.000ns 0.225ns 0.272ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.459 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "//psf/Home/Desktop/University/Term 4/CPU/CPU.bdf" { { -96 -624 -456 -80 "CLOCK" "" } { 192 -24 16 208 "clock" "" } { 224 514 552 236 "clock" "" } { 208 1490 1536 220 "clock" "" } { -80 250 320 -68 "clock" "" } { -104 -456 -408 -88 "clock" "" } { -80 586 632 -68 "clock" "" } { -296 984 1032 -280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 143 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 143; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "//psf/Home/Desktop/University/Term 4/CPU/CPU.bdf" { { -96 -624 -456 -80 "CLOCK" "" } { 192 -24 16 208 "clock" "" } { 224 514 552 236 "clock" "" } { 208 1490 1536 220 "clock" "" } { -80 250 320 -68 "clock" "" } { -104 -456 -408 -88 "clock" "" } { -80 586 632 -68 "clock" "" } { -296 984 1032 -280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns RF:RegisterFile\|RegisterFile\[2\]\[13\] 3 REG LCFF_X13_Y15_N23 2 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X13_Y15_N23; Fanout = 2; REG Node = 'RF:RegisterFile\|RegisterFile\[2\]\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { CLOCK~clkctrl RF:RegisterFile|RegisterFile[2][13] } "NODE_NAME" } } { "RF.v" "" { Text "//psf/Home/Desktop/University/Term 4/CPU/RF.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { CLOCK CLOCK~clkctrl RF:RegisterFile|RegisterFile[2][13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} RF:RegisterFile|RegisterFile[2][13] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.460 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "//psf/Home/Desktop/University/Term 4/CPU/CPU.bdf" { { -96 -624 -456 -80 "CLOCK" "" } { 192 -24 16 208 "clock" "" } { 224 514 552 236 "clock" "" } { 208 1490 1536 220 "clock" "" } { -80 250 320 -68 "clock" "" } { -104 -456 -408 -88 "clock" "" } { -80 586 632 -68 "clock" "" } { -296 984 1032 -280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 143 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 143; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "//psf/Home/Desktop/University/Term 4/CPU/CPU.bdf" { { -96 -624 -456 -80 "CLOCK" "" } { 192 -24 16 208 "clock" "" } { 224 514 552 236 "clock" "" } { 208 1490 1536 220 "clock" "" } { -80 250 320 -68 "clock" "" } { -104 -456 -408 -88 "clock" "" } { -80 586 632 -68 "clock" "" } { -296 984 1032 -280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.618 ns) 2.460 ns CU:inst16\|fstate.ADD 3 REG LCFF_X14_Y15_N1 3 " "Info: 3: + IC(0.645 ns) + CELL(0.618 ns) = 2.460 ns; Loc. = LCFF_X14_Y15_N1; Fanout = 3; REG Node = 'CU:inst16\|fstate.ADD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { CLOCK~clkctrl CU:inst16|fstate.ADD } "NODE_NAME" } } { "CU.v" "" { Text "//psf/Home/Desktop/University/Term 4/CPU/CU.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.84 % ) " "Info: Total cell delay = 1.472 ns ( 59.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 40.16 % ) " "Info: Total interconnect delay = 0.988 ns ( 40.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { CLOCK CLOCK~clkctrl CU:inst16|fstate.ADD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CU:inst16|fstate.ADD {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { CLOCK CLOCK~clkctrl RF:RegisterFile|RegisterFile[2][13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} RF:RegisterFile|RegisterFile[2][13] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { CLOCK CLOCK~clkctrl CU:inst16|fstate.ADD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CU:inst16|fstate.ADD {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "CU.v" "" { Text "//psf/Home/Desktop/University/Term 4/CPU/CU.v" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "RF.v" "" { Text "//psf/Home/Desktop/University/Term 4/CPU/RF.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.033 ns" { CU:inst16|fstate.ADD lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w0_n0_mux_dataout~1 RF:RegisterFile|Mux50~0 lpm_mux4:inst4|lpm_mux:lpm_mux_component|mux_o5e:auto_generated|_~51 RF:RegisterFile|RegisterFile[2][13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.033 ns" { CU:inst16|fstate.ADD {} lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w0_n0_mux_dataout~1 {} RF:RegisterFile|Mux50~0 {} lpm_mux4:inst4|lpm_mux:lpm_mux_component|mux_o5e:auto_generated|_~51 {} RF:RegisterFile|RegisterFile[2][13] {} } { 0.000ns 0.307ns 0.894ns 0.214ns 0.759ns } { 0.000ns 0.225ns 0.272ns 0.053ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { CLOCK CLOCK~clkctrl RF:RegisterFile|RegisterFile[2][13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} RF:RegisterFile|RegisterFile[2][13] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { CLOCK CLOCK~clkctrl CU:inst16|fstate.ADD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CU:inst16|fstate.ADD {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK data_out_ALU\[24\] CU:inst16\|fstate.ADD 9.254 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"data_out_ALU\[24\]\" through register \"CU:inst16\|fstate.ADD\" is 9.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.460 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "//psf/Home/Desktop/University/Term 4/CPU/CPU.bdf" { { -96 -624 -456 -80 "CLOCK" "" } { 192 -24 16 208 "clock" "" } { 224 514 552 236 "clock" "" } { 208 1490 1536 220 "clock" "" } { -80 250 320 -68 "clock" "" } { -104 -456 -408 -88 "clock" "" } { -80 586 632 -68 "clock" "" } { -296 984 1032 -280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 143 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 143; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "//psf/Home/Desktop/University/Term 4/CPU/CPU.bdf" { { -96 -624 -456 -80 "CLOCK" "" } { 192 -24 16 208 "clock" "" } { 224 514 552 236 "clock" "" } { 208 1490 1536 220 "clock" "" } { -80 250 320 -68 "clock" "" } { -104 -456 -408 -88 "clock" "" } { -80 586 632 -68 "clock" "" } { -296 984 1032 -280 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.618 ns) 2.460 ns CU:inst16\|fstate.ADD 3 REG LCFF_X14_Y15_N1 3 " "Info: 3: + IC(0.645 ns) + CELL(0.618 ns) = 2.460 ns; Loc. = LCFF_X14_Y15_N1; Fanout = 3; REG Node = 'CU:inst16\|fstate.ADD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { CLOCK~clkctrl CU:inst16|fstate.ADD } "NODE_NAME" } } { "CU.v" "" { Text "//psf/Home/Desktop/University/Term 4/CPU/CU.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.84 % ) " "Info: Total cell delay = 1.472 ns ( 59.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 40.16 % ) " "Info: Total interconnect delay = 0.988 ns ( 40.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { CLOCK CLOCK~clkctrl CU:inst16|fstate.ADD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CU:inst16|fstate.ADD {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "CU.v" "" { Text "//psf/Home/Desktop/University/Term 4/CPU/CU.v" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.700 ns + Longest register pin " "Info: + Longest register to pin delay is 6.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:inst16\|fstate.ADD 1 REG LCFF_X14_Y15_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y15_N1; Fanout = 3; REG Node = 'CU:inst16\|fstate.ADD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst16|fstate.ADD } "NODE_NAME" } } { "CU.v" "" { Text "//psf/Home/Desktop/University/Term 4/CPU/CU.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.225 ns) 0.532 ns lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_64e:auto_generated\|l1_w0_n0_mux_dataout~1 2 COMB LCCOMB_X14_Y15_N4 32 " "Info: 2: + IC(0.307 ns) + CELL(0.225 ns) = 0.532 ns; Loc. = LCCOMB_X14_Y15_N4; Fanout = 32; COMB Node = 'lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_64e:auto_generated\|l1_w0_n0_mux_dataout~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { CU:inst16|fstate.ADD lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w0_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_64e.tdf" "" { Text "//psf/Home/Desktop/University/Term 4/CPU/db/mux_64e.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.272 ns) 1.486 ns RF:RegisterFile\|Mux39~0 3 COMB LCCOMB_X10_Y15_N6 3 " "Info: 3: + IC(0.682 ns) + CELL(0.272 ns) = 1.486 ns; Loc. = LCCOMB_X10_Y15_N6; Fanout = 3; COMB Node = 'RF:RegisterFile\|Mux39~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w0_n0_mux_dataout~1 RF:RegisterFile|Mux39~0 } "NODE_NAME" } } { "RF.v" "" { Text "//psf/Home/Desktop/University/Term 4/CPU/RF.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.080 ns) + CELL(2.134 ns) 6.700 ns data_out_ALU\[24\] 4 PIN PIN_U6 0 " "Info: 4: + IC(3.080 ns) + CELL(2.134 ns) = 6.700 ns; Loc. = PIN_U6; Fanout = 0; PIN Node = 'data_out_ALU\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.214 ns" { RF:RegisterFile|Mux39~0 data_out_ALU[24] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "//psf/Home/Desktop/University/Term 4/CPU/CPU.bdf" { { 424 1616 1812 440 "data_out_ALU\[31..0\]" "" } { 448 192 303 464 "data_out_ALU\[31..0\]" "" } { 408 1552 1653 432 "data_out_ALU\[31..0\]" "" } { 304 1432 1557 320 "data_out_ALU\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 39.27 % ) " "Info: Total cell delay = 2.631 ns ( 39.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.069 ns ( 60.73 % ) " "Info: Total interconnect delay = 4.069 ns ( 60.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { CU:inst16|fstate.ADD lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w0_n0_mux_dataout~1 RF:RegisterFile|Mux39~0 data_out_ALU[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { CU:inst16|fstate.ADD {} lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w0_n0_mux_dataout~1 {} RF:RegisterFile|Mux39~0 {} data_out_ALU[24] {} } { 0.000ns 0.307ns 0.682ns 3.080ns } { 0.000ns 0.225ns 0.272ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { CLOCK CLOCK~clkctrl CU:inst16|fstate.ADD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CU:inst16|fstate.ADD {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { CU:inst16|fstate.ADD lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w0_n0_mux_dataout~1 RF:RegisterFile|Mux39~0 data_out_ALU[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { CU:inst16|fstate.ADD {} lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_64e:auto_generated|l1_w0_n0_mux_dataout~1 {} RF:RegisterFile|Mux39~0 {} data_out_ALU[24] {} } { 0.000ns 0.307ns 0.682ns 3.080ns } { 0.000ns 0.225ns 0.272ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Peak virtual memory: 140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 13 12:50:47 2014 " "Info: Processing ended: Fri Jun 13 12:50:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
