
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v' to AST representation.
Generating RTLIL representation for module `\fetcher'.
Generating RTLIL representation for module `\generic_fifo_sc_a'.
Generating RTLIL representation for module `\dpram'.
Generating RTLIL representation for module `\spram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: spram               
root of   0 design levels: dpram               
root of   1 design levels: generic_fifo_sc_a   
root of   2 design levels: fetcher             
Automatically selected fetcher as design top module.

2.2. Analyzing design hierarchy..
Top module:  \fetcher
Used module:     \generic_fifo_sc_a
Used module:         \dpram
Used module:     \spram
Parameter \dw = 8
Parameter \aw = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Generating RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \INIT = 352'0010111101101000011011110110110101100101001011110110000101100001011101000110110101100001011011100010111101000100011001010111001101101011011101000110111101110000001011110101001101110000010011010101011000101111011100110111001001100011001011110110001101101111011001010010111101110010011011110111011101011111011010010110010000101110011101000111100001110100
Parameter \AWIDTH = 14
Parameter \NUM_WORDS = 8864
Parameter \DWIDTH = 8

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\spram'.
Parameter \INIT = 352'0010111101101000011011110110110101100101001011110110000101100001011101000110110101100001011011100010111101000100011001010111001101101011011101000110111101110000001011110101001101110000010011010101011000101111011100110111001001100011001011110110001101101111011001010010111101110010011011110111011101011111011010010110010000101110011101000111100001110100
Parameter \AWIDTH = 14
Parameter \NUM_WORDS = 8864
Parameter \DWIDTH = 8
Generating RTLIL representation for module `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram'.
Parameter \INIT = 352'0010111101101000011011110110110101100101001011110110000101100001011101000110110101100001011011100010111101000100011001010111001101101011011101000110111101110000001011110101001101110000010011010101011000101111011100110111001001100011001011110110001101101111011001010010111101100011011011110110110001011111011010010110010000101110011101000111100001110100
Parameter \AWIDTH = 14
Parameter \NUM_WORDS = 8864
Parameter \DWIDTH = 8

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\spram'.
Parameter \INIT = 352'0010111101101000011011110110110101100101001011110110000101100001011101000110110101100001011011100010111101000100011001010111001101101011011101000110111101110000001011110101001101110000010011010101011000101111011100110111001001100011001011110110001101101111011001010010111101100011011011110110110001011111011010010110010000101110011101000111100001110100
Parameter \AWIDTH = 14
Parameter \NUM_WORDS = 8864
Parameter \DWIDTH = 8
Generating RTLIL representation for module `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram'.
Parameter \INIT = 360'001011110110100001101111011011010110010100101111011000010110000101110100011011010110000101101110001011110100010001100101011100110110101101110100011011110111000000101111010100110111000001001101010101100010111101110011011100100110001100101111011000110110111101100101001011110110110101100001011101000101111101110110011000010110110000101110011101000111100001110100
Parameter \AWIDTH = 14
Parameter \NUM_WORDS = 8864
Parameter \DWIDTH = 8

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\spram'.
Parameter \INIT = 360'001011110110100001101111011011010110010100101111011000010110000101110100011011010110000101101110001011110100010001100101011100110110101101110100011011110111000000101111010100110111000001001101010101100010111101110011011100100110001100101111011000110110111101100101001011110110110101100001011101000101111101110110011000010110110000101110011101000111100001110100
Parameter \AWIDTH = 14
Parameter \NUM_WORDS = 8864
Parameter \DWIDTH = 8
Generating RTLIL representation for module `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram'.
Parameter \DWIDTH = 8
Parameter \AWIDTH = 8

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \DWIDTH = 8
Parameter \AWIDTH = 8
Generating RTLIL representation for module `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram'.

2.8. Analyzing design hierarchy..
Top module:  \fetcher
Used module:     $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a
Used module:         \dpram
Used module:     $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram
Used module:     $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram
Used module:     $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram
Parameter \DWIDTH = 8
Parameter \AWIDTH = 3

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \DWIDTH = 8
Parameter \AWIDTH = 3
Generating RTLIL representation for module `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram'.

2.10. Analyzing design hierarchy..
Top module:  \fetcher
Used module:     $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a
Used module:         $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram
Used module:     $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram
Used module:     $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram
Used module:     $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram

2.11. Analyzing design hierarchy..
Top module:  \fetcher
Used module:     $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a
Used module:         $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram
Used module:     $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram
Used module:     $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram
Used module:     $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram
Removing unused module `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram'.
Removing unused module `\spram'.
Removing unused module `\dpram'.
Removing unused module `\generic_fifo_sc_a'.
Removed 4 unused modules.
Warning: Resizing cell port $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.u0.wren_a from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_31.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_31.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_31.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_30.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_30.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_30.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_29.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_29.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_29.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_28.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_28.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_28.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_27.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_27.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_27.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_26.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_26.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_26.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_25.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_25.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_25.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_24.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_24.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_24.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_23.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_23.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_23.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_22.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_22.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_22.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_21.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_21.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_21.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_20.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_20.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_20.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_19.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_19.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_19.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_18.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_18.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_18.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_17.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_17.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_17.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_16.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_16.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_16.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_15.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_15.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_15.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_14.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_14.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_14.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_13.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_13.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_13.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_12.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_12.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_12.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_11.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_11.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_11.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_10.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_10.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_10.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_9.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_9.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_9.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_8.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_8.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_8.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_7.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_7.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_7.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_6.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_6.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_6.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_5.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_5.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_5.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_4.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_4.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_4.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_3.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_3.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_3.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_2.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_2.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_2.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_1.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_1.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_1.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_row_id_0.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_col_id_0.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.fifo_mat_val_0.clr from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.row_id_rom.din from 32 bits to 8 bits.
Warning: Resizing cell port fetcher.row_id_rom.wren from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.col_id_rom.din from 32 bits to 8 bits.
Warning: Resizing cell port fetcher.col_id_rom.wren from 32 bits to 1 bits.
Warning: Resizing cell port fetcher.mat_val_rom.din from 32 bits to 8 bits.
Warning: Resizing cell port fetcher.mat_val_rom.wren from 32 bits to 1 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$179 in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1727$175 in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1709$168 in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1700$166 in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1778$233 in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1769$225 in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$197 in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$188 in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107 in module fetcher.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 15 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1727$175'.
Found async reset \rst in `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1709$168'.
Found async reset \rst in `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1700$166'.
Found async reset \rst in `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$179'.
     1/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$178_EN[7:0]$185
     2/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$178_DATA[7:0]$184
     3/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$178_ADDR[13:0]$183
     4/4: $0\dout[7:0]
Creating decoders for process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1727$175'.
     1/1: $0\gb[0:0]
Creating decoders for process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1709$168'.
     1/1: $0\rp[2:0]
Creating decoders for process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1700$166'.
     1/1: $0\wp[2:0]
Creating decoders for process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1778$233'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1780$224_EN[7:0]$239
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1780$224_DATA[7:0]$238
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1780$224_ADDR[2:0]$237
     4/4: $0\out_b[7:0]
Creating decoders for process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1769$225'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1771$223_EN[7:0]$231
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1771$223_DATA[7:0]$230
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1771$223_ADDR[2:0]$229
     4/4: $0\out_a[7:0]
Creating decoders for process `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$197'.
     1/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$196_EN[7:0]$203
     2/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$196_DATA[7:0]$202
     3/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$196_ADDR[13:0]$201
     4/4: $0\dout[7:0]
Creating decoders for process `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$188'.
     1/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$187_EN[7:0]$194
     2/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$187_DATA[7:0]$193
     3/4: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$187_ADDR[13:0]$192
     4/4: $0\dout[7:0]
Creating decoders for process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107'.
     1/10: $0\counter[14:0]
     2/10: $0\row_id_wr_en[31:0]
     3/10: $0\col_id_wr_en[31:0]
     4/10: $0\mat_val_wr_en[31:0]
     5/10: $0\row_id_lane[4:0]
     6/10: $0\col_id_lane[4:0]
     7/10: $0\mat_val_lane[4:0]
     8/10: $0\row_id_addr[13:0]
     9/10: $0\col_id_addr[13:0]
    10/10: $0\mat_val_addr[13:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.\dout' using process `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$179'.
  created $dff cell `$procdff$369' with positive edge clock.
Creating register for signal `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$178_ADDR' using process `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$179'.
  created $dff cell `$procdff$370' with positive edge clock.
Creating register for signal `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$178_DATA' using process `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$179'.
  created $dff cell `$procdff$371' with positive edge clock.
Creating register for signal `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$178_EN' using process `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$179'.
  created $dff cell `$procdff$372' with positive edge clock.
Creating register for signal `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.\gb' using process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1727$175'.
  created $adff cell `$procdff$373' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.\rp' using process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1709$168'.
  created $adff cell `$procdff$374' with positive edge clock and positive level reset.
Creating register for signal `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.\wp' using process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1700$166'.
  created $adff cell `$procdff$375' with positive edge clock and positive level reset.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.\out_b' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1778$233'.
  created $dff cell `$procdff$376' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1780$224_ADDR' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1778$233'.
  created $dff cell `$procdff$377' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1780$224_DATA' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1778$233'.
  created $dff cell `$procdff$378' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1780$224_EN' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1778$233'.
  created $dff cell `$procdff$379' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.\out_a' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1769$225'.
  created $dff cell `$procdff$380' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1771$223_ADDR' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1769$225'.
  created $dff cell `$procdff$381' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1771$223_DATA' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1769$225'.
  created $dff cell `$procdff$382' with positive edge clock.
Creating register for signal `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1771$223_EN' using process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1769$225'.
  created $dff cell `$procdff$383' with positive edge clock.
Creating register for signal `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.\dout' using process `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$197'.
  created $dff cell `$procdff$384' with positive edge clock.
Creating register for signal `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$196_ADDR' using process `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$197'.
  created $dff cell `$procdff$385' with positive edge clock.
Creating register for signal `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$196_DATA' using process `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$197'.
  created $dff cell `$procdff$386' with positive edge clock.
Creating register for signal `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$196_EN' using process `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$197'.
  created $dff cell `$procdff$387' with positive edge clock.
Creating register for signal `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.\dout' using process `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$188'.
  created $dff cell `$procdff$388' with positive edge clock.
Creating register for signal `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$187_ADDR' using process `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$188'.
  created $dff cell `$procdff$389' with positive edge clock.
Creating register for signal `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$187_DATA' using process `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$188'.
  created $dff cell `$procdff$390' with positive edge clock.
Creating register for signal `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$memwr$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1828$187_EN' using process `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$188'.
  created $dff cell `$procdff$391' with positive edge clock.
Creating register for signal `\fetcher.\mat_val_addr' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107'.
  created $adff cell `$procdff$392' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\col_id_addr' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107'.
  created $adff cell `$procdff$393' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\row_id_addr' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107'.
  created $adff cell `$procdff$394' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\mat_val_lane' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107'.
  created $adff cell `$procdff$395' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\col_id_lane' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107'.
  created $adff cell `$procdff$396' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\row_id_lane' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107'.
  created $adff cell `$procdff$397' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\mat_val_wr_en' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107'.
  created $adff cell `$procdff$398' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\col_id_wr_en' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107'.
  created $adff cell `$procdff$399' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\row_id_wr_en' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107'.
  created $adff cell `$procdff$400' with positive edge clock and positive level reset.
Creating register for signal `\fetcher.\counter' using process `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107'.
  created $adff cell `$procdff$401' with positive edge clock and positive level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$179'.
Removing empty process `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$179'.
Found and cleaned up 3 empty switches in `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1727$175'.
Removing empty process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1727$175'.
Found and cleaned up 2 empty switches in `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1709$168'.
Removing empty process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1709$168'.
Found and cleaned up 2 empty switches in `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1700$166'.
Removing empty process `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1700$166'.
Found and cleaned up 1 empty switch in `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1778$233'.
Removing empty process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1778$233'.
Found and cleaned up 1 empty switch in `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1769$225'.
Removing empty process `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1769$225'.
Found and cleaned up 1 empty switch in `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$197'.
Removing empty process `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$197'.
Found and cleaned up 1 empty switch in `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$188'.
Removing empty process `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1826$188'.
Found and cleaned up 4 empty switches in `\fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107'.
Removing empty process `fetcher.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1598$107'.
Cleaned up 16 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
Optimizing module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Optimizing module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Optimizing module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
Optimizing module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
Optimizing module fetcher.
<suppressed ~20 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
Optimizing module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Optimizing module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Optimizing module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
Optimizing module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
Optimizing module fetcher.
<suppressed ~3 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram'.
Finding identical cells in module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram'.
Finding identical cells in module `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram'.
Finding identical cells in module `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram'.
Finding identical cells in module `\fetcher'.
Removed a total of 1 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
    Consolidated identical input bits for $mux cell $procmux$242:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$242_Y
      New ports: A=1'0, B=1'1, Y=$procmux$242_Y [0]
      New connections: $procmux$242_Y [7:1] = { $procmux$242_Y [0] $procmux$242_Y [0] $procmux$242_Y [0] $procmux$242_Y [0] $procmux$242_Y [0] $procmux$242_Y [0] $procmux$242_Y [0] }
  Optimizing cells in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
  Optimizing cells in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
  Optimizing cells in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
    Consolidated identical input bits for $mux cell $procmux$284:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$284_Y
      New ports: A=1'0, B=1'1, Y=$procmux$284_Y [0]
      New connections: $procmux$284_Y [7:1] = { $procmux$284_Y [0] $procmux$284_Y [0] $procmux$284_Y [0] $procmux$284_Y [0] $procmux$284_Y [0] $procmux$284_Y [0] $procmux$284_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$272:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$272_Y
      New ports: A=1'0, B=1'1, Y=$procmux$272_Y [0]
      New connections: $procmux$272_Y [7:1] = { $procmux$272_Y [0] $procmux$272_Y [0] $procmux$272_Y [0] $procmux$272_Y [0] $procmux$272_Y [0] $procmux$272_Y [0] $procmux$272_Y [0] }
  Optimizing cells in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
  Optimizing cells in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
    Consolidated identical input bits for $mux cell $procmux$296:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$296_Y
      New ports: A=1'0, B=1'1, Y=$procmux$296_Y [0]
      New connections: $procmux$296_Y [7:1] = { $procmux$296_Y [0] $procmux$296_Y [0] $procmux$296_Y [0] $procmux$296_Y [0] $procmux$296_Y [0] $procmux$296_Y [0] $procmux$296_Y [0] }
  Optimizing cells in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
  Optimizing cells in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
    Consolidated identical input bits for $mux cell $procmux$308:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$308_Y
      New ports: A=1'0, B=1'1, Y=$procmux$308_Y [0]
      New connections: $procmux$308_Y [7:1] = { $procmux$308_Y [0] $procmux$308_Y [0] $procmux$308_Y [0] $procmux$308_Y [0] $procmux$308_Y [0] $procmux$308_Y [0] $procmux$308_Y [0] }
  Optimizing cells in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
  Optimizing cells in module \fetcher.
Performed a total of 5 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram'.
Finding identical cells in module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Finding identical cells in module `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram'.
Finding identical cells in module `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram'.
Finding identical cells in module `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram'.
Finding identical cells in module `\fetcher'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$369 ($dff) from module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram (D = $memrd$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1831$186_DATA, Q = \dout).
Adding EN signal on $procdff$375 ($adff) from module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a (D = $procmux$269_Y, Q = \wp).
Adding EN signal on $procdff$373 ($adff) from module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a (D = $procmux$259_Y, Q = \gb).
Adding EN signal on $procdff$374 ($adff) from module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a (D = $procmux$264_Y, Q = \rp).
Adding EN signal on $procdff$376 ($dff) from module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1783$240_DATA, Q = \out_b).
Adding EN signal on $procdff$380 ($dff) from module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1774$232_DATA, Q = \out_a).
Adding EN signal on $procdff$384 ($dff) from module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram (D = $memrd$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1831$204_DATA, Q = \dout).
Adding EN signal on $procdff$388 ($dff) from module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram (D = $memrd$\mem$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1831$195_DATA, Q = \dout).
Adding EN signal on $procdff$392 ($adff) from module fetcher (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1620$113_Y [13:0], Q = \mat_val_addr).
Adding EN signal on $procdff$393 ($adff) from module fetcher (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1628$119_Y [13:0], Q = \col_id_addr).
Adding EN signal on $procdff$394 ($adff) from module fetcher (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1635$124_Y [13:0], Q = \row_id_addr).
Adding EN signal on $procdff$395 ($adff) from module fetcher (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1619$112_Y [4:0], Q = \mat_val_lane).
Adding EN signal on $procdff$396 ($adff) from module fetcher (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1627$118_Y [4:0], Q = \col_id_lane).
Adding EN signal on $procdff$397 ($adff) from module fetcher (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1634$123_Y [4:0], Q = \row_id_lane).
Adding EN signal on $procdff$398 ($adff) from module fetcher (D = $procmux$337_Y, Q = \mat_val_wr_en).
Adding EN signal on $procdff$399 ($adff) from module fetcher (D = $procmux$332_Y, Q = \col_id_wr_en).
Adding EN signal on $procdff$400 ($adff) from module fetcher (D = $procmux$327_Y, Q = \row_id_wr_en).
Adding EN signal on $procdff$401 ($adff) from module fetcher (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v:1621$114_Y [14:0], Q = \counter).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram..
Finding unused cells or wires in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a..
Finding unused cells or wires in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram..
Finding unused cells or wires in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram..
Finding unused cells or wires in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram..
Finding unused cells or wires in module \fetcher..
Removed 38 unused cells and 248 unused wires.
<suppressed ~47 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
Optimizing module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
Optimizing module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Optimizing module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
<suppressed ~3 debug messages>
Optimizing module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
Optimizing module fetcher.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
  Optimizing cells in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
  Optimizing cells in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
  Optimizing cells in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
  Optimizing cells in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
  Optimizing cells in module \fetcher.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram'.
Finding identical cells in module `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram'.
Finding identical cells in module `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram'.
Finding identical cells in module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Finding identical cells in module `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram'.
Finding identical cells in module `\fetcher'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram..
Finding unused cells or wires in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram..
Finding unused cells or wires in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram..
Finding unused cells or wires in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a..
Finding unused cells or wires in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram..
Finding unused cells or wires in module \fetcher..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
Optimizing module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
Optimizing module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Optimizing module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Optimizing module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
Optimizing module fetcher.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fetcher..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
  Optimizing cells in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
  Optimizing cells in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
  Optimizing cells in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
  Optimizing cells in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
  Optimizing cells in module \fetcher.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram'.
Finding identical cells in module `$paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram'.
Finding identical cells in module `$paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram'.
Finding identical cells in module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Finding identical cells in module `$paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram'.
Finding identical cells in module `\fetcher'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram..
Finding unused cells or wires in module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram..
Finding unused cells or wires in module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram..
Finding unused cells or wires in module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a..
Finding unused cells or wires in module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram..
Finding unused cells or wires in module \fetcher..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram.
Optimizing module $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram.
Optimizing module $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram.
Optimizing module $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a.
Optimizing module $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram.
Optimizing module fetcher.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram ===

   Number of wires:                  9
   Number of wire bits:             70
   Number of public wires:           5
   Number of public wire bits:      32
   Number of memories:               1
   Number of memory bits:        70912
   Number of processes:              0
   Number of cells:                  6
     $dffe                           8
     $mux                           23

=== $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram ===

   Number of wires:                  9
   Number of wire bits:             70
   Number of public wires:           5
   Number of public wire bits:      32
   Number of memories:               1
   Number of memory bits:        70912
   Number of processes:              0
   Number of cells:                  6
     $dffe                           8
     $mux                           23

=== $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram ===

   Number of wires:                 17
   Number of wire bits:             95
   Number of public wires:           9
   Number of public wire bits:      41
   Number of memories:               1
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                 12
     $dffe                          16
     $mux                           24

=== $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a ===

   Number of wires:                 30
   Number of wire bits:             74
   Number of public wires:          16
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            6
     $adffe                          7
     $and                            3
     $eq                             6
     $logic_not                      1
     $mux                           15
     $reduce_bool                    7

=== $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram ===

   Number of wires:                  9
   Number of wire bits:             70
   Number of public wires:           5
   Number of public wire bits:      32
   Number of memories:               1
   Number of memory bits:        70912
   Number of processes:              0
   Number of cells:                  6
     $dffe                           8
     $mux                           23

=== fetcher ===

   Number of wires:                 57
   Number of wire bits:           1869
   Number of public wires:          31
   Number of public wire bits:    1347
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $add                          224
     $adffe                        168
     $ge                            32
     $mux                          192
     $ne                             6
     $not                            4
     $reduce_and                     6
     $shl                           96
     $shr                           96

=== design hierarchy ===

   fetcher                           1
     $paramod$0ee0f8a3f6e8feca374f9ca746b4c19a3b748c8a\spram      0
     $paramod$4586d4375756b22e45a146b84f0ebaf0220cb438\spram      0
     $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a      0
       $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      0
     $paramod$923ac07d8b3c251a850b4e4c66840dc210399d4b\spram      0

   Number of wires:                 57
   Number of wire bits:           1869
   Number of public wires:          31
   Number of public wire bits:    1347
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $add                          224
     $adffe                        168
     $ge                            32
     $mux                          192
     $ne                             6
     $not                            4
     $reduce_and                     6
     $shl                           96
     $shr                           96

Warnings: 103 unique messages, 103 total
End of script. Logfile hash: 2fa2b836d1, CPU: user 0.25s system 0.00s, MEM: 16.69 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 2x read_verilog (0 sec), 22% 5x opt_expr (0 sec), ...
