INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg opened at Sat Sep 20 00:22:08 -0700 2025
Execute     ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.786 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.107 sec.
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.244 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.112 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.272 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.258 sec.
Execute   create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
Execute   source ./lane_seg_hls/lane_seg/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
Execute     set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.044 GB.
Execute       set_directive_top lane_seg_top -name=lane_seg_top 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lane_seg_hls/lane_seg_support.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lane_seg_hls/lane_seg_support.cpp -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/.systemc_flag -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.99 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.841 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 7.809 sec.
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.bc {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lane_seg_hls/lane_seg_top.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lane_seg_hls/lane_seg_top.cpp -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/.systemc_flag -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.837 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/all.directive.json -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.252 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 7.472 sec.
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.bc {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 56.659 seconds; current allocated memory: 1.053 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.g.bc" "C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.g.bc"  
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_support.g.bc C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.g.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.1.lower.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.946 sec.
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lane_seg_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lane_seg_top -reflow-float-conversion -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.829 sec.
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.3.fpc.bc -only-needed Z:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lane_seg_top 
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: Z:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lane_seg_top -mllvm -hls-db-dir -mllvm C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=15 -x ir C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:164:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:171:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_3' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_133_4' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:133:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_134_5' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:134:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:60:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:61:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_9' is marked as complete unroll implied by the pipeline pragma (lane_seg_hls/lane_seg_support.cpp:62:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_8' (lane_seg_hls/lane_seg_support.cpp:164:20) in function 'enc1_ir0' completely with a factor of 16 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_9' (lane_seg_hls/lane_seg_support.cpp:171:35) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_3' (lane_seg_hls/lane_seg_support.cpp:128:20) in function 'enc1_ir0' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_133_4' (lane_seg_hls/lane_seg_support.cpp:133:35) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_5' (lane_seg_hls/lane_seg_support.cpp:134:39) in function 'enc1_ir0' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (lane_seg_hls/lane_seg_support.cpp:56:30) in function 'encoder0_c1' completely with a factor of 32 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (lane_seg_hls/lane_seg_support.cpp:60:34) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (lane_seg_hls/lane_seg_support.cpp:61:38) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_9' (lane_seg_hls/lane_seg_support.cpp:62:42) in function 'encoder0_c1' completely with a factor of 3 (lane_seg_hls/lane_seg_support.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_pw_w': Cyclic partitioning with factor 16 on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_pw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'enc1_dw_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\enc1_dw_w.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_b': Complete partitioning on dimension 1. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0)
INFO: [HLS 214-248] Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'lane_seg_top(float (*) [224][3], half (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'lane_seg_top(float (*) [224][3], half (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'lane_seg_top(float (*) [224][3], half (*) [112][16], unsigned int, unsigned int&, unsigned int&)::out0_enc0' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=3' for array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)::dw_out' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:127:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'padded' due to pipeline pragma (lane_seg_hls/lane_seg_support.cpp:52:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8enc1_ir0PA112_A32_DhPA112_A16_DhPA3_A1_S_PDhPA1_A32_S2_S8_E6dw_out': Cyclic partitioning with factor 2 on dimension 3. (lane_seg_hls/lane_seg_support.cpp:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_top.cpp:70:0)
INFO: [HLS 214-248] Applying array_partition to 'padded': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Complete partitioning on dimension 3. (lane_seg_hls/lane_seg_support.cpp:33:8)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1'(lane_seg_hls/lane_seg_support.cpp:36:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:36:22)
INFO: [HLS 214-115] Multiple burst writes of length 200704 and bit width 16 in loop 'VITIS_LOOP_161_6'(lane_seg_hls/lane_seg_support.cpp:161:23) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:161:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 25.079 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.058 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lane_seg_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.0.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 20.9 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 21 seconds. CPU system time: 0 seconds. Elapsed time: 20.937 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.1.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 13.001 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.135 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.149 seconds; current allocated memory: 1.161 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.g.1.bc to C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.1.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'encoder0_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_3' (lane_seg_hls/lane_seg_support.cpp:38) in function 'encoder0_c1' automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out.1' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)dw_out' in dimension 3 automatically.
Command         transform done; 51.207 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:127:9) to (lane_seg_hls/lane_seg_support.cpp:126:27) in function 'enc1_ir0'... converting 513 basic blocks.
Command         transform done; 4.586 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 55 seconds. CPU system time: 0 seconds. Elapsed time: 55.799 seconds; current allocated memory: 1.206 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.2.bc -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (lane_seg_hls/lane_seg_support.cpp:37:26) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (lane_seg_hls/lane_seg_support.cpp:36:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_4' (lane_seg_hls/lane_seg_support.cpp:50:22) in function 'encoder0_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (lane_seg_hls/lane_seg_support.cpp:125:23) in function 'enc1_ir0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_161_6' (lane_seg_hls/lane_seg_support.cpp:161:23) in function 'enc1_ir0'.
Execute           auto_get_db
Command         transform done; 60.354 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 61 seconds. CPU system time: 1 seconds. Elapsed time: 60.355 seconds; current allocated memory: 1.330 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 150.247 sec.
Command     elaborate done; 232.02 sec.
Execute     ap_eval exec zip -j C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.172 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
Execute       ap_set_top_model lane_seg_top 
Execute       get_model_list lane_seg_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model lane_seg_top 
Execute       preproc_iomode -model enc1_ir0 
Execute       preproc_iomode -model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 
Execute       preproc_iomode -model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 
Execute       preproc_iomode -model encoder0_c1 
Execute       preproc_iomode -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       preproc_iomode -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       preproc_iomode -model encoder0_c1_Pipeline_1 
Execute       get_model_list lane_seg_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: encoder0_c1_Pipeline_1 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 encoder0_c1 enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 enc1_ir0 lane_seg_top
INFO-FLOW: Configuring Module : encoder0_c1_Pipeline_1 ...
Execute       set_default_model encoder0_c1_Pipeline_1 
Execute       apply_spec_resource_limit encoder0_c1_Pipeline_1 
INFO-FLOW: Configuring Module : encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 ...
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       apply_spec_resource_limit encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
INFO-FLOW: Configuring Module : encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 ...
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       apply_spec_resource_limit encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
INFO-FLOW: Configuring Module : encoder0_c1 ...
Execute       set_default_model encoder0_c1 
Execute       apply_spec_resource_limit encoder0_c1 
INFO-FLOW: Configuring Module : enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 ...
Execute       set_default_model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 
Execute       apply_spec_resource_limit enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 
INFO-FLOW: Configuring Module : enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 ...
Execute       set_default_model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 
Execute       apply_spec_resource_limit enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 
INFO-FLOW: Configuring Module : enc1_ir0 ...
Execute       set_default_model enc1_ir0 
Execute       apply_spec_resource_limit enc1_ir0 
INFO-FLOW: Configuring Module : lane_seg_top ...
Execute       set_default_model lane_seg_top 
Execute       apply_spec_resource_limit lane_seg_top 
INFO-FLOW: Model list for preprocess: encoder0_c1_Pipeline_1 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 encoder0_c1 enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 enc1_ir0 lane_seg_top
INFO-FLOW: Preprocessing Module: encoder0_c1_Pipeline_1 ...
Execute       set_default_model encoder0_c1_Pipeline_1 
Execute       cdfg_preprocess -model encoder0_c1_Pipeline_1 
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_1 
INFO-FLOW: Preprocessing Module: encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 ...
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       cdfg_preprocess -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
INFO-FLOW: Preprocessing Module: encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 ...
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       cdfg_preprocess -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Command       cdfg_preprocess done; 0.118 sec.
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
INFO-FLOW: Preprocessing Module: encoder0_c1 ...
Execute       set_default_model encoder0_c1 
Execute       cdfg_preprocess -model encoder0_c1 
Execute       rtl_gen_preprocess encoder0_c1 
INFO-FLOW: Preprocessing Module: enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 ...
Execute       set_default_model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 
Execute       cdfg_preprocess -model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 
Command       cdfg_preprocess done; 1.547 sec.
Execute       rtl_gen_preprocess enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 
INFO-FLOW: Preprocessing Module: enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 ...
Execute       set_default_model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 
Execute       cdfg_preprocess -model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 
Execute       rtl_gen_preprocess enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 
INFO-FLOW: Preprocessing Module: enc1_ir0 ...
Execute       set_default_model enc1_ir0 
Execute       cdfg_preprocess -model enc1_ir0 
Execute       rtl_gen_preprocess enc1_ir0 
INFO-FLOW: Preprocessing Module: lane_seg_top ...
Execute       set_default_model lane_seg_top 
Execute       cdfg_preprocess -model lane_seg_top 
Execute       rtl_gen_preprocess lane_seg_top 
INFO-FLOW: Model list for synthesis: encoder0_c1_Pipeline_1 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 encoder0_c1 enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 enc1_ir0 lane_seg_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encoder0_c1_Pipeline_1 
Execute       schedule -model encoder0_c1_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.641 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.627 seconds; current allocated memory: 1.333 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.128 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling encoder0_c1_Pipeline_1.
Execute       set_default_model encoder0_c1_Pipeline_1 
Execute       bind -model encoder0_c1_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.104 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.334 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding encoder0_c1_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       schedule -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.73 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.841 seconds; current allocated memory: 1.335 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.138 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.sched.adb -f 
INFO-FLOW: Finish scheduling encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       bind -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.335 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.bind.adb -f 
INFO-FLOW: Finish binding encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       schedule -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 67, loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 147.068 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 146 seconds. CPU system time: 0 seconds. Elapsed time: 147.194 seconds; current allocated memory: 1.347 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.737 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.sched.adb -f 
Command       db_write done; 0.549 sec.
INFO-FLOW: Finish scheduling encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.
Execute       set_default_model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       bind -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.45 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.736 seconds; current allocated memory: 1.347 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.618 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.bind.adb -f 
Command       db_write done; 0.863 sec.
INFO-FLOW: Finish binding encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encoder0_c1 
Execute       schedule -model encoder0_c1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.619 seconds; current allocated memory: 1.347 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.111 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.sched.adb -f 
INFO-FLOW: Finish scheduling encoder0_c1.
Execute       set_default_model encoder0_c1 
Execute       bind -model encoder0_c1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.216 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.347 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.354 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.bind.adb -f 
INFO-FLOW: Finish binding encoder0_c1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 
Execute       schedule -model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 41, loop 'VITIS_LOOP_125_1_VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 217.312 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 217 seconds. CPU system time: 0 seconds. Elapsed time: 217.736 seconds; current allocated memory: 1.391 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.825 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2.sched.adb -f 
Command       db_write done; 1.254 sec.
INFO-FLOW: Finish scheduling enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2.
Execute       set_default_model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 
Execute       bind -model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 10.76 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 12.841 seconds; current allocated memory: 1.391 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.288 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2.bind.adb -f 
Command       db_write done; 1.697 sec.
INFO-FLOW: Finish binding enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 
Execute       schedule -model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'.
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' (loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164) and bus write operation ('gmem_out_addr_write_ln164', lane_seg_hls/lane_seg_support.cpp:164) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:164).
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 16, Depth = 83, loop 'VITIS_LOOP_161_6_VITIS_LOOP_162_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 108.691 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 111 seconds. CPU system time: 1 seconds. Elapsed time: 111.709 seconds; current allocated memory: 1.391 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.784 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7.sched.adb -f 
Command       db_write done; 0.24 sec.
INFO-FLOW: Finish scheduling enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7.
Execute       set_default_model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 
Execute       bind -model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.712 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.738 seconds; current allocated memory: 1.391 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.359 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7.bind.adb -f 
Command       db_write done; 0.284 sec.
INFO-FLOW: Finish binding enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model enc1_ir0 
Execute       schedule -model enc1_ir0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 1.391 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0.sched.adb -f 
INFO-FLOW: Finish scheduling enc1_ir0.
Execute       set_default_model enc1_ir0 
Execute       bind -model enc1_ir0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.394 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.391 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.887 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0.bind.adb -f 
INFO-FLOW: Finish binding enc1_ir0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lane_seg_top 
Execute       schedule -model lane_seg_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.391 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.sched.adb -f 
INFO-FLOW: Finish scheduling lane_seg_top.
Execute       set_default_model lane_seg_top 
Execute       bind -model lane_seg_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.666 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 1.391 GB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.186 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.bind.adb -f 
INFO-FLOW: Finish binding lane_seg_top.
Execute       get_model_list lane_seg_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_1 
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       rtl_gen_preprocess encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       rtl_gen_preprocess encoder0_c1 
Execute       rtl_gen_preprocess enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 
Execute       rtl_gen_preprocess enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 
Execute       rtl_gen_preprocess enc1_ir0 
Execute       rtl_gen_preprocess lane_seg_top 
INFO-FLOW: Model list for RTL generation: encoder0_c1_Pipeline_1 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 encoder0_c1 enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 enc1_ir0 lane_seg_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model encoder0_c1_Pipeline_1 -top_prefix lane_seg_top_ -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_1'.
Command       create_rtl_model done; 0.147 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.391 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl encoder0_c1_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top_encoder0_c1_Pipeline_1 
Execute       gen_rtl encoder0_c1_Pipeline_1 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top_encoder0_c1_Pipeline_1 
Execute       syn_report -csynth -model encoder0_c1_Pipeline_1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model encoder0_c1_Pipeline_1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model encoder0_c1_Pipeline_1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model encoder0_c1_Pipeline_1 -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.adb 
Execute       db_write -model encoder0_c1_Pipeline_1 -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info encoder0_c1_Pipeline_1 -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -top_prefix lane_seg_top_ -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
Command       create_rtl_model done; 0.356 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.391 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       gen_rtl encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
Execute       syn_report -csynth -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.113 sec.
Execute       syn_report -rtlxml -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.101 sec.
Execute       db_write -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.adb 
Execute       db_write -model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -top_prefix lane_seg_top_ -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline 'VITIS_LOOP_50_4_VITIS_LOOP_51_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' is 88665 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 864 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 864 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8ns_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 108 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'.
Command       create_rtl_model done; 2.048 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.929 seconds; current allocated memory: 1.435 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Execute       gen_rtl encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
Command       gen_rtl done; 0.106 sec.
Execute       syn_report -csynth -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 2.112 sec.
Execute       syn_report -rtlxml -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.01 sec.
Execute       syn_report -verbosereport -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.751 sec.
Execute       db_write -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.adb 
Command       db_write done; 1.907 sec.
Execute       db_write -model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 3.025 sec.
Execute       gen_tb_info encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder0_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model encoder0_c1 -top_prefix lane_seg_top_ -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'encoder0_c1' is 9010 from HDL expression: (1'b1 == ap_CS_fsm_state12)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder0_c1'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.325 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 8 seconds. Elapsed time: 18.975 seconds; current allocated memory: 1.514 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl encoder0_c1 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top_encoder0_c1 
Execute       gen_rtl encoder0_c1 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top_encoder0_c1 
Execute       syn_report -csynth -model encoder0_c1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.126 sec.
Execute       syn_report -rtlxml -model encoder0_c1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/encoder0_c1_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model encoder0_c1 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.506 sec.
Execute       db_write -model encoder0_c1 -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.adb 
Execute       db_write -model encoder0_c1 -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info encoder0_c1 -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 -top_prefix lane_seg_top_ -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2' is 9216 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp28_21856_mid2_reg_54915 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_16_1_1': 1152 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2'.
Command       create_rtl_model done; 2.87 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.989 seconds; current allocated memory: 1.583 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 
Command       gen_rtl done; 0.183 sec.
Execute       gen_rtl enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 
Command       gen_rtl done; 0.176 sec.
Execute       syn_report -csynth -model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.914 sec.
Execute       syn_report -rtlxml -model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.356 sec.
Execute       syn_report -verbosereport -model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 2.305 sec.
Execute       db_write -model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2.adb 
Command       db_write done; 2.288 sec.
Execute       db_write -model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 1.397 sec.
Execute       gen_tb_info enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 -top_prefix lane_seg_top_ -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7' pipeline 'VITIS_LOOP_161_6_VITIS_LOOP_162_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7'.
Command       create_rtl_model done; 0.818 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 19 seconds. Elapsed time: 28.233 seconds; current allocated memory: 1.734 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 
Execute       gen_rtl enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 
Execute       syn_report -csynth -model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.411 sec.
Execute       syn_report -rtlxml -model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.68 sec.
Execute       syn_report -verbosereport -model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.022 sec.
Execute       db_write -model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7.adb 
Command       db_write done; 0.951 sec.
Execute       db_write -model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.109 sec.
Execute       gen_tb_info enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc1_ir0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model enc1_ir0 -top_prefix lane_seg_top_ -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'enc1_ir0' is 9402 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc1_ir0'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.351 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 7.736 seconds; current allocated memory: 1.743 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl enc1_ir0 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top_enc1_ir0 
Execute       gen_rtl enc1_ir0 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top_enc1_ir0 
Execute       syn_report -csynth -model enc1_ir0 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/enc1_ir0_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.166 sec.
Execute       syn_report -rtlxml -model enc1_ir0 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/enc1_ir0_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model enc1_ir0 -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.103 sec.
Execute       db_write -model enc1_ir0 -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0.adb 
Execute       db_write -model enc1_ir0 -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.108 sec.
Execute       gen_tb_info enc1_ir0 -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lane_seg_top -top_prefix  -sub_prefix lane_seg_top_ -mg_file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out1_ir0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out1_ir0', 'ctrl', 'status', 'magic' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'lane_seg_top' is 5856, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state5), (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.727 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.533 seconds; current allocated memory: 1.771 GB.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl lane_seg_top -istop -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/vhdl/lane_seg_top 
Command       gen_rtl done; 0.499 sec.
Execute       gen_rtl lane_seg_top -istop -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/verilog/lane_seg_top 
Command       gen_rtl done; 0.215 sec.
Execute       syn_report -csynth -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/lane_seg_top_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.226 sec.
Execute       syn_report -rtlxml -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/lane_seg_top_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.199 sec.
Execute       syn_report -verbosereport -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.398 sec.
Execute       db_write -model lane_seg_top -f -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.adb 
Command       db_write done; 0.288 sec.
Execute       db_write -model lane_seg_top -bindview -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.135 sec.
Execute       gen_tb_info lane_seg_top -p C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top 
Command       gen_tb_info done; 0.113 sec.
Execute       export_constraint_db -f -tool general -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.constraint.tcl 
Execute       syn_report -designview -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.design.xml 
Command       syn_report done; 4.735 sec.
Execute       syn_report -csynthDesign -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/csynth.rpt -MHOut C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -wcfg -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model lane_seg_top -o C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.protoinst 
Execute       sc_get_clocks lane_seg_top 
Execute       sc_get_portdomain lane_seg_top 
INFO-FLOW: Model list for RTL component generation: encoder0_c1_Pipeline_1 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 encoder0_c1 enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 enc1_ir0 lane_seg_top
INFO-FLOW: Handling components in module [encoder0_c1_Pipeline_1] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_urem_8ns_3ns_2_12_1.
INFO-FLOW: Append model lane_seg_top_urem_8ns_3ns_2_12_1
INFO-FLOW: Found component lane_seg_top_mul_10ns_12ns_21_1_1.
INFO-FLOW: Append model lane_seg_top_mul_10ns_12ns_21_1_1
INFO-FLOW: Found component lane_seg_top_mac_muladd_7ns_7ns_7ns_13_4_1.
INFO-FLOW: Append model lane_seg_top_mac_muladd_7ns_7ns_7ns_13_4_1
INFO-FLOW: Found component lane_seg_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model lane_seg_top_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component lane_seg_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_sptohp_32ns_16_1_no_dsp_1.
INFO-FLOW: Append model lane_seg_top_sptohp_32ns_16_1_no_dsp_1
INFO-FLOW: Found component lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1.
INFO-FLOW: Append model lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1.
INFO-FLOW: Append model lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1
INFO-FLOW: Found component lane_seg_top_mul_7ns_9ns_15_1_1.
INFO-FLOW: Append model lane_seg_top_mul_7ns_9ns_15_1_1
INFO-FLOW: Found component lane_seg_top_urem_7ns_3ns_2_11_1.
INFO-FLOW: Append model lane_seg_top_urem_7ns_3ns_2_11_1
INFO-FLOW: Found component lane_seg_top_mul_7ns_8ns_13_1_1.
INFO-FLOW: Append model lane_seg_top_mul_7ns_8ns_13_1_1
INFO-FLOW: Found component lane_seg_top_mux_3_2_32_1_1.
INFO-FLOW: Append model lane_seg_top_mux_3_2_32_1_1
INFO-FLOW: Found component lane_seg_top_mac_muladd_6ns_6ns_6ns_11_4_1.
INFO-FLOW: Append model lane_seg_top_mac_muladd_6ns_6ns_6ns_11_4_1
INFO-FLOW: Found component lane_seg_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [encoder0_c1] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Handling components in module [enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_mul_64ns_66ns_129_1_1.
INFO-FLOW: Append model lane_seg_top_mul_64ns_66ns_129_1_1
INFO-FLOW: Found component lane_seg_top_mul_11s_7ns_11_1_1.
INFO-FLOW: Append model lane_seg_top_mul_11s_7ns_11_1_1
INFO-FLOW: Found component lane_seg_top_mul_6ns_7ns_11_1_1.
INFO-FLOW: Append model lane_seg_top_mul_6ns_7ns_11_1_1
INFO-FLOW: Found component lane_seg_top_mux_3_2_16_1_1.
INFO-FLOW: Append model lane_seg_top_mux_3_2_16_1_1
INFO-FLOW: Found component lane_seg_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [enc1_ir0] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W.
INFO-FLOW: Append model lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [lane_seg_top] ... 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.tcl 
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.
INFO-FLOW: Append model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: Found component lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W
INFO-FLOW: Found component lane_seg_top_gmem_in_m_axi.
INFO-FLOW: Append model lane_seg_top_gmem_in_m_axi
INFO-FLOW: Found component lane_seg_top_gmem_out_m_axi.
INFO-FLOW: Append model lane_seg_top_gmem_out_m_axi
INFO-FLOW: Found component lane_seg_top_control_s_axi.
INFO-FLOW: Append model lane_seg_top_control_s_axi
INFO-FLOW: Append model encoder0_c1_Pipeline_1
INFO-FLOW: Append model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3
INFO-FLOW: Append model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5
INFO-FLOW: Append model encoder0_c1
INFO-FLOW: Append model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2
INFO-FLOW: Append model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7
INFO-FLOW: Append model enc1_ir0
INFO-FLOW: Append model lane_seg_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lane_seg_top_urem_8ns_3ns_2_12_1 lane_seg_top_mul_10ns_12ns_21_1_1 lane_seg_top_mac_muladd_7ns_7ns_7ns_13_4_1 lane_seg_top_flow_control_loop_pipe_sequential_init lane_seg_top_mul_8ns_10ns_17_1_1 lane_seg_top_flow_control_loop_pipe_sequential_init lane_seg_top_sptohp_32ns_16_1_no_dsp_1 lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1 lane_seg_top_mul_7ns_9ns_15_1_1 lane_seg_top_urem_7ns_3ns_2_11_1 lane_seg_top_mul_7ns_8ns_13_1_1 lane_seg_top_mux_3_2_32_1_1 lane_seg_top_mac_muladd_6ns_6ns_6ns_11_4_1 lane_seg_top_flow_control_loop_pipe_sequential_init lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W lane_seg_top_mul_64ns_66ns_129_1_1 lane_seg_top_mul_11s_7ns_11_1_1 lane_seg_top_mul_6ns_7ns_11_1_1 lane_seg_top_mux_3_2_16_1_1 lane_seg_top_flow_control_loop_pipe_sequential_init lane_seg_top_flow_control_loop_pipe_sequential_init lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1 lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W lane_seg_top_gmem_in_m_axi lane_seg_top_gmem_out_m_axi lane_seg_top_control_s_axi encoder0_c1_Pipeline_1 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 encoder0_c1 enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 enc1_ir0 lane_seg_top
INFO-FLOW: Generating C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model lane_seg_top_urem_8ns_3ns_2_12_1
INFO-FLOW: To file: write model lane_seg_top_mul_10ns_12ns_21_1_1
INFO-FLOW: To file: write model lane_seg_top_mac_muladd_7ns_7ns_7ns_13_4_1
INFO-FLOW: To file: write model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lane_seg_top_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lane_seg_top_sptohp_32ns_16_1_no_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1
INFO-FLOW: To file: write model lane_seg_top_mul_7ns_9ns_15_1_1
INFO-FLOW: To file: write model lane_seg_top_urem_7ns_3ns_2_11_1
INFO-FLOW: To file: write model lane_seg_top_mul_7ns_8ns_13_1_1
INFO-FLOW: To file: write model lane_seg_top_mux_3_2_32_1_1
INFO-FLOW: To file: write model lane_seg_top_mac_muladd_6ns_6ns_6ns_11_4_1
INFO-FLOW: To file: write model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lane_seg_top_mul_64ns_66ns_129_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_11s_7ns_11_1_1
INFO-FLOW: To file: write model lane_seg_top_mul_6ns_7ns_11_1_1
INFO-FLOW: To file: write model lane_seg_top_mux_3_2_16_1_1
INFO-FLOW: To file: write model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lane_seg_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
INFO-FLOW: To file: write model lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lane_seg_top_gmem_in_m_axi
INFO-FLOW: To file: write model lane_seg_top_gmem_out_m_axi
INFO-FLOW: To file: write model lane_seg_top_control_s_axi
INFO-FLOW: To file: write model encoder0_c1_Pipeline_1
INFO-FLOW: To file: write model encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3
INFO-FLOW: To file: write model encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5
INFO-FLOW: To file: write model encoder0_c1
INFO-FLOW: To file: write model enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2
INFO-FLOW: To file: write model enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7
INFO-FLOW: To file: write model enc1_ir0
INFO-FLOW: To file: write model lane_seg_top
INFO-FLOW: Generating C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.124 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=15.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/vhdl' dstVlogDir='C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/vlog' tclDir='C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db' modelList='lane_seg_top_urem_8ns_3ns_2_12_1
lane_seg_top_mul_10ns_12ns_21_1_1
lane_seg_top_mac_muladd_7ns_7ns_7ns_13_4_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_mul_8ns_10ns_17_1_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_sptohp_32ns_16_1_no_dsp_1
lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1
lane_seg_top_mul_7ns_9ns_15_1_1
lane_seg_top_urem_7ns_3ns_2_11_1
lane_seg_top_mul_7ns_8ns_13_1_1
lane_seg_top_mux_3_2_32_1_1
lane_seg_top_mac_muladd_6ns_6ns_6ns_11_4_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W
lane_seg_top_mul_64ns_66ns_129_1_1
lane_seg_top_mul_11s_7ns_11_1_1
lane_seg_top_mul_6ns_7ns_11_1_1
lane_seg_top_mux_3_2_16_1_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W
lane_seg_top_gmem_in_m_axi
lane_seg_top_gmem_out_m_axi
lane_seg_top_control_s_axi
encoder0_c1_Pipeline_1
encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3
encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5
encoder0_c1
enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2
enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7
enc1_ir0
lane_seg_top
' expOnly='0'
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command       ap_source done; 0.173 sec.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command       ap_source done; 0.243 sec.
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.722 seconds; current allocated memory: 1.813 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='lane_seg_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='lane_seg_top_urem_8ns_3ns_2_12_1
lane_seg_top_mul_10ns_12ns_21_1_1
lane_seg_top_mac_muladd_7ns_7ns_7ns_13_4_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_mul_8ns_10ns_17_1_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_sptohp_32ns_16_1_no_dsp_1
lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1
lane_seg_top_mul_7ns_9ns_15_1_1
lane_seg_top_urem_7ns_3ns_2_11_1
lane_seg_top_mul_7ns_8ns_13_1_1
lane_seg_top_mux_3_2_32_1_1
lane_seg_top_mac_muladd_6ns_6ns_6ns_11_4_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W
lane_seg_top_mul_64ns_66ns_129_1_1
lane_seg_top_mul_11s_7ns_11_1_1
lane_seg_top_mul_6ns_7ns_11_1_1
lane_seg_top_mux_3_2_16_1_1
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_flow_control_loop_pipe_sequential_init
lane_seg_top_enc1_ir0_enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_RAM_AUTO_1R1W
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1
lane_seg_top_p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_RAM_AUTO_1R1W
lane_seg_top_gmem_in_m_axi
lane_seg_top_gmem_out_m_axi
lane_seg_top_control_s_axi
encoder0_c1_Pipeline_1
encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3
encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5
encoder0_c1
enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2
enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7
enc1_ir0
lane_seg_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_1.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/encoder0_c1.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/enc1_ir0.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/lane_seg_top.constraint.tcl 
Execute       sc_get_clocks lane_seg_top 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/impl/misc/lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/impl/misc/lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/impl/misc/lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/impl/misc/lane_seg_top_sptohp_32ns_16_1_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE lane_seg_top LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_in_m_axi_U SOURCE {} VARIABLE {} MODULE lane_seg_top LOOP {} BUNDLEDNAME gmem_in DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_out_m_axi_U SOURCE {} VARIABLE {} MODULE lane_seg_top LOOP {} BUNDLEDNAME gmem_out DSP 0 BRAM 2 URAM 0}} report_dict {TOPINST lane_seg_top MODULE2INSTS {lane_seg_top lane_seg_top encoder0_c1 grp_encoder0_c1_fu_758 encoder0_c1_Pipeline_1 grp_encoder0_c1_Pipeline_1_fu_737 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_795 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_829 enc1_ir0 grp_enc1_ir0_fu_1341 enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 grp_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_fu_692 enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 grp_enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7_fu_1336} INST2MODULE {lane_seg_top lane_seg_top grp_encoder0_c1_fu_758 encoder0_c1 grp_encoder0_c1_Pipeline_1_fu_737 encoder0_c1_Pipeline_1 grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_795 encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_829 encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 grp_enc1_ir0_fu_1341 enc1_ir0 grp_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_fu_692 enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 grp_enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7_fu_1336 enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7} INSTDATA {lane_seg_top {DEPTH 1 CHILDREN {grp_encoder0_c1_fu_758 grp_enc1_ir0_fu_1341}} grp_encoder0_c1_fu_758 {DEPTH 2 CHILDREN {grp_encoder0_c1_Pipeline_1_fu_737 grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_795 grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_829}} grp_encoder0_c1_Pipeline_1_fu_737 {DEPTH 3 CHILDREN {}} grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_795 {DEPTH 3 CHILDREN {}} grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_829 {DEPTH 3 CHILDREN {}} grp_enc1_ir0_fu_1341 {DEPTH 2 CHILDREN {grp_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_fu_692 grp_enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7_fu_1336}} grp_enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2_fu_692 {DEPTH 3 CHILDREN {}} grp_enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7_fu_1336 {DEPTH 3 CHILDREN {}}} MODULEDATA {encoder0_c1_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_34_fu_557_p2 SOURCE {} VARIABLE empty_34 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_566_p2 SOURCE {} VARIABLE next_mul LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul3615_fu_672_p2 SOURCE {} VARIABLE next_mul3615 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_7ns_7ns_13_4_1_U5 SOURCE {} VARIABLE empty_37 LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U2 SOURCE {} VARIABLE mul67 LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U3 SOURCE {} VARIABLE mul LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_7ns_7ns_13_4_1_U5 SOURCE {} VARIABLE empty_41 LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem3617_fu_707_p2 SOURCE {} VARIABLE next_urem3617 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem_fu_634_p2 SOURCE {} VARIABLE next_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next1473_fu_751_p2 SOURCE {} VARIABLE indvars_iv_next1473 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U40 SOURCE lane_seg_hls/lane_seg_support.cpp:38 VARIABLE mul_ln38 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_570_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next1476_mid1_fu_596_p2 SOURCE {} VARIABLE indvars_iv_next1476_mid1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next14763620_fu_602_p2 SOURCE {} VARIABLE indvars_iv_next14763620 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U37 SOURCE lane_seg_hls/lane_seg_support.cpp:36 VARIABLE mul_ln36 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_7ns_7ns_13_4_1_U42 SOURCE lane_seg_hls/lane_seg_support.cpp:36 VARIABLE mul_ln36_1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next1473_dup_fu_672_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:36 VARIABLE indvars_iv_next1473_dup LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next1473_mid1_fu_783_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:36 VARIABLE indvars_iv_next1473_mid1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U41 SOURCE lane_seg_hls/lane_seg_support.cpp:38 VARIABLE mul_ln38_1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_7ns_7ns_13_4_1_U42 SOURCE lane_seg_hls/lane_seg_support.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_706_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_712_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_2_fu_18256_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:50 VARIABLE add_ln50_2 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_18268_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U1892 SOURCE lane_seg_hls/lane_seg_support.cpp:50 VARIABLE mul_ln50 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_11_4_1_U2013 SOURCE lane_seg_hls/lane_seg_support.cpp:50 VARIABLE mul_ln50_4 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U1894 SOURCE lane_seg_hls/lane_seg_support.cpp:50 VARIABLE mul_ln50_1 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_8ns_13_1_1_U1895 SOURCE lane_seg_hls/lane_seg_support.cpp:50 VARIABLE mul_ln50_5 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U1896 SOURCE lane_seg_hls/lane_seg_support.cpp:50 VARIABLE mul_ln50_2 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_8ns_13_1_1_U1897 SOURCE lane_seg_hls/lane_seg_support.cpp:50 VARIABLE mul_ln50_6 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_18400_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U1898 SOURCE lane_seg_hls/lane_seg_support.cpp:50 VARIABLE mul_ln50_3 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_8ns_13_1_1_U1899 SOURCE lane_seg_hls/lane_seg_support.cpp:52 VARIABLE mul_ln52 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U1900 SOURCE lane_seg_hls/lane_seg_support.cpp:51 VARIABLE mul_ln51 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_11_4_1_U2013 SOURCE lane_seg_hls/lane_seg_support.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U1902 SOURCE lane_seg_hls/lane_seg_support.cpp:56 VARIABLE mul_ln56 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_18494_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_18531_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_1 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_2_fu_18568_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_2 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U100 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U996 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_1 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U132 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_1 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1028 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_2 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U164 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_2 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U1903 SOURCE lane_seg_hls/lane_seg_support.cpp:62 VARIABLE mul_ln62 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_3_fu_18635_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_3 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_4_fu_18672_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_4 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_5_fu_18709_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_5 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1060 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_3 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U196 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_3 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1092 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_4 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U228 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_4 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1124 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_5 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U260 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_5 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_33_fu_18746_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:54 VARIABLE empty_33 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U1904 SOURCE lane_seg_hls/lane_seg_support.cpp:62 VARIABLE mul_ln62_1 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_6_fu_18776_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_6 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_7_fu_18813_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_7 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_8_fu_18850_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:63 VARIABLE add_ln63_8 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1156 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_6 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1188 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_7 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U324 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_7 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1220 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_8 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U356 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_8 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1252 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_9 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U388 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_9 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1284 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_10 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U420 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_10 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1316 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_11 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U452 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_11 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1348 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_12 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U484 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_12 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1380 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_13 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U516 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_13 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1412 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_14 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U548 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_14 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1444 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_15 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U580 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_15 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1476 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_16 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U612 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_16 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1508 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_17 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U644 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_17 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1540 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_18 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U676 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_18 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1572 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_19 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U708 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_19 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1604 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_20 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U740 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_20 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1636 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_21 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U772 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_21 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1668 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_22 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U804 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_22 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1700 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_23 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U836 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_23 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1732 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_24 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U868 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_24 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1764 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_25 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U900 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_25 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1796 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_26 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U932 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_26 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U101 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_864 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U997 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_27 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U133 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_28 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1029 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_28 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U165 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_29 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1061 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_29 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U197 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_30 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1093 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_30 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U229 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_31 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1125 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_31 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U261 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_32 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1157 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_32 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1189 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_33 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U325 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_34 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1221 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_34 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U357 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_35 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1253 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_35 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U389 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_36 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1285 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_36 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U421 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_37 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1317 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_37 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U453 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_38 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1349 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_38 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U485 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_39 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1381 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_39 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U517 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_40 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1413 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_40 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U549 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_41 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1445 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_41 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U581 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_42 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1477 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_42 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U613 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_43 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1509 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_43 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U645 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_44 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1541 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_44 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U677 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_45 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1573 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_45 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U709 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_46 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1605 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_46 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U741 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_47 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1637 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_47 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U773 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_48 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1669 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_48 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U805 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_49 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1701 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_49 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U837 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_50 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1733 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_50 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U869 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_51 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1765 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_51 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U901 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_52 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1797 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_52 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U933 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_53 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U102 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_54 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U998 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_54 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U134 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_55 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1030 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_55 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U166 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_56 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1062 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_56 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U198 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_57 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1094 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_57 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U230 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_58 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1126 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_58 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U262 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_59 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1158 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_59 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1190 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_60 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U326 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_61 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1222 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_61 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U358 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_62 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1254 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_62 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U390 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_63 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1286 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_63 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U422 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_64 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1318 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_64 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U454 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_65 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1350 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_65 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U486 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_66 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1382 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_66 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U518 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_67 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1414 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_67 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U550 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_68 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1446 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_68 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U582 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_69 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1478 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_69 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U614 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_70 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1510 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_70 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U646 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_71 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1542 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_71 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U678 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_72 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1574 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_72 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U710 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_73 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1606 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_73 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U742 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_74 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1638 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_74 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U774 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_75 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1670 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_75 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U806 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_76 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1702 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_76 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U838 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_77 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1734 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_77 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U870 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_78 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1766 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_78 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U902 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_79 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1798 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_79 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U934 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_80 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U103 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_81 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U999 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_81 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U135 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_82 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1031 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_82 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U167 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_83 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1063 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_83 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U199 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_84 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1095 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_84 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U231 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_85 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1127 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_85 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U263 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_86 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1159 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_86 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1191 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_87 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U327 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_88 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1223 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_88 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U359 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_89 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1255 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_89 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U391 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_90 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1287 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_90 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U423 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_91 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1319 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_91 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U455 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_92 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1351 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_92 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U487 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_93 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1383 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_93 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U519 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_94 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1415 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_94 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U551 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_95 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1447 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_95 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U583 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_96 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1479 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_96 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U615 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_97 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1511 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_97 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U647 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_98 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1543 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_98 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U679 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_99 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1575 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_99 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U711 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_100 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1607 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_100 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U743 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_101 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1639 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_101 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U775 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_102 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1671 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_102 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U807 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_103 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1703 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_103 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U839 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_104 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1735 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_104 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U871 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_105 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1767 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_105 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U903 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_106 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1799 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_106 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U935 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_107 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U104 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_108 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1000 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_108 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U136 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_109 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1032 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_109 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U168 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_110 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1064 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_110 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U200 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_111 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1096 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_111 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U232 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_112 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1128 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_112 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U264 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_113 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1160 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_113 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1192 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_114 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U328 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_115 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1224 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_115 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U360 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_116 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1256 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_116 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U392 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_117 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1288 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_117 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U424 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_118 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1320 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_118 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U456 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_119 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1352 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_119 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U488 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_120 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1384 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_120 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U520 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_121 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1416 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_121 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U552 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_122 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1448 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_122 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U584 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_123 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1480 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_123 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U616 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_124 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1512 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_124 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U648 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_125 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1544 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_125 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U680 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_126 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1576 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_126 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U712 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_127 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1608 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_127 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U744 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_128 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1640 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_128 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U776 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_129 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1672 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_129 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U808 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_130 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1704 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_130 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U840 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_131 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1736 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_131 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U872 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_132 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1768 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_132 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U904 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_133 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1800 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_133 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U936 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_134 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U105 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_135 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1001 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_135 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U137 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_136 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1033 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_136 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U169 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_137 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1065 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_137 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U201 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_138 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1097 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_138 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U233 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_139 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1129 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_139 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U265 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_140 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1161 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_140 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1193 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_141 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U329 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_142 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1225 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_142 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U361 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_143 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1257 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_143 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U393 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_144 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1289 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_144 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U425 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_145 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1321 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_145 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U457 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_146 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1353 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_146 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U489 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_147 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1385 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_147 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U521 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_148 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1417 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_148 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U553 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_149 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1449 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_149 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U585 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_150 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1481 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_150 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U617 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_151 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1513 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_151 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U649 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_152 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1545 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_152 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U681 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_153 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1577 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_153 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U713 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_154 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1609 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_154 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U745 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_155 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1641 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_155 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U777 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_156 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1673 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_156 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U809 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_157 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1705 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_157 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U841 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_158 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1737 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_158 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U873 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_159 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1769 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_159 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U905 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_160 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1801 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_160 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U937 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_161 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U106 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_162 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1002 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_162 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U138 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_163 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1034 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_163 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U170 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_164 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1066 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_164 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U202 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_165 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1098 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_165 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U234 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_166 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1130 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_166 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U266 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_167 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1162 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_167 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1194 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_168 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U330 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_169 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1226 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_169 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U362 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_170 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1258 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_170 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U394 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_171 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1290 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_171 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U426 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_172 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1322 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_172 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U458 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_173 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1354 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_173 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U490 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_174 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1386 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_174 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U522 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_175 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1418 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_175 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U554 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_176 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1450 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_176 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U586 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_177 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1482 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_177 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U618 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_178 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1514 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_178 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U650 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_179 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1546 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_179 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U682 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_180 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1578 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_180 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U714 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_181 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1610 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_181 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U746 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_182 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1642 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_182 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U778 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_183 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1674 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_183 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U810 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_184 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1706 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_184 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U842 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_185 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1738 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_185 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U874 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_186 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1770 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_186 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U906 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_187 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1802 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_187 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U938 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_188 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U107 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_189 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1003 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_189 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U139 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_190 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1035 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_190 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U171 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_191 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1067 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_191 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U203 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_192 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1099 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_192 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U235 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_193 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1131 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_193 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U267 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_194 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1163 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_194 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1195 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_195 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U331 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_196 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1227 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_196 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U363 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_197 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1259 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_197 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U395 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_198 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1291 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_198 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U427 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_199 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1323 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_199 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U459 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_200 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1355 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_200 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U491 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_201 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1387 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_201 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U523 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_202 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1419 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_202 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U555 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_203 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1451 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_203 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U587 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_204 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1483 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_204 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U619 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_205 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1515 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_205 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U651 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_206 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1547 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_206 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U683 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_207 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1579 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_207 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U715 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_208 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1611 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_208 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U747 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_209 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1643 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_209 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U779 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_210 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1675 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_210 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U811 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_211 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1707 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_211 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U843 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_212 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1739 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_212 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U875 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_213 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1771 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_213 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U907 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_214 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1803 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_214 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U939 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_215 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U108 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_216 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1004 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_216 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U140 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_217 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1036 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_217 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U172 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_218 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1068 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_218 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U204 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_219 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1100 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_219 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U236 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_220 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1132 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_220 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U268 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_221 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1164 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_221 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1196 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_222 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U332 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_223 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1228 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_223 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U364 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_224 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1260 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_224 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U396 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_225 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1292 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_225 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U428 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_226 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1324 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_226 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U460 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_227 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1356 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_227 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U492 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_228 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1388 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_228 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U524 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_229 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1420 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_229 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U556 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_230 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1452 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_230 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U588 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_231 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1484 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_231 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U620 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_232 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1516 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_232 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U652 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_233 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1548 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_233 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U684 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_234 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1580 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_234 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U716 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_235 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1612 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_235 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U748 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_236 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1644 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_236 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U780 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_237 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1676 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_237 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U812 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_238 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1708 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_238 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U844 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_239 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1740 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_239 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U876 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_240 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1772 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_240 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U908 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_241 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1804 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_241 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U940 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_242 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U109 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_243 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1005 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_243 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U141 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_244 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1037 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_244 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U173 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_245 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1069 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_245 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U205 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_246 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1101 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_246 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U237 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_247 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1133 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_247 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U269 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_248 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1165 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_248 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1197 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_249 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U333 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_250 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1229 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_250 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U365 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_251 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1261 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_251 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U397 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_252 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1293 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_252 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U429 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_253 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1325 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_253 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U461 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_254 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1357 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_254 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U493 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_255 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1389 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_255 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U525 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_256 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1421 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_256 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U557 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_257 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1453 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_257 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U589 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_258 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1485 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_258 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U621 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_259 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1517 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_259 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U653 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_260 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1549 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_260 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U685 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_261 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1581 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_261 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U717 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_262 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1613 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_262 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U749 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_263 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1645 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_263 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U781 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_264 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1677 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_264 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U813 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_265 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1709 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_265 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U845 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_266 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1741 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_266 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U877 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_267 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1773 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_267 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U909 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_268 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1805 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_268 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U941 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_269 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U110 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_270 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1006 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_270 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U142 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_271 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1038 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_271 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U174 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_272 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1070 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_272 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U206 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_273 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1102 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_273 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U238 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_274 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1134 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_274 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U270 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_275 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1166 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_275 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1198 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_276 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U334 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_277 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1230 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_277 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U366 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_278 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1262 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_278 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U398 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_279 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1294 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_279 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U430 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_280 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1326 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_280 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U462 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_281 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1358 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_281 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U494 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_282 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1390 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_282 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U526 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_283 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1422 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_283 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U558 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_284 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1454 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_284 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U590 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_285 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1486 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_285 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U622 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_286 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1518 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_286 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U654 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_287 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1550 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_287 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U686 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_288 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1582 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_288 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U718 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_289 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1614 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_289 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U750 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_290 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1646 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_290 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U782 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_291 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1678 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_291 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U814 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_292 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1710 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_292 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U846 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_293 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1742 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_293 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U878 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_294 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1774 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_294 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U910 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_295 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1806 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_295 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U942 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_296 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U111 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_297 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1007 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_297 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U143 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_298 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1039 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_298 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U175 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_299 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1071 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_299 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U207 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_300 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1103 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_300 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U239 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_301 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1135 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_301 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U271 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_302 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1167 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_302 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1199 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_303 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U335 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_304 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1231 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_304 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U367 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_305 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1263 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_305 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U399 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_306 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1295 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_306 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U431 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_307 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1327 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_307 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U463 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_308 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1359 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_308 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U495 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_309 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1391 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_309 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U527 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_310 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1423 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_310 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U559 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_311 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1455 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_311 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U591 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_312 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1487 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_312 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U623 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_313 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1519 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_313 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U655 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_314 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1551 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_314 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U687 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_315 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1583 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_315 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U719 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_316 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1615 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_316 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U751 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_317 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1647 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_317 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U783 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_318 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1679 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_318 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U815 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_319 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1711 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_319 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U847 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_320 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1743 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_320 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U879 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_321 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1775 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_321 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U911 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_322 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1807 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_322 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U943 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_323 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U112 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_324 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1008 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_324 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U144 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_325 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1040 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_325 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U176 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_326 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1072 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_326 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U208 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_327 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1104 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_327 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U240 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_328 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1136 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_328 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U272 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_329 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1168 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_329 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1200 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_330 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U336 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_331 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1232 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_331 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U368 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_332 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1264 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_332 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U400 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_333 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1296 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_333 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U432 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_334 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1328 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_334 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U464 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_335 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1360 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_335 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U496 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_336 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1392 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_336 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U528 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_337 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1424 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_337 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U560 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_338 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1456 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_338 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U592 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_339 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1488 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_339 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U624 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_340 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1520 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_340 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U656 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_341 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1552 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_341 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U688 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_342 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1584 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_342 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U720 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_343 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1616 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_343 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U752 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_344 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1648 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_344 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U784 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_345 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1680 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_345 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U816 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_346 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1712 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_346 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U848 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_347 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1744 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_347 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U880 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_348 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1776 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_348 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U912 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_349 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1808 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_349 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U944 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_350 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U113 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_351 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1009 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_351 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U145 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_352 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1041 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_352 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U177 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_353 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1073 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_353 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U209 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_354 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1105 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_354 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U241 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_355 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1137 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_355 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U273 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_356 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1169 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_356 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1201 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_357 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U337 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_358 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1233 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_358 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U369 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_359 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1265 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_359 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U401 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_360 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1297 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_360 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U433 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_361 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1329 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_361 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U465 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_362 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1361 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_362 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U497 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_363 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1393 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_363 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U529 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_364 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1425 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_364 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U561 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_365 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1457 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_365 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U593 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_366 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1489 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_366 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U625 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_367 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1521 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_367 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U657 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_368 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1553 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_368 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U689 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_369 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1585 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_369 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U721 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_370 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1617 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_370 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U753 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_371 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1649 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_371 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U785 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_372 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1681 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_372 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U817 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_373 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1713 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_373 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U849 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_374 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1745 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_374 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U881 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_375 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1777 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_375 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U913 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_376 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1809 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_376 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U945 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_377 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U114 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_378 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1010 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_378 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U146 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_379 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1042 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_379 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U178 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_380 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1074 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_380 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U210 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_381 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1106 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_381 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U242 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_382 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1138 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_382 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U274 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_383 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1170 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_383 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1202 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_384 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U338 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_385 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1234 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_385 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U370 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_386 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1266 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_386 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U402 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_387 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1298 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_387 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U434 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_388 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1330 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_388 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U466 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_389 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1362 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_389 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U498 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_390 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1394 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_390 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U530 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_391 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1426 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_391 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U562 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_392 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1458 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_392 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U594 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_393 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1490 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_393 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U626 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_394 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1522 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_394 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U658 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_395 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1554 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_395 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U690 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_396 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1586 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_396 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U722 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_397 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1618 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_397 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U754 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_398 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1650 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_398 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U786 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_399 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1682 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_399 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U818 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_400 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1714 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_400 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U850 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_401 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1746 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_401 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U882 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_402 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1778 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_402 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U914 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_403 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1810 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_403 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U946 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_404 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U115 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_405 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1011 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_405 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U147 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_406 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1043 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_406 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U179 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_407 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1075 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_407 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U211 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_408 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1107 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_408 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U243 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_409 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1139 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_409 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U275 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_410 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1171 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_410 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1203 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_411 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U339 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_412 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1235 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_412 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U371 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_413 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1267 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_413 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U403 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_414 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1299 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_414 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U435 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_415 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1331 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_415 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U467 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_416 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1363 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_416 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U499 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_417 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1395 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_417 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U531 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_418 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1427 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_418 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U563 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_419 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1459 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_419 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U595 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_420 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1491 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_420 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U627 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_421 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1523 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_421 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U659 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_422 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1555 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_422 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U691 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_423 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1587 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_423 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U723 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_424 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1619 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_424 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U755 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_425 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1651 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_425 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U787 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_426 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1683 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_426 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U819 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_427 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1715 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_427 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U851 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_428 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1747 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_428 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U883 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_429 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1779 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_429 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U915 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_430 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1811 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_430 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U947 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_431 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U116 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_432 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1012 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_432 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U148 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_433 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1044 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_433 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U180 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_434 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1076 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_434 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U212 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_435 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1108 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_435 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U244 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_436 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1140 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_436 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U276 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_437 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1172 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_437 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1204 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_438 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U340 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_439 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1236 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_439 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U372 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_440 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1268 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_440 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U404 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_441 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1300 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_441 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U436 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_442 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1332 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_442 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U468 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_443 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1364 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_443 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U500 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_444 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1396 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_444 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U532 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_445 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1428 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_445 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U564 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_446 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1460 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_446 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U596 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_447 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1492 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_447 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U628 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_448 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1524 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_448 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U660 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_449 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1556 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_449 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U692 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_450 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1588 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_450 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U724 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_451 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1620 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_451 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U756 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_452 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1652 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_452 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U788 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_453 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1684 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_453 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U820 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_454 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1716 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_454 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U852 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_455 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1748 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_455 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U884 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_456 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1780 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_456 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U916 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_457 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1812 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_457 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U948 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_458 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U117 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_459 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1013 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_459 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U149 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_460 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1045 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_460 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U181 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_461 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1077 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_461 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U213 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_462 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1109 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_462 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U245 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_463 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1141 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_463 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U277 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_464 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1173 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_464 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1205 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_465 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U341 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_466 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1237 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_466 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U373 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_467 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1269 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_467 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U405 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_468 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1301 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_468 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U437 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_469 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1333 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_469 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U469 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_470 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1365 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_470 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U501 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_471 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1397 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_471 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U533 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_472 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1429 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_472 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U565 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_473 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1461 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_473 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U597 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_474 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1493 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_474 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U629 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_475 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1525 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_475 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U661 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_476 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1557 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_476 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U693 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_477 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1589 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_477 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U725 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_478 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1621 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_478 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U757 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_479 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1653 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_479 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U789 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_480 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1685 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_480 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U821 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_481 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1717 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_481 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U853 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_482 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1749 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_482 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U885 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_483 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1781 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_483 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U917 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_484 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1813 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_484 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U949 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_485 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U118 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_486 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1014 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_486 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U150 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_487 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1046 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_487 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U182 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_488 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1078 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_488 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U214 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_489 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1110 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_489 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U246 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_490 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1142 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_490 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U278 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_491 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1174 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_491 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1206 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_492 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U342 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_493 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1238 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_493 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U374 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_494 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1270 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_494 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U406 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_495 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1302 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_495 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U438 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_496 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1334 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_496 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U470 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_497 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1366 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_497 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U502 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_498 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1398 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_498 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U534 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_499 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1430 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_499 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U566 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_500 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1462 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_500 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U598 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_501 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1494 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_501 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U630 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_502 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1526 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_502 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U662 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_503 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1558 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_503 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U694 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_504 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1590 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_504 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U726 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_505 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1622 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_505 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U758 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_506 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1654 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_506 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U790 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_507 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1686 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_507 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U822 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_508 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1718 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_508 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U854 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_509 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1750 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_509 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U886 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_510 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1782 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_510 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U918 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_511 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1814 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_511 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U950 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_512 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U119 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_513 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1015 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_513 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U151 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_514 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1047 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_514 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U183 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_515 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1079 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_515 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U215 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_516 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1111 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_516 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U247 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_517 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1143 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_517 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U279 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_518 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1175 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_518 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1207 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_519 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U343 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_520 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1239 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_520 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U375 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_521 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1271 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_521 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U407 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_522 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1303 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_522 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U439 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_523 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1335 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_523 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U471 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_524 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1367 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_524 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U503 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_525 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1399 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_525 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U535 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_526 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1431 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_526 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U567 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_527 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1463 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_527 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U599 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_528 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1495 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_528 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U631 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_529 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1527 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_529 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U663 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_530 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1559 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_530 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U695 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_531 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1591 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_531 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U727 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_532 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1623 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_532 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U759 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_533 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1655 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_533 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U791 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_534 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1687 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_534 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U823 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_535 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1719 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_535 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U855 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_536 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1751 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_536 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U887 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_537 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1783 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_537 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U919 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_538 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1815 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_538 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U951 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_539 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U120 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_540 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1016 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_540 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U152 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_541 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1048 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_541 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U184 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_542 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1080 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_542 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U216 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_543 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1112 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_543 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U248 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_544 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1144 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_544 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U280 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_545 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1176 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_545 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1208 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_546 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U344 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_547 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1240 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_547 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U376 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_548 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1272 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_548 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U408 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_549 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1304 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_549 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U440 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_550 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1336 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_550 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U472 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_551 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1368 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_551 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U504 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_552 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1400 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_552 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U536 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_553 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1432 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_553 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U568 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_554 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1464 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_554 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U600 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_555 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1496 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_555 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U632 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_556 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1528 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_556 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U664 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_557 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1560 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_557 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U696 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_558 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1592 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_558 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U728 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_559 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1624 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_559 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U760 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_560 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1656 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_560 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U792 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_561 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1688 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_561 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U824 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_562 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1720 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_562 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U856 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_563 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1752 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_563 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U888 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_564 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1784 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_564 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U920 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_565 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1816 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_565 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U952 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_566 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U121 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_567 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1017 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_567 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U153 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_568 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1049 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_568 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U185 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_569 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1081 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_569 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U217 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_570 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1113 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_570 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U249 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_571 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1145 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_571 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U281 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_572 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1177 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_572 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1209 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_573 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U345 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_574 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1241 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_574 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U377 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_575 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1273 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_575 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U409 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_576 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1305 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_576 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U441 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_577 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1337 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_577 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U473 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_578 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1369 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_578 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U505 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_579 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1401 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_579 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U537 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_580 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1433 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_580 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U569 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_581 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1465 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_581 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U601 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_582 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1497 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_582 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U633 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_583 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1529 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_583 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U665 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_584 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1561 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_584 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U697 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_585 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1593 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_585 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U729 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_586 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1625 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_586 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U761 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_587 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1657 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_587 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U793 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_588 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1689 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_588 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U825 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_589 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1721 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_589 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U857 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_590 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1753 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_590 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U889 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_591 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1785 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_591 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U921 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_592 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1817 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_592 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U953 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_593 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U122 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_594 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1018 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_594 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U154 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_595 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1050 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_595 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U186 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_596 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1082 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_596 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U218 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_597 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1114 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_597 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U250 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_598 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1146 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_598 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1178 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_599 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U314 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_600 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1210 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_600 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U346 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_601 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1242 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_601 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U378 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_602 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1274 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_602 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U410 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_603 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1306 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_603 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U442 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_604 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1338 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_604 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U474 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_605 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1370 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_605 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U506 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_606 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1402 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_606 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U538 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_607 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1434 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_607 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U570 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_608 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1466 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_608 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U602 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_609 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1498 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_609 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U634 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_610 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1530 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_610 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U666 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_611 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1562 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_611 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U698 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_612 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1594 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_612 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U730 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_613 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1626 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_613 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U762 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_614 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1658 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_614 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U794 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_615 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1690 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_615 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U826 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_616 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1722 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_616 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U858 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_617 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1754 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_617 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U890 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_618 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1786 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_618 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U922 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_619 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1818 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_619 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U954 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_620 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U123 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_621 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1019 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_621 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U155 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_622 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1051 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_622 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U187 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_623 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1083 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_623 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U219 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_624 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1115 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_624 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U251 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_625 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1147 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_625 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1179 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_626 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U315 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_627 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1211 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_627 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U347 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_628 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1243 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_628 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U379 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_629 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1275 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_629 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U411 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_630 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1307 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_630 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U443 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_631 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1339 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_631 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U475 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_632 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1371 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_632 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U507 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_633 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1403 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_633 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U539 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_634 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1435 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_634 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U571 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_635 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1467 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_635 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U603 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_636 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1499 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_636 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U635 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_637 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1531 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_637 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U667 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_638 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1563 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_638 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U699 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_639 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1595 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_639 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U731 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_640 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1627 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_640 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U763 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_641 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1659 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_641 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U795 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_642 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1691 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_642 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U827 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_643 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1723 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_643 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U859 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_644 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1755 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_644 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U891 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_645 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1787 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_645 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U923 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_646 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1819 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_646 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U955 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_647 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U124 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_648 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1020 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_648 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U156 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_649 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1052 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_649 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U188 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_650 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1084 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_650 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U220 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_651 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1116 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_651 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U252 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_652 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1148 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_652 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1180 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_653 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U316 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_654 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1212 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_654 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U348 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_655 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1244 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_655 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U380 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_656 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1276 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_656 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U412 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_657 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1308 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_657 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U444 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_658 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1340 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_658 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U476 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_659 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1372 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_659 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U508 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_660 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1404 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_660 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U540 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_661 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1436 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_661 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U572 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_662 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1468 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_662 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U604 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_663 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1500 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_663 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U636 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_664 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1532 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_664 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U668 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_665 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1564 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_665 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U700 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_666 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1596 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_666 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U732 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_667 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1628 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_667 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U764 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_668 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1660 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_668 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U796 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_669 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1692 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_669 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U828 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_670 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1724 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_670 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U860 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_671 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1756 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_671 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U892 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_672 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1788 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_672 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U924 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_673 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1820 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_673 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U956 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_674 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U125 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_675 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1021 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_675 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U157 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_676 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1053 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_676 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U189 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_677 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1085 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_677 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U221 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_678 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1117 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_678 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U253 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_679 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1149 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_679 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1181 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_680 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U317 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_681 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1213 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_681 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U349 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_682 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1245 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_682 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U381 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_683 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1277 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_683 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U413 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_684 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1309 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_684 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U445 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_685 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1341 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_685 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U477 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_686 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1373 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_686 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U509 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_687 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1405 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_687 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U541 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_688 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1437 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_688 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U573 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_689 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1469 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_689 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U605 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_690 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1501 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_690 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U637 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_691 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1533 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_691 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U669 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_692 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1565 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_692 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U701 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_693 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1597 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_693 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U733 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_694 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1629 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_694 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U765 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_695 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1661 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_695 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U797 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_696 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1693 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_696 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U829 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_697 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1725 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_697 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U861 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_698 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1757 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_698 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U893 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_699 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1789 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_699 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U925 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_700 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1821 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_700 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U957 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_701 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U126 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_702 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1022 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_702 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U158 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_703 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1054 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_703 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U190 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_704 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1086 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_704 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U222 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_705 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1118 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_705 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U254 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_706 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1150 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_706 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1182 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_707 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U318 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_708 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1214 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_708 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U350 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_709 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1246 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_709 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U382 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_710 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1278 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_710 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U414 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_711 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1310 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_711 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U446 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_712 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1342 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_712 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U478 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_713 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1374 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_713 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U510 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_714 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1406 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_714 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U542 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_715 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1438 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_715 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U574 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_716 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1470 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_716 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U606 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_717 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1502 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_717 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U638 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_718 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1534 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_718 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U670 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_719 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1566 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_719 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U702 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_720 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1598 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_720 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U734 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_721 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1630 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_721 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U766 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_722 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1662 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_722 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U798 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_723 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1694 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_723 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U830 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_724 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1726 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_724 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U862 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_725 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1758 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_725 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U894 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_726 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1790 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_726 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U926 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_727 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1822 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_727 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U958 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_728 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U127 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_729 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1023 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_729 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U159 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_730 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1055 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_730 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U191 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_731 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1087 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_731 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U223 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_732 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1119 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_732 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U255 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_733 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1151 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_733 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1183 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_734 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U319 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_735 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1215 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_735 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U351 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_736 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1247 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_736 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U383 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_737 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1279 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_737 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U415 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_738 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1311 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_738 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U447 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_739 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1343 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_739 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U479 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_740 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1375 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_740 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U511 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_741 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1407 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_741 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U543 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_742 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1439 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_742 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U575 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_743 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1471 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_743 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U607 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_744 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1503 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_744 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U639 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_745 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1535 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_745 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U671 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_746 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1567 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_746 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U703 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_747 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1599 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_747 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U735 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_748 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1631 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_748 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U767 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_749 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1663 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_749 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U799 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_750 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1695 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_750 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U831 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_751 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1727 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_751 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U863 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_752 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1759 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_752 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U895 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_753 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1791 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_753 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U927 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_754 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1823 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_754 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U959 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_755 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U128 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_756 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1024 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_756 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U160 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_757 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1056 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_757 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U192 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_758 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1088 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_758 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U224 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_759 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1120 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_759 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U256 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_760 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1152 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_760 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1184 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_761 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U320 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_762 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1216 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_762 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U352 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_763 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1248 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_763 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U384 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_764 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1280 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_764 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U416 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_765 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1312 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_765 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U448 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_766 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1344 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_766 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U480 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_767 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1376 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_767 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U512 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_768 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1408 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_768 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U544 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_769 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1440 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_769 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U576 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_770 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1472 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_770 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U608 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_771 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1504 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_771 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U640 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_772 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1536 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_772 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U672 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_773 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1568 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_773 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U704 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_774 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1600 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_774 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U736 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_775 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1632 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_775 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U768 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_776 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1664 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_776 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U800 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_777 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1696 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_777 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U832 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_778 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1728 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_778 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U864 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_779 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1760 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_779 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U896 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_780 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1792 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_780 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U928 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_781 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1824 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_781 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U960 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_782 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U129 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_783 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1025 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_783 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U161 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_784 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1057 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_784 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U193 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_785 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1089 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_785 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U225 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_786 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1121 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_786 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U257 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_787 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1153 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_787 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1185 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_788 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U321 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_789 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1217 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_789 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U353 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_790 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1249 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_790 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U385 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_791 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1281 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_791 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U417 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_792 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1313 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_792 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U449 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_793 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1345 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_793 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U481 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_794 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1377 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_794 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U513 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_795 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1409 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_795 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U545 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_796 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1441 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_796 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U577 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_797 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1473 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_797 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U609 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_798 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1505 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_798 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U641 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_799 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1537 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_799 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U673 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_800 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1569 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_800 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U705 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_801 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1601 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_801 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U737 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_802 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1633 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_802 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U769 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_803 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1665 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_803 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U801 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_804 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1697 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_804 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U833 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_805 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1729 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_805 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U865 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_806 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1761 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_806 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U897 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_807 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1793 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_807 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U929 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_808 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1825 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_808 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U961 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_809 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U130 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_810 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1026 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_810 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U162 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_811 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1058 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_811 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U194 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_812 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1090 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_812 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U226 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_813 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1122 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_813 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U258 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_814 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1154 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_814 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1186 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_815 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U322 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_816 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1218 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_816 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U354 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_817 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1250 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_817 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U386 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_818 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1282 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_818 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U418 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_819 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1314 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_819 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U450 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_820 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1346 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_820 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U482 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_821 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1378 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_821 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U514 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_822 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1410 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_822 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U546 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_823 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1442 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_823 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U578 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_824 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1474 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_824 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U610 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_825 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1506 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_825 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U642 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_826 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1538 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_826 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U674 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_827 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1570 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_827 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U706 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_828 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1602 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_828 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U738 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_829 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1634 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_829 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U770 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_830 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1666 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_830 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U802 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_831 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1698 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_831 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U834 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_832 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1730 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_832 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U866 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_833 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1762 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_833 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U898 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_834 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1794 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_834 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U930 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_835 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1826 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_835 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U962 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_836 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U131 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_837 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1027 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_837 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U163 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_838 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1059 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_838 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U195 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_839 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1091 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_839 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U227 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_840 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1123 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_840 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U259 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_841 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1155 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_841 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1187 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_842 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U323 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_843 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1219 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_843 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U355 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_844 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1251 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_844 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U387 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_845 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1283 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_845 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U419 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_846 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1315 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_846 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U451 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_847 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1347 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_847 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U483 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_848 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1379 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_848 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U515 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_849 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1411 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_849 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U547 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_850 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1443 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_850 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U579 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_851 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1475 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_851 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U611 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_852 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1507 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_852 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U643 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_853 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1539 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_853 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U675 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_854 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1571 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_854 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U707 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_855 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1603 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_855 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U739 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_856 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1635 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_856 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U771 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_857 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1667 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_857 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U803 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_858 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1699 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_858 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U835 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_859 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1731 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_859 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U867 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_860 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1763 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_860 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U899 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_861 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1795 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_861 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U931 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_862 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_2_max_dsp_1_U1827 SOURCE lane_seg_hls/lane_seg_support.cpp:65 VARIABLE p_862 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_2_full_dsp_1_U963 SOURCE lane_seg_hls/lane_seg_support.cpp:66 VARIABLE sum_863 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_18887_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_50_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3329 BRAM 0 URAM 0}} encoder0_c1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_1_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_2_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_3_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_4_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_5_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_6_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_7_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_8_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_9_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_10_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_11_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_12_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_13_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_14_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_15_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_16_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_17_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_18_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_19_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_20_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_21_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_22_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_23_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_24_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_25_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME padded_26_U SOURCE lane_seg_hls/lane_seg_support.cpp:33 VARIABLE padded_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 3333 BRAM 3024 URAM 0}} enc1_ir0_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_126_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U2764 SOURCE lane_seg_hls/lane_seg_support.cpp:125 VARIABLE mul_ln125 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next5452_fu_26214_p2 SOURCE {} VARIABLE indvars_iv_next5452 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U2765 SOURCE {} VARIABLE mul15 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvar_flatten_next_fu_26226_p2 SOURCE {} VARIABLE indvar_flatten_next LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_11_1_1_U2766 SOURCE lane_seg_hls/lane_seg_support.cpp:126 VARIABLE mul_ln138 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid25_v_v_fu_26259_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:126 VARIABLE p_mid25_v_v LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U2758 SOURCE lane_seg_hls/lane_seg_support.cpp:126 VARIABLE mul31 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_7ns_11_1_1_U2760 SOURCE lane_seg_hls/lane_seg_support.cpp:138 VARIABLE mul_ln138_1 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next5452_mid1_fu_27950_p2 SOURCE {} VARIABLE indvars_iv_next5452_mid1 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U2767 SOURCE {} VARIABLE mul28 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_11_1_1_U2768 SOURCE lane_seg_hls/lane_seg_support.cpp:126 VARIABLE mul_ln138_2 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U2762 SOURCE lane_seg_hls/lane_seg_support.cpp:126 VARIABLE mul_ln126 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_26646_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_1_fu_27355_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:138 VARIABLE add_ln138_1 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_2_fu_28298_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:138 VARIABLE add_ln138_2 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_26305_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U2758 SOURCE lane_seg_hls/lane_seg_support.cpp:137 VARIABLE mul_ln137 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_3_fu_26320_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:138 VARIABLE add_ln138_3 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_4_fu_27652_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:138 VARIABLE add_ln138_4 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_5_fu_28595_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:138 VARIABLE add_ln138_5 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_26943_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:136 VARIABLE add_ln136_1 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U2763 SOURCE lane_seg_hls/lane_seg_support.cpp:137 VARIABLE mul_ln137_1 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_6_fu_26972_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:138 VARIABLE add_ln138_6 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_7_fu_27993_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:138 VARIABLE add_ln138_7 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_8_fu_28893_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:138 VARIABLE add_ln138_8 LOOP VITIS_LOOP_125_1_VITIS_LOOP_126_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 17 BRAM 0 URAM 0}} enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_1_fu_3173_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:161 VARIABLE add_ln161_1 LOOP VITIS_LOOP_161_6_VITIS_LOOP_162_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_3185_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:161 VARIABLE add_ln161 LOOP VITIS_LOOP_161_6_VITIS_LOOP_162_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_3285_p2 SOURCE lane_seg_hls/lane_seg_support.cpp:162 VARIABLE add_ln162 LOOP VITIS_LOOP_161_6_VITIS_LOOP_162_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} enc1_ir0 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_U SOURCE {} VARIABLE enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 17 BRAM 512 URAM 0}} lane_seg_top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_1_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_2_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_3_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_4_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_5_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_6_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_7_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_8_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_9_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_10_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_11_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_12_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_13_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_14_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_15_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_16_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_17_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_18_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_19_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_20_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_21_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_22_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_23_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_24_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_25_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_26_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_27_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_28_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_29_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_30_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_31_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_0_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_1_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_2_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_3_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_4_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_5_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_6_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_7_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_8_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_9_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_10_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_11_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_12_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_13_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_14_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_15_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_16_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_17_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_18_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_19_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_20_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_21_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_22_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_23_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_24_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_25_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_26_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_27_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_28_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_29_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_30_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_31_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_0_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_1_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_2_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_3_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_4_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_5_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_6_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_7_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_8_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_9_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_10_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_11_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_12_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_13_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_14_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_15_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_16_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_17_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_18_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_19_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_20_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_21_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_22_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_23_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_24_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_25_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_26_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_27_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_28_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_29_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_30_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_31_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_0_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_1_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_2_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_3_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_4_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_5_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_6_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_7_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_8_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_9_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_10_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_11_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_12_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_13_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_14_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_15_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_16_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_17_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_18_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_19_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_20_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_21_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_22_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_23_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_24_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_25_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_26_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_27_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_28_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_29_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_30_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_31_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_0_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_1_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_2_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_3_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_4_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_5_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_6_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_7_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_8_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_9_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_10_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_11_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_12_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_13_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_14_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_15_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_16_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_17_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_18_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_19_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_20_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_21_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_22_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_23_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_24_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_25_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_26_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_27_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_28_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_29_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_30_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_31_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_0_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_1_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_2_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_3_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_4_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_5_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_6_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_7_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_8_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_9_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_10_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_11_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_12_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_13_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_14_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_15_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_16_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_17_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_18_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_19_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_20_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_21_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_22_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_23_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_24_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_25_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_26_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_27_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_28_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_29_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_30_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_31_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_0_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_1_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_2_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_3_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_4_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_5_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_6_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_7_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_8_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_9_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_10_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_11_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_12_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_13_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_14_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_15_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_16_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_17_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_18_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_19_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_20_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_21_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_22_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_23_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_24_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_25_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_26_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_27_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_28_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_29_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_30_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_31_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_0_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_1_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_2_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_3_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_4_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_5_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_6_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_7_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_8_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_9_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_10_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_11_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_12_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_13_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_14_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_15_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_16_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_17_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_18_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_19_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_20_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_21_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_22_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_23_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_24_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_25_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_26_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_27_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_28_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_29_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_30_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_31_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_0_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_1_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_2_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_3_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_4_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_5_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_6_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_7_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_8_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_9_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_10_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_11_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_12_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_13_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_14_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_15_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_16_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_17_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_18_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_19_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_20_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_21_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_22_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_23_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_24_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_25_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_26_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_27_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_28_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_29_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_30_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_31_U SOURCE {} VARIABLE p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 3478 BRAM 4118 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.2 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.402 seconds; current allocated memory: 1.850 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
Execute       syn_report -model lane_seg_top -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
Command     autosyn done; 585.752 sec.
Command   csynth_design done; 818.089 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 705 seconds. CPU system time: 33 seconds. Elapsed time: 818.089 seconds; current allocated memory: 824.891 MB.
Command ap_source done; 823.727 sec.
Execute cleanup_all 
Command cleanup_all done; 0.348 sec.
