# Verilator Simulation Log for test_tb
# Testbench: /mnt/d/proj/ecc/testbenches/test_tb.v
# Modules: /mnt/d/proj/ecc/verilogs/test_encoder.v
# Return code: 0
==================================================

TEST: data=10101010, codeword=101010101010, expected=101010101010
TEST: PASS
RESULT:PASS
- /mnt/d/proj/ecc/testbenches/test_tb.v:39: Verilog $finish
