0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/imports/downloads/lab2_2_1_partA_tb.v,1585160521,verilog,,,,lab2_2_1_partA_tb,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/imports/new/bcdto7segment_dataflow.v,1585159924,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/new/comparator_dataflow.v,,bcdto7segment_dataflow,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/imports/new/mux2.v,1579744676,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/imports/downloads/lab2_2_1_partA_tb.v,,mux2,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/new/comparator_dataflow.v,1580342183,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/new/lab2_2_1.v,,comparator_dataflow,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/new/lab2_2_1.v,1585161537,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/new/lab2_2_1_partA.v,,lab2_2_1,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/new/lab2_2_1_partA.v,1580395079,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_2_2/lab7_2_2.srcs/sources_1/imports/sources_1/imports/new/mux2.v,,lab2_2_1_partA,,,,,,,,
