

================================================================
== Vitis HLS Report for 'Block_entry45_proc2'
================================================================
* Date:           Mon Dec  2 17:59:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.882 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   197378|   393986|  1.974 ms|  3.940 ms|  197378|  393986|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+----------+----------+--------+--------+---------+
        |                   |         |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------+---------+---------+---------+----------+----------+--------+--------+---------+
        |grp_mod_exp_fu_39  |mod_exp  |   197377|   393985|  1.974 ms|  3.940 ms|  197377|  393985|       no|
        +-------------------+---------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|   10349|   3205|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     32|    -|
|Register         |        -|    -|     260|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   10609|   3239|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       9|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+-------+------+-----+
    |      Instance     |  Module | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-------------------+---------+---------+----+-------+------+-----+
    |grp_mod_exp_fu_39  |mod_exp  |        0|   0|  10349|  3205|    0|
    +-------------------+---------+---------+----+-------+------+-----+
    |Total              |         |        0|   0|  10349|  3205|    0|
    +-------------------+---------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |ap_done    |   9|          2|    1|          2|
    |x          |   9|          2|  256|        512|
    +-----------+----+-----------+-----+-----------+
    |Total      |  32|          7|  258|        517|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                       |    2|   0|    2|          0|
    |ap_done_reg                     |    1|   0|    1|          0|
    |grp_mod_exp_fu_39_ap_start_reg  |    1|   0|    1|          0|
    |x_preg                          |  256|   0|  256|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           |  260|   0|  260|          0|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------+-----+-----+------------+---------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Block_entry45_proc2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Block_entry45_proc2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Block_entry45_proc2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Block_entry45_proc2|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  Block_entry45_proc2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Block_entry45_proc2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Block_entry45_proc2|  return value|
|y            |   in|  256|     ap_none|                    y|        scalar|
|d            |   in|  256|     ap_none|                    d|        scalar|
|N            |   in|  256|     ap_none|                    N|        scalar|
|x            |  out|  256|      ap_vld|                    x|       pointer|
|x_ap_vld     |  out|    1|      ap_vld|                    x|       pointer|
+-------------+-----+-----+------------+---------------------+--------------+

