#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Sun Dec 14 17:36:18 2025
# Process ID         : 41388
# Current directory  : /home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.runs/design_1_ad9361_spi_generic_2_0_synth_1
# Command line       : vivado -log design_1_ad9361_spi_generic_2_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ad9361_spi_generic_2_0.tcl
# Log file           : /home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.runs/design_1_ad9361_spi_generic_2_0_synth_1/design_1_ad9361_spi_generic_2_0.vds
# Journal file       : /home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.runs/design_1_ad9361_spi_generic_2_0_synth_1/vivado.jou
# Running On         : murtyms-Z270X-Gaming-7
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i5-7500 CPU @ 3.40GHz
# CPU Frequency      : 3600.259 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16476 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18624 MB
# Available Virtual  : 11897 MB
#-----------------------------------------------------------
source design_1_ad9361_spi_generic_2_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1636.504 ; gain = 126.023 ; free physical = 3643 ; free virtual = 11163
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/murtyms/Vivado/2025.2/data/ip'.
Command: synth_design -top design_1_ad9361_spi_generic_2_0 -part xc7a200tffg1156-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41509
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2288.559 ; gain = 490.875 ; free physical = 2196 ; free virtual = 9715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ad9361_spi_generic_2_0' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ip/design_1_ad9361_spi_generic_2_0/synth/design_1_ad9361_spi_generic_2_0.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ad9361_spi_generic' declared at '/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.srcs/sources_1/new/adi9361_spi_generic.vhd:12' bound to instance 'U0' of component 'ad9361_spi_generic' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ip/design_1_ad9361_spi_generic_2_0/synth/design_1_ad9361_spi_generic_2_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'ad9361_spi_generic' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.srcs/sources_1/new/adi9361_spi_generic.vhd:49]
INFO: [Synth 8-226] default block is never used [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.srcs/sources_1/new/adi9361_spi_generic.vhd:208]
INFO: [Synth 8-226] default block is never used [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.srcs/sources_1/new/adi9361_spi_generic.vhd:287]
INFO: [Synth 8-638] synthesizing module 'spi_master' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.srcs/sources_1/imports/tektelic/com/ad9361_spi_v3_3/src/spi_master.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'spi_master' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.srcs/sources_1/imports/tektelic/com/ad9361_spi_v3_3/src/spi_master.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ad9361_spi_generic' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.srcs/sources_1/new/adi9361_spi_generic.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_ad9361_spi_generic_2_0' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ip/design_1_ad9361_spi_generic_2_0/synth/design_1_ad9361_spi_generic_2_0.vhd:86]
INFO: [Synth 8-7129] Port S_AXI_AWPROT[2] in module ad9361_spi_generic is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWPROT[1] in module ad9361_spi_generic is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWPROT[0] in module ad9361_spi_generic is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[2] in module ad9361_spi_generic is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[1] in module ad9361_spi_generic is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[0] in module ad9361_spi_generic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2379.496 ; gain = 581.812 ; free physical = 2002 ; free virtual = 9523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.340 ; gain = 596.656 ; free physical = 1994 ; free virtual = 9515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.340 ; gain = 596.656 ; free physical = 1994 ; free virtual = 9515
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2394.340 ; gain = 0.000 ; free physical = 1994 ; free virtual = 9515
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.078 ; gain = 0.000 ; free physical = 1987 ; free virtual = 9518
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2502.113 ; gain = 0.000 ; free physical = 1987 ; free virtual = 9518
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2502.113 ; gain = 704.430 ; free physical = 1998 ; free virtual = 9519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tffg1156-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2510.082 ; gain = 712.398 ; free physical = 1998 ; free virtual = 9519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2510.082 ; gain = 712.398 ; free physical = 1998 ; free virtual = 9519
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st1_idle |                              001 |                               00
             st2_writing |                              010 |                               01
             st3_reading |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'spi_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2510.082 ; gain = 712.398 ; free physical = 1996 ; free virtual = 9521
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               25 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   25 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7129] Port S_AXI_AWPROT[2] in module design_1_ad9361_spi_generic_2_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWPROT[1] in module design_1_ad9361_spi_generic_2_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWPROT[0] in module design_1_ad9361_spi_generic_2_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[2] in module design_1_ad9361_spi_generic_2_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[1] in module design_1_ad9361_spi_generic_2_0 is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[0] in module design_1_ad9361_spi_generic_2_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2510.082 ; gain = 712.398 ; free physical = 1973 ; free virtual = 9493
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2510.082 ; gain = 712.398 ; free physical = 1973 ; free virtual = 9493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2510.082 ; gain = 712.398 ; free physical = 1971 ; free virtual = 9491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2591.895 ; gain = 794.211 ; free physical = 1734 ; free virtual = 9269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2591.895 ; gain = 794.211 ; free physical = 1734 ; free virtual = 9269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2591.895 ; gain = 794.211 ; free physical = 1734 ; free virtual = 9269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2591.895 ; gain = 794.211 ; free physical = 1734 ; free virtual = 9269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2591.895 ; gain = 794.211 ; free physical = 1734 ; free virtual = 9269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2591.895 ; gain = 794.211 ; free physical = 1734 ; free virtual = 9269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     7|
|3     |LUT3 |    13|
|4     |LUT4 |    25|
|5     |LUT5 |    38|
|6     |LUT6 |    22|
|7     |FDRE |   244|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2591.895 ; gain = 794.211 ; free physical = 1734 ; free virtual = 9269
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2591.895 ; gain = 686.438 ; free physical = 1734 ; free virtual = 9269
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2591.902 ; gain = 794.211 ; free physical = 1734 ; free virtual = 9269
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2607.738 ; gain = 0.000 ; free physical = 1719 ; free virtual = 9254
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2728.312 ; gain = 0.000 ; free physical = 1754 ; free virtual = 9279
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5ce0f0c2
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2728.348 ; gain = 1091.844 ; free physical = 1754 ; free virtual = 9279
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1760.584; main = 1741.218; forked = 236.781
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3509.141; main = 2728.316; forked = 995.055
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.324 ; gain = 0.000 ; free physical = 1754 ; free virtual = 9279
INFO: [Common 17-1381] The checkpoint '/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.runs/design_1_ad9361_spi_generic_2_0_synth_1/design_1_ad9361_spi_generic_2_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_ad9361_spi_generic_2_0_utilization_synth.rpt -pb design_1_ad9361_spi_generic_2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 14 17:36:57 2025...
