Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 56f90591f74c4f1bb7f37b3884968965 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dot_product_top_tb_behav xil_defaultlib.dot_product_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/phatle/DotProductBitCount/DotProductBitCount.srcs/sources_1/imports/sources_1/imports/new/AND.v" Line 1. Module AND(WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.transposer
Compiling module xil_defaultlib.inputBuffer
Compiling module xil_defaultlib.AindexArray
Compiling module xil_defaultlib.dreg(WIDTH=5)
Compiling module xil_defaultlib.AindexSelector
Compiling module xil_defaultlib.ShiftValueArray
Compiling module xil_defaultlib.shiftValue
Compiling module xil_defaultlib.MUX32
Compiling module xil_defaultlib.AND(WIDTH=8)
Compiling module xil_defaultlib.bitCounter
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.DotProduct1bit
Compiling module xil_defaultlib.combine(DEPTH=32)
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.dot_product_top_default
Compiling module xil_defaultlib.dot_product_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dot_product_top_tb_behav
