{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631538142414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631538142414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 13 21:02:22 2021 " "Processing started: Mon Sep 13 21:02:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631538142414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538142414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga_sobel -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga_sobel -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538142414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631538142963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631538142963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_char/timing_gen_xy.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_char/timing_gen_xy.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing_gen_xy " "Found entity 1: timing_gen_xy" {  } { { "src/vga_char/timing_gen_xy.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/vga_char/timing_gen_xy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_char/osd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_char/osd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_display " "Found entity 1: osd_display" {  } { { "src/vga_char/osd_display.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/vga_char/osd_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/mark_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/mark_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mark_2 " "Found entity 1: mark_2" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "buzzer BUZZER buzzer_pwm_test.v(6) " "Verilog HDL Declaration information at buzzer_pwm_test.v(6): object \"buzzer\" differs only in case from object \"BUZZER\" in the same scope" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631538151799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/buzzer/buzzer_pwm_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/buzzer/buzzer_pwm_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_pwm_test " "Found entity 1: buzzer_pwm_test" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/buzzer/ax_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/buzzer/ax_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_pwm " "Found entity 1: ax_pwm" {  } { { "src/scale/buzzer/ax_pwm.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/ax_pwm.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/scale/seg_scan.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "src/scale/seg_decoder.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151817 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "seg.v(34) " "Verilog HDL Module Instantiation warning at seg.v(34): ignored dangling comma in List of Port Connections" {  } { { "src/scale/seg.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1631538151819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/seg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "src/scale/seg.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/mark.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/mark.v" { { "Info" "ISGN_ENTITY_NAME" "1 mark " "Found entity 1: mark" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "src/scale/BCD.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ax_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ax_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "src/ax_debounce.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ax_debounce.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151831 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 power_on_delay.v(25) " "Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits" {  } { { "src/power_on_delay.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/power_on_delay.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1631538151831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/power_on_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file src/power_on_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_delay " "Found entity 1: power_on_delay" {  } { { "src/power_on_delay.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/power_on_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/lut_ov5640_rgb565_1024_768.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master/lut_ov5640_rgb565_1024_768.v" { { "Info" "ISGN_ENTITY_NAME" "1 lut_ov5640_rgb565_1024_768 " "Found entity 1: lut_ov5640_rgb565_1024_768" {  } { { "src/i2c_master/lut_ov5640_rgb565_1024_768.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/lut_ov5640_rgb565_1024_768.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "src/i2c_master/i2c_com.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/afifo_16_512.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/afifo_16_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_16_512 " "Found entity 1: afifo_16_512" {  } { { "src/ip_core/afifo_16_512.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/afifo_16_512.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sobel/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sobel/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "src/sobel/sobel.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/sobel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538151850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538151850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sobel/linebuffer_wapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sobel/linebuffer_wapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linebuffer_Wapper-rtl " "Found design unit 1: linebuffer_Wapper-rtl" {  } { { "src/sobel/linebuffer_Wapper.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/linebuffer_Wapper.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152194 ""} { "Info" "ISGN_ENTITY_NAME" "1 linebuffer_Wapper " "Found entity 1: linebuffer_Wapper" {  } { { "src/sobel/linebuffer_Wapper.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/linebuffer_Wapper.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sobel/imagexlib_utils.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/sobel/imagexlib_utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imagexlib_utils " "Found design unit 1: imagexlib_utils" {  } { { "src/sobel/ImageXlib_utils.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152194 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 imagexlib_utils-body " "Found design unit 2: imagexlib_utils-body" {  } { { "src/sobel/ImageXlib_utils.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152194 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style src/sobel/ImageXlib_arch.vhd(85) " "Unrecognized synthesis attribute \"ram_style\" at src/sobel/ImageXlib_arch.vhd(85)" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 85 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sobel/imagexlib_arch.vhd 14 7 " "Found 14 design units, including 7 entities, in source file src/sobel/imagexlib_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dp_bram-rtl " "Found design unit 1: dp_bram-rtl" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152202 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 linebuffer-rtl " "Found design unit 2: linebuffer-rtl" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152202 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 base_single_linebuffer-rtl " "Found design unit 3: base_single_linebuffer-rtl" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 361 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152202 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 base_2d_linebuffer-rtl " "Found design unit 4: base_2d_linebuffer-rtl" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 433 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152202 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 h_pipe-rtl " "Found design unit 5: h_pipe-rtl" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 498 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152202 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mc_h_pipe-rtl " "Found design unit 6: mc_h_pipe-rtl" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 569 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152202 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 active_delay-rtl " "Found design unit 7: active_delay-rtl" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 674 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152202 ""} { "Info" "ISGN_ENTITY_NAME" "1 dp_bram " "Found entity 1: dp_bram" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152202 ""} { "Info" "ISGN_ENTITY_NAME" "2 linebuffer " "Found entity 2: linebuffer" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152202 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_single_linebuffer " "Found entity 3: base_single_linebuffer" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152202 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_2d_linebuffer " "Found entity 4: base_2d_linebuffer" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152202 ""} { "Info" "ISGN_ENTITY_NAME" "5 h_pipe " "Found entity 5: h_pipe" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152202 ""} { "Info" "ISGN_ENTITY_NAME" "6 mc_h_pipe " "Found entity 6: mc_h_pipe" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152202 ""} { "Info" "ISGN_ENTITY_NAME" "7 active_delay " "Found entity 7: active_delay" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 650 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb_to_ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb_to_ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_ycbcr " "Found entity 1: rgb_to_ycbcr" {  } { { "src/rgb_to_ycbcr.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video_define.v 0 0 " "Found 0 design units, including 0 entities, in source file src/video_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frame_read_write.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frame_read_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_read_write " "Found entity 1: frame_read_write" {  } { { "src/frame_read_write.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/afifo_16_256.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/afifo_16_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_16_256 " "Found entity 1: afifo_16_256" {  } { { "src/ip_core/afifo_16_256.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/afifo_16_256.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "src/ip_core/video_pll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/video_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "src/ip_core/sys_pll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video_timing_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/video_timing_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_timing_data " "Found entity 1: video_timing_data" {  } { { "src/video_timing_data.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/video_timing_data.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frame_fifo_write.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frame_fifo_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_fifo_write " "Found entity 1: frame_fifo_write" {  } { { "src/frame_fifo_write.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_fifo_write.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frame_fifo_read.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frame_fifo_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_fifo_read " "Found entity 1: frame_fifo_read" {  } { { "src/frame_fifo_read.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_fifo_read.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_ACTIVE h_active color_bar.v(45) " "Verilog HDL Declaration information at color_bar.v(45): object \"H_ACTIVE\" differs only in case from object \"h_active\" in the same scope" {  } { { "src/color_bar.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/color_bar.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631538152245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_ACTIVE v_active color_bar.v(49) " "Verilog HDL Declaration information at color_bar.v(49): object \"V_ACTIVE\" differs only in case from object \"v_active\" in the same scope" {  } { { "src/color_bar.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/color_bar.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631538152245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/color_bar.v 1 1 " "Found 1 design units, including 1 entities, in source file src/color_bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_bar " "Found entity 1: color_bar" {  } { { "src/color_bar.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/color_bar.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_write_req_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_write_req_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_write_req_gen " "Found entity 1: cmos_write_req_gen" {  } { { "src/cmos_write_req_gen.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/cmos_write_req_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_8_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_8_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_8_16bit " "Found entity 1: cmos_8_16bit" {  } { { "src/cmos_8_16bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/cmos_8_16bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_core.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/sdram_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_core " "Found entity 1: sdram_core" {  } { { "src/sdram/sdram_core.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sdram/sdram_core.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file src/i2c_master/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_config " "Found entity 1: reg_config" {  } { { "src/i2c_master/i2c_config.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/i2c_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/medianseletor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/medianseletor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MedianSeletor " "Found entity 1: MedianSeletor" {  } { { "src/MedianSeletor.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/MedianSeletor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/erode.v 1 1 " "Found 1 design units, including 1 entities, in source file src/erode.v" { { "Info" "ISGN_ENTITY_NAME" "1 erode " "Found entity 1: erode" {  } { { "src/erode.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/erode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dilate.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dilate.v" { { "Info" "ISGN_ENTITY_NAME" "1 dilate " "Found entity 1: dilate" {  } { { "src/dilate.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/dilate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "src/uart.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/uart/uart_tx.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart/uart_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hc_sr04/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hc_sr04/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "src/hc_sr04/clk_div.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/hc_sr04/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hc_sr04/sr04.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hc_sr04/sr04.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr04 " "Found entity 1: sr04" {  } { { "src/hc_sr04/sr04.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/hc_sr04/sr04.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_13 " "Found entity 1: bin2bcd_13" {  } { { "src/uart/bin2bcd.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/bin2bcd_12.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/bin2bcd_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_12 " "Found entity 1: bin2bcd_12" {  } { { "src/uart/bin2bcd_12.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart/bin2bcd_12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb2hsv.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb2hsv.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2hsv " "Found entity 1: rgb2hsv" {  } { { "src/rgb2hsv.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb2hsv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb565to888.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb565to888.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB565to888 " "Found entity 1: RGB565to888" {  } { { "src/RGB565to888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/RGB565to888.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/colordetect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/colordetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColorDetect " "Found entity 1: ColorDetect" {  } { { "src/ColorDetect.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ColorDetect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ar0135/raw8_rgb888.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ar0135/raw8_rgb888.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW8_RGB888 " "Found entity 1: RAW8_RGB888" {  } { { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ar0135/matrix_generate_3x3_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ar0135/matrix_generate_3x3_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Matrix_Generate_3X3_8Bit " "Found entity 1: Matrix_Generate_3X3_8Bit" {  } { { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ar0135/line_shift_ram_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ar0135/line_shift_ram_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_8Bit " "Found entity 1: Line_Shift_RAM_8Bit" {  } { { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ar0135/i2c_timing_ctrl_reg16_dat16.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ar0135/i2c_timing_ctrl_reg16_dat16.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_timing_ctrl_reg16_dat16 " "Found entity 1: i2c_timing_ctrl_reg16_dat16" {  } { { "src/ar0135/i2c_timing_ctrl_reg16_dat16.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/i2c_timing_ctrl_reg16_dat16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ar0135/i2c_ar0135_1280720_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ar0135/i2c_ar0135_1280720_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AR0135_1280720_Config " "Found entity 1: I2C_AR0135_1280720_Config" {  } { { "src/ar0135/I2C_AR0135_1280720_Config.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/I2C_AR0135_1280720_Config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ar0135/cmos_capture_raw_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ar0135/cmos_capture_raw_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture_RAW_Gray " "Found entity 1: CMOS_Capture_RAW_Gray" {  } { { "src/ar0135/CMOS_Capture_RAW_Gray.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/CMOS_Capture_RAW_Gray.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sys_pll_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sys_pll_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_2 " "Found entity 1: sys_pll_2" {  } { { "src/sys_pll_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sys_pll_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/sys_pll_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/sys_pll_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_3 " "Found entity 1: sys_pll_3" {  } { { "src/ip_core/sys_pll_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mt9v034/cmos_capture_raw_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mt9v034/cmos_capture_raw_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_capture_raw_gray " "Found entity 1: cmos_capture_raw_gray" {  } { { "src/mt9v034/cmos_capture_raw_gray.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/cmos_capture_raw_gray.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mt9v034/i2c_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mt9v034/i2c_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_cfg " "Found entity 1: i2c_cfg" {  } { { "src/mt9v034/i2c_cfg.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mt9v034/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mt9v034/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd_rom/osd_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/osd_rom/osd_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_rom " "Found entity 1: osd_rom" {  } { { "src/osd_rom/osd_rom.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd_rom/osd_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/osd_rom/osd_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_32 " "Found entity 1: osd_32" {  } { { "src/osd_rom/osd_32.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd_rom/osd_31.v 1 1 " "Found 1 design units, including 1 entities, in source file src/osd_rom/osd_31.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_31 " "Found entity 1: osd_31" {  } { { "src/osd_rom/osd_31.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_31.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd_rom/osd_30.v 1 1 " "Found 1 design units, including 1 entities, in source file src/osd_rom/osd_30.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_30 " "Found entity 1: osd_30" {  } { { "src/osd_rom/osd_30.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_30.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd_rom/osd_29.v 1 1 " "Found 1 design units, including 1 entities, in source file src/osd_rom/osd_29.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_29 " "Found entity 1: osd_29" {  } { { "src/osd_rom/osd_29.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_29.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd_rom/osd_28.v 1 1 " "Found 1 design units, including 1 entities, in source file src/osd_rom/osd_28.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_28 " "Found entity 1: osd_28" {  } { { "src/osd_rom/osd_28.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_28.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "switch_pose top.v(221) " "Verilog HDL Implicit Net warning at top.v(221): created implicit net for \"switch_pose\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 221 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmos_frame_vsync top.v(528) " "Verilog HDL Implicit Net warning at top.v(528): created implicit net for \"cmos_frame_vsync\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 528 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmos_frame_href top.v(529) " "Verilog HDL Implicit Net warning at top.v(529): created implicit net for \"cmos_frame_href\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 529 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_valid top.v(531) " "Verilog HDL Implicit Net warning at top.v(531): created implicit net for \"data_valid\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 531 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sobel_data top.v(678) " "Verilog HDL Implicit Net warning at top.v(678): created implicit net for \"sobel_data\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 678 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buzzer_3 top.v(769) " "Verilog HDL Implicit Net warning at top.v(769): created implicit net for \"buzzer_3\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 769 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_out_de top.v(874) " "Verilog HDL Implicit Net warning at top.v(874): created implicit net for \"vga_out_de\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 874 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack i2c_config.v(26) " "Verilog HDL Implicit Net warning at i2c_config.v(26): created implicit net for \"ack\"" {  } { { "src/i2c_master/i2c_config.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/i2c_config.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end i2c_config.v(29) " "Verilog HDL Implicit Net warning at i2c_config.v(29): created implicit net for \"tr_end\"" {  } { { "src/i2c_master/i2c_config.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/i2c_config.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div sr04.v(63) " "Verilog HDL Implicit Net warning at sr04.v(63): created implicit net for \"clk_div\"" {  } { { "src/hc_sr04/sr04.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/hc_sr04/sr04.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631538152477 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_out_de top.v(874) " "Verilog HDL or VHDL warning at top.v(874): object \"vga_out_de\" assigned a value but never read" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 874 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538152477 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmos_rst_n top.v(102) " "Verilog HDL or VHDL warning at top.v(102): object \"cmos_rst_n\" assigned a value but never read" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538152477 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmos_24bit_wr top.v(106) " "Verilog HDL or VHDL warning at top.v(106): object \"cmos_24bit_wr\" assigned a value but never read" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538152477 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_init_done top.v(381) " "Verilog HDL or VHDL warning at top.v(381): object \"sys_init_done\" assigned a value but never read" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538152477 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.v(271) " "Verilog HDL assignment warning at top.v(271): truncated value with size 32 to match size of target (2)" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538152485 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzzer top.v(54) " "Output port \"buzzer\" at top.v(54) has no driver" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631538152487 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce ax_debounce:ax_debounce_m0 " "Elaborating entity \"ax_debounce\" for hierarchy \"ax_debounce:ax_debounce_m0\"" {  } { { "src/top.v" "ax_debounce_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll sys_pll:sys_pll_m0 " "Elaborating entity \"sys_pll\" for hierarchy \"sys_pll:sys_pll_m0\"" {  } { { "src/top.v" "sys_pll_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_pll:sys_pll_m0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sys_pll:sys_pll_m0\|altpll:altpll_component\"" {  } { { "src/ip_core/sys_pll.v" "altpll_component" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_pll:sys_pll_m0\|altpll:altpll_component " "Elaborated megafunction instantiation \"sys_pll:sys_pll_m0\|altpll:altpll_component\"" {  } { { "src/ip_core/sys_pll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_pll:sys_pll_m0\|altpll:altpll_component " "Instantiated megafunction \"sys_pll:sys_pll_m0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sys_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sys_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152578 ""}  } { { "src/ip_core/sys_pll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631538152578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sys_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_altpll " "Found entity 1: sys_pll_altpll" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_altpll sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated " "Elaborating entity \"sys_pll_altpll\" for hierarchy \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_2 sys_pll_2:sys_pll_m1 " "Elaborating entity \"sys_pll_2\" for hierarchy \"sys_pll_2:sys_pll_m1\"" {  } { { "src/top.v" "sys_pll_m1" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_pll_2:sys_pll_m1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sys_pll_2:sys_pll_m1\|altpll:altpll_component\"" {  } { { "src/sys_pll_2.v" "altpll_component" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sys_pll_2.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_pll_2:sys_pll_m1\|altpll:altpll_component " "Elaborated megafunction instantiation \"sys_pll_2:sys_pll_m1\|altpll:altpll_component\"" {  } { { "src/sys_pll_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sys_pll_2.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_pll_2:sys_pll_m1\|altpll:altpll_component " "Instantiated megafunction \"sys_pll_2:sys_pll_m1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sys_pll_2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sys_pll_2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152694 ""}  } { { "src/sys_pll_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sys_pll_2.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631538152694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sys_pll_2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sys_pll_2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_2_altpll " "Found entity 1: sys_pll_2_altpll" {  } { { "db/sys_pll_2_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_2_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538152747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538152747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_2_altpll sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated " "Elaborating entity \"sys_pll_2_altpll\" for hierarchy \"sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_cfg i2c_cfg:u_i2c_cfg_m1 " "Elaborating entity \"i2c_cfg\" for hierarchy \"i2c_cfg:u_i2c_cfg_m1\"" {  } { { "src/top.v" "u_i2c_cfg_m1" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri i2c_dri:u_i2c_dr_m1 " "Elaborating entity \"i2c_dri\" for hierarchy \"i2c_dri:u_i2c_dr_m1\"" {  } { { "src/top.v" "u_i2c_dr_m1" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 9 i2c_dri.v(63) " "Verilog HDL assignment warning at i2c_dri.v(63): truncated value with size 26 to match size of target (9)" {  } { { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538152794 "|top|i2c_dri:u_i2c_dr_m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_capture_raw_gray cmos_capture_raw_gray:cmos_capture_raw_gray " "Elaborating entity \"cmos_capture_raw_gray\" for hierarchy \"cmos_capture_raw_gray:cmos_capture_raw_gray\"" {  } { { "src/top.v" "cmos_capture_raw_gray" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW8_RGB888 RAW8_RGB888:u_RAW8_RGB888 " "Elaborating entity \"RAW8_RGB888\" for hierarchy \"RAW8_RGB888:u_RAW8_RGB888\"" {  } { { "src/top.v" "u_RAW8_RGB888" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Matrix_Generate_3X3_8Bit RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit " "Elaborating entity \"Matrix_Generate_3X3_8Bit\" for hierarchy \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\"" {  } { { "src/ar0135/RAW8_RGB888.v" "u_Matrix_Generate_3X3_8Bit" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Shift_RAM_8Bit RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit " "Elaborating entity \"Line_Shift_RAM_8Bit\" for hierarchy \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\"" {  } { { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "u_Line_Shift_RAM_8Bit" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "src/ar0135/Line_Shift_RAM_8Bit.v" "ALTSHIFT_TAPS_component" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538152994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 01010000000 " "Parameter \"tap_distance\" = \"01010000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538152994 ""}  } { { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631538152994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7rv " "Found entity 1: shift_taps_7rv" {  } { { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538153048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_7rv RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated " "Elaborating entity \"shift_taps_7rv\" for hierarchy \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pja1 " "Found entity 1: altsyncram_pja1" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538153094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pja1 RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2 " "Elaborating entity \"altsyncram_pja1\" for hierarchy \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\"" {  } { { "db/shift_taps_7rv.tdf" "altsyncram2" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_3uf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538153163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_7rv.tdf" "cntr1" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538153210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_3uf.tdf" "cmpr4" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_3uf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_write_req_gen cmos_write_req_gen:cmos_write_req_gen_m0 " "Elaborating entity \"cmos_write_req_gen\" for hierarchy \"cmos_write_req_gen:cmos_write_req_gen_m0\"" {  } { { "src/top.v" "cmos_write_req_gen_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_timing_data video_timing_data:video_timing_data_m0 " "Elaborating entity \"video_timing_data\" for hierarchy \"video_timing_data:video_timing_data_m0\"" {  } { { "src/top.v" "video_timing_data_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_bar video_timing_data:video_timing_data_m0\|color_bar:color_bar_m0 " "Elaborating entity \"color_bar\" for hierarchy \"video_timing_data:video_timing_data_m0\|color_bar:color_bar_m0\"" {  } { { "src/video_timing_data.v" "color_bar_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/video_timing_data.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_bar.v(200) " "Verilog HDL assignment warning at color_bar.v(200): truncated value with size 32 to match size of target (12)" {  } { { "src/color_bar.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/color_bar.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538153248 "|top|video_timing_data:video_timing_data_m0|color_bar:color_bar_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 color_bar.v(202) " "Verilog HDL assignment warning at color_bar.v(202): truncated value with size 32 to match size of target (12)" {  } { { "src/color_bar.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/color_bar.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538153248 "|top|video_timing_data:video_timing_data_m0|color_bar:color_bar_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_to_ycbcr rgb_to_ycbcr:rgb_to_ycbcr_m0 " "Elaborating entity \"rgb_to_ycbcr\" for hierarchy \"rgb_to_ycbcr:rgb_to_ycbcr_m0\"" {  } { { "src/top.v" "rgb_to_ycbcr_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MedianSeletor MedianSeletor:median_m0 " "Elaborating entity \"MedianSeletor\" for hierarchy \"MedianSeletor:median_m0\"" {  } { { "src/top.v" "median_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linebuffer_Wapper MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0 " "Elaborating entity \"linebuffer_Wapper\" for hierarchy \"MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\"" {  } { { "src/MedianSeletor.v" "linebuffer_Wapper_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/MedianSeletor.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153317 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "INDEX ImageXlib_utils.vhd(70) " "VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable \"INDEX\" because variable was never assigned a value" {  } { { "src/sobel/ImageXlib_utils.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd" 70 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631538153317 "|top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linebuffer MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1 " "Elaborating entity \"linebuffer\" for hierarchy \"MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\"" {  } { { "src/sobel/linebuffer_Wapper.vhd" "lb1" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/linebuffer_Wapper.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153333 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "INDEX ImageXlib_utils.vhd(70) " "VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable \"INDEX\" because variable was never assigned a value" {  } { { "src/sobel/ImageXlib_utils.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd" 70 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631538153333 "|top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out\[2\]\[255..8\] ImageXlib_arch.vhd(149) " "Using initial value X (don't care) for net \"data_out\[2\]\[255..8\]\" at ImageXlib_arch.vhd(149)" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 149 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153348 "|top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out\[1\]\[255..8\] ImageXlib_arch.vhd(149) " "Using initial value X (don't care) for net \"data_out\[1\]\[255..8\]\" at ImageXlib_arch.vhd(149)" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 149 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153348 "|top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out\[0\]\[255..8\] ImageXlib_arch.vhd(149) " "Using initial value X (don't care) for net \"data_out\[0\]\[255..8\]\" at ImageXlib_arch.vhd(149)" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 149 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153348 "|top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_bram MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1 " "Elaborating entity \"dp_bram\" for hierarchy \"MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\"" {  } { { "src/sobel/ImageXlib_arch.vhd" "linebuf1" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153364 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "INDEX ImageXlib_utils.vhd(70) " "VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable \"INDEX\" because variable was never assigned a value" {  } { { "src/sobel/ImageXlib_utils.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd" 70 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631538153364 "|top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel sobel:sobel_m0 " "Elaborating entity \"sobel\" for hierarchy \"sobel:sobel_m0\"" {  } { { "src/top.v" "sobel_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erode erode:erode_m0 " "Elaborating entity \"erode\" for hierarchy \"erode:erode_m0\"" {  } { { "src/top.v" "erode_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linebuffer_Wapper erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2 " "Elaborating entity \"linebuffer_Wapper\" for hierarchy \"erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\"" {  } { { "src/erode.v" "linebuffer_Wapper_m2" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/erode.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153449 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "INDEX ImageXlib_utils.vhd(70) " "VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable \"INDEX\" because variable was never assigned a value" {  } { { "src/sobel/ImageXlib_utils.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd" 70 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631538153449 "|top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linebuffer erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1 " "Elaborating entity \"linebuffer\" for hierarchy \"erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\"" {  } { { "src/sobel/linebuffer_Wapper.vhd" "lb1" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/linebuffer_Wapper.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153464 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "INDEX ImageXlib_utils.vhd(70) " "VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable \"INDEX\" because variable was never assigned a value" {  } { { "src/sobel/ImageXlib_utils.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd" 70 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631538153464 "|top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out\[2\]\[255..1\] ImageXlib_arch.vhd(149) " "Using initial value X (don't care) for net \"data_out\[2\]\[255..1\]\" at ImageXlib_arch.vhd(149)" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 149 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153464 "|top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out\[1\]\[255..1\] ImageXlib_arch.vhd(149) " "Using initial value X (don't care) for net \"data_out\[1\]\[255..1\]\" at ImageXlib_arch.vhd(149)" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 149 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153464 "|top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out\[0\]\[255..1\] ImageXlib_arch.vhd(149) " "Using initial value X (don't care) for net \"data_out\[0\]\[255..1\]\" at ImageXlib_arch.vhd(149)" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 149 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153464 "|top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_bram erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\|dp_bram:linebuf1 " "Elaborating entity \"dp_bram\" for hierarchy \"erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\|dp_bram:linebuf1\"" {  } { { "src/sobel/ImageXlib_arch.vhd" "linebuf1" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153480 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "INDEX ImageXlib_utils.vhd(70) " "VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable \"INDEX\" because variable was never assigned a value" {  } { { "src/sobel/ImageXlib_utils.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd" 70 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631538153480 "|top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dilate dilate:dilate_m0 " "Elaborating entity \"dilate\" for hierarchy \"dilate:dilate_m0\"" {  } { { "src/top.v" "dilate_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mark mark:mark_scale " "Elaborating entity \"mark\" for hierarchy \"mark:mark_scale\"" {  } { { "src/top.v" "mark_scale" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153518 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p13 mark.v(40) " "Verilog HDL or VHDL warning at mark.v(40): object \"p13\" assigned a value but never read" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538153518 "|top|mark:mark_scale"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p23 mark.v(41) " "Verilog HDL or VHDL warning at mark.v(41): object \"p23\" assigned a value but never read" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538153518 "|top|mark:mark_scale"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p33 mark.v(42) " "Verilog HDL or VHDL warning at mark.v(42): object \"p33\" assigned a value but never read" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538153518 "|top|mark:mark_scale"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pointer_delay mark.v(107) " "Verilog HDL or VHDL warning at mark.v(107): object \"pointer_delay\" assigned a value but never read" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538153518 "|top|mark:mark_scale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mark.v(121) " "Verilog HDL assignment warning at mark.v(121): truncated value with size 32 to match size of target (12)" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538153518 "|top|mark:mark_scale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mark.v(160) " "Verilog HDL assignment warning at mark.v(160): truncated value with size 32 to match size of target (12)" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538153518 "|top|mark:mark_scale"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg mark:mark_scale\|seg:seg_mark_m0 " "Elaborating entity \"seg\" for hierarchy \"mark:mark_scale\|seg:seg_mark_m0\"" {  } { { "src/scale/mark.v" "seg_mark_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD mark:mark_scale\|seg:seg_mark_m0\|BCD:BCD_m0 " "Elaborating entity \"BCD\" for hierarchy \"mark:mark_scale\|seg:seg_mark_m0\|BCD:BCD_m0\"" {  } { { "src/scale/seg.v" "BCD_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(29) " "Verilog HDL assignment warning at BCD.v(29): truncated value with size 32 to match size of target (4)" {  } { { "src/scale/BCD.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/BCD.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538153549 "|top|mark:mark_scale|seg:seg_mark_m0|BCD:BCD_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(27) " "Verilog HDL assignment warning at BCD.v(27): truncated value with size 32 to match size of target (4)" {  } { { "src/scale/BCD.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/BCD.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538153549 "|top|mark:mark_scale|seg:seg_mark_m0|BCD:BCD_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(25) " "Verilog HDL assignment warning at BCD.v(25): truncated value with size 32 to match size of target (4)" {  } { { "src/scale/BCD.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/BCD.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538153549 "|top|mark:mark_scale|seg:seg_mark_m0|BCD:BCD_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder mark:mark_scale\|seg:seg_mark_m0\|seg_decoder:seg_decoder_m0 " "Elaborating entity \"seg_decoder\" for hierarchy \"mark:mark_scale\|seg:seg_mark_m0\|seg_decoder:seg_decoder_m0\"" {  } { { "src/scale/seg.v" "seg_decoder_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan mark:mark_scale\|seg:seg_mark_m0\|seg_scan:seg_scan_m0 " "Elaborating entity \"seg_scan\" for hierarchy \"mark:mark_scale\|seg:seg_mark_m0\|seg_scan:seg_scan_m0\"" {  } { { "src/scale/seg.v" "seg_scan_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mark_2 mark_2:mark_rightside " "Elaborating entity \"mark_2\" for hierarchy \"mark_2:mark_rightside\"" {  } { { "src/top.v" "mark_rightside" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p13 mark_2.v(30) " "Verilog HDL or VHDL warning at mark_2.v(30): object \"p13\" assigned a value but never read" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538153580 "|top|mark_2:mark_rightside"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p23 mark_2.v(31) " "Verilog HDL or VHDL warning at mark_2.v(31): object \"p23\" assigned a value but never read" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538153580 "|top|mark_2:mark_rightside"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p33 mark_2.v(32) " "Verilog HDL or VHDL warning at mark_2.v(32): object \"p33\" assigned a value but never read" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538153580 "|top|mark_2:mark_rightside"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vcount_sub mark_2.v(147) " "Verilog HDL or VHDL warning at mark_2.v(147): object \"vcount_sub\" assigned a value but never read" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538153580 "|top|mark_2:mark_rightside"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mark_2.v(86) " "Verilog HDL assignment warning at mark_2.v(86): truncated value with size 32 to match size of target (1)" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538153580 "|top|mark_2:mark_rightside"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mark_2.v(201) " "Verilog HDL assignment warning at mark_2.v(201): truncated value with size 32 to match size of target (8)" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538153580 "|top|mark_2:mark_rightside"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mark_2.v(215) " "Verilog HDL assignment warning at mark_2.v(215): truncated value with size 32 to match size of target (5)" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538153580 "|top|mark_2:mark_rightside"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mark_2.v(224) " "Verilog HDL assignment warning at mark_2.v(224): truncated value with size 32 to match size of target (12)" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538153580 "|top|mark_2:mark_rightside"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mark_2.v(225) " "Verilog HDL assignment warning at mark_2.v(225): truncated value with size 32 to match size of target (12)" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538153580 "|top|mark_2:mark_rightside"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 mark_2.v(257) " "Verilog HDL assignment warning at mark_2.v(257): truncated value with size 32 to match size of target (24)" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538153580 "|top|mark_2:mark_rightside"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer_pwm_test mark_2:mark_rightside\|buzzer_pwm_test:buzzer_pwm_test_m0 " "Elaborating entity \"buzzer_pwm_test\" for hierarchy \"mark_2:mark_rightside\|buzzer_pwm_test:buzzer_pwm_test_m0\"" {  } { { "src/scale/mark_2.v" "buzzer_pwm_test_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "duty buzzer_pwm_test.v(18) " "Verilog HDL Always Construct warning at buzzer_pwm_test.v(18): inferring latch(es) for variable \"duty\", which holds its previous value in one or more paths through the always construct" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[0\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[0\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[1\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[1\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[2\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[2\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[3\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[3\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[4\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[4\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[5\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[5\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[6\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[6\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[7\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[7\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[8\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[8\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[9\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[9\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[10\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[10\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[11\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[11\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[12\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[12\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[13\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[13\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[14\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[14\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[15\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[15\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[16\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[16\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[17\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[17\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[18\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[18\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[19\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[19\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[20\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[20\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[21\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[21\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[22\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[22\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[23\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[23\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[24\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[24\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[25\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[25\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[26\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[26\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[27\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[27\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[28\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[28\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[29\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[29\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[30\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[30\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[31\] buzzer_pwm_test.v(18) " "Inferred latch for \"duty\[31\]\" at buzzer_pwm_test.v(18)" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538153634 "|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_pwm mark_2:mark_rightside\|buzzer_pwm_test:buzzer_pwm_test_m0\|ax_pwm:ax_pwm_m0 " "Elaborating entity \"ax_pwm\" for hierarchy \"mark_2:mark_rightside\|buzzer_pwm_test:buzzer_pwm_test_m0\|ax_pwm:ax_pwm_m0\"" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "ax_pwm_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_read_write frame_read_write:frame_read_write_m0 " "Elaborating entity \"frame_read_write\" for hierarchy \"frame_read_write:frame_read_write_m0\"" {  } { { "src/top.v" "frame_read_write_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afifo_16_512 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf " "Elaborating entity \"afifo_16_512\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\"" {  } { { "src/frame_read_write.v" "write_buf" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\"" {  } { { "src/ip_core/afifo_16_512.v" "dcfifo_component" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/afifo_16_512.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\"" {  } { { "src/ip_core/afifo_16_512.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/afifo_16_512.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538153965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component " "Instantiated megafunction \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538153965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538153965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538153965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538153965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538153965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538153965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538153965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538153965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538153965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538153965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538153965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538153965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538153965 ""}  } { { "src/ip_core/afifo_16_512.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/afifo_16_512.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631538153965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7ql1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7ql1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7ql1 " "Found entity 1: dcfifo_7ql1" {  } { { "db/dcfifo_7ql1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538154019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538154019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7ql1 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated " "Elaborating entity \"dcfifo_7ql1\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538154019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538154050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538154050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_7ql1.tdf" "rdptr_g_gray2bin" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538154050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538154119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538154119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_7ql1.tdf" "rdptr_g1p" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538154119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538154166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538154166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_7ql1.tdf" "wrptr_g1p" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538154166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ov61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ov61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ov61 " "Found entity 1: altsyncram_ov61" {  } { { "db/altsyncram_ov61.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_ov61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538154219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538154219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ov61 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|altsyncram_ov61:fifo_ram " "Elaborating entity \"altsyncram_ov61\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|altsyncram_ov61:fifo_ram\"" {  } { { "db/dcfifo_7ql1.tdf" "fifo_ram" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538154235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538154251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538154251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_7ql1.tdf" "rs_brp" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538154251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538154282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538154282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_7ql1.tdf" "rs_dgwp" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538154282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538154320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538154320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538154320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538154351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538154351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_7ql1.tdf" "ws_dgrp" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538154367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538154382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538154382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538154382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538154436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538154436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_7ql1.tdf" "rdempty_eq_comp" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538154436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_fifo_write frame_read_write:frame_read_write_m0\|frame_fifo_write:frame_fifo_write_m0 " "Elaborating entity \"frame_fifo_write\" for hierarchy \"frame_read_write:frame_read_write_m0\|frame_fifo_write:frame_fifo_write_m0\"" {  } { { "src/frame_read_write.v" "frame_fifo_write_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538154482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_fifo_read frame_read_write:frame_read_write_m0\|frame_fifo_read:frame_fifo_read_m0 " "Elaborating entity \"frame_fifo_read\" for hierarchy \"frame_read_write:frame_read_write_m0\|frame_fifo_read:frame_fifo_read_m0\"" {  } { { "src/frame_read_write.v" "frame_fifo_read_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538154826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_core sdram_core:sdram_core_m0 " "Elaborating entity \"sdram_core\" for hierarchy \"sdram_core:sdram_core_m0\"" {  } { { "src/top.v" "sdram_core_m0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538154857 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_core.v(289) " "Verilog HDL Case Statement information at sdram_core.v(289): all case item expressions in this case statement are onehot" {  } { { "src/sdram/sdram_core.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sdram/sdram_core.v" 289 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631538154857 "|top|sdram_core:sdram_core_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_core.v(346) " "Verilog HDL Case Statement information at sdram_core.v(346): all case item expressions in this case statement are onehot" {  } { { "src/sdram/sdram_core.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sdram/sdram_core.v" 346 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631538154857 "|top|sdram_core:sdram_core_m0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[15\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[15\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[15\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631538155101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[14\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[14\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[14\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631538155101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[13\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[13\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[13\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631538155101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[12\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[12\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[12\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631538155101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[11\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[11\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[11\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631538155101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[10\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[10\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[10\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631538155101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[9\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[9\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[9\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631538155101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[15\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[15\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[15\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631538155101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[14\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[14\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[14\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631538155101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[13\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[13\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[13\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631538155101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[12\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[12\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[12\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631538155101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[11\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[11\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[11\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631538155101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[10\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[10\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[10\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631538155101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[9\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[9\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[9\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631538155101 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1631538155101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5524 " "Found entity 1: altsyncram_5524" {  } { { "db/altsyncram_5524.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_5524.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538156996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538156996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538157265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538157265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538157403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538157403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ugi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ugi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ugi " "Found entity 1: cntr_ugi" {  } { { "db/cntr_ugi.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_ugi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538157619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538157619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538157682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538157682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538157804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538157804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rgi " "Found entity 1: cntr_rgi" {  } { { "db/cntr_rgi.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_rgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538157983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538157983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538158036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538158036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538158152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538158152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538158221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538158221 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538158700 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631538158786 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.13.21:02:42 Progress: Loading sldc992db61/alt_sld_fab_wrapper_hw.tcl " "2021.09.13.21:02:42 Progress: Loading sldc992db61/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538162438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538164692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538164834 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538166802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538166887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538166971 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538167050 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538167065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538167065 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631538167753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc992db61/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc992db61/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc992db61/alt_sld_fab.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538167945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538167945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538168016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538168016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538168026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538168026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538168098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538168098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538168177 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538168177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538168177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538168240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538168240 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[0\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 38 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[1\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 68 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[2\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 98 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[3\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 128 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[4\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 158 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[5\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 188 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[6\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 218 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[7\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 248 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[8\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 278 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[9\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 308 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[10\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 338 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[11\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 368 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[12\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 398 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[13\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 428 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[14\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 458 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[15\] " "Synthesized away node \"RAW8_RGB888:u_RAW8_RGB888\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_pja1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf" 488 2 0 } } { "db/shift_taps_7rv.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 46 0 0 } } { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 65 0 0 } } { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 57 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 560 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538169256 "|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1631538169256 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1631538169256 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "384 1024 0 1 1 " "384 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "640 1023 " "Addresses ranging from 640 to 1023 are not initialized" {  } { { "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/top.ram0_dp_bram_69f25fdc.hdl.mif" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/top.ram0_dp_bram_69f25fdc.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1631538170718 ""}  } { { "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/top.ram0_dp_bram_69f25fdc.hdl.mif" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/top.ram0_dp_bram_69f25fdc.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1631538170718 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170718 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170726 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "384 1024 0 1 1 " "384 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "640 1023 " "Addresses ranging from 640 to 1023 are not initialized" {  } { { "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/top.ram0_dp_bram_e2d6cfcf.hdl.mif" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/top.ram0_dp_bram_e2d6cfcf.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1631538170728 ""}  } { { "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/top.ram0_dp_bram_e2d6cfcf.hdl.mif" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/top.ram0_dp_bram_e2d6cfcf.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1631538170728 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mark_2:mark_rightside\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"mark_2:mark_rightside\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170728 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred RAM node \"mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170728 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mark_2:mark_rightside\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred RAM node \"mark_2:mark_rightside\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170728 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dilate:dilate_m1\|linebuffer_Wapper:linebuffer_Wapper_m3\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred RAM node \"dilate:dilate_m1\|linebuffer_Wapper:linebuffer_Wapper_m3\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170728 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dilate:dilate_m1\|linebuffer_Wapper:linebuffer_Wapper_m3\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"dilate:dilate_m1\|linebuffer_Wapper:linebuffer_Wapper_m3\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170728 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dilate:dilate_m1\|linebuffer_Wapper:linebuffer_Wapper_m3\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"dilate:dilate_m1\|linebuffer_Wapper:linebuffer_Wapper_m3\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170728 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred RAM node \"erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170728 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170728 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170728 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "sobel:sobel_m0\|linebuffer_Wapper:linebuffer_Wapper_m1\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"sobel:sobel_m0\|linebuffer_Wapper:linebuffer_Wapper_m1\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170728 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "sobel:sobel_m0\|linebuffer_Wapper:linebuffer_Wapper_m1\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred RAM node \"sobel:sobel_m0\|linebuffer_Wapper:linebuffer_Wapper_m1\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170736 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "sobel:sobel_m0\|linebuffer_Wapper:linebuffer_Wapper_m1\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"sobel:sobel_m0\|linebuffer_Wapper:linebuffer_Wapper_m1\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170738 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MedianSeletor:median_m1\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"MedianSeletor:median_m1\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170738 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MedianSeletor:median_m1\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred RAM node \"MedianSeletor:median_m1\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170738 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MedianSeletor:median_m1\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"MedianSeletor:median_m1\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170738 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MedianSeletor:median_m3\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"MedianSeletor:median_m3\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170738 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MedianSeletor:median_m3\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred RAM node \"MedianSeletor:median_m3\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170738 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MedianSeletor:median_m3\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"MedianSeletor:median_m3\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170738 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MedianSeletor:median_m2\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"MedianSeletor:median_m2\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170746 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MedianSeletor:median_m2\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred RAM node \"MedianSeletor:median_m2\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170746 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MedianSeletor:median_m2\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"MedianSeletor:median_m2\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170748 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170748 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred RAM node \"MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170748 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred RAM node \"MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1631538170748 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "27 " "Inferred 27 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mark_2:mark_rightside\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mark_2:mark_rightside\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_e2d6cfcf.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mark_2:mark_rightside\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mark_2:mark_rightside\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_e2d6cfcf.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dilate:dilate_m1\|linebuffer_Wapper:linebuffer_Wapper_m3\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dilate:dilate_m1\|linebuffer_Wapper:linebuffer_Wapper_m3\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_e2d6cfcf.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dilate:dilate_m1\|linebuffer_Wapper:linebuffer_Wapper_m3\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dilate:dilate_m1\|linebuffer_Wapper:linebuffer_Wapper_m3\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_e2d6cfcf.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dilate:dilate_m1\|linebuffer_Wapper:linebuffer_Wapper_m3\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dilate:dilate_m1\|linebuffer_Wapper:linebuffer_Wapper_m3\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_e2d6cfcf.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_e2d6cfcf.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_e2d6cfcf.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"erode:erode_m0\|linebuffer_Wapper:linebuffer_Wapper_m2\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_e2d6cfcf.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sobel:sobel_m0\|linebuffer_Wapper:linebuffer_Wapper_m1\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sobel:sobel_m0\|linebuffer_Wapper:linebuffer_Wapper_m1\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sobel:sobel_m0\|linebuffer_Wapper:linebuffer_Wapper_m1\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sobel:sobel_m0\|linebuffer_Wapper:linebuffer_Wapper_m1\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sobel:sobel_m0\|linebuffer_Wapper:linebuffer_Wapper_m1\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sobel:sobel_m0\|linebuffer_Wapper:linebuffer_Wapper_m1\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MedianSeletor:median_m1\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MedianSeletor:median_m1\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MedianSeletor:median_m1\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MedianSeletor:median_m1\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MedianSeletor:median_m1\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MedianSeletor:median_m1\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MedianSeletor:median_m3\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MedianSeletor:median_m3\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MedianSeletor:median_m3\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MedianSeletor:median_m3\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MedianSeletor:median_m3\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MedianSeletor:median_m3\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MedianSeletor:median_m2\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MedianSeletor:median_m2\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MedianSeletor:median_m2\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MedianSeletor:median_m2\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MedianSeletor:median_m2\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MedianSeletor:median_m2\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:linebuf1\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MedianSeletor:median_m0\|linebuffer_Wapper:linebuffer_Wapper_m0\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "MedianSeletor:median_m0\|hs_buf_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"MedianSeletor:median_m0\|hs_buf_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 65 " "Parameter TAP_DISTANCE set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538172662 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1631538172662 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mark:mark_scale\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mark:mark_scale\|Mult0\"" {  } { { "src/scale/mark.v" "Mult0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538172672 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mark:mark_scale\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mark:mark_scale\|Div0\"" {  } { { "src/scale/mark.v" "Div0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538172672 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mark_2:mark_rightside\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mark_2:mark_rightside\|Mult0\"" {  } { { "src/scale/mark_2.v" "Mult0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 224 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538172672 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mark_2:mark_rightside\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mark_2:mark_rightside\|Div0\"" {  } { { "src/scale/mark_2.v" "Div0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 224 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538172672 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|Mult2\"" {  } { { "src/rgb_to_ycbcr.v" "Mult2" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 91 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538172672 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|Mult0\"" {  } { { "src/rgb_to_ycbcr.v" "Mult0" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538172672 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1631538172672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|altsyncram:mem_array_rtl_0 " "Elaborated megafunction instantiation \"mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|altsyncram:mem_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538172707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|altsyncram:mem_array_rtl_0 " "Instantiated megafunction \"mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|altsyncram:mem_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_dp_bram_69f25fdc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172707 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631538172707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s7l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s7l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s7l1 " "Found entity 1: altsyncram_s7l1" {  } { { "db/altsyncram_s7l1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_s7l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538172773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538172773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|altsyncram:mem_array_rtl_0 " "Elaborated megafunction instantiation \"mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|altsyncram:mem_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538172834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|altsyncram:mem_array_rtl_0 " "Instantiated megafunction \"mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|altsyncram:mem_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_dp_bram_69f25fdc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_dp_bram_69f25fdc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172834 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631538172834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mark_2:mark_rightside\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|altsyncram:mem_array_rtl_0 " "Elaborated megafunction instantiation \"mark_2:mark_rightside\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|altsyncram:mem_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538172874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mark_2:mark_rightside\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|altsyncram:mem_array_rtl_0 " "Instantiated megafunction \"mark_2:mark_rightside\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|altsyncram:mem_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_dp_bram_e2d6cfcf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_dp_bram_e2d6cfcf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538172874 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631538172874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8al1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8al1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8al1 " "Found entity 1: altsyncram_8al1" {  } { { "db/altsyncram_8al1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_8al1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538172935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538172935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MedianSeletor:median_m0\|altshift_taps:hs_buf_rtl_0 " "Elaborated megafunction instantiation \"MedianSeletor:median_m0\|altshift_taps:hs_buf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538173666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MedianSeletor:median_m0\|altshift_taps:hs_buf_rtl_0 " "Instantiated megafunction \"MedianSeletor:median_m0\|altshift_taps:hs_buf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 65 " "Parameter \"TAP_DISTANCE\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538173666 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631538173666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ikm " "Found entity 1: shift_taps_ikm" {  } { { "db/shift_taps_ikm.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_ikm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538173704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538173704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2b1 " "Found entity 1: altsyncram_c2b1" {  } { { "db/altsyncram_c2b1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_c2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538173773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538173773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2rf " "Found entity 1: cntr_2rf" {  } { { "db/cntr_2rf.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_2rf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538173835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538173835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oah " "Found entity 1: cntr_oah" {  } { { "db/cntr_oah.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_oah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538173904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538173904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mark:mark_scale\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mark:mark_scale\|lpm_mult:Mult0\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538173989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mark:mark_scale\|lpm_mult:Mult0 " "Instantiated megafunction \"mark:mark_scale\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538173989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538173989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538173989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538173989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538173989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538173989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538173989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538173989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538173989 ""}  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631538173989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aft " "Found entity 1: mult_aft" {  } { { "db/mult_aft.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/mult_aft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538174052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538174052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mark:mark_scale\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"mark:mark_scale\|lpm_divide:Div0\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538174121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mark:mark_scale\|lpm_divide:Div0 " "Instantiated megafunction \"mark:mark_scale\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174121 ""}  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631538174121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538174174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538174174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538174203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538174203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538174265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538174265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538174389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538174389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538174452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538174452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mark_2:mark_rightside\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mark_2:mark_rightside\|lpm_mult:Mult0\"" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538174490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mark_2:mark_rightside\|lpm_mult:Mult0 " "Instantiated megafunction \"mark_2:mark_rightside\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174490 ""}  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631538174490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dft " "Found entity 1: mult_dft" {  } { { "db/mult_dft.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/mult_dft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538174552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538174552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mark_2:mark_rightside\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"mark_2:mark_rightside\|lpm_divide:Div0\"" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538174574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mark_2:mark_rightside\|lpm_divide:Div0 " "Instantiated megafunction \"mark_2:mark_rightside\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174574 ""}  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631538174574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538174637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538174637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538174668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538174668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538174753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538174753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\"" {  } { { "src/rgb_to_ycbcr.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538174952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2 " "Instantiated megafunction \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538174952 ""}  } { { "src/rgb_to_ycbcr.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631538174952 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|multcore:mult_core rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "src/rgb_to_ycbcr.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538175102 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "src/rgb_to_ycbcr.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538175178 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "src/rgb_to_ycbcr.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538175270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538175331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538175331 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|altshift:external_latency_ffs rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "src/rgb_to_ycbcr.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538175372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\"" {  } { { "src/rgb_to_ycbcr.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538175400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0 " "Instantiated megafunction \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538175400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538175400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538175400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538175400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538175400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538175400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538175400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538175400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631538175400 ""}  } { { "src/rgb_to_ycbcr.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631538175400 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|multcore:mult_core rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "src/rgb_to_ycbcr.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538175423 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "src/rgb_to_ycbcr.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538175463 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "src/rgb_to_ycbcr.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538175494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/add_sub_jgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538175562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538175562 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|altshift:external_latency_ffs rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "src/rgb_to_ycbcr.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538175583 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:linebuf1\|altsyncram:mem_array_rtl_0\|altsyncram_s7l1:auto_generated\|ram_block1a0 " "Synthesized away node \"mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:linebuf1\|altsyncram:mem_array_rtl_0\|altsyncram_s7l1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_s7l1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_s7l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 209 0 0 } } { "src/sobel/linebuffer_Wapper.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/linebuffer_Wapper.vhd" 63 0 0 } } { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 61 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 748 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538175775 "|top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|altsyncram:mem_array_rtl_0\|altsyncram_s7l1:auto_generated\|ram_block1a0 " "Synthesized away node \"mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:2:linebufn\|altsyncram:mem_array_rtl_0\|altsyncram_s7l1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_s7l1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_s7l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 246 0 0 } } { "src/sobel/linebuffer_Wapper.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/linebuffer_Wapper.vhd" 63 0 0 } } { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 61 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 748 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538175775 "|top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|altsyncram:mem_array_rtl_0\|altsyncram_s7l1:auto_generated\|ram_block1a0 " "Synthesized away node \"mark:mark_scale\|linebuffer_Wapper:linebuffer_Wapper_m11\|linebuffer:lb1\|dp_bram:\\mem_array_wr:1:linebufn\|altsyncram:mem_array_rtl_0\|altsyncram_s7l1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_s7l1.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_s7l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 246 0 0 } } { "src/sobel/linebuffer_Wapper.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/linebuffer_Wapper.vhd" 63 0 0 } } { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 61 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 748 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538175775 "|top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1631538175775 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1631538175775 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1631538176491 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "71 " "Ignored 71 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "71 " "Ignored 71 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1631538176624 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1631538176624 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cmos_scl_1 " "Inserted always-enabled tri-state buffer between \"cmos_scl_1\" and its non-tri-state driver." {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631538176655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cmos_scl_2 " "Inserted always-enabled tri-state buffer between \"cmos_scl_2\" and its non-tri-state driver." {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631538176655 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cmos_scl_3 " "Inserted always-enabled tri-state buffer between \"cmos_scl_3\" and its non-tri-state driver." {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1631538176655 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1631538176655 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 103 -1 0 } } { "src/sdram/sdram_core.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sdram/sdram_core.v" 346 -1 0 } } { "src/scale/seg_scan.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg_scan.v" 49 -1 0 } } { "src/ax_debounce.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ax_debounce.v" 51 -1 0 } } { "src/ax_debounce.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ax_debounce.v" 39 -1 0 } } { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 185 -1 0 } } { "db/shift_taps_ikm.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_ikm.tdf" 38 2 0 } } { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 21 -1 0 } } { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 158 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/a_graycounter_577.tdf" 32 2 0 } } { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 41 -1 0 } } { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 40 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/a_graycounter_577.tdf" 45 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/a_graycounter_1lc.tdf" 45 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1631538176703 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1631538176703 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[0\] mark:mark_scale\|vga_data\[0\]~_emulated mark:mark_scale\|vga_data\[0\]~1 " "Register \"mark:mark_scale\|vga_data\[0\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[0\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[0\]~1\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[1\] mark:mark_scale\|vga_data\[1\]~_emulated mark:mark_scale\|vga_data\[1\]~5 " "Register \"mark:mark_scale\|vga_data\[1\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[1\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[1\]~5\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[2\] mark:mark_scale\|vga_data\[2\]~_emulated mark:mark_scale\|vga_data\[2\]~9 " "Register \"mark:mark_scale\|vga_data\[2\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[2\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[2\]~9\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[3\] mark:mark_scale\|vga_data\[3\]~_emulated mark:mark_scale\|vga_data\[3\]~13 " "Register \"mark:mark_scale\|vga_data\[3\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[3\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[3\]~13\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[4\] mark:mark_scale\|vga_data\[4\]~_emulated mark:mark_scale\|vga_data\[4\]~17 " "Register \"mark:mark_scale\|vga_data\[4\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[4\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[4\]~17\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[5\] mark:mark_scale\|vga_data\[5\]~_emulated mark:mark_scale\|vga_data\[5\]~21 " "Register \"mark:mark_scale\|vga_data\[5\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[5\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[5\]~21\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[6\] mark:mark_scale\|vga_data\[6\]~_emulated mark:mark_scale\|vga_data\[0\]~1 " "Register \"mark:mark_scale\|vga_data\[6\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[6\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[0\]~1\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[7\] mark:mark_scale\|vga_data\[7\]~_emulated mark:mark_scale\|vga_data\[1\]~5 " "Register \"mark:mark_scale\|vga_data\[7\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[7\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[1\]~5\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[8\] mark:mark_scale\|vga_data\[8\]~_emulated mark:mark_scale\|vga_data\[2\]~9 " "Register \"mark:mark_scale\|vga_data\[8\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[8\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[2\]~9\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[9\] mark:mark_scale\|vga_data\[9\]~_emulated mark:mark_scale\|vga_data\[3\]~13 " "Register \"mark:mark_scale\|vga_data\[9\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[9\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[3\]~13\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[10\] mark:mark_scale\|vga_data\[10\]~_emulated mark:mark_scale\|vga_data\[4\]~17 " "Register \"mark:mark_scale\|vga_data\[10\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[10\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[4\]~17\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[11\] mark:mark_scale\|vga_data\[11\]~_emulated mark:mark_scale\|vga_data\[0\]~1 " "Register \"mark:mark_scale\|vga_data\[11\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[11\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[0\]~1\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[12\] mark:mark_scale\|vga_data\[12\]~_emulated mark:mark_scale\|vga_data\[1\]~5 " "Register \"mark:mark_scale\|vga_data\[12\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[12\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[1\]~5\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[13\] mark:mark_scale\|vga_data\[13\]~_emulated mark:mark_scale\|vga_data\[2\]~9 " "Register \"mark:mark_scale\|vga_data\[13\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[13\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[2\]~9\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[14\] mark:mark_scale\|vga_data\[14\]~_emulated mark:mark_scale\|vga_data\[3\]~13 " "Register \"mark:mark_scale\|vga_data\[14\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[14\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[3\]~13\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mark:mark_scale\|vga_data\[15\] mark:mark_scale\|vga_data\[15\]~_emulated mark:mark_scale\|vga_data\[4\]~17 " "Register \"mark:mark_scale\|vga_data\[15\]\" is converted into an equivalent circuit using register \"mark:mark_scale\|vga_data\[15\]~_emulated\" and latch \"mark:mark_scale\|vga_data\[4\]~17\"" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631538176703 "|top|mark:mark_scale|vga_data[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1631538176703 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "cmos_scl_1~synth " "Node \"cmos_scl_1~synth\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538183979 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cmos_scl_2~synth " "Node \"cmos_scl_2~synth\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538183979 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cmos_scl_3~synth " "Node \"cmos_scl_3~synth\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538183979 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1631538183979 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn_1 GND " "Pin \"cmos_pwdn_1\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631538183979 "|top|cmos_pwdn_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn_2 GND " "Pin \"cmos_pwdn_2\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631538183979 "|top|cmos_pwdn_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn_3 GND " "Pin \"cmos_pwdn_3\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631538183979 "|top|cmos_pwdn_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631538183979 "|top|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631538183979 "|top|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631538183979 "|top|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631538183979 "|top|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "buzzer GND " "Pin \"buzzer\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631538183979 "|top|buzzer"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1631538183979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538184252 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "200 " "200 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631538188090 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mark_2:mark_rightside\|num_5\[5\] " "Logic cell \"mark_2:mark_rightside\|num_5\[5\]\"" {  } { { "src/scale/mark_2.v" "num_5\[5\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 200 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538188129 ""} { "Info" "ISCL_SCL_CELL_NAME" "mark_2:mark_rightside\|num_5\[7\] " "Logic cell \"mark_2:mark_rightside\|num_5\[7\]\"" {  } { { "src/scale/mark_2.v" "num_5\[7\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 200 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538188129 ""} { "Info" "ISCL_SCL_CELL_NAME" "mark_2:mark_rightside\|num_5\[4\] " "Logic cell \"mark_2:mark_rightside\|num_5\[4\]\"" {  } { { "src/scale/mark_2.v" "num_5\[4\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 200 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538188129 ""} { "Info" "ISCL_SCL_CELL_NAME" "mark_2:mark_rightside\|num_5\[6\] " "Logic cell \"mark_2:mark_rightside\|num_5\[6\]\"" {  } { { "src/scale/mark_2.v" "num_5\[6\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 200 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538188129 ""} { "Info" "ISCL_SCL_CELL_NAME" "mark_2:mark_rightside\|num_5\[3\] " "Logic cell \"mark_2:mark_rightside\|num_5\[3\]\"" {  } { { "src/scale/mark_2.v" "num_5\[3\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 200 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538188129 ""} { "Info" "ISCL_SCL_CELL_NAME" "mark_2:mark_rightside\|num_5\[2\] " "Logic cell \"mark_2:mark_rightside\|num_5\[2\]\"" {  } { { "src/scale/mark_2.v" "num_5\[2\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 200 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538188129 ""} { "Info" "ISCL_SCL_CELL_NAME" "mark_2:mark_rightside\|num_5\[1\] " "Logic cell \"mark_2:mark_rightside\|num_5\[1\]\"" {  } { { "src/scale/mark_2.v" "num_5\[1\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 200 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538188129 ""} { "Info" "ISCL_SCL_CELL_NAME" "mark_2:mark_rightside\|num_5\[0\] " "Logic cell \"mark_2:mark_rightside\|num_5\[0\]\"" {  } { { "src/scale/mark_2.v" "num_5\[0\]" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 200 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538188129 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1631538188129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/output_files/top.map.smsg " "Generated suppressed messages file C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538188536 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 119 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 119 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1631538190757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631538190871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538190871 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db_1\[0\] " "No output dependent on input pin \"cmos_db_1\[0\]\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538191501 "|top|cmos_db_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db_1\[1\] " "No output dependent on input pin \"cmos_db_1\[1\]\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538191501 "|top|cmos_db_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_rst_n_1 " "No output dependent on input pin \"cmos_rst_n_1\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538191501 "|top|cmos_rst_n_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db_2\[0\] " "No output dependent on input pin \"cmos_db_2\[0\]\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538191501 "|top|cmos_db_2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db_2\[1\] " "No output dependent on input pin \"cmos_db_2\[1\]\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538191501 "|top|cmos_db_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_rst_n_2 " "No output dependent on input pin \"cmos_rst_n_2\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538191501 "|top|cmos_rst_n_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db_3\[0\] " "No output dependent on input pin \"cmos_db_3\[0\]\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538191501 "|top|cmos_db_3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db_3\[1\] " "No output dependent on input pin \"cmos_db_3\[1\]\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538191501 "|top|cmos_db_3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_rst_n_3 " "No output dependent on input pin \"cmos_rst_n_3\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631538191501 "|top|cmos_rst_n_3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1631538191501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9725 " "Implemented 9725 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631538191501 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631538191501 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "22 " "Implemented 22 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1631538191501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9358 " "Implemented 9358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631538191501 ""} { "Info" "ICUT_CUT_TM_RAMS" "226 " "Implemented 226 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1631538191501 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1631538191501 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1631538191501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631538191501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631538191582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 13 21:03:11 2021 " "Processing ended: Mon Sep 13 21:03:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631538191582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631538191582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631538191582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538191582 ""}
