Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 00:58:37 2025
| Host         : XlightNtrEnx running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          43          
TIMING-18  Warning   Missing input or output delay  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.674     -135.655                    196                 1703        0.099        0.000                      0                 1703        4.500        0.000                       0                   607  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.674     -135.655                    196                 1703        0.099        0.000                      0                 1703        4.500        0.000                       0                   607  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          196  Failing Endpoints,  Worst Slack       -1.674ns,  Total Violation     -135.655ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.674ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_display_timer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.597ns  (logic 2.564ns (22.109%)  route 9.033ns (77.891%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.567     5.151    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/Q
                         net (fo=52, routed)          0.743     6.351    game_datapath/game_cu/D_game_fsm_q[1]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.475 r  game_datapath/game_cu/D_p1_score_q[31]_i_72/O
                         net (fo=1, routed)           0.466     6.941    game_datapath/game_cu/D_p1_score_q[31]_i_72_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.065 r  game_datapath/game_cu/D_p1_score_q[31]_i_54/O
                         net (fo=98, routed)          1.157     8.222    game_datapath/game_regfiles/D_p1_score_q[2]_i_13_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.346 f  game_datapath/game_regfiles/D_p1_score_q[2]_i_32/O
                         net (fo=1, routed)           0.585     8.931    game_datapath/game_regfiles/D_p1_score_q[2]_i_32_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.055 r  game_datapath/game_regfiles/D_p1_score_q[2]_i_15/O
                         net (fo=1, routed)           0.427     9.482    game_datapath/game_cu/D_p1_score_q[11]_i_27_3
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.606 f  game_datapath/game_cu/D_p1_score_q[2]_i_7/O
                         net (fo=3, routed)           0.680    10.286    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_1
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.410 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.714    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.838 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.011    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.135 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.448    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.572 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.182    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.306 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.649    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.213    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.337 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.659    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.783 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.122    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.246 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.797    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.574    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.993    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.117 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.632    16.748    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X52Y32         FDRE                                         r  game_datapath/game_regfiles/D_display_timer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.444    14.849    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  game_datapath/game_regfiles/D_display_timer_q_reg[0]/C
                         clock pessimism              0.273    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X52Y32         FDRE (Setup_fdre_C_D)       -0.013    15.074    game_datapath/game_regfiles/D_display_timer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -16.748    
  -------------------------------------------------------------------
                         slack                                 -1.674    

Slack (VIOLATED) :        -1.668ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_low_number_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.577ns  (logic 2.564ns (22.148%)  route 9.013ns (77.852%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.567     5.151    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/Q
                         net (fo=52, routed)          0.743     6.351    game_datapath/game_cu/D_game_fsm_q[1]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.475 r  game_datapath/game_cu/D_p1_score_q[31]_i_72/O
                         net (fo=1, routed)           0.466     6.941    game_datapath/game_cu/D_p1_score_q[31]_i_72_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.065 r  game_datapath/game_cu/D_p1_score_q[31]_i_54/O
                         net (fo=98, routed)          1.157     8.222    game_datapath/game_regfiles/D_p1_score_q[2]_i_13_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.346 f  game_datapath/game_regfiles/D_p1_score_q[2]_i_32/O
                         net (fo=1, routed)           0.585     8.931    game_datapath/game_regfiles/D_p1_score_q[2]_i_32_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.055 r  game_datapath/game_regfiles/D_p1_score_q[2]_i_15/O
                         net (fo=1, routed)           0.427     9.482    game_datapath/game_cu/D_p1_score_q[11]_i_27_3
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.606 f  game_datapath/game_cu/D_p1_score_q[2]_i_7/O
                         net (fo=3, routed)           0.680    10.286    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_1
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.410 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.714    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.838 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.011    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.135 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.448    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.572 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.182    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.306 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.649    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.213    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.337 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.659    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.783 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.122    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.246 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.797    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.574    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.993    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.117 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.612    16.728    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X54Y32         FDRE                                         r  game_datapath/game_regfiles/D_low_number_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.444    14.849    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  game_datapath/game_regfiles/D_low_number_q_reg[0]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X54Y32         FDRE (Setup_fdre_C_D)       -0.013    15.060    game_datapath/game_regfiles/D_low_number_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -16.728    
  -------------------------------------------------------------------
                         slack                                 -1.668    

Slack (VIOLATED) :        -1.623ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_button_press_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 2.564ns (22.234%)  route 8.968ns (77.766%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.567     5.151    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/Q
                         net (fo=52, routed)          0.743     6.351    game_datapath/game_cu/D_game_fsm_q[1]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.475 r  game_datapath/game_cu/D_p1_score_q[31]_i_72/O
                         net (fo=1, routed)           0.466     6.941    game_datapath/game_cu/D_p1_score_q[31]_i_72_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.065 r  game_datapath/game_cu/D_p1_score_q[31]_i_54/O
                         net (fo=98, routed)          1.157     8.222    game_datapath/game_regfiles/D_p1_score_q[2]_i_13_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.346 f  game_datapath/game_regfiles/D_p1_score_q[2]_i_32/O
                         net (fo=1, routed)           0.585     8.931    game_datapath/game_regfiles/D_p1_score_q[2]_i_32_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.055 r  game_datapath/game_regfiles/D_p1_score_q[2]_i_15/O
                         net (fo=1, routed)           0.427     9.482    game_datapath/game_cu/D_p1_score_q[11]_i_27_3
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.606 f  game_datapath/game_cu/D_p1_score_q[2]_i_7/O
                         net (fo=3, routed)           0.680    10.286    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_1
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.410 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.714    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.838 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.011    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.135 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.448    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.572 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.182    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.306 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.649    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.213    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.337 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.659    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.783 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.122    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.246 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.797    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.574    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.993    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.117 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.567    16.683    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X54Y35         FDRE                                         r  game_datapath/game_regfiles/D_p1_button_press_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.447    14.852    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y35         FDRE                                         r  game_datapath/game_regfiles/D_p1_button_press_q_reg[0]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X54Y35         FDRE (Setup_fdre_C_D)       -0.016    15.060    game_datapath/game_regfiles/D_p1_button_press_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -16.683    
  -------------------------------------------------------------------
                         slack                                 -1.623    

Slack (VIOLATED) :        -1.522ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.380ns  (logic 2.564ns (22.531%)  route 8.816ns (77.469%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.567     5.151    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/Q
                         net (fo=52, routed)          0.743     6.351    game_datapath/game_cu/D_game_fsm_q[1]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.475 r  game_datapath/game_cu/D_p1_score_q[31]_i_72/O
                         net (fo=1, routed)           0.466     6.941    game_datapath/game_cu/D_p1_score_q[31]_i_72_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.065 r  game_datapath/game_cu/D_p1_score_q[31]_i_54/O
                         net (fo=98, routed)          1.157     8.222    game_datapath/game_regfiles/D_p1_score_q[2]_i_13_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.346 f  game_datapath/game_regfiles/D_p1_score_q[2]_i_32/O
                         net (fo=1, routed)           0.585     8.931    game_datapath/game_regfiles/D_p1_score_q[2]_i_32_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.055 r  game_datapath/game_regfiles/D_p1_score_q[2]_i_15/O
                         net (fo=1, routed)           0.427     9.482    game_datapath/game_cu/D_p1_score_q[11]_i_27_3
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.606 f  game_datapath/game_cu/D_p1_score_q[2]_i_7/O
                         net (fo=3, routed)           0.680    10.286    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_1
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.410 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.714    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.838 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.011    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.135 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.448    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.572 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.182    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.306 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.649    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.213    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.337 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.659    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.783 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.122    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.246 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.797    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.574    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.993    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.117 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.415    16.531    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X55Y31         FDRE                                         r  game_datapath/game_regfiles/D_temp_var1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.442    14.847    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  game_datapath/game_regfiles/D_temp_var1_q_reg[0]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)       -0.062    15.009    game_datapath/game_regfiles/D_temp_var1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -16.531    
  -------------------------------------------------------------------
                         slack                                 -1.522    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var3_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.395ns  (logic 2.564ns (22.500%)  route 8.831ns (77.500%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.567     5.151    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/Q
                         net (fo=52, routed)          0.743     6.351    game_datapath/game_cu/D_game_fsm_q[1]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.475 r  game_datapath/game_cu/D_p1_score_q[31]_i_72/O
                         net (fo=1, routed)           0.466     6.941    game_datapath/game_cu/D_p1_score_q[31]_i_72_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.065 r  game_datapath/game_cu/D_p1_score_q[31]_i_54/O
                         net (fo=98, routed)          1.157     8.222    game_datapath/game_regfiles/D_p1_score_q[2]_i_13_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.346 f  game_datapath/game_regfiles/D_p1_score_q[2]_i_32/O
                         net (fo=1, routed)           0.585     8.931    game_datapath/game_regfiles/D_p1_score_q[2]_i_32_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.055 r  game_datapath/game_regfiles/D_p1_score_q[2]_i_15/O
                         net (fo=1, routed)           0.427     9.482    game_datapath/game_cu/D_p1_score_q[11]_i_27_3
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.606 f  game_datapath/game_cu/D_p1_score_q[2]_i_7/O
                         net (fo=3, routed)           0.680    10.286    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_1
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.410 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.714    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.838 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.011    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.135 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.448    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.572 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.182    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.306 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.649    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.213    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.337 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.659    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.783 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.122    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.246 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.797    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.574    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.993    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.117 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.430    16.547    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X57Y32         FDRE                                         r  game_datapath/game_regfiles/D_temp_var3_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.445    14.850    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  game_datapath/game_regfiles/D_temp_var3_q_reg[0]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)       -0.043    15.031    game_datapath/game_regfiles/D_temp_var3_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.515ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_display_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.408ns  (logic 2.564ns (22.476%)  route 8.844ns (77.524%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.567     5.151    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/Q
                         net (fo=52, routed)          0.743     6.351    game_datapath/game_cu/D_game_fsm_q[1]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.475 r  game_datapath/game_cu/D_p1_score_q[31]_i_72/O
                         net (fo=1, routed)           0.466     6.941    game_datapath/game_cu/D_p1_score_q[31]_i_72_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.065 r  game_datapath/game_cu/D_p1_score_q[31]_i_54/O
                         net (fo=98, routed)          1.157     8.222    game_datapath/game_regfiles/D_p1_score_q[2]_i_13_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.346 f  game_datapath/game_regfiles/D_p1_score_q[2]_i_32/O
                         net (fo=1, routed)           0.585     8.931    game_datapath/game_regfiles/D_p1_score_q[2]_i_32_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.055 r  game_datapath/game_regfiles/D_p1_score_q[2]_i_15/O
                         net (fo=1, routed)           0.427     9.482    game_datapath/game_cu/D_p1_score_q[11]_i_27_3
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.606 f  game_datapath/game_cu/D_p1_score_q[2]_i_7/O
                         net (fo=3, routed)           0.680    10.286    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_1
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.410 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.714    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.838 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.011    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.135 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.448    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.572 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.182    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.306 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.649    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.213    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.337 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.659    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.783 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.122    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.246 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.797    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.574    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.993    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.117 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.442    16.559    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X53Y32         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.444    14.849    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y32         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[0]/C
                         clock pessimism              0.273    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X53Y32         FDRE (Setup_fdre_C_D)       -0.043    15.044    game_datapath/game_regfiles/D_display_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -16.559    
  -------------------------------------------------------------------
                         slack                                 -1.515    

Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p2_score_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.388ns  (logic 2.564ns (22.516%)  route 8.824ns (77.484%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.567     5.151    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/Q
                         net (fo=52, routed)          0.743     6.351    game_datapath/game_cu/D_game_fsm_q[1]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.475 r  game_datapath/game_cu/D_p1_score_q[31]_i_72/O
                         net (fo=1, routed)           0.466     6.941    game_datapath/game_cu/D_p1_score_q[31]_i_72_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.065 r  game_datapath/game_cu/D_p1_score_q[31]_i_54/O
                         net (fo=98, routed)          1.157     8.222    game_datapath/game_regfiles/D_p1_score_q[2]_i_13_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.346 f  game_datapath/game_regfiles/D_p1_score_q[2]_i_32/O
                         net (fo=1, routed)           0.585     8.931    game_datapath/game_regfiles/D_p1_score_q[2]_i_32_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.055 r  game_datapath/game_regfiles/D_p1_score_q[2]_i_15/O
                         net (fo=1, routed)           0.427     9.482    game_datapath/game_cu/D_p1_score_q[11]_i_27_3
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.606 f  game_datapath/game_cu/D_p1_score_q[2]_i_7/O
                         net (fo=3, routed)           0.680    10.286    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_1
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.410 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.714    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.838 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.011    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.135 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.448    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.572 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.182    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.306 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.649    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.213    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.337 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.659    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.783 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.122    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.246 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.797    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.574    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.993    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.117 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.422    16.539    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X55Y33         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.445    14.850    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y33         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[0]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X55Y33         FDRE (Setup_fdre_C_D)       -0.047    15.027    game_datapath/game_regfiles/D_p2_score_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -16.539    
  -------------------------------------------------------------------
                         slack                                 -1.512    

Slack (VIOLATED) :        -1.510ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.401ns  (logic 2.564ns (22.490%)  route 8.837ns (77.510%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.567     5.151    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/Q
                         net (fo=52, routed)          0.743     6.351    game_datapath/game_cu/D_game_fsm_q[1]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.475 r  game_datapath/game_cu/D_p1_score_q[31]_i_72/O
                         net (fo=1, routed)           0.466     6.941    game_datapath/game_cu/D_p1_score_q[31]_i_72_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.065 r  game_datapath/game_cu/D_p1_score_q[31]_i_54/O
                         net (fo=98, routed)          1.157     8.222    game_datapath/game_regfiles/D_p1_score_q[2]_i_13_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.346 f  game_datapath/game_regfiles/D_p1_score_q[2]_i_32/O
                         net (fo=1, routed)           0.585     8.931    game_datapath/game_regfiles/D_p1_score_q[2]_i_32_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.055 r  game_datapath/game_regfiles/D_p1_score_q[2]_i_15/O
                         net (fo=1, routed)           0.427     9.482    game_datapath/game_cu/D_p1_score_q[11]_i_27_3
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.606 f  game_datapath/game_cu/D_p1_score_q[2]_i_7/O
                         net (fo=3, routed)           0.680    10.286    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_1
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.410 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.714    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.838 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.011    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.135 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.448    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.572 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.182    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.306 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.649    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.213    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.337 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.659    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.783 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.122    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.246 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.797    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.574    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.993    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.117 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.436    16.552    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X56Y31         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.443    14.848    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[0]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X56Y31         FDRE (Setup_fdre_C_D)       -0.030    15.042    game_datapath/game_regfiles/D_p1_score_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -16.552    
  -------------------------------------------------------------------
                         slack                                 -1.510    

Slack (VIOLATED) :        -1.498ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_guess_number_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.391ns  (logic 2.564ns (22.510%)  route 8.827ns (77.490%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.567     5.151    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/Q
                         net (fo=52, routed)          0.743     6.351    game_datapath/game_cu/D_game_fsm_q[1]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.475 r  game_datapath/game_cu/D_p1_score_q[31]_i_72/O
                         net (fo=1, routed)           0.466     6.941    game_datapath/game_cu/D_p1_score_q[31]_i_72_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.065 r  game_datapath/game_cu/D_p1_score_q[31]_i_54/O
                         net (fo=98, routed)          1.157     8.222    game_datapath/game_regfiles/D_p1_score_q[2]_i_13_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.346 f  game_datapath/game_regfiles/D_p1_score_q[2]_i_32/O
                         net (fo=1, routed)           0.585     8.931    game_datapath/game_regfiles/D_p1_score_q[2]_i_32_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.055 r  game_datapath/game_regfiles/D_p1_score_q[2]_i_15/O
                         net (fo=1, routed)           0.427     9.482    game_datapath/game_cu/D_p1_score_q[11]_i_27_3
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.606 f  game_datapath/game_cu/D_p1_score_q[2]_i_7/O
                         net (fo=3, routed)           0.680    10.286    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_1
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.410 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.714    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.838 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.011    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.135 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.448    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.572 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.182    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.306 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.649    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.213    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.337 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.659    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.783 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.122    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.246 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.797    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.574    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.993    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.117 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.425    16.542    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X54Y33         FDRE                                         r  game_datapath/game_regfiles/D_guess_number_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.445    14.850    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  game_datapath/game_regfiles/D_guess_number_q_reg[0]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)       -0.030    15.044    game_datapath/game_regfiles/D_guess_number_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -16.542    
  -------------------------------------------------------------------
                         slack                                 -1.498    

Slack (VIOLATED) :        -1.490ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_high_number_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.398ns  (logic 2.564ns (22.495%)  route 8.834ns (77.505%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.567     5.151    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/Q
                         net (fo=52, routed)          0.743     6.351    game_datapath/game_cu/D_game_fsm_q[1]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.475 r  game_datapath/game_cu/D_p1_score_q[31]_i_72/O
                         net (fo=1, routed)           0.466     6.941    game_datapath/game_cu/D_p1_score_q[31]_i_72_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.065 r  game_datapath/game_cu/D_p1_score_q[31]_i_54/O
                         net (fo=98, routed)          1.157     8.222    game_datapath/game_regfiles/D_p1_score_q[2]_i_13_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.346 f  game_datapath/game_regfiles/D_p1_score_q[2]_i_32/O
                         net (fo=1, routed)           0.585     8.931    game_datapath/game_regfiles/D_p1_score_q[2]_i_32_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.055 r  game_datapath/game_regfiles/D_p1_score_q[2]_i_15/O
                         net (fo=1, routed)           0.427     9.482    game_datapath/game_cu/D_p1_score_q[11]_i_27_3
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.606 f  game_datapath/game_cu/D_p1_score_q[2]_i_7/O
                         net (fo=3, routed)           0.680    10.286    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_1
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.124    10.410 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.714    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.838 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.011    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.135 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.448    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.572 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.182    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.306 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.649    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.213    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.337 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.659    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.783 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.122    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.246 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.797    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.574    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.698 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.993    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.117 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.433    16.549    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X56Y33         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.446    14.851    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[0]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X56Y33         FDRE (Setup_fdre_C_D)       -0.016    15.059    game_datapath/game_regfiles/D_high_number_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -16.549    
  -------------------------------------------------------------------
                         slack                                 -1.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.567     1.511    forLoop_idx_0_1220978393[0].io_button_cond/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.769    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.984    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X55Y50         FDRE                                         r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.835     2.025    forLoop_idx_0_1220978393[0].io_button_cond/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.569     1.513    forLoop_idx_0_1220978393[5].io_button_cond/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.773    forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[7]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.934    forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[8]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.988    forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[8]_i_1__5_n_7
    SLICE_X57Y50         FDRE                                         r  forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.835     2.025    forLoop_idx_0_1220978393[5].io_button_cond/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.595     1.539    forLoop_idx_0_1220978393[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.800    forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.015    forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[8]_i_1__1_n_7
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.863     2.052    forLoop_idx_0_1220978393[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.567     1.511    forLoop_idx_0_1220978393[0].io_button_cond/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.769    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.995 r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.995    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X55Y50         FDRE                                         r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.835     2.025    forLoop_idx_0_1220978393[0].io_button_cond/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.569     1.513    forLoop_idx_0_1220978393[5].io_button_cond/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.773    forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[7]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.934    forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[8]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.999    forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[8]_i_1__5_n_5
    SLICE_X57Y50         FDRE                                         r  forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.835     2.025    forLoop_idx_0_1220978393[5].io_button_cond/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    forLoop_idx_0_1220978393[5].io_button_cond/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.595     1.539    forLoop_idx_0_1220978393[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.800    forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.961    forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.026    forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.863     2.052    forLoop_idx_0_1220978393[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_1220978393[1].io_button_cond/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.596     1.540    forLoop_idx_0_1220978393[4].io_button_cond/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.134     1.814    forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[10]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.974 r  forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.975    forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[8]_i_1__4_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.029 r  forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[12]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.029    forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[12]_i_1__4_n_7
    SLICE_X62Y50         FDRE                                         r  forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.864     2.054    forLoop_idx_0_1220978393[4].io_button_cond/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.596     1.540    forLoop_idx_0_1220978393[4].io_button_cond/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.134     1.814    forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[10]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.974 r  forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.975    forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[8]_i_1__4_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.040 r  forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[12]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.040    forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[12]_i_1__4_n_5
    SLICE_X62Y50         FDRE                                         r  forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.864     2.054    forLoop_idx_0_1220978393[4].io_button_cond/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_1220978393[4].io_button_cond/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.567     1.511    forLoop_idx_0_1220978393[0].io_button_cond/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.769    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.020 r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.020    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X55Y50         FDRE                                         r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.835     2.025    forLoop_idx_0_1220978393[0].io_button_cond/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.567     1.511    forLoop_idx_0_1220978393[0].io_button_cond/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.769    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.020 r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.020    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[8]_i_1__0_n_6
    SLICE_X55Y50         FDRE                                         r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.835     2.025    forLoop_idx_0_1220978393[0].io_button_cond/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    forLoop_idx_0_1220978393[0].io_button_cond/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y43   D_rng_seed_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y43   D_rng_seed_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y43   D_rng_seed_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y43   D_rng_seed_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y30   D_segment_counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y30   D_segment_counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   D_segment_counter_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   D_segment_counter_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   D_segment_counter_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   D_segment_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   D_segment_counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_rng_seed_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   D_segment_counter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   D_segment_counter_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_select_segment_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.837ns  (logic 4.498ns (41.508%)  route 6.339ns (58.492%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.215    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.671 r  D_select_segment_q_reg[2]/Q
                         net (fo=21, routed)          1.242     6.913    game_datapath/game_regfiles/D_select_segment_q[2]
    SLICE_X61Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.065 r  game_datapath/game_regfiles/segment[4][6]_INST_0_i_2/O
                         net (fo=7, routed)           0.606     7.671    game_datapath/game_regfiles/segment[4][6]_INST_0_i_2_n_0
    SLICE_X58Y35         LUT5 (Prop_lut5_I0_O)        0.326     7.997 r  game_datapath/game_regfiles/segment[4][1]_INST_0_i_1/O
                         net (fo=1, routed)           4.491    12.488    segment[4]_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    16.052 r  segment[4][1]_INST_0/O
                         net (fo=0)                   0.000    16.052    segment[4][1]
    R5                                                                r  segment[4][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_segment_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.684ns  (logic 4.486ns (41.991%)  route 6.198ns (58.010%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.215    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  D_select_segment_q_reg[2]/Q
                         net (fo=21, routed)          1.244     6.915    game_datapath/game_regfiles/D_select_segment_q[2]
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.039 r  game_datapath/game_regfiles/segment[1][6]_INST_0_i_2/O
                         net (fo=7, routed)           1.087     8.126    game_datapath/game_regfiles/segment[1][6]_INST_0_i_2_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I0_O)        0.150     8.276 r  game_datapath/game_regfiles/segment[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           3.867    12.143    segment[1]_OBUF[4]
    A3                   OBUF (Prop_obuf_I_O)         3.756    15.899 r  segment[1][4]_INST_0/O
                         net (fo=0)                   0.000    15.899    segment[1][4]
    A3                                                                r  segment[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_segment_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.660ns  (logic 4.696ns (44.049%)  route 5.964ns (55.951%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.215    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  D_select_segment_q_reg[2]/Q
                         net (fo=21, routed)          1.244     6.915    game_datapath/game_regfiles/D_select_segment_q[2]
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.152     7.067 r  game_datapath/game_regfiles/segment[2][6]_INST_0_i_2/O
                         net (fo=7, routed)           1.186     8.254    game_datapath/game_regfiles/segment[2][6]_INST_0_i_2_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I4_O)        0.360     8.614 r  game_datapath/game_regfiles/segment[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           3.534    12.148    segment[2]_OBUF[6]
    D5                   OBUF (Prop_obuf_I_O)         3.728    15.876 r  segment[2][6]_INST_0/O
                         net (fo=0)                   0.000    15.876    segment[2][6]
    D5                                                                r  segment[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_segment_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.331ns  (logic 4.484ns (43.401%)  route 5.847ns (56.599%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.215    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  D_select_segment_q_reg[2]/Q
                         net (fo=21, routed)          1.242     6.913    game_datapath/game_regfiles/D_select_segment_q[2]
    SLICE_X61Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.037 r  game_datapath/game_regfiles/segment[0][6]_INST_0_i_2/O
                         net (fo=7, routed)           1.302     8.339    game_datapath/game_regfiles/segment[0][6]_INST_0_i_2_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.152     8.491 r  game_datapath/game_regfiles/segment[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           3.303    11.795    segment[0]_OBUF[1]
    B2                   OBUF (Prop_obuf_I_O)         3.752    15.547 r  segment[0][1]_INST_0/O
                         net (fo=0)                   0.000    15.547    segment[0][1]
    B2                                                                r  segment[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_segment_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.274ns  (logic 4.733ns (46.067%)  route 5.541ns (53.933%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.215    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.671 r  D_select_segment_q_reg[2]/Q
                         net (fo=21, routed)          1.242     6.913    game_datapath/game_regfiles/D_select_segment_q[2]
    SLICE_X61Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.065 r  game_datapath/game_regfiles/segment[4][6]_INST_0_i_2/O
                         net (fo=7, routed)           0.606     7.671    game_datapath/game_regfiles/segment[4][6]_INST_0_i_2_n_0
    SLICE_X58Y35         LUT5 (Prop_lut5_I4_O)        0.352     8.023 r  game_datapath/game_regfiles/segment[4][2]_INST_0_i_1/O
                         net (fo=1, routed)           3.693    11.716    segment[4]_OBUF[2]
    R12                  OBUF (Prop_obuf_I_O)         3.773    15.489 r  segment[4][2]_INST_0/O
                         net (fo=0)                   0.000    15.489    segment[4][2]
    R12                                                               r  segment[4][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_segment_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.268ns  (logic 4.505ns (43.872%)  route 5.763ns (56.128%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.215    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.671 r  D_select_segment_q_reg[2]/Q
                         net (fo=21, routed)          1.242     6.913    game_datapath/game_regfiles/D_select_segment_q[2]
    SLICE_X61Y35         LUT3 (Prop_lut3_I2_O)        0.152     7.065 r  game_datapath/game_regfiles/segment[4][6]_INST_0_i_2/O
                         net (fo=7, routed)           0.320     7.385    game_datapath/game_regfiles/segment[4][6]_INST_0_i_2_n_0
    SLICE_X58Y35         LUT5 (Prop_lut5_I4_O)        0.326     7.711 r  game_datapath/game_regfiles/segment[4][0]_INST_0_i_1/O
                         net (fo=1, routed)           4.202    11.913    segment[4]_OBUF[0]
    T7                   OBUF (Prop_obuf_I_O)         3.571    15.484 r  segment[4][0]_INST_0/O
                         net (fo=0)                   0.000    15.484    segment[4][0]
    T7                                                                r  segment[4][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_segment_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.161ns  (logic 4.717ns (46.423%)  route 5.444ns (53.577%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.215    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  D_select_segment_q_reg[2]/Q
                         net (fo=21, routed)          1.244     6.915    game_datapath/game_regfiles/D_select_segment_q[2]
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.152     7.067 r  game_datapath/game_regfiles/segment[2][6]_INST_0_i_2/O
                         net (fo=7, routed)           1.189     8.256    game_datapath/game_regfiles/segment[2][6]_INST_0_i_2_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I4_O)        0.360     8.616 r  game_datapath/game_regfiles/segment[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           3.011    11.627    segment[2]_OBUF[5]
    E5                   OBUF (Prop_obuf_I_O)         3.749    15.376 r  segment[2][5]_INST_0/O
                         net (fo=0)                   0.000    15.376    segment[2][5]
    E5                                                                r  segment[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_segment_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.119ns  (logic 4.250ns (41.998%)  route 5.869ns (58.002%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.215    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  D_select_segment_q_reg[2]/Q
                         net (fo=21, routed)          1.242     6.913    game_datapath/game_regfiles/D_select_segment_q[2]
    SLICE_X61Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.037 r  game_datapath/game_regfiles/segment[0][6]_INST_0_i_2/O
                         net (fo=7, routed)           0.940     7.978    game_datapath/game_regfiles/segment[0][6]_INST_0_i_2_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.102 r  game_datapath/game_regfiles/segment[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           3.687    11.788    segment[0]_OBUF[6]
    B6                   OBUF (Prop_obuf_I_O)         3.546    15.334 r  segment[0][6]_INST_0/O
                         net (fo=0)                   0.000    15.334    segment[0][6]
    B6                                                                r  segment[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_segment_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.090ns  (logic 4.254ns (42.164%)  route 5.836ns (57.836%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.215    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  D_select_segment_q_reg[2]/Q
                         net (fo=21, routed)          1.242     6.913    game_datapath/game_regfiles/D_select_segment_q[2]
    SLICE_X61Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.037 r  game_datapath/game_regfiles/segment[0][6]_INST_0_i_2/O
                         net (fo=7, routed)           0.945     7.983    game_datapath/game_regfiles/segment[0][6]_INST_0_i_2_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.107 r  game_datapath/game_regfiles/segment[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           3.648    11.755    segment[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    15.305 r  segment[0][4]_INST_0/O
                         net (fo=0)                   0.000    15.305    segment[0][4]
    B4                                                                r  segment[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_segment_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.088ns  (logic 4.490ns (44.507%)  route 5.598ns (55.493%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.631     5.215    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  D_select_segment_q_reg[2]/Q
                         net (fo=21, routed)          1.244     6.915    game_datapath/game_regfiles/D_select_segment_q[2]
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.152     7.067 r  game_datapath/game_regfiles/segment[2][6]_INST_0_i_2/O
                         net (fo=7, routed)           0.824     7.892    game_datapath/game_regfiles/segment[2][6]_INST_0_i_2_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I4_O)        0.332     8.224 r  game_datapath/game_regfiles/segment[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           3.530    11.754    segment[2]_OBUF[0]
    B1                   OBUF (Prop_obuf_I_O)         3.550    15.304 r  segment[2][0]_INST_0/O
                         net (fo=0)                   0.000    15.304    segment[2][0]
    B1                                                                r  segment[2][0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_select_segment_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.395ns (60.881%)  route 0.896ns (39.119%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  D_select_segment_q_reg[2]/Q
                         net (fo=21, routed)          0.314     1.990    game_datapath/game_regfiles/D_select_segment_q[2]
    SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.045     2.035 r  game_datapath/game_regfiles/segment[3][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.582     2.617    segment[3]_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.825 r  segment[3][3]_INST_0/O
                         net (fo=0)                   0.000     3.825    segment[3][3]
    K3                                                                r  segment[3][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_segment_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.428ns (60.404%)  route 0.936ns (39.596%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  D_select_segment_q_reg[2]/Q
                         net (fo=21, routed)          0.325     2.001    game_datapath/game_regfiles/D_select_segment_q[2]
    SLICE_X64Y36         LUT6 (Prop_lut6_I0_O)        0.045     2.046 r  game_datapath/game_regfiles/segment[3][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.611     2.657    segment[3]_OBUF[5]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.899 r  segment[3][5]_INST_0/O
                         net (fo=0)                   0.000     3.899    segment[3][5]
    J3                                                                r  segment[3][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_segment_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.417ns (56.987%)  route 1.069ns (43.013%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  D_select_segment_q_reg[2]/Q
                         net (fo=21, routed)          0.395     2.071    game_datapath/game_regfiles/D_select_segment_q[2]
    SLICE_X64Y36         LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  game_datapath/game_regfiles/segment[3][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.674     2.790    segment[3]_OBUF[4]
    J5                   OBUF (Prop_obuf_I_O)         1.231     4.021 r  segment[3][4]_INST_0/O
                         net (fo=0)                   0.000     4.021    segment[3][4]
    J5                                                                r  segment[3][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_segment_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.428ns (56.958%)  route 1.079ns (43.042%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  D_select_segment_q_reg[2]/Q
                         net (fo=21, routed)          0.316     1.992    game_datapath/game_regfiles/D_select_segment_q[2]
    SLICE_X64Y36         LUT6 (Prop_lut6_I0_O)        0.045     2.037 r  game_datapath/game_regfiles/segment[3][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.763     2.800    segment[3]_OBUF[6]
    H5                   OBUF (Prop_obuf_I_O)         1.242     4.042 r  segment[3][6]_INST_0/O
                         net (fo=0)                   0.000     4.042    segment[3][6]
    H5                                                                r  segment[3][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_segment_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.532ns  (logic 1.526ns (60.256%)  route 1.006ns (39.744%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  D_select_segment_q_reg[1]/Q
                         net (fo=21, routed)          0.230     1.905    game_datapath/game_regfiles/D_select_segment_q[1]
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.048     1.953 r  game_datapath/game_regfiles/segment[4][6]_INST_0_i_2/O
                         net (fo=7, routed)           0.173     2.126    game_datapath/game_regfiles/segment[4][6]_INST_0_i_2_n_0
    SLICE_X60Y35         LUT5 (Prop_lut5_I4_O)        0.107     2.233 r  game_datapath/game_regfiles/segment[4][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.604     2.837    segment[4]_OBUF[3]
    L3                   OBUF (Prop_obuf_I_O)         1.230     4.067 r  segment[4][3]_INST_0/O
                         net (fo=0)                   0.000     4.067    segment[4][3]
    L3                                                                r  segment[4][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_timer_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.408ns (54.200%)  route 1.190ns (45.800%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.562     1.506    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game_datapath/game_regfiles/D_timer_q_reg[2]/Q
                         net (fo=9, routed)           0.521     2.168    game_datapath/game_regfiles/M_game_datapath_timer_out[2]
    SLICE_X60Y35         LUT5 (Prop_lut5_I1_O)        0.045     2.213 r  game_datapath/game_regfiles/segment[4][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     2.882    segment[4]_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         1.222     4.104 r  segment[4][5]_INST_0/O
                         net (fo=0)                   0.000     4.104    segment[4][5]
    H2                                                                r  segment[4][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_segment_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.600ns (61.167%)  route 1.015ns (38.833%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  D_select_segment_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  D_select_segment_q_reg[1]/Q
                         net (fo=21, routed)          0.230     1.905    game_datapath/game_regfiles/D_select_segment_q[1]
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.048     1.953 r  game_datapath/game_regfiles/segment[4][6]_INST_0_i_2/O
                         net (fo=7, routed)           0.173     2.126    game_datapath/game_regfiles/segment[4][6]_INST_0_i_2_n_0
    SLICE_X60Y35         LUT5 (Prop_lut5_I0_O)        0.110     2.236 r  game_datapath/game_regfiles/segment[4][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.613     2.849    segment[4]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.301     4.150 r  segment[4][4]_INST_0/O
                         net (fo=0)                   0.000     4.150    segment[4][4]
    K1                                                                r  segment[4][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_low_number_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.434ns (53.385%)  route 1.252ns (46.615%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.562     1.506    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y36         FDRE                                         r  game_datapath/game_regfiles/D_low_number_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game_datapath/game_regfiles/D_low_number_q_reg[2]/Q
                         net (fo=9, routed)           0.491     2.138    game_datapath/game_regfiles/M_sse_char[0][2]
    SLICE_X63Y37         LUT5 (Prop_lut5_I2_O)        0.045     2.183 r  game_datapath/game_regfiles/segment[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.761     2.944    segment[0]_OBUF[2]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.192 r  segment[0][2]_INST_0/O
                         net (fo=0)                   0.000     4.192    segment[0][2]
    F2                                                                r  segment[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_display_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.428ns (52.973%)  route 1.268ns (47.027%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.562     1.506    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game_datapath/game_regfiles/D_display_q_reg[2]/Q
                         net (fo=8, routed)           0.426     2.073    game_datapath/game_regfiles/M_sse_char[1][2]
    SLICE_X62Y35         LUT5 (Prop_lut5_I3_O)        0.045     2.118 r  game_datapath/game_regfiles/segment[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.842     2.960    segment[1]_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         1.242     4.202 r  segment[1][3]_INST_0/O
                         net (fo=0)                   0.000     4.202    segment[1][3]
    F3                                                                r  segment[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_display_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.706ns  (logic 1.501ns (55.471%)  route 1.205ns (44.529%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.562     1.506    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game_datapath/game_regfiles/D_display_q_reg[2]/Q
                         net (fo=8, routed)           0.425     2.072    game_datapath/game_regfiles/M_sse_char[1][2]
    SLICE_X62Y35         LUT5 (Prop_lut5_I0_O)        0.048     2.120 r  game_datapath/game_regfiles/segment[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.780     2.899    segment[1]_OBUF[2]
    E1                   OBUF (Prop_obuf_I_O)         1.312     4.211 r  segment[1][2]_INST_0/O
                         net (fo=0)                   0.000     4.211    segment[1][2]
    E1                                                                r  segment[1][2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay          1329 Endpoints
Min Delay          1329 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_display_timer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.741ns  (logic 3.733ns (22.297%)  route 13.009ns (77.703%))
  Logic Levels:           19  (IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=2, routed)           2.689     4.190    game_datapath/game_regfiles/io_button_IBUF[5]
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.314 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           1.867     6.181    reset_cond/D_ctr_q_reg[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.305 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=509, routed)         0.868     7.173    reset_cond/rst
    SLICE_X51Y36         LUT2 (Prop_lut2_I0_O)        0.124     7.297 r  reset_cond/D_p1_score_q[31]_i_46/O
                         net (fo=101, routed)         0.957     8.254    game_datapath/game_regfiles/D_p1_score_q[29]_i_4_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.378 r  game_datapath/game_regfiles/D_p1_score_q[4]_i_8/O
                         net (fo=2, routed)           0.593     8.971    game_datapath/game_regfiles/D_p1_score_q[4]_i_8_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.095 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_30/O
                         net (fo=1, routed)           0.658     9.752    game_datapath/game_regfiles/D_p1_score_q[11]_i_30_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.876 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_28/O
                         net (fo=1, routed)           0.403    10.279    game_datapath/game_regfiles/D_p1_score_q[11]_i_28_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.403 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.707    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.831 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.004    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.128 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.441    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.565 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.176    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.300 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.642    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.766 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.206    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.330 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.653    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.115    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.239 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.790    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.914 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.567    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.691 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.986    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.110 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.632    16.741    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X52Y32         FDRE                                         r  game_datapath/game_regfiles/D_display_timer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.444     4.849    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  game_datapath/game_regfiles/D_display_timer_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_low_number_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.721ns  (logic 3.733ns (22.323%)  route 12.989ns (77.677%))
  Logic Levels:           19  (IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=2, routed)           2.689     4.190    game_datapath/game_regfiles/io_button_IBUF[5]
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.314 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           1.867     6.181    reset_cond/D_ctr_q_reg[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.305 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=509, routed)         0.868     7.173    reset_cond/rst
    SLICE_X51Y36         LUT2 (Prop_lut2_I0_O)        0.124     7.297 r  reset_cond/D_p1_score_q[31]_i_46/O
                         net (fo=101, routed)         0.957     8.254    game_datapath/game_regfiles/D_p1_score_q[29]_i_4_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.378 r  game_datapath/game_regfiles/D_p1_score_q[4]_i_8/O
                         net (fo=2, routed)           0.593     8.971    game_datapath/game_regfiles/D_p1_score_q[4]_i_8_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.095 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_30/O
                         net (fo=1, routed)           0.658     9.752    game_datapath/game_regfiles/D_p1_score_q[11]_i_30_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.876 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_28/O
                         net (fo=1, routed)           0.403    10.279    game_datapath/game_regfiles/D_p1_score_q[11]_i_28_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.403 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.707    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.831 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.004    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.128 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.441    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.565 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.176    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.300 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.642    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.766 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.206    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.330 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.653    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.115    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.239 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.790    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.914 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.567    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.691 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.986    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.110 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.612    16.721    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X54Y32         FDRE                                         r  game_datapath/game_regfiles/D_low_number_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.444     4.849    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  game_datapath/game_regfiles/D_low_number_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_p1_button_press_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.676ns  (logic 3.733ns (22.384%)  route 12.943ns (77.616%))
  Logic Levels:           19  (IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=2, routed)           2.689     4.190    game_datapath/game_regfiles/io_button_IBUF[5]
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.314 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           1.867     6.181    reset_cond/D_ctr_q_reg[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.305 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=509, routed)         0.868     7.173    reset_cond/rst
    SLICE_X51Y36         LUT2 (Prop_lut2_I0_O)        0.124     7.297 r  reset_cond/D_p1_score_q[31]_i_46/O
                         net (fo=101, routed)         0.957     8.254    game_datapath/game_regfiles/D_p1_score_q[29]_i_4_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.378 r  game_datapath/game_regfiles/D_p1_score_q[4]_i_8/O
                         net (fo=2, routed)           0.593     8.971    game_datapath/game_regfiles/D_p1_score_q[4]_i_8_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.095 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_30/O
                         net (fo=1, routed)           0.658     9.752    game_datapath/game_regfiles/D_p1_score_q[11]_i_30_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.876 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_28/O
                         net (fo=1, routed)           0.403    10.279    game_datapath/game_regfiles/D_p1_score_q[11]_i_28_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.403 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.707    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.831 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.004    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.128 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.441    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.565 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.176    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.300 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.642    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.766 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.206    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.330 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.653    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.115    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.239 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.790    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.914 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.567    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.691 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.986    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.110 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.567    16.676    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X54Y35         FDRE                                         r  game_datapath/game_regfiles/D_p1_button_press_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.447     4.852    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y35         FDRE                                         r  game_datapath/game_regfiles/D_p1_button_press_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_display_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.552ns  (logic 3.733ns (22.552%)  route 12.819ns (77.448%))
  Logic Levels:           19  (IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=2, routed)           2.689     4.190    game_datapath/game_regfiles/io_button_IBUF[5]
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.314 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           1.867     6.181    reset_cond/D_ctr_q_reg[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.305 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=509, routed)         0.868     7.173    reset_cond/rst
    SLICE_X51Y36         LUT2 (Prop_lut2_I0_O)        0.124     7.297 r  reset_cond/D_p1_score_q[31]_i_46/O
                         net (fo=101, routed)         0.957     8.254    game_datapath/game_regfiles/D_p1_score_q[29]_i_4_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.378 r  game_datapath/game_regfiles/D_p1_score_q[4]_i_8/O
                         net (fo=2, routed)           0.593     8.971    game_datapath/game_regfiles/D_p1_score_q[4]_i_8_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.095 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_30/O
                         net (fo=1, routed)           0.658     9.752    game_datapath/game_regfiles/D_p1_score_q[11]_i_30_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.876 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_28/O
                         net (fo=1, routed)           0.403    10.279    game_datapath/game_regfiles/D_p1_score_q[11]_i_28_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.403 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.707    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.831 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.004    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.128 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.441    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.565 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.176    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.300 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.642    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.766 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.206    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.330 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.653    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.115    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.239 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.790    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.914 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.567    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.691 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.986    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.110 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.442    16.552    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X53Y32         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.444     4.849    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y32         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_p1_score_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.545ns  (logic 3.733ns (22.561%)  route 12.812ns (77.439%))
  Logic Levels:           19  (IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=2, routed)           2.689     4.190    game_datapath/game_regfiles/io_button_IBUF[5]
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.314 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           1.867     6.181    reset_cond/D_ctr_q_reg[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.305 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=509, routed)         0.868     7.173    reset_cond/rst
    SLICE_X51Y36         LUT2 (Prop_lut2_I0_O)        0.124     7.297 r  reset_cond/D_p1_score_q[31]_i_46/O
                         net (fo=101, routed)         0.957     8.254    game_datapath/game_regfiles/D_p1_score_q[29]_i_4_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.378 r  game_datapath/game_regfiles/D_p1_score_q[4]_i_8/O
                         net (fo=2, routed)           0.593     8.971    game_datapath/game_regfiles/D_p1_score_q[4]_i_8_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.095 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_30/O
                         net (fo=1, routed)           0.658     9.752    game_datapath/game_regfiles/D_p1_score_q[11]_i_30_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.876 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_28/O
                         net (fo=1, routed)           0.403    10.279    game_datapath/game_regfiles/D_p1_score_q[11]_i_28_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.403 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.707    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.831 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.004    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.128 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.441    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.565 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.176    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.300 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.642    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.766 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.206    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.330 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.653    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.115    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.239 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.790    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.914 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.567    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.691 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.986    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.110 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.436    16.545    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X56Y31         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.443     4.848    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_high_number_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.542ns  (logic 3.733ns (22.565%)  route 12.810ns (77.435%))
  Logic Levels:           19  (IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=2, routed)           2.689     4.190    game_datapath/game_regfiles/io_button_IBUF[5]
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.314 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           1.867     6.181    reset_cond/D_ctr_q_reg[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.305 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=509, routed)         0.868     7.173    reset_cond/rst
    SLICE_X51Y36         LUT2 (Prop_lut2_I0_O)        0.124     7.297 r  reset_cond/D_p1_score_q[31]_i_46/O
                         net (fo=101, routed)         0.957     8.254    game_datapath/game_regfiles/D_p1_score_q[29]_i_4_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.378 r  game_datapath/game_regfiles/D_p1_score_q[4]_i_8/O
                         net (fo=2, routed)           0.593     8.971    game_datapath/game_regfiles/D_p1_score_q[4]_i_8_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.095 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_30/O
                         net (fo=1, routed)           0.658     9.752    game_datapath/game_regfiles/D_p1_score_q[11]_i_30_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.876 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_28/O
                         net (fo=1, routed)           0.403    10.279    game_datapath/game_regfiles/D_p1_score_q[11]_i_28_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.403 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.707    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.831 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.004    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.128 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.441    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.565 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.176    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.300 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.642    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.766 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.206    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.330 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.653    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.115    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.239 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.790    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.914 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.567    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.691 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.986    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.110 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.433    16.542    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X56Y33         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.446     4.851    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_temp_var2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.540ns  (logic 3.733ns (22.568%)  route 12.807ns (77.432%))
  Logic Levels:           19  (IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=2, routed)           2.689     4.190    game_datapath/game_regfiles/io_button_IBUF[5]
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.314 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           1.867     6.181    reset_cond/D_ctr_q_reg[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.305 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=509, routed)         0.868     7.173    reset_cond/rst
    SLICE_X51Y36         LUT2 (Prop_lut2_I0_O)        0.124     7.297 r  reset_cond/D_p1_score_q[31]_i_46/O
                         net (fo=101, routed)         0.957     8.254    game_datapath/game_regfiles/D_p1_score_q[29]_i_4_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.378 r  game_datapath/game_regfiles/D_p1_score_q[4]_i_8/O
                         net (fo=2, routed)           0.593     8.971    game_datapath/game_regfiles/D_p1_score_q[4]_i_8_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.095 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_30/O
                         net (fo=1, routed)           0.658     9.752    game_datapath/game_regfiles/D_p1_score_q[11]_i_30_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.876 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_28/O
                         net (fo=1, routed)           0.403    10.279    game_datapath/game_regfiles/D_p1_score_q[11]_i_28_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.403 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.707    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.831 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.004    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.128 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.441    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.565 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.176    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.300 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.642    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.766 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.206    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.330 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.653    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.115    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.239 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.790    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.914 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.567    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.691 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.986    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.110 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.430    16.540    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X56Y32         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.445     4.850    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_temp_var3_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.540ns  (logic 3.733ns (22.568%)  route 12.807ns (77.432%))
  Logic Levels:           19  (IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=2, routed)           2.689     4.190    game_datapath/game_regfiles/io_button_IBUF[5]
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.314 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           1.867     6.181    reset_cond/D_ctr_q_reg[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.305 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=509, routed)         0.868     7.173    reset_cond/rst
    SLICE_X51Y36         LUT2 (Prop_lut2_I0_O)        0.124     7.297 r  reset_cond/D_p1_score_q[31]_i_46/O
                         net (fo=101, routed)         0.957     8.254    game_datapath/game_regfiles/D_p1_score_q[29]_i_4_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.378 r  game_datapath/game_regfiles/D_p1_score_q[4]_i_8/O
                         net (fo=2, routed)           0.593     8.971    game_datapath/game_regfiles/D_p1_score_q[4]_i_8_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.095 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_30/O
                         net (fo=1, routed)           0.658     9.752    game_datapath/game_regfiles/D_p1_score_q[11]_i_30_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.876 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_28/O
                         net (fo=1, routed)           0.403    10.279    game_datapath/game_regfiles/D_p1_score_q[11]_i_28_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.403 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.707    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.831 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.004    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.128 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.441    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.565 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.176    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.300 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.642    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.766 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.206    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.330 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.653    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.115    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.239 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.790    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.914 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.567    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.691 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.986    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.110 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.430    16.540    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X57Y32         FDRE                                         r  game_datapath/game_regfiles/D_temp_var3_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.445     4.850    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  game_datapath/game_regfiles/D_temp_var3_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_guess_number_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.535ns  (logic 3.733ns (22.575%)  route 12.802ns (77.425%))
  Logic Levels:           19  (IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=2, routed)           2.689     4.190    game_datapath/game_regfiles/io_button_IBUF[5]
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.314 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           1.867     6.181    reset_cond/D_ctr_q_reg[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.305 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=509, routed)         0.868     7.173    reset_cond/rst
    SLICE_X51Y36         LUT2 (Prop_lut2_I0_O)        0.124     7.297 r  reset_cond/D_p1_score_q[31]_i_46/O
                         net (fo=101, routed)         0.957     8.254    game_datapath/game_regfiles/D_p1_score_q[29]_i_4_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.378 r  game_datapath/game_regfiles/D_p1_score_q[4]_i_8/O
                         net (fo=2, routed)           0.593     8.971    game_datapath/game_regfiles/D_p1_score_q[4]_i_8_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.095 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_30/O
                         net (fo=1, routed)           0.658     9.752    game_datapath/game_regfiles/D_p1_score_q[11]_i_30_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.876 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_28/O
                         net (fo=1, routed)           0.403    10.279    game_datapath/game_regfiles/D_p1_score_q[11]_i_28_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.403 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.707    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.831 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.004    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.128 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.441    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.565 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.176    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.300 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.642    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.766 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.206    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.330 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.653    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.115    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.239 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.790    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.914 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.567    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.691 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.986    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.110 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.425    16.535    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X54Y33         FDRE                                         r  game_datapath/game_regfiles/D_guess_number_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.445     4.850    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  game_datapath/game_regfiles/D_guess_number_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_p2_button_press_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.533ns  (logic 3.733ns (22.577%)  route 12.800ns (77.423%))
  Logic Levels:           19  (IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  io_button_IBUF[5]_inst/O
                         net (fo=2, routed)           2.689     4.190    game_datapath/game_regfiles/io_button_IBUF[5]
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.314 f  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           1.867     6.181    reset_cond/D_ctr_q_reg[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.305 f  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=509, routed)         0.868     7.173    reset_cond/rst
    SLICE_X51Y36         LUT2 (Prop_lut2_I0_O)        0.124     7.297 r  reset_cond/D_p1_score_q[31]_i_46/O
                         net (fo=101, routed)         0.957     8.254    game_datapath/game_regfiles/D_p1_score_q[29]_i_4_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.378 r  game_datapath/game_regfiles/D_p1_score_q[4]_i_8/O
                         net (fo=2, routed)           0.593     8.971    game_datapath/game_regfiles/D_p1_score_q[4]_i_8_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.095 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_30/O
                         net (fo=1, routed)           0.658     9.752    game_datapath/game_regfiles/D_p1_score_q[11]_i_30_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.876 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_28/O
                         net (fo=1, routed)           0.403    10.279    game_datapath/game_regfiles/D_p1_score_q[11]_i_28_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.403 f  game_datapath/game_regfiles/D_p1_score_q[11]_i_27/O
                         net (fo=1, routed)           0.303    10.707    game_datapath/game_regfiles/D_p1_score_q[11]_i_27_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124    10.831 r  game_datapath/game_regfiles/D_p1_score_q[11]_i_22/O
                         net (fo=2, routed)           0.173    11.004    game_datapath/game_regfiles/D_p1_score_q[11]_i_22_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.128 f  game_datapath/game_regfiles/D_p1_score_q[16]_i_27/O
                         net (fo=1, routed)           0.313    11.441    game_datapath/game_regfiles/D_p1_score_q[16]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.565 r  game_datapath/game_regfiles/D_p1_score_q[16]_i_22/O
                         net (fo=2, routed)           0.611    12.176    game_datapath/game_regfiles/D_p1_score_q[16]_i_22_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.300 f  game_datapath/game_regfiles/D_p1_score_q[21]_i_26/O
                         net (fo=1, routed)           0.343    12.642    game_datapath/game_regfiles/D_p1_score_q[21]_i_26_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.766 r  game_datapath/game_regfiles/D_p1_score_q[21]_i_22/O
                         net (fo=2, routed)           0.440    13.206    game_datapath/game_regfiles/D_p1_score_q[21]_i_22_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.330 f  game_datapath/game_regfiles/D_p1_score_q[26]_i_26/O
                         net (fo=2, routed)           0.323    13.653    game_datapath/game_regfiles/D_p1_score_q[26]_i_26_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_13_comp/O
                         net (fo=4, routed)           0.339    14.115    game_datapath/game_regfiles/D_p1_score_q[26]_i_13_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.239 r  game_datapath/game_regfiles/D_p1_score_q[26]_i_5/O
                         net (fo=5, routed)           0.551    14.790    game_datapath/game_regfiles/D_p1_score_q[26]_i_5_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.914 r  game_datapath/game_regfiles/D_p1_score_q[27]_i_2_comp/O
                         net (fo=2, routed)           0.653    15.567    game_datapath/game_regfiles/D_p1_score_q[29]_i_7
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.691 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_8_comp_2/O
                         net (fo=1, routed)           0.295    15.986    game_datapath/game_regfiles/D_p1_score_q[0]_i_8_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.110 r  game_datapath/game_regfiles/D_p1_score_q[0]_i_1_comp/O
                         net (fo=13, routed)          0.424    16.533    game_datapath/game_regfiles/M_game_regfiles_data[0]
    SLICE_X54Y31         FDRE                                         r  game_datapath/game_regfiles/D_p2_button_press_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         1.442     4.847    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  game_datapath/game_regfiles/D_p2_button_press_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            forLoop_idx_0_1220978393[3].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.260ns (27.357%)  route 0.690ns (72.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[3]_inst/O
                         net (fo=2, routed)           0.690     0.950    forLoop_idx_0_1220978393[3].io_button_cond/sync/D[0]
    SLICE_X62Y54         FDRE                                         r  forLoop_idx_0_1220978393[3].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.863     2.053    forLoop_idx_0_1220978393[3].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  forLoop_idx_0_1220978393[3].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            forLoop_idx_0_1220978393[4].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.270ns (24.182%)  route 0.845ns (75.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[4]_inst/O
                         net (fo=2, routed)           0.845     1.115    forLoop_idx_0_1220978393[4].io_button_cond/sync/D[0]
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_1220978393[4].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.864     2.054    forLoop_idx_0_1220978393[4].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_1220978393[4].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1220978393[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.272ns (23.327%)  route 0.893ns (76.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  io_button_IBUF[1]_inst/O
                         net (fo=2, routed)           0.893     1.164    forLoop_idx_0_1220978393[1].io_button_cond/sync/D[0]
    SLICE_X62Y54         FDRE                                         r  forLoop_idx_0_1220978393[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.863     2.053    forLoop_idx_0_1220978393[1].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  forLoop_idx_0_1220978393[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1220978393[0].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.231ns  (logic 0.262ns (21.270%)  route 0.969ns (78.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           0.969     1.231    forLoop_idx_0_1220978393[0].io_button_cond/sync/D[0]
    SLICE_X55Y53         FDRE                                         r  forLoop_idx_0_1220978393[0].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.834     2.024    forLoop_idx_0_1220978393[0].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X55Y53         FDRE                                         r  forLoop_idx_0_1220978393[0].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1220978393[2].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.257ns (20.055%)  route 1.023ns (79.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[2]_inst/O
                         net (fo=2, routed)           1.023     1.280    forLoop_idx_0_1220978393[2].io_button_cond/sync/D[0]
    SLICE_X62Y54         FDRE                                         r  forLoop_idx_0_1220978393[2].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.863     2.053    forLoop_idx_0_1220978393[2].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  forLoop_idx_0_1220978393[2].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            forLoop_idx_0_1220978393[5].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.531ns  (logic 0.268ns (17.535%)  route 1.262ns (82.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[5]_inst/O
                         net (fo=2, routed)           1.262     1.531    forLoop_idx_0_1220978393[5].io_button_cond/sync/D[0]
    SLICE_X55Y53         FDRE                                         r  forLoop_idx_0_1220978393[5].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.834     2.024    forLoop_idx_0_1220978393[5].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X55Y53         FDRE                                         r  forLoop_idx_0_1220978393[5].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.350ns (15.406%)  route 1.921ns (84.594%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[3]_inst/O
                         net (fo=2, routed)           0.728     0.988    game_datapath/game_regfiles/io_button_IBUF[3]
    SLICE_X62Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.033 r  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.775     1.808    reset_cond/D_ctr_q_reg[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.853 r  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=509, routed)         0.418     2.271    game_datapath/game_cu/rst
    SLICE_X51Y38         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.835     2.025    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.350ns (15.406%)  route 1.921ns (84.594%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[3]_inst/O
                         net (fo=2, routed)           0.728     0.988    game_datapath/game_regfiles/io_button_IBUF[3]
    SLICE_X62Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.033 r  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.775     1.808    reset_cond/D_ctr_q_reg[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.853 r  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=509, routed)         0.418     2.271    game_datapath/game_cu/rst
    SLICE_X50Y38         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.835     2.025    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X50Y38         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]_replica/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.350ns (15.406%)  route 1.921ns (84.594%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[3]_inst/O
                         net (fo=2, routed)           0.728     0.988    game_datapath/game_regfiles/io_button_IBUF[3]
    SLICE_X62Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.033 r  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.775     1.808    reset_cond/D_ctr_q_reg[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.853 r  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=509, routed)         0.418     2.271    game_datapath/game_cu/rst
    SLICE_X50Y38         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.835     2.025    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X50Y38         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]_replica_1/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.350ns (15.406%)  route 1.921ns (84.594%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[3]_inst/O
                         net (fo=2, routed)           0.728     0.988    game_datapath/game_regfiles/io_button_IBUF[3]
    SLICE_X62Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.033 r  game_datapath/game_regfiles/FSM_sequential_D_game_fsm_q[5]_i_4/O
                         net (fo=1, routed)           0.775     1.808    reset_cond/D_ctr_q_reg[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.853 r  reset_cond/FSM_sequential_D_game_fsm_q[5]_i_1/O
                         net (fo=509, routed)         0.418     2.271    game_datapath/game_cu/rst
    SLICE_X50Y38         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=606, routed)         0.835     2.025    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X50Y38         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[2]_replica_1/C





