
#define MITE_LCIMR1   0x08
#define MITE_LCISR1   0x0c
#define MITE_LCIMR2   0x10
#define MITE_LCISR2   0x14

#define MITE_IODWBSR  0xc0
#define MITE_CSIGR    0x460

#define DMA_CHANNEL_OPERATION 0x00
#define DMA_CHANNEL_CONTROL   0x04
#define DMA_TRANSFER_COUNT    0x08
#define DMA_MEMORY_CONFIG     0x0c
#define DMA_MEMORY_ADDRESS    0x10
#define DMA_DEVICE_CONFIG     0x14
#define DMA_DEVICE_ADDRESS    0x18
#define DMA_BASE_ADDRESS      0x28
#define DMA_BASE_COUNT        0x2c
#define DMA_CHANNEL_STATUS    0x3c
#define DMA_FIFO_COUNT        0x40

#define DMA_CHANNEL_1   0x500
#define DMA_CHANNEL_2   0x600
#define DMA_CHANNEL_3   0x700
