
WT1.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e50  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  08008f5c  08008f5c  00009f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009398  08009398  0000b0b8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009398  08009398  0000a398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093a0  080093a0  0000b0b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093a0  080093a0  0000a3a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080093a4  080093a4  0000a3a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b8  20000000  080093a8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000548  200000b8  08009460  0000b0b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000600  08009460  0000b600  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b0b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017ccd  00000000  00000000  0000b0e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000407f  00000000  00000000  00022dae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017a8  00000000  00000000  00026e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001272  00000000  00000000  000285d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b839  00000000  00000000  0002984a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dd04  00000000  00000000  00045083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009787a  00000000  00000000  00062d87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fa601  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006970  00000000  00000000  000fa644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  00100fb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000b8 	.word	0x200000b8
 8000128:	00000000 	.word	0x00000000
 800012c:	08008f44 	.word	0x08008f44

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000bc 	.word	0x200000bc
 8000148:	08008f44 	.word	0x08008f44

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <__aeabi_frsub>:
 8000170:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000174:	e002      	b.n	800017c <__addsf3>
 8000176:	bf00      	nop

08000178 <__aeabi_fsub>:
 8000178:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800017c <__addsf3>:
 800017c:	0042      	lsls	r2, r0, #1
 800017e:	bf1f      	itttt	ne
 8000180:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000184:	ea92 0f03 	teqne	r2, r3
 8000188:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800018c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000190:	d06a      	beq.n	8000268 <__addsf3+0xec>
 8000192:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000196:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800019a:	bfc1      	itttt	gt
 800019c:	18d2      	addgt	r2, r2, r3
 800019e:	4041      	eorgt	r1, r0
 80001a0:	4048      	eorgt	r0, r1
 80001a2:	4041      	eorgt	r1, r0
 80001a4:	bfb8      	it	lt
 80001a6:	425b      	neglt	r3, r3
 80001a8:	2b19      	cmp	r3, #25
 80001aa:	bf88      	it	hi
 80001ac:	4770      	bxhi	lr
 80001ae:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80001b2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001b6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80001ba:	bf18      	it	ne
 80001bc:	4240      	negne	r0, r0
 80001be:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001c6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001ca:	bf18      	it	ne
 80001cc:	4249      	negne	r1, r1
 80001ce:	ea92 0f03 	teq	r2, r3
 80001d2:	d03f      	beq.n	8000254 <__addsf3+0xd8>
 80001d4:	f1a2 0201 	sub.w	r2, r2, #1
 80001d8:	fa41 fc03 	asr.w	ip, r1, r3
 80001dc:	eb10 000c 	adds.w	r0, r0, ip
 80001e0:	f1c3 0320 	rsb	r3, r3, #32
 80001e4:	fa01 f103 	lsl.w	r1, r1, r3
 80001e8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001ec:	d502      	bpl.n	80001f4 <__addsf3+0x78>
 80001ee:	4249      	negs	r1, r1
 80001f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001f4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001f8:	d313      	bcc.n	8000222 <__addsf3+0xa6>
 80001fa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001fe:	d306      	bcc.n	800020e <__addsf3+0x92>
 8000200:	0840      	lsrs	r0, r0, #1
 8000202:	ea4f 0131 	mov.w	r1, r1, rrx
 8000206:	f102 0201 	add.w	r2, r2, #1
 800020a:	2afe      	cmp	r2, #254	@ 0xfe
 800020c:	d251      	bcs.n	80002b2 <__addsf3+0x136>
 800020e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000212:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000216:	bf08      	it	eq
 8000218:	f020 0001 	biceq.w	r0, r0, #1
 800021c:	ea40 0003 	orr.w	r0, r0, r3
 8000220:	4770      	bx	lr
 8000222:	0049      	lsls	r1, r1, #1
 8000224:	eb40 0000 	adc.w	r0, r0, r0
 8000228:	3a01      	subs	r2, #1
 800022a:	bf28      	it	cs
 800022c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000230:	d2ed      	bcs.n	800020e <__addsf3+0x92>
 8000232:	fab0 fc80 	clz	ip, r0
 8000236:	f1ac 0c08 	sub.w	ip, ip, #8
 800023a:	ebb2 020c 	subs.w	r2, r2, ip
 800023e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000242:	bfaa      	itet	ge
 8000244:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000248:	4252      	neglt	r2, r2
 800024a:	4318      	orrge	r0, r3
 800024c:	bfbc      	itt	lt
 800024e:	40d0      	lsrlt	r0, r2
 8000250:	4318      	orrlt	r0, r3
 8000252:	4770      	bx	lr
 8000254:	f092 0f00 	teq	r2, #0
 8000258:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800025c:	bf06      	itte	eq
 800025e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000262:	3201      	addeq	r2, #1
 8000264:	3b01      	subne	r3, #1
 8000266:	e7b5      	b.n	80001d4 <__addsf3+0x58>
 8000268:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800026c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000270:	bf18      	it	ne
 8000272:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000276:	d021      	beq.n	80002bc <__addsf3+0x140>
 8000278:	ea92 0f03 	teq	r2, r3
 800027c:	d004      	beq.n	8000288 <__addsf3+0x10c>
 800027e:	f092 0f00 	teq	r2, #0
 8000282:	bf08      	it	eq
 8000284:	4608      	moveq	r0, r1
 8000286:	4770      	bx	lr
 8000288:	ea90 0f01 	teq	r0, r1
 800028c:	bf1c      	itt	ne
 800028e:	2000      	movne	r0, #0
 8000290:	4770      	bxne	lr
 8000292:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000296:	d104      	bne.n	80002a2 <__addsf3+0x126>
 8000298:	0040      	lsls	r0, r0, #1
 800029a:	bf28      	it	cs
 800029c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80002a0:	4770      	bx	lr
 80002a2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80002a6:	bf3c      	itt	cc
 80002a8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80002ac:	4770      	bxcc	lr
 80002ae:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002b2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80002b6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002ba:	4770      	bx	lr
 80002bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002c0:	bf16      	itet	ne
 80002c2:	4608      	movne	r0, r1
 80002c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002c8:	4601      	movne	r1, r0
 80002ca:	0242      	lsls	r2, r0, #9
 80002cc:	bf06      	itte	eq
 80002ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002d2:	ea90 0f01 	teqeq	r0, r1
 80002d6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002da:	4770      	bx	lr

080002dc <__aeabi_ui2f>:
 80002dc:	f04f 0300 	mov.w	r3, #0
 80002e0:	e004      	b.n	80002ec <__aeabi_i2f+0x8>
 80002e2:	bf00      	nop

080002e4 <__aeabi_i2f>:
 80002e4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002e8:	bf48      	it	mi
 80002ea:	4240      	negmi	r0, r0
 80002ec:	ea5f 0c00 	movs.w	ip, r0
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002f8:	4601      	mov	r1, r0
 80002fa:	f04f 0000 	mov.w	r0, #0
 80002fe:	e01c      	b.n	800033a <__aeabi_l2f+0x2a>

08000300 <__aeabi_ul2f>:
 8000300:	ea50 0201 	orrs.w	r2, r0, r1
 8000304:	bf08      	it	eq
 8000306:	4770      	bxeq	lr
 8000308:	f04f 0300 	mov.w	r3, #0
 800030c:	e00a      	b.n	8000324 <__aeabi_l2f+0x14>
 800030e:	bf00      	nop

08000310 <__aeabi_l2f>:
 8000310:	ea50 0201 	orrs.w	r2, r0, r1
 8000314:	bf08      	it	eq
 8000316:	4770      	bxeq	lr
 8000318:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800031c:	d502      	bpl.n	8000324 <__aeabi_l2f+0x14>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	ea5f 0c01 	movs.w	ip, r1
 8000328:	bf02      	ittt	eq
 800032a:	4684      	moveq	ip, r0
 800032c:	4601      	moveq	r1, r0
 800032e:	2000      	moveq	r0, #0
 8000330:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000334:	bf08      	it	eq
 8000336:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800033a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800033e:	fabc f28c 	clz	r2, ip
 8000342:	3a08      	subs	r2, #8
 8000344:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000348:	db10      	blt.n	800036c <__aeabi_l2f+0x5c>
 800034a:	fa01 fc02 	lsl.w	ip, r1, r2
 800034e:	4463      	add	r3, ip
 8000350:	fa00 fc02 	lsl.w	ip, r0, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800035c:	fa20 f202 	lsr.w	r2, r0, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	f020 0001 	biceq.w	r0, r0, #1
 800036a:	4770      	bx	lr
 800036c:	f102 0220 	add.w	r2, r2, #32
 8000370:	fa01 fc02 	lsl.w	ip, r1, r2
 8000374:	f1c2 0220 	rsb	r2, r2, #32
 8000378:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800037c:	fa21 f202 	lsr.w	r2, r1, r2
 8000380:	eb43 0002 	adc.w	r0, r3, r2
 8000384:	bf08      	it	eq
 8000386:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800038a:	4770      	bx	lr

0800038c <__aeabi_fmul>:
 800038c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000390:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000394:	bf1e      	ittt	ne
 8000396:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800039a:	ea92 0f0c 	teqne	r2, ip
 800039e:	ea93 0f0c 	teqne	r3, ip
 80003a2:	d06f      	beq.n	8000484 <__aeabi_fmul+0xf8>
 80003a4:	441a      	add	r2, r3
 80003a6:	ea80 0c01 	eor.w	ip, r0, r1
 80003aa:	0240      	lsls	r0, r0, #9
 80003ac:	bf18      	it	ne
 80003ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003b2:	d01e      	beq.n	80003f2 <__aeabi_fmul+0x66>
 80003b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003c0:	fba0 3101 	umull	r3, r1, r0, r1
 80003c4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003c8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003cc:	bf3e      	ittt	cc
 80003ce:	0049      	lslcc	r1, r1, #1
 80003d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003d4:	005b      	lslcc	r3, r3, #1
 80003d6:	ea40 0001 	orr.w	r0, r0, r1
 80003da:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003de:	2afd      	cmp	r2, #253	@ 0xfd
 80003e0:	d81d      	bhi.n	800041e <__aeabi_fmul+0x92>
 80003e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ea:	bf08      	it	eq
 80003ec:	f020 0001 	biceq.w	r0, r0, #1
 80003f0:	4770      	bx	lr
 80003f2:	f090 0f00 	teq	r0, #0
 80003f6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003fa:	bf08      	it	eq
 80003fc:	0249      	lsleq	r1, r1, #9
 80003fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000402:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000406:	3a7f      	subs	r2, #127	@ 0x7f
 8000408:	bfc2      	ittt	gt
 800040a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800040e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000412:	4770      	bxgt	lr
 8000414:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000418:	f04f 0300 	mov.w	r3, #0
 800041c:	3a01      	subs	r2, #1
 800041e:	dc5d      	bgt.n	80004dc <__aeabi_fmul+0x150>
 8000420:	f112 0f19 	cmn.w	r2, #25
 8000424:	bfdc      	itt	le
 8000426:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800042a:	4770      	bxle	lr
 800042c:	f1c2 0200 	rsb	r2, r2, #0
 8000430:	0041      	lsls	r1, r0, #1
 8000432:	fa21 f102 	lsr.w	r1, r1, r2
 8000436:	f1c2 0220 	rsb	r2, r2, #32
 800043a:	fa00 fc02 	lsl.w	ip, r0, r2
 800043e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000442:	f140 0000 	adc.w	r0, r0, #0
 8000446:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800044a:	bf08      	it	eq
 800044c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000450:	4770      	bx	lr
 8000452:	f092 0f00 	teq	r2, #0
 8000456:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800045a:	bf02      	ittt	eq
 800045c:	0040      	lsleq	r0, r0, #1
 800045e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000462:	3a01      	subeq	r2, #1
 8000464:	d0f9      	beq.n	800045a <__aeabi_fmul+0xce>
 8000466:	ea40 000c 	orr.w	r0, r0, ip
 800046a:	f093 0f00 	teq	r3, #0
 800046e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000472:	bf02      	ittt	eq
 8000474:	0049      	lsleq	r1, r1, #1
 8000476:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800047a:	3b01      	subeq	r3, #1
 800047c:	d0f9      	beq.n	8000472 <__aeabi_fmul+0xe6>
 800047e:	ea41 010c 	orr.w	r1, r1, ip
 8000482:	e78f      	b.n	80003a4 <__aeabi_fmul+0x18>
 8000484:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000488:	ea92 0f0c 	teq	r2, ip
 800048c:	bf18      	it	ne
 800048e:	ea93 0f0c 	teqne	r3, ip
 8000492:	d00a      	beq.n	80004aa <__aeabi_fmul+0x11e>
 8000494:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000498:	bf18      	it	ne
 800049a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800049e:	d1d8      	bne.n	8000452 <__aeabi_fmul+0xc6>
 80004a0:	ea80 0001 	eor.w	r0, r0, r1
 80004a4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004a8:	4770      	bx	lr
 80004aa:	f090 0f00 	teq	r0, #0
 80004ae:	bf17      	itett	ne
 80004b0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004b4:	4608      	moveq	r0, r1
 80004b6:	f091 0f00 	teqne	r1, #0
 80004ba:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004be:	d014      	beq.n	80004ea <__aeabi_fmul+0x15e>
 80004c0:	ea92 0f0c 	teq	r2, ip
 80004c4:	d101      	bne.n	80004ca <__aeabi_fmul+0x13e>
 80004c6:	0242      	lsls	r2, r0, #9
 80004c8:	d10f      	bne.n	80004ea <__aeabi_fmul+0x15e>
 80004ca:	ea93 0f0c 	teq	r3, ip
 80004ce:	d103      	bne.n	80004d8 <__aeabi_fmul+0x14c>
 80004d0:	024b      	lsls	r3, r1, #9
 80004d2:	bf18      	it	ne
 80004d4:	4608      	movne	r0, r1
 80004d6:	d108      	bne.n	80004ea <__aeabi_fmul+0x15e>
 80004d8:	ea80 0001 	eor.w	r0, r0, r1
 80004dc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004e0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004e4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004e8:	4770      	bx	lr
 80004ea:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ee:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004f2:	4770      	bx	lr

080004f4 <__aeabi_fdiv>:
 80004f4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004fc:	bf1e      	ittt	ne
 80004fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000502:	ea92 0f0c 	teqne	r2, ip
 8000506:	ea93 0f0c 	teqne	r3, ip
 800050a:	d069      	beq.n	80005e0 <__aeabi_fdiv+0xec>
 800050c:	eba2 0203 	sub.w	r2, r2, r3
 8000510:	ea80 0c01 	eor.w	ip, r0, r1
 8000514:	0249      	lsls	r1, r1, #9
 8000516:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800051a:	d037      	beq.n	800058c <__aeabi_fdiv+0x98>
 800051c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000520:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000524:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000528:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800052c:	428b      	cmp	r3, r1
 800052e:	bf38      	it	cc
 8000530:	005b      	lslcc	r3, r3, #1
 8000532:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000536:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800053a:	428b      	cmp	r3, r1
 800053c:	bf24      	itt	cs
 800053e:	1a5b      	subcs	r3, r3, r1
 8000540:	ea40 000c 	orrcs.w	r0, r0, ip
 8000544:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000548:	bf24      	itt	cs
 800054a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800054e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000552:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000556:	bf24      	itt	cs
 8000558:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800055c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000560:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000564:	bf24      	itt	cs
 8000566:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800056a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800056e:	011b      	lsls	r3, r3, #4
 8000570:	bf18      	it	ne
 8000572:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000576:	d1e0      	bne.n	800053a <__aeabi_fdiv+0x46>
 8000578:	2afd      	cmp	r2, #253	@ 0xfd
 800057a:	f63f af50 	bhi.w	800041e <__aeabi_fmul+0x92>
 800057e:	428b      	cmp	r3, r1
 8000580:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000584:	bf08      	it	eq
 8000586:	f020 0001 	biceq.w	r0, r0, #1
 800058a:	4770      	bx	lr
 800058c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000590:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000594:	327f      	adds	r2, #127	@ 0x7f
 8000596:	bfc2      	ittt	gt
 8000598:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800059c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005a0:	4770      	bxgt	lr
 80005a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005a6:	f04f 0300 	mov.w	r3, #0
 80005aa:	3a01      	subs	r2, #1
 80005ac:	e737      	b.n	800041e <__aeabi_fmul+0x92>
 80005ae:	f092 0f00 	teq	r2, #0
 80005b2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005b6:	bf02      	ittt	eq
 80005b8:	0040      	lsleq	r0, r0, #1
 80005ba:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80005be:	3a01      	subeq	r2, #1
 80005c0:	d0f9      	beq.n	80005b6 <__aeabi_fdiv+0xc2>
 80005c2:	ea40 000c 	orr.w	r0, r0, ip
 80005c6:	f093 0f00 	teq	r3, #0
 80005ca:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ce:	bf02      	ittt	eq
 80005d0:	0049      	lsleq	r1, r1, #1
 80005d2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005d6:	3b01      	subeq	r3, #1
 80005d8:	d0f9      	beq.n	80005ce <__aeabi_fdiv+0xda>
 80005da:	ea41 010c 	orr.w	r1, r1, ip
 80005de:	e795      	b.n	800050c <__aeabi_fdiv+0x18>
 80005e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005e4:	ea92 0f0c 	teq	r2, ip
 80005e8:	d108      	bne.n	80005fc <__aeabi_fdiv+0x108>
 80005ea:	0242      	lsls	r2, r0, #9
 80005ec:	f47f af7d 	bne.w	80004ea <__aeabi_fmul+0x15e>
 80005f0:	ea93 0f0c 	teq	r3, ip
 80005f4:	f47f af70 	bne.w	80004d8 <__aeabi_fmul+0x14c>
 80005f8:	4608      	mov	r0, r1
 80005fa:	e776      	b.n	80004ea <__aeabi_fmul+0x15e>
 80005fc:	ea93 0f0c 	teq	r3, ip
 8000600:	d104      	bne.n	800060c <__aeabi_fdiv+0x118>
 8000602:	024b      	lsls	r3, r1, #9
 8000604:	f43f af4c 	beq.w	80004a0 <__aeabi_fmul+0x114>
 8000608:	4608      	mov	r0, r1
 800060a:	e76e      	b.n	80004ea <__aeabi_fmul+0x15e>
 800060c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000610:	bf18      	it	ne
 8000612:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000616:	d1ca      	bne.n	80005ae <__aeabi_fdiv+0xba>
 8000618:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800061c:	f47f af5c 	bne.w	80004d8 <__aeabi_fmul+0x14c>
 8000620:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000624:	f47f af3c 	bne.w	80004a0 <__aeabi_fmul+0x114>
 8000628:	e75f      	b.n	80004ea <__aeabi_fmul+0x15e>
 800062a:	bf00      	nop

0800062c <__gesf2>:
 800062c:	f04f 3cff 	mov.w	ip, #4294967295
 8000630:	e006      	b.n	8000640 <__cmpsf2+0x4>
 8000632:	bf00      	nop

08000634 <__lesf2>:
 8000634:	f04f 0c01 	mov.w	ip, #1
 8000638:	e002      	b.n	8000640 <__cmpsf2+0x4>
 800063a:	bf00      	nop

0800063c <__cmpsf2>:
 800063c:	f04f 0c01 	mov.w	ip, #1
 8000640:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000644:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000648:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800064c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000650:	bf18      	it	ne
 8000652:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000656:	d011      	beq.n	800067c <__cmpsf2+0x40>
 8000658:	b001      	add	sp, #4
 800065a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800065e:	bf18      	it	ne
 8000660:	ea90 0f01 	teqne	r0, r1
 8000664:	bf58      	it	pl
 8000666:	ebb2 0003 	subspl.w	r0, r2, r3
 800066a:	bf88      	it	hi
 800066c:	17c8      	asrhi	r0, r1, #31
 800066e:	bf38      	it	cc
 8000670:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000674:	bf18      	it	ne
 8000676:	f040 0001 	orrne.w	r0, r0, #1
 800067a:	4770      	bx	lr
 800067c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000680:	d102      	bne.n	8000688 <__cmpsf2+0x4c>
 8000682:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000686:	d105      	bne.n	8000694 <__cmpsf2+0x58>
 8000688:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800068c:	d1e4      	bne.n	8000658 <__cmpsf2+0x1c>
 800068e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000692:	d0e1      	beq.n	8000658 <__cmpsf2+0x1c>
 8000694:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop

0800069c <__aeabi_cfrcmple>:
 800069c:	4684      	mov	ip, r0
 800069e:	4608      	mov	r0, r1
 80006a0:	4661      	mov	r1, ip
 80006a2:	e7ff      	b.n	80006a4 <__aeabi_cfcmpeq>

080006a4 <__aeabi_cfcmpeq>:
 80006a4:	b50f      	push	{r0, r1, r2, r3, lr}
 80006a6:	f7ff ffc9 	bl	800063c <__cmpsf2>
 80006aa:	2800      	cmp	r0, #0
 80006ac:	bf48      	it	mi
 80006ae:	f110 0f00 	cmnmi.w	r0, #0
 80006b2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006b4 <__aeabi_fcmpeq>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff fff4 	bl	80006a4 <__aeabi_cfcmpeq>
 80006bc:	bf0c      	ite	eq
 80006be:	2001      	moveq	r0, #1
 80006c0:	2000      	movne	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmplt>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffea 	bl	80006a4 <__aeabi_cfcmpeq>
 80006d0:	bf34      	ite	cc
 80006d2:	2001      	movcc	r0, #1
 80006d4:	2000      	movcs	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmple>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffe0 	bl	80006a4 <__aeabi_cfcmpeq>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpge>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffd2 	bl	800069c <__aeabi_cfrcmple>
 80006f8:	bf94      	ite	ls
 80006fa:	2001      	movls	r0, #1
 80006fc:	2000      	movhi	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_fcmpgt>:
 8000704:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000708:	f7ff ffc8 	bl	800069c <__aeabi_cfrcmple>
 800070c:	bf34      	ite	cc
 800070e:	2001      	movcc	r0, #1
 8000710:	2000      	movcs	r0, #0
 8000712:	f85d fb08 	ldr.w	pc, [sp], #8
 8000716:	bf00      	nop

08000718 <__aeabi_f2uiz>:
 8000718:	0042      	lsls	r2, r0, #1
 800071a:	d20e      	bcs.n	800073a <__aeabi_f2uiz+0x22>
 800071c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000720:	d30b      	bcc.n	800073a <__aeabi_f2uiz+0x22>
 8000722:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000726:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800072a:	d409      	bmi.n	8000740 <__aeabi_f2uiz+0x28>
 800072c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000730:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000734:	fa23 f002 	lsr.w	r0, r3, r2
 8000738:	4770      	bx	lr
 800073a:	f04f 0000 	mov.w	r0, #0
 800073e:	4770      	bx	lr
 8000740:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000744:	d101      	bne.n	800074a <__aeabi_f2uiz+0x32>
 8000746:	0242      	lsls	r2, r0, #9
 8000748:	d102      	bne.n	8000750 <__aeabi_f2uiz+0x38>
 800074a:	f04f 30ff 	mov.w	r0, #4294967295
 800074e:	4770      	bx	lr
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b98c 	b.w	8000a88 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f806 	bl	8000788 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__udivmoddi4>:
 8000788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800078c:	9d08      	ldr	r5, [sp, #32]
 800078e:	468e      	mov	lr, r1
 8000790:	4604      	mov	r4, r0
 8000792:	4688      	mov	r8, r1
 8000794:	2b00      	cmp	r3, #0
 8000796:	d14a      	bne.n	800082e <__udivmoddi4+0xa6>
 8000798:	428a      	cmp	r2, r1
 800079a:	4617      	mov	r7, r2
 800079c:	d962      	bls.n	8000864 <__udivmoddi4+0xdc>
 800079e:	fab2 f682 	clz	r6, r2
 80007a2:	b14e      	cbz	r6, 80007b8 <__udivmoddi4+0x30>
 80007a4:	f1c6 0320 	rsb	r3, r6, #32
 80007a8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ac:	fa20 f303 	lsr.w	r3, r0, r3
 80007b0:	40b7      	lsls	r7, r6
 80007b2:	ea43 0808 	orr.w	r8, r3, r8
 80007b6:	40b4      	lsls	r4, r6
 80007b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007bc:	fbb8 f1fe 	udiv	r1, r8, lr
 80007c0:	fa1f fc87 	uxth.w	ip, r7
 80007c4:	fb0e 8811 	mls	r8, lr, r1, r8
 80007c8:	fb01 f20c 	mul.w	r2, r1, ip
 80007cc:	0c23      	lsrs	r3, r4, #16
 80007ce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d909      	bls.n	80007ea <__udivmoddi4+0x62>
 80007d6:	18fb      	adds	r3, r7, r3
 80007d8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007dc:	f080 80eb 	bcs.w	80009b6 <__udivmoddi4+0x22e>
 80007e0:	429a      	cmp	r2, r3
 80007e2:	f240 80e8 	bls.w	80009b6 <__udivmoddi4+0x22e>
 80007e6:	3902      	subs	r1, #2
 80007e8:	443b      	add	r3, r7
 80007ea:	1a9a      	subs	r2, r3, r2
 80007ec:	fbb2 f0fe 	udiv	r0, r2, lr
 80007f0:	fb0e 2210 	mls	r2, lr, r0, r2
 80007f4:	fb00 fc0c 	mul.w	ip, r0, ip
 80007f8:	b2a3      	uxth	r3, r4
 80007fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007fe:	459c      	cmp	ip, r3
 8000800:	d909      	bls.n	8000816 <__udivmoddi4+0x8e>
 8000802:	18fb      	adds	r3, r7, r3
 8000804:	f100 32ff 	add.w	r2, r0, #4294967295
 8000808:	f080 80d7 	bcs.w	80009ba <__udivmoddi4+0x232>
 800080c:	459c      	cmp	ip, r3
 800080e:	f240 80d4 	bls.w	80009ba <__udivmoddi4+0x232>
 8000812:	443b      	add	r3, r7
 8000814:	3802      	subs	r0, #2
 8000816:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800081a:	2100      	movs	r1, #0
 800081c:	eba3 030c 	sub.w	r3, r3, ip
 8000820:	b11d      	cbz	r5, 800082a <__udivmoddi4+0xa2>
 8000822:	2200      	movs	r2, #0
 8000824:	40f3      	lsrs	r3, r6
 8000826:	e9c5 3200 	strd	r3, r2, [r5]
 800082a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800082e:	428b      	cmp	r3, r1
 8000830:	d905      	bls.n	800083e <__udivmoddi4+0xb6>
 8000832:	b10d      	cbz	r5, 8000838 <__udivmoddi4+0xb0>
 8000834:	e9c5 0100 	strd	r0, r1, [r5]
 8000838:	2100      	movs	r1, #0
 800083a:	4608      	mov	r0, r1
 800083c:	e7f5      	b.n	800082a <__udivmoddi4+0xa2>
 800083e:	fab3 f183 	clz	r1, r3
 8000842:	2900      	cmp	r1, #0
 8000844:	d146      	bne.n	80008d4 <__udivmoddi4+0x14c>
 8000846:	4573      	cmp	r3, lr
 8000848:	d302      	bcc.n	8000850 <__udivmoddi4+0xc8>
 800084a:	4282      	cmp	r2, r0
 800084c:	f200 8108 	bhi.w	8000a60 <__udivmoddi4+0x2d8>
 8000850:	1a84      	subs	r4, r0, r2
 8000852:	eb6e 0203 	sbc.w	r2, lr, r3
 8000856:	2001      	movs	r0, #1
 8000858:	4690      	mov	r8, r2
 800085a:	2d00      	cmp	r5, #0
 800085c:	d0e5      	beq.n	800082a <__udivmoddi4+0xa2>
 800085e:	e9c5 4800 	strd	r4, r8, [r5]
 8000862:	e7e2      	b.n	800082a <__udivmoddi4+0xa2>
 8000864:	2a00      	cmp	r2, #0
 8000866:	f000 8091 	beq.w	800098c <__udivmoddi4+0x204>
 800086a:	fab2 f682 	clz	r6, r2
 800086e:	2e00      	cmp	r6, #0
 8000870:	f040 80a5 	bne.w	80009be <__udivmoddi4+0x236>
 8000874:	1a8a      	subs	r2, r1, r2
 8000876:	2101      	movs	r1, #1
 8000878:	0c03      	lsrs	r3, r0, #16
 800087a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800087e:	b280      	uxth	r0, r0
 8000880:	b2bc      	uxth	r4, r7
 8000882:	fbb2 fcfe 	udiv	ip, r2, lr
 8000886:	fb0e 221c 	mls	r2, lr, ip, r2
 800088a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800088e:	fb04 f20c 	mul.w	r2, r4, ip
 8000892:	429a      	cmp	r2, r3
 8000894:	d907      	bls.n	80008a6 <__udivmoddi4+0x11e>
 8000896:	18fb      	adds	r3, r7, r3
 8000898:	f10c 38ff 	add.w	r8, ip, #4294967295
 800089c:	d202      	bcs.n	80008a4 <__udivmoddi4+0x11c>
 800089e:	429a      	cmp	r2, r3
 80008a0:	f200 80e3 	bhi.w	8000a6a <__udivmoddi4+0x2e2>
 80008a4:	46c4      	mov	ip, r8
 80008a6:	1a9b      	subs	r3, r3, r2
 80008a8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ac:	fb0e 3312 	mls	r3, lr, r2, r3
 80008b0:	fb02 f404 	mul.w	r4, r2, r4
 80008b4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008b8:	429c      	cmp	r4, r3
 80008ba:	d907      	bls.n	80008cc <__udivmoddi4+0x144>
 80008bc:	18fb      	adds	r3, r7, r3
 80008be:	f102 30ff 	add.w	r0, r2, #4294967295
 80008c2:	d202      	bcs.n	80008ca <__udivmoddi4+0x142>
 80008c4:	429c      	cmp	r4, r3
 80008c6:	f200 80cd 	bhi.w	8000a64 <__udivmoddi4+0x2dc>
 80008ca:	4602      	mov	r2, r0
 80008cc:	1b1b      	subs	r3, r3, r4
 80008ce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008d2:	e7a5      	b.n	8000820 <__udivmoddi4+0x98>
 80008d4:	f1c1 0620 	rsb	r6, r1, #32
 80008d8:	408b      	lsls	r3, r1
 80008da:	fa22 f706 	lsr.w	r7, r2, r6
 80008de:	431f      	orrs	r7, r3
 80008e0:	fa2e fa06 	lsr.w	sl, lr, r6
 80008e4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80008e8:	fbba f8f9 	udiv	r8, sl, r9
 80008ec:	fa0e fe01 	lsl.w	lr, lr, r1
 80008f0:	fa20 f306 	lsr.w	r3, r0, r6
 80008f4:	fb09 aa18 	mls	sl, r9, r8, sl
 80008f8:	fa1f fc87 	uxth.w	ip, r7
 80008fc:	ea43 030e 	orr.w	r3, r3, lr
 8000900:	fa00 fe01 	lsl.w	lr, r0, r1
 8000904:	fb08 f00c 	mul.w	r0, r8, ip
 8000908:	0c1c      	lsrs	r4, r3, #16
 800090a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800090e:	42a0      	cmp	r0, r4
 8000910:	fa02 f201 	lsl.w	r2, r2, r1
 8000914:	d90a      	bls.n	800092c <__udivmoddi4+0x1a4>
 8000916:	193c      	adds	r4, r7, r4
 8000918:	f108 3aff 	add.w	sl, r8, #4294967295
 800091c:	f080 809e 	bcs.w	8000a5c <__udivmoddi4+0x2d4>
 8000920:	42a0      	cmp	r0, r4
 8000922:	f240 809b 	bls.w	8000a5c <__udivmoddi4+0x2d4>
 8000926:	f1a8 0802 	sub.w	r8, r8, #2
 800092a:	443c      	add	r4, r7
 800092c:	1a24      	subs	r4, r4, r0
 800092e:	b298      	uxth	r0, r3
 8000930:	fbb4 f3f9 	udiv	r3, r4, r9
 8000934:	fb09 4413 	mls	r4, r9, r3, r4
 8000938:	fb03 fc0c 	mul.w	ip, r3, ip
 800093c:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000940:	45a4      	cmp	ip, r4
 8000942:	d909      	bls.n	8000958 <__udivmoddi4+0x1d0>
 8000944:	193c      	adds	r4, r7, r4
 8000946:	f103 30ff 	add.w	r0, r3, #4294967295
 800094a:	f080 8085 	bcs.w	8000a58 <__udivmoddi4+0x2d0>
 800094e:	45a4      	cmp	ip, r4
 8000950:	f240 8082 	bls.w	8000a58 <__udivmoddi4+0x2d0>
 8000954:	3b02      	subs	r3, #2
 8000956:	443c      	add	r4, r7
 8000958:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800095c:	eba4 040c 	sub.w	r4, r4, ip
 8000960:	fba0 8c02 	umull	r8, ip, r0, r2
 8000964:	4564      	cmp	r4, ip
 8000966:	4643      	mov	r3, r8
 8000968:	46e1      	mov	r9, ip
 800096a:	d364      	bcc.n	8000a36 <__udivmoddi4+0x2ae>
 800096c:	d061      	beq.n	8000a32 <__udivmoddi4+0x2aa>
 800096e:	b15d      	cbz	r5, 8000988 <__udivmoddi4+0x200>
 8000970:	ebbe 0203 	subs.w	r2, lr, r3
 8000974:	eb64 0409 	sbc.w	r4, r4, r9
 8000978:	fa04 f606 	lsl.w	r6, r4, r6
 800097c:	fa22 f301 	lsr.w	r3, r2, r1
 8000980:	431e      	orrs	r6, r3
 8000982:	40cc      	lsrs	r4, r1
 8000984:	e9c5 6400 	strd	r6, r4, [r5]
 8000988:	2100      	movs	r1, #0
 800098a:	e74e      	b.n	800082a <__udivmoddi4+0xa2>
 800098c:	fbb1 fcf2 	udiv	ip, r1, r2
 8000990:	0c01      	lsrs	r1, r0, #16
 8000992:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000996:	b280      	uxth	r0, r0
 8000998:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800099c:	463b      	mov	r3, r7
 800099e:	fbb1 f1f7 	udiv	r1, r1, r7
 80009a2:	4638      	mov	r0, r7
 80009a4:	463c      	mov	r4, r7
 80009a6:	46b8      	mov	r8, r7
 80009a8:	46be      	mov	lr, r7
 80009aa:	2620      	movs	r6, #32
 80009ac:	eba2 0208 	sub.w	r2, r2, r8
 80009b0:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009b4:	e765      	b.n	8000882 <__udivmoddi4+0xfa>
 80009b6:	4601      	mov	r1, r0
 80009b8:	e717      	b.n	80007ea <__udivmoddi4+0x62>
 80009ba:	4610      	mov	r0, r2
 80009bc:	e72b      	b.n	8000816 <__udivmoddi4+0x8e>
 80009be:	f1c6 0120 	rsb	r1, r6, #32
 80009c2:	fa2e fc01 	lsr.w	ip, lr, r1
 80009c6:	40b7      	lsls	r7, r6
 80009c8:	fa0e fe06 	lsl.w	lr, lr, r6
 80009cc:	fa20 f101 	lsr.w	r1, r0, r1
 80009d0:	ea41 010e 	orr.w	r1, r1, lr
 80009d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009d8:	fbbc f8fe 	udiv	r8, ip, lr
 80009dc:	b2bc      	uxth	r4, r7
 80009de:	fb0e cc18 	mls	ip, lr, r8, ip
 80009e2:	fb08 f904 	mul.w	r9, r8, r4
 80009e6:	0c0a      	lsrs	r2, r1, #16
 80009e8:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80009ec:	40b0      	lsls	r0, r6
 80009ee:	4591      	cmp	r9, r2
 80009f0:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80009f4:	b280      	uxth	r0, r0
 80009f6:	d93e      	bls.n	8000a76 <__udivmoddi4+0x2ee>
 80009f8:	18ba      	adds	r2, r7, r2
 80009fa:	f108 3cff 	add.w	ip, r8, #4294967295
 80009fe:	d201      	bcs.n	8000a04 <__udivmoddi4+0x27c>
 8000a00:	4591      	cmp	r9, r2
 8000a02:	d81f      	bhi.n	8000a44 <__udivmoddi4+0x2bc>
 8000a04:	eba2 0209 	sub.w	r2, r2, r9
 8000a08:	fbb2 f9fe 	udiv	r9, r2, lr
 8000a0c:	fb09 f804 	mul.w	r8, r9, r4
 8000a10:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000a14:	b28a      	uxth	r2, r1
 8000a16:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000a1a:	4542      	cmp	r2, r8
 8000a1c:	d229      	bcs.n	8000a72 <__udivmoddi4+0x2ea>
 8000a1e:	18ba      	adds	r2, r7, r2
 8000a20:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a24:	d2c2      	bcs.n	80009ac <__udivmoddi4+0x224>
 8000a26:	4542      	cmp	r2, r8
 8000a28:	d2c0      	bcs.n	80009ac <__udivmoddi4+0x224>
 8000a2a:	f1a9 0102 	sub.w	r1, r9, #2
 8000a2e:	443a      	add	r2, r7
 8000a30:	e7bc      	b.n	80009ac <__udivmoddi4+0x224>
 8000a32:	45c6      	cmp	lr, r8
 8000a34:	d29b      	bcs.n	800096e <__udivmoddi4+0x1e6>
 8000a36:	ebb8 0302 	subs.w	r3, r8, r2
 8000a3a:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a3e:	3801      	subs	r0, #1
 8000a40:	46e1      	mov	r9, ip
 8000a42:	e794      	b.n	800096e <__udivmoddi4+0x1e6>
 8000a44:	eba7 0909 	sub.w	r9, r7, r9
 8000a48:	444a      	add	r2, r9
 8000a4a:	fbb2 f9fe 	udiv	r9, r2, lr
 8000a4e:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a52:	fb09 f804 	mul.w	r8, r9, r4
 8000a56:	e7db      	b.n	8000a10 <__udivmoddi4+0x288>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	e77d      	b.n	8000958 <__udivmoddi4+0x1d0>
 8000a5c:	46d0      	mov	r8, sl
 8000a5e:	e765      	b.n	800092c <__udivmoddi4+0x1a4>
 8000a60:	4608      	mov	r0, r1
 8000a62:	e6fa      	b.n	800085a <__udivmoddi4+0xd2>
 8000a64:	443b      	add	r3, r7
 8000a66:	3a02      	subs	r2, #2
 8000a68:	e730      	b.n	80008cc <__udivmoddi4+0x144>
 8000a6a:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a6e:	443b      	add	r3, r7
 8000a70:	e719      	b.n	80008a6 <__udivmoddi4+0x11e>
 8000a72:	4649      	mov	r1, r9
 8000a74:	e79a      	b.n	80009ac <__udivmoddi4+0x224>
 8000a76:	eba2 0209 	sub.w	r2, r2, r9
 8000a7a:	fbb2 f9fe 	udiv	r9, r2, lr
 8000a7e:	46c4      	mov	ip, r8
 8000a80:	fb09 f804 	mul.w	r8, r9, r4
 8000a84:	e7c4      	b.n	8000a10 <__udivmoddi4+0x288>
 8000a86:	bf00      	nop

08000a88 <__aeabi_idiv0>:
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop

08000a8c <readChannelVoltage>:

static char dataPacketTx[16];

/* --- helper: sample one channel --- */
static float readChannelVoltage(ADC_HandleTypeDef *hadc, uint32_t channel)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b088      	sub	sp, #32
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
 8000a94:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 8000a96:	f107 030c 	add.w	r3, r7, #12
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]
 8000aa0:	609a      	str	r2, [r3, #8]
    sConfig.Channel = channel;
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000aaa:	2306      	movs	r3, #6
 8000aac:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8000aae:	f107 030c 	add.w	r3, r7, #12
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	6878      	ldr	r0, [r7, #4]
 8000ab6:	f003 fccb 	bl	8004450 <HAL_ADC_ConfigChannel>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d002      	beq.n	8000ac6 <readChannelVoltage+0x3a>
        return 0.0f;
 8000ac0:	f04f 0300 	mov.w	r3, #0
 8000ac4:	e029      	b.n	8000b1a <readChannelVoltage+0x8e>
    if (HAL_ADC_Start(hadc) != HAL_OK)
 8000ac6:	6878      	ldr	r0, [r7, #4]
 8000ac8:	f003 fad6 	bl	8004078 <HAL_ADC_Start>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d002      	beq.n	8000ad8 <readChannelVoltage+0x4c>
        return 0.0f;
 8000ad2:	f04f 0300 	mov.w	r3, #0
 8000ad6:	e020      	b.n	8000b1a <readChannelVoltage+0x8e>

    float v = 0.0f;
 8000ad8:	f04f 0300 	mov.w	r3, #0
 8000adc:	61fb      	str	r3, [r7, #28]
    if (HAL_ADC_PollForConversion(hadc, 10) == HAL_OK) {
 8000ade:	210a      	movs	r1, #10
 8000ae0:	6878      	ldr	r0, [r7, #4]
 8000ae2:	f003 fba3 	bl	800422c <HAL_ADC_PollForConversion>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d112      	bne.n	8000b12 <readChannelVoltage+0x86>
        uint32_t raw = HAL_ADC_GetValue(hadc);
 8000aec:	6878      	ldr	r0, [r7, #4]
 8000aee:	f003 fca3 	bl	8004438 <HAL_ADC_GetValue>
 8000af2:	61b8      	str	r0, [r7, #24]
        v = (raw * VREF) / ADC_RES;
 8000af4:	69b8      	ldr	r0, [r7, #24]
 8000af6:	f7ff fbf1 	bl	80002dc <__aeabi_ui2f>
 8000afa:	4603      	mov	r3, r0
 8000afc:	4909      	ldr	r1, [pc, #36]	@ (8000b24 <readChannelVoltage+0x98>)
 8000afe:	4618      	mov	r0, r3
 8000b00:	f7ff fc44 	bl	800038c <__aeabi_fmul>
 8000b04:	4603      	mov	r3, r0
 8000b06:	4908      	ldr	r1, [pc, #32]	@ (8000b28 <readChannelVoltage+0x9c>)
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f7ff fcf3 	bl	80004f4 <__aeabi_fdiv>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	61fb      	str	r3, [r7, #28]
    }
    HAL_ADC_Stop(hadc);
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f003 fb5e 	bl	80041d4 <HAL_ADC_Stop>
    return v;
 8000b18:	69fb      	ldr	r3, [r7, #28]
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3720      	adds	r7, #32
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40533333 	.word	0x40533333
 8000b28:	457ff000 	.word	0x457ff000

08000b2c <ADC_Init>:
    return sum / samples;
}

/* --- Public API --- */
void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
    if (HAL_ADCEx_Calibration_Start(hadc) != HAL_OK) {
 8000b34:	6878      	ldr	r0, [r7, #4]
 8000b36:	f003 fe1f 	bl	8004778 <HAL_ADCEx_Calibration_Start>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <ADC_Init+0x18>
        Error_Handler();
 8000b40:	f001 f8a0 	bl	8001c84 <Error_Handler>
    }
}
 8000b44:	bf00      	nop
 8000b46:	3708      	adds	r7, #8
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <ADC_ReadAllChannels>:

void ADC_ReadAllChannels(ADC_HandleTypeDef* hadc, ADC_Data* data)
{
 8000b4c:	b5b0      	push	{r4, r5, r7, lr}
 8000b4e:	b08c      	sub	sp, #48	@ 0x30
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
 8000b54:	6039      	str	r1, [r7, #0]
    bool changed = false;
 8000b56:	2300      	movs	r3, #0
 8000b58:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    char loraPacket[32];   // buffer for LoRa payload
    loraPacket[0] = '\0';
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	723b      	strb	r3, [r7, #8]

    // === Process water sensor channels ===
    for (uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++)
 8000b60:	2300      	movs	r3, #0
 8000b62:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000b66:	e182      	b.n	8000e6e <ADC_ReadAllChannels+0x322>
    {
        float v = readChannelVoltage(hadc, adcChannels[i]);
 8000b68:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000b6c:	4a98      	ldr	r2, [pc, #608]	@ (8000dd0 <ADC_ReadAllChannels+0x284>)
 8000b6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b72:	4619      	mov	r1, r3
 8000b74:	6878      	ldr	r0, [r7, #4]
 8000b76:	f7ff ff89 	bl	8000a8c <readChannelVoltage>
 8000b7a:	62b8      	str	r0, [r7, #40]	@ 0x28

        if (s_filtered[i] == 0.0f)
 8000b7c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000b80:	4a94      	ldr	r2, [pc, #592]	@ (8000dd4 <ADC_ReadAllChannels+0x288>)
 8000b82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b86:	f04f 0100 	mov.w	r1, #0
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff fd92 	bl	80006b4 <__aeabi_fcmpeq>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d006      	beq.n	8000ba4 <ADC_ReadAllChannels+0x58>
            s_filtered[i] = v;
 8000b96:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000b9a:	498e      	ldr	r1, [pc, #568]	@ (8000dd4 <ADC_ReadAllChannels+0x288>)
 8000b9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000ba2:	e01a      	b.n	8000bda <ADC_ReadAllChannels+0x8e>
        else
            s_filtered[i] = EMA_ALPHA * v + (1 - EMA_ALPHA) * s_filtered[i];
 8000ba4:	498c      	ldr	r1, [pc, #560]	@ (8000dd8 <ADC_ReadAllChannels+0x28c>)
 8000ba6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000ba8:	f7ff fbf0 	bl	800038c <__aeabi_fmul>
 8000bac:	4603      	mov	r3, r0
 8000bae:	461d      	mov	r5, r3
 8000bb0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000bb4:	4a87      	ldr	r2, [pc, #540]	@ (8000dd4 <ADC_ReadAllChannels+0x288>)
 8000bb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bba:	4988      	ldr	r1, [pc, #544]	@ (8000ddc <ADC_ReadAllChannels+0x290>)
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff fbe5 	bl	800038c <__aeabi_fmul>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4628      	mov	r0, r5
 8000bcc:	f7ff fad6 	bl	800017c <__addsf3>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	4b7f      	ldr	r3, [pc, #508]	@ (8000dd4 <ADC_ReadAllChannels+0x288>)
 8000bd6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]

        v = s_filtered[i];
 8000bda:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000bde:	4a7d      	ldr	r2, [pc, #500]	@ (8000dd4 <ADC_ReadAllChannels+0x288>)
 8000be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000be4:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (v < GROUND_THRESHOLD)
 8000be6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8000bea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000bec:	f7ff fd6c 	bl	80006c8 <__aeabi_fcmplt>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d002      	beq.n	8000bfc <ADC_ReadAllChannels+0xb0>
            v = 0.0f;
 8000bf6:	f04f 0300 	mov.w	r3, #0
 8000bfa:	62bb      	str	r3, [r7, #40]	@ 0x28

        data->voltages[i]   = v;
 8000bfc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000c00:	683a      	ldr	r2, [r7, #0]
 8000c02:	3302      	adds	r3, #2
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	4413      	add	r3, r2
 8000c08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c0a:	605a      	str	r2, [r3, #4]
        data->rawValues[i]  = (uint16_t)((v * ADC_RES) / VREF);
 8000c0c:	4974      	ldr	r1, [pc, #464]	@ (8000de0 <ADC_ReadAllChannels+0x294>)
 8000c0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000c10:	f7ff fbbc 	bl	800038c <__aeabi_fmul>
 8000c14:	4603      	mov	r3, r0
 8000c16:	4973      	ldr	r1, [pc, #460]	@ (8000de4 <ADC_ReadAllChannels+0x298>)
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f7ff fc6b 	bl	80004f4 <__aeabi_fdiv>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff fd77 	bl	8000718 <__aeabi_f2uiz>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	b29a      	uxth	r2, r3
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
        data->maxReached[i] = (v >= 3.2f);
 8000c34:	2301      	movs	r3, #1
 8000c36:	461c      	mov	r4, r3
 8000c38:	496b      	ldr	r1, [pc, #428]	@ (8000de8 <ADC_ReadAllChannels+0x29c>)
 8000c3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000c3c:	f7ff fd58 	bl	80006f0 <__aeabi_fcmpge>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d101      	bne.n	8000c4a <ADC_ReadAllChannels+0xfe>
 8000c46:	2300      	movs	r3, #0
 8000c48:	461c      	mov	r4, r3
 8000c4a:	b2e2      	uxtb	r2, r4
 8000c4c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000c50:	4611      	mov	r1, r2
 8000c52:	683a      	ldr	r2, [r7, #0]
 8000c54:	4413      	add	r3, r2
 8000c56:	460a      	mov	r2, r1
 8000c58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        g_adcVoltages[i]    = v;
 8000c5c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000c60:	4962      	ldr	r1, [pc, #392]	@ (8000dec <ADC_ReadAllChannels+0x2a0>)
 8000c62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        // Detect meaningful change
        if (fabsf(v - s_prev_volt[i]) > PRINT_DELTA) {
 8000c68:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000c6c:	4a60      	ldr	r2, [pc, #384]	@ (8000df0 <ADC_ReadAllChannels+0x2a4>)
 8000c6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c72:	4619      	mov	r1, r3
 8000c74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000c76:	f7ff fa7f 	bl	8000178 <__aeabi_fsub>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000c80:	495c      	ldr	r1, [pc, #368]	@ (8000df4 <ADC_ReadAllChannels+0x2a8>)
 8000c82:	4618      	mov	r0, r3
 8000c84:	f7ff fd3e 	bl	8000704 <__aeabi_fcmpgt>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d008      	beq.n	8000ca0 <ADC_ReadAllChannels+0x154>
            changed = true;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            s_prev_volt[i] = v;
 8000c94:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000c98:	4955      	ldr	r1, [pc, #340]	@ (8000df0 <ADC_ReadAllChannels+0x2a4>)
 8000c9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }

        // Normal threshold logic (sets motorStatus, etc.)
        if (!s_level_flags[i] && v >= THR) {
 8000ca0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000ca4:	4a54      	ldr	r2, [pc, #336]	@ (8000df8 <ADC_ReadAllChannels+0x2ac>)
 8000ca6:	5cd3      	ldrb	r3, [r2, r3]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d168      	bne.n	8000d7e <ADC_ReadAllChannels+0x232>
 8000cac:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8000cb0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000cb2:	f7ff fd1d 	bl	80006f0 <__aeabi_fcmpge>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d060      	beq.n	8000d7e <ADC_ReadAllChannels+0x232>
            s_level_flags[i] = 1;
 8000cbc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000cc0:	4a4d      	ldr	r2, [pc, #308]	@ (8000df8 <ADC_ReadAllChannels+0x2ac>)
 8000cc2:	2101      	movs	r1, #1
 8000cc4:	54d1      	strb	r1, [r2, r3]
            switch (i) {
 8000cc6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000cca:	2b04      	cmp	r3, #4
 8000ccc:	d82a      	bhi.n	8000d24 <ADC_ReadAllChannels+0x1d8>
 8000cce:	a201      	add	r2, pc, #4	@ (adr r2, 8000cd4 <ADC_ReadAllChannels+0x188>)
 8000cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cd4:	08000ce9 	.word	0x08000ce9
 8000cd8:	08000cf5 	.word	0x08000cf5
 8000cdc:	08000d01 	.word	0x08000d01
 8000ce0:	08000d0d 	.word	0x08000d0d
 8000ce4:	08000d19 	.word	0x08000d19
                case 0: snprintf(dataPacketTx, sizeof(dataPacketTx), "@10W#"); break;
 8000ce8:	4a44      	ldr	r2, [pc, #272]	@ (8000dfc <ADC_ReadAllChannels+0x2b0>)
 8000cea:	2110      	movs	r1, #16
 8000cec:	4844      	ldr	r0, [pc, #272]	@ (8000e00 <ADC_ReadAllChannels+0x2b4>)
 8000cee:	f007 fc3f 	bl	8008570 <sniprintf>
 8000cf2:	e01b      	b.n	8000d2c <ADC_ReadAllChannels+0x1e0>
                case 1: snprintf(dataPacketTx, sizeof(dataPacketTx), "@30W#"); break;
 8000cf4:	4a43      	ldr	r2, [pc, #268]	@ (8000e04 <ADC_ReadAllChannels+0x2b8>)
 8000cf6:	2110      	movs	r1, #16
 8000cf8:	4841      	ldr	r0, [pc, #260]	@ (8000e00 <ADC_ReadAllChannels+0x2b4>)
 8000cfa:	f007 fc39 	bl	8008570 <sniprintf>
 8000cfe:	e015      	b.n	8000d2c <ADC_ReadAllChannels+0x1e0>
                case 2: snprintf(dataPacketTx, sizeof(dataPacketTx), "@70W#"); break;
 8000d00:	4a41      	ldr	r2, [pc, #260]	@ (8000e08 <ADC_ReadAllChannels+0x2bc>)
 8000d02:	2110      	movs	r1, #16
 8000d04:	483e      	ldr	r0, [pc, #248]	@ (8000e00 <ADC_ReadAllChannels+0x2b4>)
 8000d06:	f007 fc33 	bl	8008570 <sniprintf>
 8000d0a:	e00f      	b.n	8000d2c <ADC_ReadAllChannels+0x1e0>
                case 3: snprintf(dataPacketTx, sizeof(dataPacketTx), "@1:W#"); break;
 8000d0c:	4a3f      	ldr	r2, [pc, #252]	@ (8000e0c <ADC_ReadAllChannels+0x2c0>)
 8000d0e:	2110      	movs	r1, #16
 8000d10:	483b      	ldr	r0, [pc, #236]	@ (8000e00 <ADC_ReadAllChannels+0x2b4>)
 8000d12:	f007 fc2d 	bl	8008570 <sniprintf>
 8000d16:	e009      	b.n	8000d2c <ADC_ReadAllChannels+0x1e0>
                case 4: snprintf(dataPacketTx, sizeof(dataPacketTx), "@DRY#"); break;
 8000d18:	4a3d      	ldr	r2, [pc, #244]	@ (8000e10 <ADC_ReadAllChannels+0x2c4>)
 8000d1a:	2110      	movs	r1, #16
 8000d1c:	4838      	ldr	r0, [pc, #224]	@ (8000e00 <ADC_ReadAllChannels+0x2b4>)
 8000d1e:	f007 fc27 	bl	8008570 <sniprintf>
 8000d22:	e003      	b.n	8000d2c <ADC_ReadAllChannels+0x1e0>
                default: dataPacketTx[0] = '\0'; break;
 8000d24:	4b36      	ldr	r3, [pc, #216]	@ (8000e00 <ADC_ReadAllChannels+0x2b4>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	701a      	strb	r2, [r3, #0]
 8000d2a:	bf00      	nop
            }
            motorStatus = 1;
 8000d2c:	4b39      	ldr	r3, [pc, #228]	@ (8000e14 <ADC_ReadAllChannels+0x2c8>)
 8000d2e:	2201      	movs	r2, #1
 8000d30:	701a      	strb	r2, [r3, #0]
            s_low_counts[i] = 0;
 8000d32:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000d36:	4a38      	ldr	r2, [pc, #224]	@ (8000e18 <ADC_ReadAllChannels+0x2cc>)
 8000d38:	2100      	movs	r1, #0
 8000d3a:	54d1      	strb	r1, [r2, r3]

            // append to LoRa packet buffer
            if (dataPacketTx[0]) {
 8000d3c:	4b30      	ldr	r3, [pc, #192]	@ (8000e00 <ADC_ReadAllChannels+0x2b4>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d02e      	beq.n	8000da2 <ADC_ReadAllChannels+0x256>
                strncat(loraPacket, dataPacketTx, sizeof(loraPacket)-strlen(loraPacket)-1);
 8000d44:	f107 0308 	add.w	r3, r7, #8
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff fa09 	bl	8000160 <strlen>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	f1c3 021f 	rsb	r2, r3, #31
 8000d54:	f107 0308 	add.w	r3, r7, #8
 8000d58:	4929      	ldr	r1, [pc, #164]	@ (8000e00 <ADC_ReadAllChannels+0x2b4>)
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f007 fc46 	bl	80085ec <strncat>
                strncat(loraPacket, ";", sizeof(loraPacket)-strlen(loraPacket)-1);
 8000d60:	f107 0308 	add.w	r3, r7, #8
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff f9fb 	bl	8000160 <strlen>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	f1c3 021f 	rsb	r2, r3, #31
 8000d70:	f107 0308 	add.w	r3, r7, #8
 8000d74:	4929      	ldr	r1, [pc, #164]	@ (8000e1c <ADC_ReadAllChannels+0x2d0>)
 8000d76:	4618      	mov	r0, r3
 8000d78:	f007 fc38 	bl	80085ec <strncat>
            if (dataPacketTx[0]) {
 8000d7c:	e011      	b.n	8000da2 <ADC_ReadAllChannels+0x256>
            }
        }
        else if (s_level_flags[i] && v < (THR - HYST_DELTA)) {
 8000d7e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000d82:	4a1d      	ldr	r2, [pc, #116]	@ (8000df8 <ADC_ReadAllChannels+0x2ac>)
 8000d84:	5cd3      	ldrb	r3, [r2, r3]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d00b      	beq.n	8000da2 <ADC_ReadAllChannels+0x256>
 8000d8a:	4925      	ldr	r1, [pc, #148]	@ (8000e20 <ADC_ReadAllChannels+0x2d4>)
 8000d8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000d8e:	f7ff fc9b 	bl	80006c8 <__aeabi_fcmplt>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d004      	beq.n	8000da2 <ADC_ReadAllChannels+0x256>
            s_level_flags[i] = 0;
 8000d98:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000d9c:	4a16      	ldr	r2, [pc, #88]	@ (8000df8 <ADC_ReadAllChannels+0x2ac>)
 8000d9e:	2100      	movs	r1, #0
 8000da0:	54d1      	strb	r1, [r2, r3]
        }

        // dry run debounce
        if (v < DRY_VOLTAGE_THRESHOLD) {
 8000da2:	4914      	ldr	r1, [pc, #80]	@ (8000df4 <ADC_ReadAllChannels+0x2a8>)
 8000da4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000da6:	f7ff fc8f 	bl	80006c8 <__aeabi_fcmplt>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d039      	beq.n	8000e24 <ADC_ReadAllChannels+0x2d8>
            if (s_low_counts[i] < 0xFF) s_low_counts[i]++;
 8000db0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000db4:	4a18      	ldr	r2, [pc, #96]	@ (8000e18 <ADC_ReadAllChannels+0x2cc>)
 8000db6:	5cd3      	ldrb	r3, [r2, r3]
 8000db8:	2bff      	cmp	r3, #255	@ 0xff
 8000dba:	d038      	beq.n	8000e2e <ADC_ReadAllChannels+0x2e2>
 8000dbc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000dc0:	4a15      	ldr	r2, [pc, #84]	@ (8000e18 <ADC_ReadAllChannels+0x2cc>)
 8000dc2:	5cd2      	ldrb	r2, [r2, r3]
 8000dc4:	3201      	adds	r2, #1
 8000dc6:	b2d1      	uxtb	r1, r2
 8000dc8:	4a13      	ldr	r2, [pc, #76]	@ (8000e18 <ADC_ReadAllChannels+0x2cc>)
 8000dca:	54d1      	strb	r1, [r2, r3]
 8000dcc:	e02f      	b.n	8000e2e <ADC_ReadAllChannels+0x2e2>
 8000dce:	bf00      	nop
 8000dd0:	080092c0 	.word	0x080092c0
 8000dd4:	200000ec 	.word	0x200000ec
 8000dd8:	3e99999a 	.word	0x3e99999a
 8000ddc:	3f333333 	.word	0x3f333333
 8000de0:	457ff000 	.word	0x457ff000
 8000de4:	40533333 	.word	0x40533333
 8000de8:	404ccccd 	.word	0x404ccccd
 8000dec:	200000d4 	.word	0x200000d4
 8000df0:	20000114 	.word	0x20000114
 8000df4:	3d4ccccd 	.word	0x3d4ccccd
 8000df8:	20000104 	.word	0x20000104
 8000dfc:	08008f5c 	.word	0x08008f5c
 8000e00:	2000012c 	.word	0x2000012c
 8000e04:	08008f64 	.word	0x08008f64
 8000e08:	08008f6c 	.word	0x08008f6c
 8000e0c:	08008f74 	.word	0x08008f74
 8000e10:	08008f7c 	.word	0x08008f7c
 8000e14:	200003b0 	.word	0x200003b0
 8000e18:	2000010c 	.word	0x2000010c
 8000e1c:	08008f84 	.word	0x08008f84
 8000e20:	3f666666 	.word	0x3f666666
        } else {
            s_low_counts[i] = 0;
 8000e24:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000e28:	4a1f      	ldr	r2, [pc, #124]	@ (8000ea8 <ADC_ReadAllChannels+0x35c>)
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	54d1      	strb	r1, [r2, r3]
        }

        if (!manualOverride) {
 8000e2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000eac <ADC_ReadAllChannels+0x360>)
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	f083 0301 	eor.w	r3, r3, #1
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d012      	beq.n	8000e64 <ADC_ReadAllChannels+0x318>
            if (motorStatus == 1 && s_low_counts[i] >= DRY_COUNT_THRESHOLD) {
 8000e3e:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb0 <ADC_ReadAllChannels+0x364>)
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d10d      	bne.n	8000e64 <ADC_ReadAllChannels+0x318>
 8000e48:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000e4c:	4a16      	ldr	r2, [pc, #88]	@ (8000ea8 <ADC_ReadAllChannels+0x35c>)
 8000e4e:	5cd3      	ldrb	r3, [r2, r3]
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	d907      	bls.n	8000e64 <ADC_ReadAllChannels+0x318>
                motorStatus = 0;
 8000e54:	4b16      	ldr	r3, [pc, #88]	@ (8000eb0 <ADC_ReadAllChannels+0x364>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	701a      	strb	r2, [r3, #0]
                memset(s_low_counts, 0, sizeof(s_low_counts));
 8000e5a:	2206      	movs	r2, #6
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4812      	ldr	r0, [pc, #72]	@ (8000ea8 <ADC_ReadAllChannels+0x35c>)
 8000e60:	f007 fbbc 	bl	80085dc <memset>
    for (uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++)
 8000e64:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000e68:	3301      	adds	r3, #1
 8000e6a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000e6e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000e72:	2b05      	cmp	r3, #5
 8000e74:	f67f ae78 	bls.w	8000b68 <ADC_ReadAllChannels+0x1c>
            }
        }
    }

    // === Send LoRa packet only if ADC changed ===
    if (changed && loraPacket[0] != '\0') {
 8000e78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d00e      	beq.n	8000e9e <ADC_ReadAllChannels+0x352>
 8000e80:	7a3b      	ldrb	r3, [r7, #8]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d00b      	beq.n	8000e9e <ADC_ReadAllChannels+0x352>
        LoRa_SendPacket((uint8_t*)loraPacket, strlen(loraPacket));
 8000e86:	f107 0308 	add.w	r3, r7, #8
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff f968 	bl	8000160 <strlen>
 8000e90:	4602      	mov	r2, r0
 8000e92:	f107 0308 	add.w	r3, r7, #8
 8000e96:	4611      	mov	r1, r2
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f000 fbe3 	bl	8001664 <LoRa_SendPacket>
    }
}
 8000e9e:	bf00      	nop
 8000ea0:	3730      	adds	r7, #48	@ 0x30
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	2000010c 	.word	0x2000010c
 8000eac:	200003fc 	.word	0x200003fc
 8000eb0:	200003b0 	.word	0x200003b0

08000eb4 <map_nibble_ctrl>:
   Build a PCF8574 byte from a 4-bit data nibble and RS/EN flags according to LCD_PINMAP.
*/

static inline uint8_t map_nibble_ctrl(uint8_t nibble /*D7..D4 or D4..D7 per map*/,
                                      uint8_t rs, uint8_t en, uint8_t bl_on)
{
 8000eb4:	b490      	push	{r4, r7}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4604      	mov	r4, r0
 8000ebc:	4608      	mov	r0, r1
 8000ebe:	4611      	mov	r1, r2
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	4623      	mov	r3, r4
 8000ec4:	71fb      	strb	r3, [r7, #7]
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	71bb      	strb	r3, [r7, #6]
 8000eca:	460b      	mov	r3, r1
 8000ecc:	717b      	strb	r3, [r7, #5]
 8000ece:	4613      	mov	r3, r2
 8000ed0:	713b      	strb	r3, [r7, #4]
#if (LCD_PINMAP == LCD_PINMAP_A)
    /* Map A: D7..D4 -> P7..P4, EN=P2, RW=P1(0), RS=P0, BL=P3
       Byte: [D7 D6 D5 D4 BL EN RW RS] */
    uint8_t b = 0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	73fb      	strb	r3, [r7, #15]
    b |= (nibble & 0xF0);           // D7..D4 already in high nibble
 8000ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eda:	f023 030f 	bic.w	r3, r3, #15
 8000ede:	b25a      	sxtb	r2, r3
 8000ee0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	b25b      	sxtb	r3, r3
 8000ee8:	73fb      	strb	r3, [r7, #15]
    b |= (bl_on ? 0x08 : 0x00);     // BL=P3
 8000eea:	793b      	ldrb	r3, [r7, #4]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <map_nibble_ctrl+0x40>
 8000ef0:	2208      	movs	r2, #8
 8000ef2:	e000      	b.n	8000ef6 <map_nibble_ctrl+0x42>
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000efa:	4313      	orrs	r3, r2
 8000efc:	b25b      	sxtb	r3, r3
 8000efe:	73fb      	strb	r3, [r7, #15]
    b |= (en ? 0x04 : 0x00);        // EN=P2
 8000f00:	797b      	ldrb	r3, [r7, #5]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <map_nibble_ctrl+0x56>
 8000f06:	2204      	movs	r2, #4
 8000f08:	e000      	b.n	8000f0c <map_nibble_ctrl+0x58>
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f10:	4313      	orrs	r3, r2
 8000f12:	b25b      	sxtb	r3, r3
 8000f14:	73fb      	strb	r3, [r7, #15]
    b |= 0x00;                      // RW=P1 forced 0 (write)
    b |= (rs ? 0x01 : 0x00);        // RS=P0
 8000f16:	79bb      	ldrb	r3, [r7, #6]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	bf14      	ite	ne
 8000f1c:	2301      	movne	r3, #1
 8000f1e:	2300      	moveq	r3, #0
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	b25a      	sxtb	r2, r3
 8000f24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	b25b      	sxtb	r3, r3
 8000f2c:	73fb      	strb	r3, [r7, #15]
    return b;
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
    b |= (bl_on ? 0x80 : 0x00);           // BL=P7
    return b;
#else
# error "Unsupported LCD_PINMAP selection"
#endif
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3710      	adds	r7, #16
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bc90      	pop	{r4, r7}
 8000f38:	4770      	bx	lr
	...

08000f3c <expander_write>:

static void expander_write(uint8_t data)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af02      	add	r7, sp, #8
 8000f42:	4603      	mov	r3, r0
 8000f44:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Transmit(&hi2c2, SLAVE_ADDRESS_LCD, &data, 1, 100);
 8000f46:	1dfa      	adds	r2, r7, #7
 8000f48:	2364      	movs	r3, #100	@ 0x64
 8000f4a:	9300      	str	r3, [sp, #0]
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	214e      	movs	r1, #78	@ 0x4e
 8000f50:	4803      	ldr	r0, [pc, #12]	@ (8000f60 <expander_write+0x24>)
 8000f52:	f004 f8b3 	bl	80050bc <HAL_I2C_Master_Transmit>
}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	20000190 	.word	0x20000190

08000f64 <pulse_enable>:

static void pulse_enable(uint8_t data)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
#if (LCD_PINMAP == LCD_PINMAP_A)
    expander_write(data | 0x04);  // EN=1
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	f043 0304 	orr.w	r3, r3, #4
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff ffe0 	bl	8000f3c <expander_write>
    HAL_Delay(1);
 8000f7c:	2001      	movs	r0, #1
 8000f7e:	f002 ff7f 	bl	8003e80 <HAL_Delay>
    expander_write(data & ~0x04); // EN=0
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	f023 0304 	bic.w	r3, r3, #4
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff ffd6 	bl	8000f3c <expander_write>
#elif (LCD_PINMAP == LCD_PINMAP_B)
    expander_write(data | 0x10);  // EN=1
    HAL_Delay(1);
    expander_write(data & ~0x10); // EN=0
#endif
    HAL_Delay(1);
 8000f90:	2001      	movs	r0, #1
 8000f92:	f002 ff75 	bl	8003e80 <HAL_Delay>
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <write4bits>:

static void write4bits(uint8_t nibble /*D7..D4 in high nibble*/, uint8_t rs, uint8_t bl_on)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b084      	sub	sp, #16
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	71fb      	strb	r3, [r7, #7]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	71bb      	strb	r3, [r7, #6]
 8000fac:	4613      	mov	r3, r2
 8000fae:	717b      	strb	r3, [r7, #5]
    uint8_t x = map_nibble_ctrl(nibble, rs, 1 /*en edge*/, bl_on);
 8000fb0:	797b      	ldrb	r3, [r7, #5]
 8000fb2:	79b9      	ldrb	r1, [r7, #6]
 8000fb4:	79f8      	ldrb	r0, [r7, #7]
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	f7ff ff7c 	bl	8000eb4 <map_nibble_ctrl>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	73fb      	strb	r3, [r7, #15]
    expander_write(x);
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff ffba 	bl	8000f3c <expander_write>
    pulse_enable(x);
 8000fc8:	7bfb      	ldrb	r3, [r7, #15]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff ffca 	bl	8000f64 <pulse_enable>
}
 8000fd0:	bf00      	nop
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <lcd_backlight_on>:

/* -------- Public API -------- */

void lcd_backlight_on(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
#if (LCD_PINMAP == LCD_PINMAP_A)
    uint8_t b = 0x08; // BL=1, others 0
 8000fde:	2308      	movs	r3, #8
 8000fe0:	71fb      	strb	r3, [r7, #7]
#elif (LCD_PINMAP == LCD_PINMAP_B)
    uint8_t b = 0x80; // BL=1, others 0
#endif
    expander_write(b);
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff ffa9 	bl	8000f3c <expander_write>
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <lcd_send_cmd>:
    uint8_t b = 0x00;
    expander_write(b);
}

void lcd_send_cmd(uint8_t cmd)
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	b082      	sub	sp, #8
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	71fb      	strb	r3, [r7, #7]
    /* high then low nibble, RS=0 */
    write4bits(cmd & 0xF0, 0, 1);
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	f023 030f 	bic.w	r3, r3, #15
 8001002:	b2db      	uxtb	r3, r3
 8001004:	2201      	movs	r2, #1
 8001006:	2100      	movs	r1, #0
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff ffc8 	bl	8000f9e <write4bits>
    write4bits((cmd << 4) & 0xF0, 0, 1);
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	011b      	lsls	r3, r3, #4
 8001012:	b2db      	uxtb	r3, r3
 8001014:	2201      	movs	r2, #1
 8001016:	2100      	movs	r1, #0
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff ffc0 	bl	8000f9e <write4bits>
}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <lcd_send_data>:

void lcd_send_data(uint8_t data)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b082      	sub	sp, #8
 800102a:	af00      	add	r7, sp, #0
 800102c:	4603      	mov	r3, r0
 800102e:	71fb      	strb	r3, [r7, #7]
    /* high then low nibble, RS=1 */
    write4bits(data & 0xF0, 1, 1);
 8001030:	79fb      	ldrb	r3, [r7, #7]
 8001032:	f023 030f 	bic.w	r3, r3, #15
 8001036:	b2db      	uxtb	r3, r3
 8001038:	2201      	movs	r2, #1
 800103a:	2101      	movs	r1, #1
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff ffae 	bl	8000f9e <write4bits>
    write4bits((data << 4) & 0xF0, 1, 1);
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	011b      	lsls	r3, r3, #4
 8001046:	b2db      	uxtb	r3, r3
 8001048:	2201      	movs	r2, #1
 800104a:	2101      	movs	r1, #1
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff ffa6 	bl	8000f9e <write4bits>
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <lcd_clear>:

void lcd_clear(void)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01);
 800105e:	2001      	movs	r0, #1
 8001060:	f7ff ffc7 	bl	8000ff2 <lcd_send_cmd>
    HAL_Delay(2);
 8001064:	2002      	movs	r0, #2
 8001066:	f002 ff0b 	bl	8003e80 <HAL_Delay>
    lcd_send_cmd(0x80);
 800106a:	2080      	movs	r0, #128	@ 0x80
 800106c:	f7ff ffc1 	bl	8000ff2 <lcd_send_cmd>
}
 8001070:	bf00      	nop
 8001072:	bd80      	pop	{r7, pc}

08001074 <lcd_put_cur>:

void lcd_put_cur(uint8_t row, uint8_t col)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	460a      	mov	r2, r1
 800107e:	71fb      	strb	r3, [r7, #7]
 8001080:	4613      	mov	r3, r2
 8001082:	71bb      	strb	r3, [r7, #6]
    static const uint8_t row_offsets[] = {0x00, 0x40};
    if (row > 1) row = 1;
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	2b01      	cmp	r3, #1
 8001088:	d901      	bls.n	800108e <lcd_put_cur+0x1a>
 800108a:	2301      	movs	r3, #1
 800108c:	71fb      	strb	r3, [r7, #7]
    lcd_send_cmd(0x80 | (row_offsets[row] + col));
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	4a08      	ldr	r2, [pc, #32]	@ (80010b4 <lcd_put_cur+0x40>)
 8001092:	5cd2      	ldrb	r2, [r2, r3]
 8001094:	79bb      	ldrb	r3, [r7, #6]
 8001096:	4413      	add	r3, r2
 8001098:	b2db      	uxtb	r3, r3
 800109a:	b25b      	sxtb	r3, r3
 800109c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010a0:	b25b      	sxtb	r3, r3
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ffa4 	bl	8000ff2 <lcd_send_cmd>
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	080092d8 	.word	0x080092d8

080010b8 <lcd_send_string>:

void lcd_send_string(char *str)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data((uint8_t)*str++);
 80010c0:	e006      	b.n	80010d0 <lcd_send_string+0x18>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	1c5a      	adds	r2, r3, #1
 80010c6:	607a      	str	r2, [r7, #4]
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff ffab 	bl	8001026 <lcd_send_data>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d1f4      	bne.n	80010c2 <lcd_send_string+0xa>
}
 80010d8:	bf00      	nop
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <lcd_init>:

void lcd_init(void)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 80010e6:	2032      	movs	r0, #50	@ 0x32
 80010e8:	f002 feca 	bl	8003e80 <HAL_Delay>
    lcd_backlight_on();
 80010ec:	f7ff ff74 	bl	8000fd8 <lcd_backlight_on>

    /* Force 8-bit mode (send only high-nibble pattern) */
    write4bits(0x30, 0, 1); HAL_Delay(5);
 80010f0:	2201      	movs	r2, #1
 80010f2:	2100      	movs	r1, #0
 80010f4:	2030      	movs	r0, #48	@ 0x30
 80010f6:	f7ff ff52 	bl	8000f9e <write4bits>
 80010fa:	2005      	movs	r0, #5
 80010fc:	f002 fec0 	bl	8003e80 <HAL_Delay>
    write4bits(0x30, 0, 1); HAL_Delay(1);
 8001100:	2201      	movs	r2, #1
 8001102:	2100      	movs	r1, #0
 8001104:	2030      	movs	r0, #48	@ 0x30
 8001106:	f7ff ff4a 	bl	8000f9e <write4bits>
 800110a:	2001      	movs	r0, #1
 800110c:	f002 feb8 	bl	8003e80 <HAL_Delay>
    write4bits(0x30, 0, 1); HAL_Delay(1);
 8001110:	2201      	movs	r2, #1
 8001112:	2100      	movs	r1, #0
 8001114:	2030      	movs	r0, #48	@ 0x30
 8001116:	f7ff ff42 	bl	8000f9e <write4bits>
 800111a:	2001      	movs	r0, #1
 800111c:	f002 feb0 	bl	8003e80 <HAL_Delay>

    /* Switch to 4-bit mode */
    write4bits(0x20, 0, 1); HAL_Delay(1);
 8001120:	2201      	movs	r2, #1
 8001122:	2100      	movs	r1, #0
 8001124:	2020      	movs	r0, #32
 8001126:	f7ff ff3a 	bl	8000f9e <write4bits>
 800112a:	2001      	movs	r0, #1
 800112c:	f002 fea8 	bl	8003e80 <HAL_Delay>

    /* Function set: 4-bit, 2 lines, 5x8 */
    lcd_send_cmd(0x28); HAL_Delay(1);
 8001130:	2028      	movs	r0, #40	@ 0x28
 8001132:	f7ff ff5e 	bl	8000ff2 <lcd_send_cmd>
 8001136:	2001      	movs	r0, #1
 8001138:	f002 fea2 	bl	8003e80 <HAL_Delay>
    /* Display off */
    lcd_send_cmd(0x08); HAL_Delay(1);
 800113c:	2008      	movs	r0, #8
 800113e:	f7ff ff58 	bl	8000ff2 <lcd_send_cmd>
 8001142:	2001      	movs	r0, #1
 8001144:	f002 fe9c 	bl	8003e80 <HAL_Delay>
    /* Clear */
    lcd_clear();        HAL_Delay(2);
 8001148:	f7ff ff87 	bl	800105a <lcd_clear>
 800114c:	2002      	movs	r0, #2
 800114e:	f002 fe97 	bl	8003e80 <HAL_Delay>
    /* Entry mode: increment, no shift */
    lcd_send_cmd(0x06); HAL_Delay(1);
 8001152:	2006      	movs	r0, #6
 8001154:	f7ff ff4d 	bl	8000ff2 <lcd_send_cmd>
 8001158:	2001      	movs	r0, #1
 800115a:	f002 fe91 	bl	8003e80 <HAL_Delay>
    /* Display on, cursor off, blink off */
    lcd_send_cmd(0x0C); HAL_Delay(1);
 800115e:	200c      	movs	r0, #12
 8001160:	f7ff ff47 	bl	8000ff2 <lcd_send_cmd>
 8001164:	2001      	movs	r0, #1
 8001166:	f002 fe8b 	bl	8003e80 <HAL_Delay>
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}

0800116e <now_ms>:

static LedIntent s_intent[LED_COLOR_COUNT];
static uint8_t   s_activeBlink[LED_COLOR_COUNT];
static uint32_t  s_nextToggleAt[LED_COLOR_COUNT];

static inline uint32_t now_ms(void) { return HAL_GetTick(); }
 800116e:	b580      	push	{r7, lr}
 8001170:	af00      	add	r7, sp, #0
 8001172:	f002 fe7b 	bl	8003e6c <HAL_GetTick>
 8001176:	4603      	mov	r3, r0
 8001178:	4618      	mov	r0, r3
 800117a:	bd80      	pop	{r7, pc}

0800117c <led_write>:

static void led_write(LedColor c, GPIO_PinState st) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	460a      	mov	r2, r1
 8001186:	71fb      	strb	r3, [r7, #7]
 8001188:	4613      	mov	r3, r2
 800118a:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(LED_PORTS[c], LED_PINS[c], st);
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	4a07      	ldr	r2, [pc, #28]	@ (80011ac <led_write+0x30>)
 8001190:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	4a06      	ldr	r2, [pc, #24]	@ (80011b0 <led_write+0x34>)
 8001198:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800119c:	79ba      	ldrb	r2, [r7, #6]
 800119e:	4619      	mov	r1, r3
 80011a0:	f003 fe17 	bl	8004dd2 <HAL_GPIO_WritePin>
}
 80011a4:	bf00      	nop
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20000000 	.word	0x20000000
 80011b0:	20000010 	.word	0x20000010

080011b4 <led_on>:
static void led_on(LedColor c)  { led_write(c, GPIO_PIN_SET); }
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	2101      	movs	r1, #1
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff ffda 	bl	800117c <led_write>
 80011c8:	bf00      	nop
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <led_off>:
static void led_off(LedColor c) { led_write(c, GPIO_PIN_RESET); }
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	71fb      	strb	r3, [r7, #7]
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	2100      	movs	r1, #0
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff ffcc 	bl	800117c <led_write>
 80011e4:	bf00      	nop
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <LED_Init>:

void LED_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
    memset(s_intent, 0, sizeof(s_intent));
 80011f2:	2210      	movs	r2, #16
 80011f4:	2100      	movs	r1, #0
 80011f6:	4815      	ldr	r0, [pc, #84]	@ (800124c <LED_Init+0x60>)
 80011f8:	f007 f9f0 	bl	80085dc <memset>
    memset(s_activeBlink, 0, sizeof(s_activeBlink));
 80011fc:	2204      	movs	r2, #4
 80011fe:	2100      	movs	r1, #0
 8001200:	4813      	ldr	r0, [pc, #76]	@ (8001250 <LED_Init+0x64>)
 8001202:	f007 f9eb 	bl	80085dc <memset>
    memset(s_nextToggleAt, 0, sizeof(s_nextToggleAt));
 8001206:	2210      	movs	r2, #16
 8001208:	2100      	movs	r1, #0
 800120a:	4812      	ldr	r0, [pc, #72]	@ (8001254 <LED_Init+0x68>)
 800120c:	f007 f9e6 	bl	80085dc <memset>

    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001210:	2300      	movs	r3, #0
 8001212:	607b      	str	r3, [r7, #4]
 8001214:	e012      	b.n	800123c <LED_Init+0x50>
        led_off((LedColor)i);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	b2db      	uxtb	r3, r3
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff ffd8 	bl	80011d0 <led_off>
        s_intent[i].mode = LED_MODE_OFF;
 8001220:	4a0a      	ldr	r2, [pc, #40]	@ (800124c <LED_Init+0x60>)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2100      	movs	r1, #0
 8001226:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
        s_intent[i].period_ms = 0;
 800122a:	4a08      	ldr	r2, [pc, #32]	@ (800124c <LED_Init+0x60>)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	4413      	add	r3, r2
 8001232:	2200      	movs	r2, #0
 8001234:	805a      	strh	r2, [r3, #2]
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	3301      	adds	r3, #1
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2b03      	cmp	r3, #3
 8001240:	dde9      	ble.n	8001216 <LED_Init+0x2a>
    }
}
 8001242:	bf00      	nop
 8001244:	bf00      	nop
 8001246:	3708      	adds	r7, #8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	2000013c 	.word	0x2000013c
 8001250:	2000014c 	.word	0x2000014c
 8001254:	20000150 	.word	0x20000150

08001258 <LED_Task>:

/* call this every loop (or from a 10–20ms tick) */
void LED_Task(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
    uint32_t t = now_ms();
 800125e:	f7ff ff86 	bl	800116e <now_ms>
 8001262:	6038      	str	r0, [r7, #0]

    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001264:	2300      	movs	r3, #0
 8001266:	607b      	str	r3, [r7, #4]
 8001268:	e064      	b.n	8001334 <LED_Task+0xdc>
        switch (s_intent[i].mode) {
 800126a:	4a36      	ldr	r2, [pc, #216]	@ (8001344 <LED_Task+0xec>)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d002      	beq.n	800127c <LED_Task+0x24>
 8001276:	2b01      	cmp	r3, #1
 8001278:	d00b      	beq.n	8001292 <LED_Task+0x3a>
 800127a:	e015      	b.n	80012a8 <LED_Task+0x50>
        case LED_MODE_OFF:
            s_activeBlink[i] = 0;
 800127c:	4a32      	ldr	r2, [pc, #200]	@ (8001348 <LED_Task+0xf0>)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4413      	add	r3, r2
 8001282:	2200      	movs	r2, #0
 8001284:	701a      	strb	r2, [r3, #0]
            led_off((LedColor)i);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	b2db      	uxtb	r3, r3
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff ffa0 	bl	80011d0 <led_off>
            break;
 8001290:	e04d      	b.n	800132e <LED_Task+0xd6>

        case LED_MODE_STEADY:
            s_activeBlink[i] = 1;
 8001292:	4a2d      	ldr	r2, [pc, #180]	@ (8001348 <LED_Task+0xf0>)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	4413      	add	r3, r2
 8001298:	2201      	movs	r2, #1
 800129a:	701a      	strb	r2, [r3, #0]
            led_on((LedColor)i);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff ff87 	bl	80011b4 <led_on>
            break;
 80012a6:	e042      	b.n	800132e <LED_Task+0xd6>

        case LED_MODE_BLINK:
        default:
            if (s_intent[i].period_ms == 0) s_intent[i].period_ms = 500;
 80012a8:	4a26      	ldr	r2, [pc, #152]	@ (8001344 <LED_Task+0xec>)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	4413      	add	r3, r2
 80012b0:	885b      	ldrh	r3, [r3, #2]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d106      	bne.n	80012c4 <LED_Task+0x6c>
 80012b6:	4a23      	ldr	r2, [pc, #140]	@ (8001344 <LED_Task+0xec>)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	4413      	add	r3, r2
 80012be:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80012c2:	805a      	strh	r2, [r3, #2]
            if ((int32_t)(s_nextToggleAt[i] - t) <= 0) {
 80012c4:	4a21      	ldr	r2, [pc, #132]	@ (800134c <LED_Task+0xf4>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	dc2b      	bgt.n	800132c <LED_Task+0xd4>
                s_activeBlink[i] = !s_activeBlink[i];
 80012d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001348 <LED_Task+0xf0>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	bf0c      	ite	eq
 80012e0:	2301      	moveq	r3, #1
 80012e2:	2300      	movne	r3, #0
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	4619      	mov	r1, r3
 80012e8:	4a17      	ldr	r2, [pc, #92]	@ (8001348 <LED_Task+0xf0>)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4413      	add	r3, r2
 80012ee:	460a      	mov	r2, r1
 80012f0:	701a      	strb	r2, [r3, #0]
                if (s_activeBlink[i]) led_on((LedColor)i);
 80012f2:	4a15      	ldr	r2, [pc, #84]	@ (8001348 <LED_Task+0xf0>)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	4413      	add	r3, r2
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d005      	beq.n	800130a <LED_Task+0xb2>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	b2db      	uxtb	r3, r3
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff ff56 	bl	80011b4 <led_on>
 8001308:	e004      	b.n	8001314 <LED_Task+0xbc>
                else                  led_off((LedColor)i);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	b2db      	uxtb	r3, r3
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff ff5e 	bl	80011d0 <led_off>
                s_nextToggleAt[i] = t + s_intent[i].period_ms;
 8001314:	4a0b      	ldr	r2, [pc, #44]	@ (8001344 <LED_Task+0xec>)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	4413      	add	r3, r2
 800131c:	885b      	ldrh	r3, [r3, #2]
 800131e:	461a      	mov	r2, r3
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	441a      	add	r2, r3
 8001324:	4909      	ldr	r1, [pc, #36]	@ (800134c <LED_Task+0xf4>)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            }
            break;
 800132c:	bf00      	nop
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	3301      	adds	r3, #1
 8001332:	607b      	str	r3, [r7, #4]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b03      	cmp	r3, #3
 8001338:	dd97      	ble.n	800126a <LED_Task+0x12>
        }
    }
}
 800133a:	bf00      	nop
 800133c:	bf00      	nop
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	2000013c 	.word	0x2000013c
 8001348:	2000014c 	.word	0x2000014c
 800134c:	20000150 	.word	0x20000150

08001350 <LED_ClearAllIntents>:

void LED_ClearAllIntents(void)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001356:	2300      	movs	r3, #0
 8001358:	607b      	str	r3, [r7, #4]
 800135a:	e00d      	b.n	8001378 <LED_ClearAllIntents+0x28>
        s_intent[i].mode = LED_MODE_OFF;
 800135c:	4a0b      	ldr	r2, [pc, #44]	@ (800138c <LED_ClearAllIntents+0x3c>)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2100      	movs	r1, #0
 8001362:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
        s_intent[i].period_ms = 0;
 8001366:	4a09      	ldr	r2, [pc, #36]	@ (800138c <LED_ClearAllIntents+0x3c>)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	4413      	add	r3, r2
 800136e:	2200      	movs	r2, #0
 8001370:	805a      	strh	r2, [r3, #2]
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	3301      	adds	r3, #1
 8001376:	607b      	str	r3, [r7, #4]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2b03      	cmp	r3, #3
 800137c:	ddee      	ble.n	800135c <LED_ClearAllIntents+0xc>
    }
}
 800137e:	bf00      	nop
 8001380:	bf00      	nop
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	bc80      	pop	{r7}
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	2000013c 	.word	0x2000013c

08001390 <LED_SetIntent>:

void LED_SetIntent(LedColor color, LedMode mode, uint16_t period_ms)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
 800139a:	460b      	mov	r3, r1
 800139c:	71bb      	strb	r3, [r7, #6]
 800139e:	4613      	mov	r3, r2
 80013a0:	80bb      	strh	r3, [r7, #4]
    if ((int)color < 0 || color >= LED_COLOR_COUNT) return;
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	2b03      	cmp	r3, #3
 80013a6:	d80b      	bhi.n	80013c0 <LED_SetIntent+0x30>
    s_intent[color].mode = mode;
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	4908      	ldr	r1, [pc, #32]	@ (80013cc <LED_SetIntent+0x3c>)
 80013ac:	79ba      	ldrb	r2, [r7, #6]
 80013ae:	f801 2023 	strb.w	r2, [r1, r3, lsl #2]
    s_intent[color].period_ms = period_ms;
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	4a05      	ldr	r2, [pc, #20]	@ (80013cc <LED_SetIntent+0x3c>)
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	4413      	add	r3, r2
 80013ba:	88ba      	ldrh	r2, [r7, #4]
 80013bc:	805a      	strh	r2, [r3, #2]
 80013be:	e000      	b.n	80013c2 <LED_SetIntent+0x32>
    if ((int)color < 0 || color >= LED_COLOR_COUNT) return;
 80013c0:	bf00      	nop
}
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	2000013c 	.word	0x2000013c

080013d0 <LED_ApplyIntents>:

/* current implementation uses intents directly in LED_Task() */
void LED_ApplyIntents(void) { /* no-op, reserved for future resolve rules */ }
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	bf00      	nop
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bc80      	pop	{r7}
 80013da:	4770      	bx	lr

080013dc <LoRa_WriteReg>:

uint8_t rxBuffer[64]; // RX
uint8_t txBuffer[64]; // TX

/* ---------------- Low-level SPI helpers ---------------- */
void LoRa_WriteReg(uint8_t addr, uint8_t data) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	460a      	mov	r2, r1
 80013e6:	71fb      	strb	r3, [r7, #7]
 80013e8:	4613      	mov	r3, r2
 80013ea:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2] = { (uint8_t)(addr | 0x80), data };
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	733b      	strb	r3, [r7, #12]
 80013f6:	79bb      	ldrb	r3, [r7, #6]
 80013f8:	737b      	strb	r3, [r7, #13]
    NSS_LOW();
 80013fa:	2200      	movs	r2, #0
 80013fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001400:	480a      	ldr	r0, [pc, #40]	@ (800142c <LoRa_WriteReg+0x50>)
 8001402:	f003 fce6 	bl	8004dd2 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, buf, 2, HAL_MAX_DELAY);
 8001406:	f107 010c 	add.w	r1, r7, #12
 800140a:	f04f 33ff 	mov.w	r3, #4294967295
 800140e:	2202      	movs	r2, #2
 8001410:	4807      	ldr	r0, [pc, #28]	@ (8001430 <LoRa_WriteReg+0x54>)
 8001412:	f005 fe56 	bl	80070c2 <HAL_SPI_Transmit>
    NSS_HIGH();
 8001416:	2201      	movs	r2, #1
 8001418:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800141c:	4803      	ldr	r0, [pc, #12]	@ (800142c <LoRa_WriteReg+0x50>)
 800141e:	f003 fcd8 	bl	8004dd2 <HAL_GPIO_WritePin>
}
 8001422:	bf00      	nop
 8001424:	3710      	adds	r7, #16
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40010800 	.word	0x40010800
 8001430:	200001f8 	.word	0x200001f8

08001434 <LoRa_ReadReg>:

uint8_t LoRa_ReadReg(uint8_t addr) {
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	71fb      	strb	r3, [r7, #7]
    uint8_t tx = addr & 0x7F;
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001444:	b2db      	uxtb	r3, r3
 8001446:	73fb      	strb	r3, [r7, #15]
    uint8_t rx = 0;
 8001448:	2300      	movs	r3, #0
 800144a:	73bb      	strb	r3, [r7, #14]
    NSS_LOW();
 800144c:	2200      	movs	r2, #0
 800144e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001452:	480f      	ldr	r0, [pc, #60]	@ (8001490 <LoRa_ReadReg+0x5c>)
 8001454:	f003 fcbd 	bl	8004dd2 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &tx, 1, HAL_MAX_DELAY);
 8001458:	f107 010f 	add.w	r1, r7, #15
 800145c:	f04f 33ff 	mov.w	r3, #4294967295
 8001460:	2201      	movs	r2, #1
 8001462:	480c      	ldr	r0, [pc, #48]	@ (8001494 <LoRa_ReadReg+0x60>)
 8001464:	f005 fe2d 	bl	80070c2 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, &rx, 1, HAL_MAX_DELAY);
 8001468:	f107 010e 	add.w	r1, r7, #14
 800146c:	f04f 33ff 	mov.w	r3, #4294967295
 8001470:	2201      	movs	r2, #1
 8001472:	4808      	ldr	r0, [pc, #32]	@ (8001494 <LoRa_ReadReg+0x60>)
 8001474:	f005 ff69 	bl	800734a <HAL_SPI_Receive>
    NSS_HIGH();
 8001478:	2201      	movs	r2, #1
 800147a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800147e:	4804      	ldr	r0, [pc, #16]	@ (8001490 <LoRa_ReadReg+0x5c>)
 8001480:	f003 fca7 	bl	8004dd2 <HAL_GPIO_WritePin>
    return rx;
 8001484:	7bbb      	ldrb	r3, [r7, #14]
}
 8001486:	4618      	mov	r0, r3
 8001488:	3710      	adds	r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40010800 	.word	0x40010800
 8001494:	200001f8 	.word	0x200001f8

08001498 <LoRa_WriteBuffer>:

void LoRa_WriteBuffer(uint8_t addr, const uint8_t *buffer, uint8_t size) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	6039      	str	r1, [r7, #0]
 80014a2:	71fb      	strb	r3, [r7, #7]
 80014a4:	4613      	mov	r3, r2
 80014a6:	71bb      	strb	r3, [r7, #6]
    uint8_t a = addr | 0x80;
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	73fb      	strb	r3, [r7, #15]
    NSS_LOW();
 80014b2:	2200      	movs	r2, #0
 80014b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014b8:	480e      	ldr	r0, [pc, #56]	@ (80014f4 <LoRa_WriteBuffer+0x5c>)
 80014ba:	f003 fc8a 	bl	8004dd2 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &a, 1, HAL_MAX_DELAY);
 80014be:	f107 010f 	add.w	r1, r7, #15
 80014c2:	f04f 33ff 	mov.w	r3, #4294967295
 80014c6:	2201      	movs	r2, #1
 80014c8:	480b      	ldr	r0, [pc, #44]	@ (80014f8 <LoRa_WriteBuffer+0x60>)
 80014ca:	f005 fdfa 	bl	80070c2 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buffer, size, HAL_MAX_DELAY);
 80014ce:	79bb      	ldrb	r3, [r7, #6]
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	f04f 33ff 	mov.w	r3, #4294967295
 80014d6:	6839      	ldr	r1, [r7, #0]
 80014d8:	4807      	ldr	r0, [pc, #28]	@ (80014f8 <LoRa_WriteBuffer+0x60>)
 80014da:	f005 fdf2 	bl	80070c2 <HAL_SPI_Transmit>
    NSS_HIGH();
 80014de:	2201      	movs	r2, #1
 80014e0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014e4:	4803      	ldr	r0, [pc, #12]	@ (80014f4 <LoRa_WriteBuffer+0x5c>)
 80014e6:	f003 fc74 	bl	8004dd2 <HAL_GPIO_WritePin>
}
 80014ea:	bf00      	nop
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	40010800 	.word	0x40010800
 80014f8:	200001f8 	.word	0x200001f8

080014fc <LoRa_Reset>:
    HAL_SPI_Receive(&hspi1, buffer, size, HAL_MAX_DELAY);
    NSS_HIGH();
}

/* ---------------- Reset ---------------- */
void LoRa_Reset(void) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LORA_RESET_PORT, LORA_RESET_PIN, GPIO_PIN_RESET);
 8001500:	2200      	movs	r2, #0
 8001502:	2140      	movs	r1, #64	@ 0x40
 8001504:	4807      	ldr	r0, [pc, #28]	@ (8001524 <LoRa_Reset+0x28>)
 8001506:	f003 fc64 	bl	8004dd2 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 800150a:	2002      	movs	r0, #2
 800150c:	f002 fcb8 	bl	8003e80 <HAL_Delay>
    HAL_GPIO_WritePin(LORA_RESET_PORT, LORA_RESET_PIN, GPIO_PIN_SET);
 8001510:	2201      	movs	r2, #1
 8001512:	2140      	movs	r1, #64	@ 0x40
 8001514:	4803      	ldr	r0, [pc, #12]	@ (8001524 <LoRa_Reset+0x28>)
 8001516:	f003 fc5c 	bl	8004dd2 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 800151a:	2002      	movs	r0, #2
 800151c:	f002 fcb0 	bl	8003e80 <HAL_Delay>
}
 8001520:	bf00      	nop
 8001522:	bd80      	pop	{r7, pc}
 8001524:	40010c00 	.word	0x40010c00

08001528 <LoRa_SetFrequency>:

/* ---------------- Set frequency ---------------- */
void LoRa_SetFrequency(uint32_t freqHz) {
 8001528:	b5b0      	push	{r4, r5, r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
    uint64_t frf = ((uint64_t)freqHz << 19) / 32000000ULL;
 8001530:	6879      	ldr	r1, [r7, #4]
 8001532:	2000      	movs	r0, #0
 8001534:	460a      	mov	r2, r1
 8001536:	4603      	mov	r3, r0
 8001538:	0b55      	lsrs	r5, r2, #13
 800153a:	04d4      	lsls	r4, r2, #19
 800153c:	4a18      	ldr	r2, [pc, #96]	@ (80015a0 <LoRa_SetFrequency+0x78>)
 800153e:	f04f 0300 	mov.w	r3, #0
 8001542:	4620      	mov	r0, r4
 8001544:	4629      	mov	r1, r5
 8001546:	f7ff f907 	bl	8000758 <__aeabi_uldivmod>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    LoRa_WriteReg(0x06, (uint8_t)(frf >> 16));
 8001552:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001556:	f04f 0200 	mov.w	r2, #0
 800155a:	f04f 0300 	mov.w	r3, #0
 800155e:	0c02      	lsrs	r2, r0, #16
 8001560:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001564:	0c0b      	lsrs	r3, r1, #16
 8001566:	b2d3      	uxtb	r3, r2
 8001568:	4619      	mov	r1, r3
 800156a:	2006      	movs	r0, #6
 800156c:	f7ff ff36 	bl	80013dc <LoRa_WriteReg>
    LoRa_WriteReg(0x07, (uint8_t)(frf >> 8));
 8001570:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001574:	f04f 0200 	mov.w	r2, #0
 8001578:	f04f 0300 	mov.w	r3, #0
 800157c:	0a02      	lsrs	r2, r0, #8
 800157e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001582:	0a0b      	lsrs	r3, r1, #8
 8001584:	b2d3      	uxtb	r3, r2
 8001586:	4619      	mov	r1, r3
 8001588:	2007      	movs	r0, #7
 800158a:	f7ff ff27 	bl	80013dc <LoRa_WriteReg>
    LoRa_WriteReg(0x08, (uint8_t)(frf >> 0));
 800158e:	7a3b      	ldrb	r3, [r7, #8]
 8001590:	4619      	mov	r1, r3
 8001592:	2008      	movs	r0, #8
 8001594:	f7ff ff22 	bl	80013dc <LoRa_WriteReg>
}
 8001598:	bf00      	nop
 800159a:	3710      	adds	r7, #16
 800159c:	46bd      	mov	sp, r7
 800159e:	bdb0      	pop	{r4, r5, r7, pc}
 80015a0:	01e84800 	.word	0x01e84800

080015a4 <LoRa_Init>:

/* ---------------- Init ---------------- */
void LoRa_Init(void) {
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
    LoRa_Reset();
 80015a8:	f7ff ffa8 	bl	80014fc <LoRa_Reset>

    // Sleep → LoRa sleep
    LoRa_WriteReg(0x01, 0x00);
 80015ac:	2100      	movs	r1, #0
 80015ae:	2001      	movs	r0, #1
 80015b0:	f7ff ff14 	bl	80013dc <LoRa_WriteReg>
    HAL_Delay(2);
 80015b4:	2002      	movs	r0, #2
 80015b6:	f002 fc63 	bl	8003e80 <HAL_Delay>
    LoRa_WriteReg(0x01, 0x80);
 80015ba:	2180      	movs	r1, #128	@ 0x80
 80015bc:	2001      	movs	r0, #1
 80015be:	f7ff ff0d 	bl	80013dc <LoRa_WriteReg>
    HAL_Delay(2);
 80015c2:	2002      	movs	r0, #2
 80015c4:	f002 fc5c 	bl	8003e80 <HAL_Delay>

    // Frequency
    LoRa_SetFrequency(LORA_FREQUENCY);
 80015c8:	4819      	ldr	r0, [pc, #100]	@ (8001630 <LoRa_Init+0x8c>)
 80015ca:	f7ff ffad 	bl	8001528 <LoRa_SetFrequency>

    // PA config
    LoRa_WriteReg(0x09, 0x8F); // PA_BOOST
 80015ce:	218f      	movs	r1, #143	@ 0x8f
 80015d0:	2009      	movs	r0, #9
 80015d2:	f7ff ff03 	bl	80013dc <LoRa_WriteReg>
    LoRa_WriteReg(0x4D, 0x87); // RegPaDac
 80015d6:	2187      	movs	r1, #135	@ 0x87
 80015d8:	204d      	movs	r0, #77	@ 0x4d
 80015da:	f7ff feff 	bl	80013dc <LoRa_WriteReg>

    // LNA
    LoRa_WriteReg(0x0C, 0x23);
 80015de:	2123      	movs	r1, #35	@ 0x23
 80015e0:	200c      	movs	r0, #12
 80015e2:	f7ff fefb 	bl	80013dc <LoRa_WriteReg>

    // Modem config
    LoRa_WriteReg(0x1D, 0x72);
 80015e6:	2172      	movs	r1, #114	@ 0x72
 80015e8:	201d      	movs	r0, #29
 80015ea:	f7ff fef7 	bl	80013dc <LoRa_WriteReg>
    LoRa_WriteReg(0x1E, 0x74);
 80015ee:	2174      	movs	r1, #116	@ 0x74
 80015f0:	201e      	movs	r0, #30
 80015f2:	f7ff fef3 	bl	80013dc <LoRa_WriteReg>
    LoRa_WriteReg(0x26, 0x04);
 80015f6:	2104      	movs	r1, #4
 80015f8:	2026      	movs	r0, #38	@ 0x26
 80015fa:	f7ff feef 	bl	80013dc <LoRa_WriteReg>

    // Preamble
    LoRa_WriteReg(0x20, 0x00);
 80015fe:	2100      	movs	r1, #0
 8001600:	2020      	movs	r0, #32
 8001602:	f7ff feeb 	bl	80013dc <LoRa_WriteReg>
    LoRa_WriteReg(0x21, 0x08);
 8001606:	2108      	movs	r1, #8
 8001608:	2021      	movs	r0, #33	@ 0x21
 800160a:	f7ff fee7 	bl	80013dc <LoRa_WriteReg>

    // SyncWord
    LoRa_WriteReg(0x39, 0x22);
 800160e:	2122      	movs	r1, #34	@ 0x22
 8001610:	2039      	movs	r0, #57	@ 0x39
 8001612:	f7ff fee3 	bl	80013dc <LoRa_WriteReg>

    // DIO mapping
    LoRa_WriteReg(0x40, 0x00);
 8001616:	2100      	movs	r1, #0
 8001618:	2040      	movs	r0, #64	@ 0x40
 800161a:	f7ff fedf 	bl	80013dc <LoRa_WriteReg>

    // Clear IRQs
    LoRa_WriteReg(0x12, 0xFF);
 800161e:	21ff      	movs	r1, #255	@ 0xff
 8001620:	2012      	movs	r0, #18
 8001622:	f7ff fedb 	bl	80013dc <LoRa_WriteReg>

    // Start RX by default
    LoRa_SetRxContinuous();
 8001626:	f000 f80d 	bl	8001644 <LoRa_SetRxContinuous>
}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	19cf0e40 	.word	0x19cf0e40

08001634 <LoRa_SetStandby>:

/* ---------------- Mode control ---------------- */
void LoRa_SetStandby(void) { LoRa_WriteReg(0x01, 0x81); }
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
 8001638:	2181      	movs	r1, #129	@ 0x81
 800163a:	2001      	movs	r0, #1
 800163c:	f7ff fece 	bl	80013dc <LoRa_WriteReg>
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}

08001644 <LoRa_SetRxContinuous>:
void LoRa_SetRxContinuous(void) { LoRa_WriteReg(0x01, 0x85); }
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
 8001648:	2185      	movs	r1, #133	@ 0x85
 800164a:	2001      	movs	r0, #1
 800164c:	f7ff fec6 	bl	80013dc <LoRa_WriteReg>
 8001650:	bf00      	nop
 8001652:	bd80      	pop	{r7, pc}

08001654 <LoRa_SetTx>:
void LoRa_SetTx(void) { LoRa_WriteReg(0x01, 0x83); }
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
 8001658:	2183      	movs	r1, #131	@ 0x83
 800165a:	2001      	movs	r0, #1
 800165c:	f7ff febe 	bl	80013dc <LoRa_WriteReg>
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}

08001664 <LoRa_SendPacket>:

/* ---------------- Send packet ---------------- */
void LoRa_SendPacket(const uint8_t *buffer, uint8_t size) {
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	460b      	mov	r3, r1
 800166e:	70fb      	strb	r3, [r7, #3]
    if (loraMode == LORA_MODE_RECEIVER) return; // RX-only → don't send
 8001670:	4b22      	ldr	r3, [pc, #136]	@ (80016fc <LoRa_SendPacket+0x98>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b02      	cmp	r3, #2
 8001676:	d03c      	beq.n	80016f2 <LoRa_SendPacket+0x8e>

    LoRa_SetStandby();
 8001678:	f7ff ffdc 	bl	8001634 <LoRa_SetStandby>

    // FIFO reset
    LoRa_WriteReg(0x0E, 0x00);
 800167c:	2100      	movs	r1, #0
 800167e:	200e      	movs	r0, #14
 8001680:	f7ff feac 	bl	80013dc <LoRa_WriteReg>
    LoRa_WriteReg(0x0D, 0x00);
 8001684:	2100      	movs	r1, #0
 8001686:	200d      	movs	r0, #13
 8001688:	f7ff fea8 	bl	80013dc <LoRa_WriteReg>

    // Write payload
    LoRa_WriteBuffer(0x00, buffer, size);
 800168c:	78fb      	ldrb	r3, [r7, #3]
 800168e:	461a      	mov	r2, r3
 8001690:	6879      	ldr	r1, [r7, #4]
 8001692:	2000      	movs	r0, #0
 8001694:	f7ff ff00 	bl	8001498 <LoRa_WriteBuffer>
    LoRa_WriteReg(0x22, size);
 8001698:	78fb      	ldrb	r3, [r7, #3]
 800169a:	4619      	mov	r1, r3
 800169c:	2022      	movs	r0, #34	@ 0x22
 800169e:	f7ff fe9d 	bl	80013dc <LoRa_WriteReg>

    // Clear IRQs
    LoRa_WriteReg(0x12, 0xFF);
 80016a2:	21ff      	movs	r1, #255	@ 0xff
 80016a4:	2012      	movs	r0, #18
 80016a6:	f7ff fe99 	bl	80013dc <LoRa_WriteReg>

    LoRa_SetTx();
 80016aa:	f7ff ffd3 	bl	8001654 <LoRa_SetTx>

    // Wait for TxDone
    uint32_t start = HAL_GetTick();
 80016ae:	f002 fbdd 	bl	8003e6c <HAL_GetTick>
 80016b2:	60f8      	str	r0, [r7, #12]
    while (!(LoRa_ReadReg(0x12) & 0x08)) {
 80016b4:	e00e      	b.n	80016d4 <LoRa_SendPacket+0x70>
        if (HAL_GetTick() - start > LORA_TIMEOUT) {
 80016b6:	f002 fbd9 	bl	8003e6c <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80016c4:	d906      	bls.n	80016d4 <LoRa_SendPacket+0x70>
            LoRa_WriteReg(0x12, 0xFF);
 80016c6:	21ff      	movs	r1, #255	@ 0xff
 80016c8:	2012      	movs	r0, #18
 80016ca:	f7ff fe87 	bl	80013dc <LoRa_WriteReg>
            LoRa_SetRxContinuous();
 80016ce:	f7ff ffb9 	bl	8001644 <LoRa_SetRxContinuous>
            return;
 80016d2:	e00f      	b.n	80016f4 <LoRa_SendPacket+0x90>
    while (!(LoRa_ReadReg(0x12) & 0x08)) {
 80016d4:	2012      	movs	r0, #18
 80016d6:	f7ff fead 	bl	8001434 <LoRa_ReadReg>
 80016da:	4603      	mov	r3, r0
 80016dc:	f003 0308 	and.w	r3, r3, #8
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d0e8      	beq.n	80016b6 <LoRa_SendPacket+0x52>
        }
    }

    LoRa_WriteReg(0x12, 0x08); // Clear TxDone
 80016e4:	2108      	movs	r1, #8
 80016e6:	2012      	movs	r0, #18
 80016e8:	f7ff fe78 	bl	80013dc <LoRa_WriteReg>
    LoRa_SetRxContinuous();
 80016ec:	f7ff ffaa 	bl	8001644 <LoRa_SetRxContinuous>
 80016f0:	e000      	b.n	80016f4 <LoRa_SendPacket+0x90>
    if (loraMode == LORA_MODE_RECEIVER) return; // RX-only → don't send
 80016f2:	bf00      	nop
}
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	20000018 	.word	0x20000018

08001700 <Debug_Print>:
static void MX_USART1_UART_Init(void);
static void MX_I2C2_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */

void Debug_Print(char *msg) {
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
    UART_TransmitString(&huart1, msg);
 8001708:	6879      	ldr	r1, [r7, #4]
 800170a:	4803      	ldr	r0, [pc, #12]	@ (8001718 <Debug_Print+0x18>)
 800170c:	f002 fada 	bl	8003cc4 <UART_TransmitString>
}
 8001710:	bf00      	nop
 8001712:	3708      	adds	r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	20000298 	.word	0x20000298

0800171c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800171c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800171e:	b08b      	sub	sp, #44	@ 0x2c
 8001720:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001722:	f002 fb4b 	bl	8003dbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001726:	f000 f8a7 	bl	8001878 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800172a:	f000 fa17 	bl	8001b5c <MX_GPIO_Init>
  MX_ADC1_Init();
 800172e:	f000 f8fb 	bl	8001928 <MX_ADC1_Init>
//  MX_RTC_Init();
  MX_SPI1_Init();
 8001732:	f000 f965 	bl	8001a00 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001736:	f000 f9e7 	bl	8001b08 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 800173a:	f000 f933 	bl	80019a4 <MX_I2C2_Init>
  MX_TIM3_Init();
 800173e:	f000 f995 	bl	8001a6c <MX_TIM3_Init>
  UART_Init();
 8001742:	f002 faa1 	bl	8003c88 <UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim3);
 8001746:	4843      	ldr	r0, [pc, #268]	@ (8001854 <main+0x138>)
 8001748:	f006 fa1c 	bl	8007b84 <HAL_TIM_Base_Start>
  RF_Init();
 800174c:	f000 fdde 	bl	800230c <RF_Init>
  lcd_init();
 8001750:	f7ff fcc7 	bl	80010e2 <lcd_init>
  ADC_Init(&hadc1);
 8001754:	4840      	ldr	r0, [pc, #256]	@ (8001858 <main+0x13c>)
 8001756:	f7ff f9e9 	bl	8000b2c <ADC_Init>
  LoRa_Init();
 800175a:	f7ff ff23 	bl	80015a4 <LoRa_Init>
  Screen_Init();
 800175e:	f001 fc75 	bl	800304c <Screen_Init>
  UART_Init();
 8001762:	f002 fa91 	bl	8003c88 <UART_Init>
  Switches_Init();
 8001766:	f002 f9fb 	bl	8003b60 <Switches_Init>
  Relay_Init();
 800176a:	f000 fd49 	bl	8002200 <Relay_Init>
  LED_Init();
 800176e:	f7ff fd3d 	bl	80011ec <LED_Init>

  /* === RTC Initialization === */
  RTC_Init();                   /* probe + clear CH */
 8001772:	f000 fe67 	bl	8002444 <RTC_Init>
  RTC_GetTimeDate();            /* read once */
 8001776:	f000 feb5 	bl	80024e4 <RTC_GetTimeDate>
//    RTC_SetTimeDate_AutoDOW(0, 31, 11, 25, 9, 2025);

  Debug_Print("System Initialized\r\n");
 800177a:	4838      	ldr	r0, [pc, #224]	@ (800185c <main+0x140>)
 800177c:	f7ff ffc0 	bl	8001700 <Debug_Print>

  uint8_t lastSecond = 255;
 8001780:	23ff      	movs	r3, #255	@ 0xff
 8001782:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  RF_SendCode(1766904, 24);
 8001784:	2118      	movs	r1, #24
 8001786:	4836      	ldr	r0, [pc, #216]	@ (8001860 <main+0x144>)
 8001788:	f000 fe01 	bl	800238e <RF_SendCode>
      /* App tasks */
      Screen_HandleSwitches();
 800178c:	f001 ffce 	bl	800372c <Screen_HandleSwitches>
      Screen_Update();
 8001790:	f001 fa32 	bl	8002bf8 <Screen_Update>
      ADC_ReadAllChannels(&hadc1, &adcData);
 8001794:	4933      	ldr	r1, [pc, #204]	@ (8001864 <main+0x148>)
 8001796:	4830      	ldr	r0, [pc, #192]	@ (8001858 <main+0x13c>)
 8001798:	f7ff f9d8 	bl	8000b4c <ADC_ReadAllChannels>

      /* === Update time once per second === */
      RTC_GetTimeDate();
 800179c:	f000 fea2 	bl	80024e4 <RTC_GetTimeDate>
      if (time.seconds != lastSecond) {
 80017a0:	4b31      	ldr	r3, [pc, #196]	@ (8001868 <main+0x14c>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	7bfa      	ldrb	r2, [r7, #15]
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d025      	beq.n	80017f6 <main+0xda>
          lastSecond = time.seconds;
 80017aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001868 <main+0x14c>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	73fb      	strb	r3, [r7, #15]

          snprintf(dbg, sizeof(dbg),
                   "⏰ %02d:%02d:%02d 📅 %02d-%02d-%04d (DOW=%d)\r\n",
                   time.hour, time.minutes, time.seconds,
 80017b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001868 <main+0x14c>)
 80017b2:	789b      	ldrb	r3, [r3, #2]
          snprintf(dbg, sizeof(dbg),
 80017b4:	461e      	mov	r6, r3
                   time.hour, time.minutes, time.seconds,
 80017b6:	4b2c      	ldr	r3, [pc, #176]	@ (8001868 <main+0x14c>)
 80017b8:	785b      	ldrb	r3, [r3, #1]
          snprintf(dbg, sizeof(dbg),
 80017ba:	461a      	mov	r2, r3
                   time.hour, time.minutes, time.seconds,
 80017bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001868 <main+0x14c>)
 80017be:	781b      	ldrb	r3, [r3, #0]
          snprintf(dbg, sizeof(dbg),
 80017c0:	4619      	mov	r1, r3
                   time.dayofmonth, time.month, time.year,
 80017c2:	4b29      	ldr	r3, [pc, #164]	@ (8001868 <main+0x14c>)
 80017c4:	791b      	ldrb	r3, [r3, #4]
          snprintf(dbg, sizeof(dbg),
 80017c6:	4618      	mov	r0, r3
                   time.dayofmonth, time.month, time.year,
 80017c8:	4b27      	ldr	r3, [pc, #156]	@ (8001868 <main+0x14c>)
 80017ca:	795b      	ldrb	r3, [r3, #5]
          snprintf(dbg, sizeof(dbg),
 80017cc:	461c      	mov	r4, r3
                   time.dayofmonth, time.month, time.year,
 80017ce:	4b26      	ldr	r3, [pc, #152]	@ (8001868 <main+0x14c>)
 80017d0:	88db      	ldrh	r3, [r3, #6]
          snprintf(dbg, sizeof(dbg),
 80017d2:	461d      	mov	r5, r3
                   time.dayofweek);
 80017d4:	4b24      	ldr	r3, [pc, #144]	@ (8001868 <main+0x14c>)
 80017d6:	78db      	ldrb	r3, [r3, #3]
          snprintf(dbg, sizeof(dbg),
 80017d8:	9305      	str	r3, [sp, #20]
 80017da:	9504      	str	r5, [sp, #16]
 80017dc:	9403      	str	r4, [sp, #12]
 80017de:	9002      	str	r0, [sp, #8]
 80017e0:	9101      	str	r1, [sp, #4]
 80017e2:	9200      	str	r2, [sp, #0]
 80017e4:	4633      	mov	r3, r6
 80017e6:	4a21      	ldr	r2, [pc, #132]	@ (800186c <main+0x150>)
 80017e8:	2164      	movs	r1, #100	@ 0x64
 80017ea:	4821      	ldr	r0, [pc, #132]	@ (8001870 <main+0x154>)
 80017ec:	f006 fec0 	bl	8008570 <sniprintf>
          Debug_Print(dbg);
 80017f0:	481f      	ldr	r0, [pc, #124]	@ (8001870 <main+0x154>)
 80017f2:	f7ff ff85 	bl	8001700 <Debug_Print>
      }

      /* UART command handling */
      if (UART_GetReceivedPacket(receivedUartPacket, sizeof(receivedUartPacket))) {
 80017f6:	2140      	movs	r1, #64	@ 0x40
 80017f8:	481e      	ldr	r0, [pc, #120]	@ (8001874 <main+0x158>)
 80017fa:	f002 fa77 	bl	8003cec <UART_GetReceivedPacket>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d01f      	beq.n	8001844 <main+0x128>
          char *p = receivedUartPacket;
 8001804:	4b1b      	ldr	r3, [pc, #108]	@ (8001874 <main+0x158>)
 8001806:	60bb      	str	r3, [r7, #8]
          size_t n = strlen(receivedUartPacket);
 8001808:	481a      	ldr	r0, [pc, #104]	@ (8001874 <main+0x158>)
 800180a:	f7fe fca9 	bl	8000160 <strlen>
 800180e:	6078      	str	r0, [r7, #4]
          if (n >= 2 && p[0] == '@' && p[n-1] == '#') { p[n-1] = '\0'; p++; }
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2b01      	cmp	r3, #1
 8001814:	d913      	bls.n	800183e <main+0x122>
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b40      	cmp	r3, #64	@ 0x40
 800181c:	d10f      	bne.n	800183e <main+0x122>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	3b01      	subs	r3, #1
 8001822:	68ba      	ldr	r2, [r7, #8]
 8001824:	4413      	add	r3, r2
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	2b23      	cmp	r3, #35	@ 0x23
 800182a:	d108      	bne.n	800183e <main+0x122>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3b01      	subs	r3, #1
 8001830:	68ba      	ldr	r2, [r7, #8]
 8001832:	4413      	add	r3, r2
 8001834:	2200      	movs	r2, #0
 8001836:	701a      	strb	r2, [r3, #0]
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	3301      	adds	r3, #1
 800183c:	60bb      	str	r3, [r7, #8]
          ModelHandle_ProcessUartCommand(p);
 800183e:	68b8      	ldr	r0, [r7, #8]
 8001840:	f000 fc94 	bl	800216c <ModelHandle_ProcessUartCommand>
      }

      /* Other tasks */
      ModelHandle_Process();
 8001844:	f000 fcbc 	bl	80021c0 <ModelHandle_Process>
      // ❌ Relay_All(false);  <-- removed, was overriding relay control
      LED_Task();
 8001848:	f7ff fd06 	bl	8001258 <LED_Task>

      HAL_Delay(20);  // faster responsiveness (was 50)
 800184c:	2014      	movs	r0, #20
 800184e:	f002 fb17 	bl	8003e80 <HAL_Delay>
  {
 8001852:	e797      	b.n	8001784 <main+0x68>
 8001854:	20000250 	.word	0x20000250
 8001858:	20000160 	.word	0x20000160
 800185c:	08008f88 	.word	0x08008f88
 8001860:	001af5f8 	.word	0x001af5f8
 8001864:	200002e0 	.word	0x200002e0
 8001868:	20000414 	.word	0x20000414
 800186c:	08008fa0 	.word	0x08008fa0
 8001870:	2000034c 	.word	0x2000034c
 8001874:	2000030c 	.word	0x2000030c

08001878 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b094      	sub	sp, #80	@ 0x50
 800187c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800187e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001882:	2228      	movs	r2, #40	@ 0x28
 8001884:	2100      	movs	r1, #0
 8001886:	4618      	mov	r0, r3
 8001888:	f006 fea8 	bl	80085dc <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800188c:	f107 0314 	add.w	r3, r7, #20
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	605a      	str	r2, [r3, #4]
 8001896:	609a      	str	r2, [r3, #8]
 8001898:	60da      	str	r2, [r3, #12]
 800189a:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800189c:	1d3b      	adds	r3, r7, #4
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	605a      	str	r2, [r3, #4]
 80018a4:	609a      	str	r2, [r3, #8]
 80018a6:	60da      	str	r2, [r3, #12]

    // Use HSI (8 MHz internal) with PLL
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018a8:	2302      	movs	r3, #2
 80018aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018ac:	2301      	movs	r3, #1
 80018ae:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018b0:	2310      	movs	r3, #16
 80018b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018b4:	2302      	movs	r3, #2
 80018b6:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80018b8:	2300      	movs	r3, #0
 80018ba:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16; // 64 MHz
 80018bc:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80018c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 80018c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018c6:	4618      	mov	r0, r3
 80018c8:	f004 fdc8 	bl	800645c <HAL_RCC_OscConfig>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <SystemClock_Config+0x5e>
 80018d2:	f000 f9d7 	bl	8001c84 <Error_Handler>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80018d6:	230f      	movs	r3, #15
 80018d8:	617b      	str	r3, [r7, #20]
                                | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018da:	2302      	movs	r3, #2
 80018dc:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018de:	2300      	movs	r3, #0
 80018e0:	61fb      	str	r3, [r7, #28]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018e6:	623b      	str	r3, [r7, #32]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018e8:	2300      	movs	r3, #0
 80018ea:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) { Error_Handler(); }
 80018ec:	f107 0314 	add.w	r3, r7, #20
 80018f0:	2102      	movs	r1, #2
 80018f2:	4618      	mov	r0, r3
 80018f4:	f005 f834 	bl	8006960 <HAL_RCC_ClockConfig>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <SystemClock_Config+0x8a>
 80018fe:	f000 f9c1 	bl	8001c84 <Error_Handler>

    // Use HSI/6 for ADC
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001902:	2302      	movs	r3, #2
 8001904:	607b      	str	r3, [r7, #4]
    PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001906:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800190a:	60fb      	str	r3, [r7, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) { Error_Handler(); }
 800190c:	1d3b      	adds	r3, r7, #4
 800190e:	4618      	mov	r0, r3
 8001910:	f005 f9b4 	bl	8006c7c <HAL_RCCEx_PeriphCLKConfig>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <SystemClock_Config+0xa6>
 800191a:	f000 f9b3 	bl	8001c84 <Error_Handler>
}
 800191e:	bf00      	nop
 8001920:	3750      	adds	r7, #80	@ 0x50
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
	...

08001928 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800192e:	1d3b      	adds	r3, r7, #4
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001938:	4b18      	ldr	r3, [pc, #96]	@ (800199c <MX_ADC1_Init+0x74>)
 800193a:	4a19      	ldr	r2, [pc, #100]	@ (80019a0 <MX_ADC1_Init+0x78>)
 800193c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800193e:	4b17      	ldr	r3, [pc, #92]	@ (800199c <MX_ADC1_Init+0x74>)
 8001940:	2200      	movs	r2, #0
 8001942:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001944:	4b15      	ldr	r3, [pc, #84]	@ (800199c <MX_ADC1_Init+0x74>)
 8001946:	2200      	movs	r2, #0
 8001948:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800194a:	4b14      	ldr	r3, [pc, #80]	@ (800199c <MX_ADC1_Init+0x74>)
 800194c:	2200      	movs	r2, #0
 800194e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001950:	4b12      	ldr	r3, [pc, #72]	@ (800199c <MX_ADC1_Init+0x74>)
 8001952:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001956:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001958:	4b10      	ldr	r3, [pc, #64]	@ (800199c <MX_ADC1_Init+0x74>)
 800195a:	2200      	movs	r2, #0
 800195c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800195e:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <MX_ADC1_Init+0x74>)
 8001960:	2201      	movs	r2, #1
 8001962:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001964:	480d      	ldr	r0, [pc, #52]	@ (800199c <MX_ADC1_Init+0x74>)
 8001966:	f002 faaf 	bl	8003ec8 <HAL_ADC_Init>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001970:	f000 f988 	bl	8001c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001974:	2300      	movs	r3, #0
 8001976:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001978:	2301      	movs	r3, #1
 800197a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800197c:	2300      	movs	r3, #0
 800197e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001980:	1d3b      	adds	r3, r7, #4
 8001982:	4619      	mov	r1, r3
 8001984:	4805      	ldr	r0, [pc, #20]	@ (800199c <MX_ADC1_Init+0x74>)
 8001986:	f002 fd63 	bl	8004450 <HAL_ADC_ConfigChannel>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001990:	f000 f978 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001994:	bf00      	nop
 8001996:	3710      	adds	r7, #16
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000160 	.word	0x20000160
 80019a0:	40012400 	.word	0x40012400

080019a4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80019a8:	4b12      	ldr	r3, [pc, #72]	@ (80019f4 <MX_I2C2_Init+0x50>)
 80019aa:	4a13      	ldr	r2, [pc, #76]	@ (80019f8 <MX_I2C2_Init+0x54>)
 80019ac:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80019ae:	4b11      	ldr	r3, [pc, #68]	@ (80019f4 <MX_I2C2_Init+0x50>)
 80019b0:	4a12      	ldr	r2, [pc, #72]	@ (80019fc <MX_I2C2_Init+0x58>)
 80019b2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019b4:	4b0f      	ldr	r3, [pc, #60]	@ (80019f4 <MX_I2C2_Init+0x50>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80019ba:	4b0e      	ldr	r3, [pc, #56]	@ (80019f4 <MX_I2C2_Init+0x50>)
 80019bc:	2200      	movs	r2, #0
 80019be:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019c0:	4b0c      	ldr	r3, [pc, #48]	@ (80019f4 <MX_I2C2_Init+0x50>)
 80019c2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019c6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019c8:	4b0a      	ldr	r3, [pc, #40]	@ (80019f4 <MX_I2C2_Init+0x50>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80019ce:	4b09      	ldr	r3, [pc, #36]	@ (80019f4 <MX_I2C2_Init+0x50>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019d4:	4b07      	ldr	r3, [pc, #28]	@ (80019f4 <MX_I2C2_Init+0x50>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019da:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <MX_I2C2_Init+0x50>)
 80019dc:	2200      	movs	r2, #0
 80019de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80019e0:	4804      	ldr	r0, [pc, #16]	@ (80019f4 <MX_I2C2_Init+0x50>)
 80019e2:	f003 fa27 	bl	8004e34 <HAL_I2C_Init>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80019ec:	f000 f94a 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20000190 	.word	0x20000190
 80019f8:	40005800 	.word	0x40005800
 80019fc:	000186a0 	.word	0x000186a0

08001a00 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a04:	4b17      	ldr	r3, [pc, #92]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a06:	4a18      	ldr	r2, [pc, #96]	@ (8001a68 <MX_SPI1_Init+0x68>)
 8001a08:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a0a:	4b16      	ldr	r3, [pc, #88]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a0c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a10:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a12:	4b14      	ldr	r3, [pc, #80]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a18:	4b12      	ldr	r3, [pc, #72]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a1e:	4b11      	ldr	r3, [pc, #68]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a24:	4b0f      	ldr	r3, [pc, #60]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a30:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001a32:	4b0c      	ldr	r3, [pc, #48]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a34:	2218      	movs	r2, #24
 8001a36:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a38:	4b0a      	ldr	r3, [pc, #40]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a3e:	4b09      	ldr	r3, [pc, #36]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a44:	4b07      	ldr	r3, [pc, #28]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a4a:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a4c:	220a      	movs	r2, #10
 8001a4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a50:	4804      	ldr	r0, [pc, #16]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a52:	f005 fab2 	bl	8006fba <HAL_SPI_Init>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a5c:	f000 f912 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a60:	bf00      	nop
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	200001f8 	.word	0x200001f8
 8001a68:	40013000 	.word	0x40013000

08001a6c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b086      	sub	sp, #24
 8001a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a72:	f107 0308 	add.w	r3, r7, #8
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	609a      	str	r2, [r3, #8]
 8001a7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a80:	463b      	mov	r3, r7
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a88:	4b1d      	ldr	r3, [pc, #116]	@ (8001b00 <MX_TIM3_Init+0x94>)
 8001a8a:	4a1e      	ldr	r2, [pc, #120]	@ (8001b04 <MX_TIM3_Init+0x98>)
 8001a8c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001b00 <MX_TIM3_Init+0x94>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a94:	4b1a      	ldr	r3, [pc, #104]	@ (8001b00 <MX_TIM3_Init+0x94>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff;
 8001a9a:	4b19      	ldr	r3, [pc, #100]	@ (8001b00 <MX_TIM3_Init+0x94>)
 8001a9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001aa0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa2:	4b17      	ldr	r3, [pc, #92]	@ (8001b00 <MX_TIM3_Init+0x94>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa8:	4b15      	ldr	r3, [pc, #84]	@ (8001b00 <MX_TIM3_Init+0x94>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001aae:	4814      	ldr	r0, [pc, #80]	@ (8001b00 <MX_TIM3_Init+0x94>)
 8001ab0:	f006 f819 	bl	8007ae6 <HAL_TIM_Base_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001aba:	f000 f8e3 	bl	8001c84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001abe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ac2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ac4:	f107 0308 	add.w	r3, r7, #8
 8001ac8:	4619      	mov	r1, r3
 8001aca:	480d      	ldr	r0, [pc, #52]	@ (8001b00 <MX_TIM3_Init+0x94>)
 8001acc:	f006 f8a4 	bl	8007c18 <HAL_TIM_ConfigClockSource>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001ad6:	f000 f8d5 	bl	8001c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ada:	2300      	movs	r3, #0
 8001adc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ae2:	463b      	mov	r3, r7
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4806      	ldr	r0, [pc, #24]	@ (8001b00 <MX_TIM3_Init+0x94>)
 8001ae8:	f006 fa62 	bl	8007fb0 <HAL_TIMEx_MasterConfigSynchronization>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001af2:	f000 f8c7 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	3718      	adds	r7, #24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20000250 	.word	0x20000250
 8001b04:	40000400 	.word	0x40000400

08001b08 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b0c:	4b11      	ldr	r3, [pc, #68]	@ (8001b54 <MX_USART1_UART_Init+0x4c>)
 8001b0e:	4a12      	ldr	r2, [pc, #72]	@ (8001b58 <MX_USART1_UART_Init+0x50>)
 8001b10:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b12:	4b10      	ldr	r3, [pc, #64]	@ (8001b54 <MX_USART1_UART_Init+0x4c>)
 8001b14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b18:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b54 <MX_USART1_UART_Init+0x4c>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b20:	4b0c      	ldr	r3, [pc, #48]	@ (8001b54 <MX_USART1_UART_Init+0x4c>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b26:	4b0b      	ldr	r3, [pc, #44]	@ (8001b54 <MX_USART1_UART_Init+0x4c>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b2c:	4b09      	ldr	r3, [pc, #36]	@ (8001b54 <MX_USART1_UART_Init+0x4c>)
 8001b2e:	220c      	movs	r2, #12
 8001b30:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b32:	4b08      	ldr	r3, [pc, #32]	@ (8001b54 <MX_USART1_UART_Init+0x4c>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b38:	4b06      	ldr	r3, [pc, #24]	@ (8001b54 <MX_USART1_UART_Init+0x4c>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b3e:	4805      	ldr	r0, [pc, #20]	@ (8001b54 <MX_USART1_UART_Init+0x4c>)
 8001b40:	f006 fa94 	bl	800806c <HAL_UART_Init>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b4a:	f000 f89b 	bl	8001c84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20000298 	.word	0x20000298
 8001b58:	40013800 	.word	0x40013800

08001b5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b088      	sub	sp, #32
 8001b60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b62:	f107 0310 	add.w	r3, r7, #16
 8001b66:	2200      	movs	r2, #0
 8001b68:	601a      	str	r2, [r3, #0]
 8001b6a:	605a      	str	r2, [r3, #4]
 8001b6c:	609a      	str	r2, [r3, #8]
 8001b6e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b70:	4b40      	ldr	r3, [pc, #256]	@ (8001c74 <MX_GPIO_Init+0x118>)
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	4a3f      	ldr	r2, [pc, #252]	@ (8001c74 <MX_GPIO_Init+0x118>)
 8001b76:	f043 0310 	orr.w	r3, r3, #16
 8001b7a:	6193      	str	r3, [r2, #24]
 8001b7c:	4b3d      	ldr	r3, [pc, #244]	@ (8001c74 <MX_GPIO_Init+0x118>)
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	f003 0310 	and.w	r3, r3, #16
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b88:	4b3a      	ldr	r3, [pc, #232]	@ (8001c74 <MX_GPIO_Init+0x118>)
 8001b8a:	699b      	ldr	r3, [r3, #24]
 8001b8c:	4a39      	ldr	r2, [pc, #228]	@ (8001c74 <MX_GPIO_Init+0x118>)
 8001b8e:	f043 0320 	orr.w	r3, r3, #32
 8001b92:	6193      	str	r3, [r2, #24]
 8001b94:	4b37      	ldr	r3, [pc, #220]	@ (8001c74 <MX_GPIO_Init+0x118>)
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	f003 0320 	and.w	r3, r3, #32
 8001b9c:	60bb      	str	r3, [r7, #8]
 8001b9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba0:	4b34      	ldr	r3, [pc, #208]	@ (8001c74 <MX_GPIO_Init+0x118>)
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	4a33      	ldr	r2, [pc, #204]	@ (8001c74 <MX_GPIO_Init+0x118>)
 8001ba6:	f043 0304 	orr.w	r3, r3, #4
 8001baa:	6193      	str	r3, [r2, #24]
 8001bac:	4b31      	ldr	r3, [pc, #196]	@ (8001c74 <MX_GPIO_Init+0x118>)
 8001bae:	699b      	ldr	r3, [r3, #24]
 8001bb0:	f003 0304 	and.w	r3, r3, #4
 8001bb4:	607b      	str	r3, [r7, #4]
 8001bb6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb8:	4b2e      	ldr	r3, [pc, #184]	@ (8001c74 <MX_GPIO_Init+0x118>)
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	4a2d      	ldr	r2, [pc, #180]	@ (8001c74 <MX_GPIO_Init+0x118>)
 8001bbe:	f043 0308 	orr.w	r3, r3, #8
 8001bc2:	6193      	str	r3, [r2, #24]
 8001bc4:	4b2b      	ldr	r3, [pc, #172]	@ (8001c74 <MX_GPIO_Init+0x118>)
 8001bc6:	699b      	ldr	r3, [r3, #24]
 8001bc8:	f003 0308 	and.w	r3, r3, #8
 8001bcc:	603b      	str	r3, [r7, #0]
 8001bce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Relay1_Pin|Relay2_Pin|Relay3_Pin|LORA_STATUS_Pin
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f240 3147 	movw	r1, #839	@ 0x347
 8001bd6:	4828      	ldr	r0, [pc, #160]	@ (8001c78 <MX_GPIO_Init+0x11c>)
 8001bd8:	f003 f8fb 	bl	8004dd2 <HAL_GPIO_WritePin>
                          |LED4_Pin|LED5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LORA_SELECT_Pin, GPIO_PIN_RESET);
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f44f 4119 	mov.w	r1, #39168	@ 0x9900
 8001be2:	4826      	ldr	r0, [pc, #152]	@ (8001c7c <MX_GPIO_Init+0x120>)
 8001be4:	f003 f8f5 	bl	8004dd2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : AC_voltage_Pin AC_current_Pin */
  GPIO_InitStruct.Pin = AC_voltage_Pin|AC_current_Pin;
 8001be8:	23c0      	movs	r3, #192	@ 0xc0
 8001bea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bec:	2303      	movs	r3, #3
 8001bee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf0:	f107 0310 	add.w	r3, r7, #16
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4821      	ldr	r0, [pc, #132]	@ (8001c7c <MX_GPIO_Init+0x120>)
 8001bf8:	f002 ff50 	bl	8004a9c <HAL_GPIO_Init>

  /*Configure GPIO pins : Relay1_Pin Relay2_Pin Relay3_Pin LORA_STATUS_Pin
                           LED4_Pin LED5_Pin */
  GPIO_InitStruct.Pin = Relay1_Pin|Relay2_Pin|Relay3_Pin|LORA_STATUS_Pin
 8001bfc:	f240 3347 	movw	r3, #839	@ 0x347
 8001c00:	613b      	str	r3, [r7, #16]
                          |LED4_Pin|LED5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c02:	2301      	movs	r3, #1
 8001c04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c06:	2300      	movs	r3, #0
 8001c08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0a:	2302      	movs	r3, #2
 8001c0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0e:	f107 0310 	add.w	r3, r7, #16
 8001c12:	4619      	mov	r1, r3
 8001c14:	4818      	ldr	r0, [pc, #96]	@ (8001c78 <MX_GPIO_Init+0x11c>)
 8001c16:	f002 ff41 	bl	8004a9c <HAL_GPIO_Init>

  /*Configure GPIO pins : SWITCH1_Pin SWITCH2_Pin SWITCH3_Pin SWITCH4_Pin */
  GPIO_InitStruct.Pin = SWITCH1_Pin|SWITCH2_Pin|SWITCH3_Pin|SWITCH4_Pin;
 8001c1a:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001c1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c20:	4b17      	ldr	r3, [pc, #92]	@ (8001c80 <MX_GPIO_Init+0x124>)
 8001c22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c24:	2301      	movs	r3, #1
 8001c26:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c28:	f107 0310 	add.w	r3, r7, #16
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4812      	ldr	r0, [pc, #72]	@ (8001c78 <MX_GPIO_Init+0x11c>)
 8001c30:	f002 ff34 	bl	8004a9c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LORA_SELECT_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LORA_SELECT_Pin;
 8001c34:	f44f 4319 	mov.w	r3, #39168	@ 0x9900
 8001c38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c42:	2302      	movs	r3, #2
 8001c44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c46:	f107 0310 	add.w	r3, r7, #16
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	480b      	ldr	r0, [pc, #44]	@ (8001c7c <MX_GPIO_Init+0x120>)
 8001c4e:	f002 ff25 	bl	8004a9c <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_DATA_Pin */
  GPIO_InitStruct.Pin = RF_DATA_Pin;
 8001c52:	2380      	movs	r3, #128	@ 0x80
 8001c54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c56:	2300      	movs	r3, #0
 8001c58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RF_DATA_GPIO_Port, &GPIO_InitStruct);
 8001c5e:	f107 0310 	add.w	r3, r7, #16
 8001c62:	4619      	mov	r1, r3
 8001c64:	4804      	ldr	r0, [pc, #16]	@ (8001c78 <MX_GPIO_Init+0x11c>)
 8001c66:	f002 ff19 	bl	8004a9c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c6a:	bf00      	nop
 8001c6c:	3720      	adds	r7, #32
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40021000 	.word	0x40021000
 8001c78:	40010c00 	.word	0x40010c00
 8001c7c:	40010800 	.word	0x40010800
 8001c80:	10310000 	.word	0x10310000

08001c84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c88:	b672      	cpsid	i
}
 8001c8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c8c:	bf00      	nop
 8001c8e:	e7fd      	b.n	8001c8c <Error_Handler+0x8>

08001c90 <now_ms>:
static const uint32_t MAX_CONT_RUN_MS = 2UL * 60UL * 60UL * 1000UL; // 2h
static bool           maxRunTimerArmed = false;
static uint32_t       maxRunStartTick  = 0;

/* ===== Utilities ===== */
static inline uint32_t now_ms(void) { return HAL_GetTick(); }
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	f002 f8ea 	bl	8003e6c <HAL_GetTick>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	bd80      	pop	{r7, pc}
	...

08001ca0 <motor_apply>:
    if (mm) *mm = (uint8_t)((sec % 3600UL) / 60UL);
}

/* ===== Motor ===== */
static void motor_apply(bool on)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
    Relay_Set(1, on);
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	4619      	mov	r1, r3
 8001cae:	2001      	movs	r0, #1
 8001cb0:	f000 faf0 	bl	8002294 <Relay_Set>
    motorStatus = on ? 1U : 0U;
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <motor_apply+0x1e>
 8001cba:	2201      	movs	r2, #1
 8001cbc:	e000      	b.n	8001cc0 <motor_apply+0x20>
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	4b0d      	ldr	r3, [pc, #52]	@ (8001cf8 <motor_apply+0x58>)
 8001cc2:	701a      	strb	r2, [r3, #0]

    if (on) {
 8001cc4:	79fb      	ldrb	r3, [r7, #7]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d00f      	beq.n	8001cea <motor_apply+0x4a>
        if (!maxRunTimerArmed) {
 8001cca:	4b0c      	ldr	r3, [pc, #48]	@ (8001cfc <motor_apply+0x5c>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	f083 0301 	eor.w	r3, r3, #1
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d00b      	beq.n	8001cf0 <motor_apply+0x50>
            maxRunTimerArmed = true;
 8001cd8:	4b08      	ldr	r3, [pc, #32]	@ (8001cfc <motor_apply+0x5c>)
 8001cda:	2201      	movs	r2, #1
 8001cdc:	701a      	strb	r2, [r3, #0]
            maxRunStartTick  = now_ms();
 8001cde:	f7ff ffd7 	bl	8001c90 <now_ms>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	4a06      	ldr	r2, [pc, #24]	@ (8001d00 <motor_apply+0x60>)
 8001ce6:	6013      	str	r3, [r2, #0]
        }
    } else {
        maxRunTimerArmed = false;
    }
}
 8001ce8:	e002      	b.n	8001cf0 <motor_apply+0x50>
        maxRunTimerArmed = false;
 8001cea:	4b04      	ldr	r3, [pc, #16]	@ (8001cfc <motor_apply+0x5c>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	701a      	strb	r2, [r3, #0]
}
 8001cf0:	bf00      	nop
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	200003b0 	.word	0x200003b0
 8001cfc:	200003fd 	.word	0x200003fd
 8001d00:	20000400 	.word	0x20000400

08001d04 <ModelHandle_SetMotor>:

/* Public API for motor control */
void ModelHandle_SetMotor(bool on)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	71fb      	strb	r3, [r7, #7]
    manualOverride = true;   // 🚩 engage override
 8001d0e:	4b05      	ldr	r3, [pc, #20]	@ (8001d24 <ModelHandle_SetMotor+0x20>)
 8001d10:	2201      	movs	r2, #1
 8001d12:	701a      	strb	r2, [r3, #0]
    motor_apply(on);
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff ffc2 	bl	8001ca0 <motor_apply>
}
 8001d1c:	bf00      	nop
 8001d1e:	3708      	adds	r7, #8
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	200003fc 	.word	0x200003fc

08001d28 <ModelHandle_ClearManualOverride>:


void ModelHandle_ClearManualOverride(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
    manualOverride = false;
 8001d2c:	4b03      	ldr	r3, [pc, #12]	@ (8001d3c <ModelHandle_ClearManualOverride+0x14>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	701a      	strb	r2, [r3, #0]
}
 8001d32:	bf00      	nop
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bc80      	pop	{r7}
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	200003fc 	.word	0x200003fc

08001d40 <countdown_tick>:
    if (onMode) motor_apply(true);
    else        motor_apply(false);
}

static void countdown_tick(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
    if (!countdownActive) return;
 8001d46:	4b1b      	ldr	r3, [pc, #108]	@ (8001db4 <countdown_tick+0x74>)
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	f083 0301 	eor.w	r3, r3, #1
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d12a      	bne.n	8001dac <countdown_tick+0x6c>

    uint32_t tnow = now_ms();
 8001d56:	f7ff ff9b 	bl	8001c90 <now_ms>
 8001d5a:	6078      	str	r0, [r7, #4]
    if ((int32_t)(countdownDeadline - tnow) <= 0) {
 8001d5c:	4b16      	ldr	r3, [pc, #88]	@ (8001db8 <countdown_tick+0x78>)
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	dc12      	bgt.n	8001d8e <countdown_tick+0x4e>
        if (countdownMode) motor_apply(false);
 8001d68:	4b14      	ldr	r3, [pc, #80]	@ (8001dbc <countdown_tick+0x7c>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d003      	beq.n	8001d7a <countdown_tick+0x3a>
 8001d72:	2000      	movs	r0, #0
 8001d74:	f7ff ff94 	bl	8001ca0 <motor_apply>
 8001d78:	e002      	b.n	8001d80 <countdown_tick+0x40>
        else               motor_apply(true);
 8001d7a:	2001      	movs	r0, #1
 8001d7c:	f7ff ff90 	bl	8001ca0 <motor_apply>
        countdownActive   = false;
 8001d80:	4b0c      	ldr	r3, [pc, #48]	@ (8001db4 <countdown_tick+0x74>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	701a      	strb	r2, [r3, #0]
        countdownDuration = 0;
 8001d86:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc0 <countdown_tick+0x80>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
        return;
 8001d8c:	e00f      	b.n	8001dae <countdown_tick+0x6e>
    }

    uint32_t remaining_ms = countdownDeadline - tnow;
 8001d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001db8 <countdown_tick+0x78>)
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	603b      	str	r3, [r7, #0]
    countdownDuration = (remaining_ms + 999) / 1000;
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8001d9e:	4a09      	ldr	r2, [pc, #36]	@ (8001dc4 <countdown_tick+0x84>)
 8001da0:	fba2 2303 	umull	r2, r3, r2, r3
 8001da4:	099b      	lsrs	r3, r3, #6
 8001da6:	4a06      	ldr	r2, [pc, #24]	@ (8001dc0 <countdown_tick+0x80>)
 8001da8:	6013      	str	r3, [r2, #0]
 8001daa:	e000      	b.n	8001dae <countdown_tick+0x6e>
    if (!countdownActive) return;
 8001dac:	bf00      	nop
}
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	200003b1 	.word	0x200003b1
 8001db8:	200003b8 	.word	0x200003b8
 8001dbc:	20000019 	.word	0x20000019
 8001dc0:	200003b4 	.word	0x200003b4
 8001dc4:	10624dd3 	.word	0x10624dd3

08001dc8 <twist_tick>:
/* ===== Twist ===== */
static bool     twist_on_phase = false;
static uint32_t twist_phase_deadline = 0;

static void twist_tick(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
    if (!twistSettings.twistActive) return;
 8001dce:	4b23      	ldr	r3, [pc, #140]	@ (8001e5c <twist_tick+0x94>)
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	f083 0301 	eor.w	r3, r3, #1
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d139      	bne.n	8001e50 <twist_tick+0x88>

    uint32_t tnow = now_ms();
 8001ddc:	f7ff ff58 	bl	8001c90 <now_ms>
 8001de0:	6078      	str	r0, [r7, #4]
    if ((int32_t)(twist_phase_deadline - tnow) > 0) return;
 8001de2:	4b1f      	ldr	r3, [pc, #124]	@ (8001e60 <twist_tick+0x98>)
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	dc32      	bgt.n	8001e54 <twist_tick+0x8c>

    twist_on_phase = !twist_on_phase;
 8001dee:	4b1d      	ldr	r3, [pc, #116]	@ (8001e64 <twist_tick+0x9c>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	bf14      	ite	ne
 8001df6:	2301      	movne	r3, #1
 8001df8:	2300      	moveq	r3, #0
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	f083 0301 	eor.w	r3, r3, #1
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	4b16      	ldr	r3, [pc, #88]	@ (8001e64 <twist_tick+0x9c>)
 8001e0a:	701a      	strb	r2, [r3, #0]
    if (twist_on_phase) {
 8001e0c:	4b15      	ldr	r3, [pc, #84]	@ (8001e64 <twist_tick+0x9c>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d00e      	beq.n	8001e32 <twist_tick+0x6a>
        motor_apply(true);
 8001e14:	2001      	movs	r0, #1
 8001e16:	f7ff ff43 	bl	8001ca0 <motor_apply>
        twist_phase_deadline = tnow + (twistSettings.onDurationSeconds * 1000UL);
 8001e1a:	4b10      	ldr	r3, [pc, #64]	@ (8001e5c <twist_tick+0x94>)
 8001e1c:	885b      	ldrh	r3, [r3, #2]
 8001e1e:	461a      	mov	r2, r3
 8001e20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e24:	fb03 f202 	mul.w	r2, r3, r2
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	4a0c      	ldr	r2, [pc, #48]	@ (8001e60 <twist_tick+0x98>)
 8001e2e:	6013      	str	r3, [r2, #0]
 8001e30:	e011      	b.n	8001e56 <twist_tick+0x8e>
    } else {
        motor_apply(false);
 8001e32:	2000      	movs	r0, #0
 8001e34:	f7ff ff34 	bl	8001ca0 <motor_apply>
        twist_phase_deadline = tnow + (twistSettings.offDurationSeconds * 1000UL);
 8001e38:	4b08      	ldr	r3, [pc, #32]	@ (8001e5c <twist_tick+0x94>)
 8001e3a:	889b      	ldrh	r3, [r3, #4]
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e42:	fb03 f202 	mul.w	r2, r3, r2
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4413      	add	r3, r2
 8001e4a:	4a05      	ldr	r2, [pc, #20]	@ (8001e60 <twist_tick+0x98>)
 8001e4c:	6013      	str	r3, [r2, #0]
 8001e4e:	e002      	b.n	8001e56 <twist_tick+0x8e>
    if (!twistSettings.twistActive) return;
 8001e50:	bf00      	nop
 8001e52:	e000      	b.n	8001e56 <twist_tick+0x8e>
    if ((int32_t)(twist_phase_deadline - tnow) > 0) return;
 8001e54:	bf00      	nop
    }
}
 8001e56:	3708      	adds	r7, #8
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	20000024 	.word	0x20000024
 8001e60:	20000408 	.word	0x20000408
 8001e64:	20000404 	.word	0x20000404

08001e68 <search_tick>:
/* ===== Search ===== */
static bool     search_in_test = false;
static uint32_t search_phase_deadline = 0;

static void search_tick(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
    if (!searchSettings.searchActive) return;
 8001e6e:	4b20      	ldr	r3, [pc, #128]	@ (8001ef0 <search_tick+0x88>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	f083 0301 	eor.w	r3, r3, #1
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d133      	bne.n	8001ee4 <search_tick+0x7c>

    uint32_t tnow = now_ms();
 8001e7c:	f7ff ff08 	bl	8001c90 <now_ms>
 8001e80:	6078      	str	r0, [r7, #4]
    if ((int32_t)(search_phase_deadline - tnow) > 0) return;
 8001e82:	4b1c      	ldr	r3, [pc, #112]	@ (8001ef4 <search_tick+0x8c>)
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	dc2c      	bgt.n	8001ee8 <search_tick+0x80>

    if (!search_in_test) {
 8001e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef8 <search_tick+0x90>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	f083 0301 	eor.w	r3, r3, #1
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d011      	beq.n	8001ec0 <search_tick+0x58>
        search_in_test = true;
 8001e9c:	4b16      	ldr	r3, [pc, #88]	@ (8001ef8 <search_tick+0x90>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	701a      	strb	r2, [r3, #0]
        motor_apply(true);
 8001ea2:	2001      	movs	r0, #1
 8001ea4:	f7ff fefc 	bl	8001ca0 <motor_apply>
        search_phase_deadline = tnow + (searchSettings.dryRunTimeSeconds * 1000UL);
 8001ea8:	4b11      	ldr	r3, [pc, #68]	@ (8001ef0 <search_tick+0x88>)
 8001eaa:	889b      	ldrh	r3, [r3, #4]
 8001eac:	461a      	mov	r2, r3
 8001eae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001eb2:	fb03 f202 	mul.w	r2, r3, r2
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4413      	add	r3, r2
 8001eba:	4a0e      	ldr	r2, [pc, #56]	@ (8001ef4 <search_tick+0x8c>)
 8001ebc:	6013      	str	r3, [r2, #0]
 8001ebe:	e014      	b.n	8001eea <search_tick+0x82>
    } else {
        motor_apply(false);
 8001ec0:	2000      	movs	r0, #0
 8001ec2:	f7ff feed 	bl	8001ca0 <motor_apply>
        search_in_test = false;
 8001ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef8 <search_tick+0x90>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	701a      	strb	r2, [r3, #0]
        search_phase_deadline = tnow + (searchSettings.testingGapSeconds * 1000UL);
 8001ecc:	4b08      	ldr	r3, [pc, #32]	@ (8001ef0 <search_tick+0x88>)
 8001ece:	885b      	ldrh	r3, [r3, #2]
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ed6:	fb03 f202 	mul.w	r2, r3, r2
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4413      	add	r3, r2
 8001ede:	4a05      	ldr	r2, [pc, #20]	@ (8001ef4 <search_tick+0x8c>)
 8001ee0:	6013      	str	r3, [r2, #0]
 8001ee2:	e002      	b.n	8001eea <search_tick+0x82>
    if (!searchSettings.searchActive) return;
 8001ee4:	bf00      	nop
 8001ee6:	e000      	b.n	8001eea <search_tick+0x82>
    if ((int32_t)(search_phase_deadline - tnow) > 0) return;
 8001ee8:	bf00      	nop
    }
}
 8001eea:	3708      	adds	r7, #8
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	2000001c 	.word	0x2000001c
 8001ef4:	20000410 	.word	0x20000410
 8001ef8:	2000040c 	.word	0x2000040c

08001efc <seconds_since_midnight>:

/* ===== Timer (daily window) ===== */
static uint32_t seconds_since_midnight(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
    uint32_t ms = now_ms() % (24UL*3600UL*1000UL);
 8001f02:	f7ff fec5 	bl	8001c90 <now_ms>
 8001f06:	4603      	mov	r3, r0
 8001f08:	4a08      	ldr	r2, [pc, #32]	@ (8001f2c <seconds_since_midnight+0x30>)
 8001f0a:	fba2 1203 	umull	r1, r2, r2, r3
 8001f0e:	0e12      	lsrs	r2, r2, #24
 8001f10:	4907      	ldr	r1, [pc, #28]	@ (8001f30 <seconds_since_midnight+0x34>)
 8001f12:	fb01 f202 	mul.w	r2, r1, r2
 8001f16:	1a9b      	subs	r3, r3, r2
 8001f18:	607b      	str	r3, [r7, #4]
    return ms / 1000UL;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a05      	ldr	r2, [pc, #20]	@ (8001f34 <seconds_since_midnight+0x38>)
 8001f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f22:	099b      	lsrs	r3, r3, #6
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3708      	adds	r7, #8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	31b5d43b 	.word	0x31b5d43b
 8001f30:	05265c00 	.word	0x05265c00
 8001f34:	10624dd3 	.word	0x10624dd3

08001f38 <timer_tick>:

static void timer_tick(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
    uint32_t nowS = seconds_since_midnight();
 8001f3e:	f7ff ffdd 	bl	8001efc <seconds_since_midnight>
 8001f42:	6078      	str	r0, [r7, #4]

    for (int i = 0; i < 5; i++) {
 8001f44:	2300      	movs	r3, #0
 8001f46:	60fb      	str	r3, [r7, #12]
 8001f48:	e045      	b.n	8001fd6 <timer_tick+0x9e>
        TimerSlot* s = &timerSlots[i];
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	4413      	add	r3, r2
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	4a24      	ldr	r2, [pc, #144]	@ (8001fe8 <timer_tick+0xb0>)
 8001f56:	4413      	add	r3, r2
 8001f58:	603b      	str	r3, [r7, #0]
        if (!s->active) continue;
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	f083 0301 	eor.w	r3, r3, #1
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d132      	bne.n	8001fce <timer_tick+0x96>

        bool inWindow;
        if (s->onTimeSeconds <= s->offTimeSeconds) {
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d812      	bhi.n	8001f9a <timer_tick+0x62>
            inWindow = (nowS >= s->onTimeSeconds) && (nowS < s->offTimeSeconds);
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d306      	bcc.n	8001f8c <timer_tick+0x54>
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d201      	bcs.n	8001f8c <timer_tick+0x54>
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e000      	b.n	8001f8e <timer_tick+0x56>
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	72fb      	strb	r3, [r7, #11]
 8001f90:	7afb      	ldrb	r3, [r7, #11]
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	72fb      	strb	r3, [r7, #11]
 8001f98:	e011      	b.n	8001fbe <timer_tick+0x86>
        } else {
            inWindow = (nowS >= s->onTimeSeconds) || (nowS < s->offTimeSeconds);
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d204      	bcs.n	8001fae <timer_tick+0x76>
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d201      	bcs.n	8001fb2 <timer_tick+0x7a>
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e000      	b.n	8001fb4 <timer_tick+0x7c>
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	72fb      	strb	r3, [r7, #11]
 8001fb6:	7afb      	ldrb	r3, [r7, #11]
 8001fb8:	f003 0301 	and.w	r3, r3, #1
 8001fbc:	72fb      	strb	r3, [r7, #11]
        }

        if (i == 0) {
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d105      	bne.n	8001fd0 <timer_tick+0x98>
            motor_apply(inWindow);
 8001fc4:	7afb      	ldrb	r3, [r7, #11]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff fe6a 	bl	8001ca0 <motor_apply>
 8001fcc:	e000      	b.n	8001fd0 <timer_tick+0x98>
        if (!s->active) continue;
 8001fce:	bf00      	nop
    for (int i = 0; i < 5; i++) {
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	60fb      	str	r3, [r7, #12]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2b04      	cmp	r3, #4
 8001fda:	ddb6      	ble.n	8001f4a <timer_tick+0x12>
        }
    }
}
 8001fdc:	bf00      	nop
 8001fde:	bf00      	nop
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	200003bc 	.word	0x200003bc

08001fec <protections_tick>:

/* ===== Protections ===== */
static void protections_tick(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
    if (manualOverride) {
 8001ff0:	4b25      	ldr	r3, [pc, #148]	@ (8002088 <protections_tick+0x9c>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d143      	bne.n	8002082 <protections_tick+0x96>
        // 🚩 skip protections in manual mode
        return;
    }

    if (motorStatus == 1U && adcData.voltages[0] < 0.1f) {
 8001ffa:	4b24      	ldr	r3, [pc, #144]	@ (800208c <protections_tick+0xa0>)
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	2b01      	cmp	r3, #1
 8002002:	d10f      	bne.n	8002024 <protections_tick+0x38>
 8002004:	4b22      	ldr	r3, [pc, #136]	@ (8002090 <protections_tick+0xa4>)
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	4922      	ldr	r1, [pc, #136]	@ (8002094 <protections_tick+0xa8>)
 800200a:	4618      	mov	r0, r3
 800200c:	f7fe fb5c 	bl	80006c8 <__aeabi_fcmplt>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d006      	beq.n	8002024 <protections_tick+0x38>
        senseDryRun = true;
 8002016:	4b20      	ldr	r3, [pc, #128]	@ (8002098 <protections_tick+0xac>)
 8002018:	2201      	movs	r2, #1
 800201a:	701a      	strb	r2, [r3, #0]
        motor_apply(false);
 800201c:	2000      	movs	r0, #0
 800201e:	f7ff fe3f 	bl	8001ca0 <motor_apply>
 8002022:	e002      	b.n	800202a <protections_tick+0x3e>
    } else {
        senseDryRun = false;
 8002024:	4b1c      	ldr	r3, [pc, #112]	@ (8002098 <protections_tick+0xac>)
 8002026:	2200      	movs	r2, #0
 8002028:	701a      	strb	r2, [r3, #0]
    }

    if (senseOverLoad && motorStatus == 1U) {
 800202a:	4b1c      	ldr	r3, [pc, #112]	@ (800209c <protections_tick+0xb0>)
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	b2db      	uxtb	r3, r3
 8002030:	2b00      	cmp	r3, #0
 8002032:	d007      	beq.n	8002044 <protections_tick+0x58>
 8002034:	4b15      	ldr	r3, [pc, #84]	@ (800208c <protections_tick+0xa0>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	b2db      	uxtb	r3, r3
 800203a:	2b01      	cmp	r3, #1
 800203c:	d102      	bne.n	8002044 <protections_tick+0x58>
        motor_apply(false);
 800203e:	2000      	movs	r0, #0
 8002040:	f7ff fe2e 	bl	8001ca0 <motor_apply>
    }

    if (senseOverUnderVolt) {
 8002044:	4b16      	ldr	r3, [pc, #88]	@ (80020a0 <protections_tick+0xb4>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	d002      	beq.n	8002054 <protections_tick+0x68>
        motor_apply(false);
 800204e:	2000      	movs	r0, #0
 8002050:	f7ff fe26 	bl	8001ca0 <motor_apply>
    }

    if (maxRunTimerArmed && (now_ms() - maxRunStartTick) >= MAX_CONT_RUN_MS) {
 8002054:	4b13      	ldr	r3, [pc, #76]	@ (80020a4 <protections_tick+0xb8>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d013      	beq.n	8002084 <protections_tick+0x98>
 800205c:	f7ff fe18 	bl	8001c90 <now_ms>
 8002060:	4602      	mov	r2, r0
 8002062:	4b11      	ldr	r3, [pc, #68]	@ (80020a8 <protections_tick+0xbc>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	4a10      	ldr	r2, [pc, #64]	@ (80020ac <protections_tick+0xc0>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d30a      	bcc.n	8002084 <protections_tick+0x98>
        motor_apply(false);
 800206e:	2000      	movs	r0, #0
 8002070:	f7ff fe16 	bl	8001ca0 <motor_apply>
        senseMaxRunReached = true;
 8002074:	4b0e      	ldr	r3, [pc, #56]	@ (80020b0 <protections_tick+0xc4>)
 8002076:	2201      	movs	r2, #1
 8002078:	701a      	strb	r2, [r3, #0]
        maxRunTimerArmed = false;
 800207a:	4b0a      	ldr	r3, [pc, #40]	@ (80020a4 <protections_tick+0xb8>)
 800207c:	2200      	movs	r2, #0
 800207e:	701a      	strb	r2, [r3, #0]
 8002080:	e000      	b.n	8002084 <protections_tick+0x98>
        return;
 8002082:	bf00      	nop
    }
}
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	200003fc 	.word	0x200003fc
 800208c:	200003b0 	.word	0x200003b0
 8002090:	200002e0 	.word	0x200002e0
 8002094:	3dcccccd 	.word	0x3dcccccd
 8002098:	200003f8 	.word	0x200003f8
 800209c:	200003f9 	.word	0x200003f9
 80020a0:	200003fa 	.word	0x200003fa
 80020a4:	200003fd 	.word	0x200003fd
 80020a8:	20000400 	.word	0x20000400
 80020ac:	006ddd00 	.word	0x006ddd00
 80020b0:	200003fb 	.word	0x200003fb

080020b4 <leds_from_model>:


/* ===== LED synthesis ===== */
static void leds_from_model(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
    LED_ClearAllIntents();
 80020b8:	f7ff f94a 	bl	8001350 <LED_ClearAllIntents>

    if (motorStatus == 1U) {
 80020bc:	4b24      	ldr	r3, [pc, #144]	@ (8002150 <leds_from_model+0x9c>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d104      	bne.n	80020d0 <leds_from_model+0x1c>
        LED_SetIntent(LED_COLOR_GREEN, LED_MODE_STEADY, 0);
 80020c6:	2200      	movs	r2, #0
 80020c8:	2101      	movs	r1, #1
 80020ca:	2000      	movs	r0, #0
 80020cc:	f7ff f960 	bl	8001390 <LED_SetIntent>
    }
    if (countdownActive && countdownMode) {
 80020d0:	4b20      	ldr	r3, [pc, #128]	@ (8002154 <leds_from_model+0xa0>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d00a      	beq.n	80020f0 <leds_from_model+0x3c>
 80020da:	4b1f      	ldr	r3, [pc, #124]	@ (8002158 <leds_from_model+0xa4>)
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d005      	beq.n	80020f0 <leds_from_model+0x3c>
        LED_SetIntent(LED_COLOR_GREEN, LED_MODE_BLINK, 500);
 80020e4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80020e8:	2102      	movs	r1, #2
 80020ea:	2000      	movs	r0, #0
 80020ec:	f7ff f950 	bl	8001390 <LED_SetIntent>
    }
    if (senseDryRun) {
 80020f0:	4b1a      	ldr	r3, [pc, #104]	@ (800215c <leds_from_model+0xa8>)
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d004      	beq.n	8002104 <leds_from_model+0x50>
        LED_SetIntent(LED_COLOR_RED, LED_MODE_STEADY, 0);
 80020fa:	2200      	movs	r2, #0
 80020fc:	2101      	movs	r1, #1
 80020fe:	2001      	movs	r0, #1
 8002100:	f7ff f946 	bl	8001390 <LED_SetIntent>
    }
    if (senseMaxRunReached) {
 8002104:	4b16      	ldr	r3, [pc, #88]	@ (8002160 <leds_from_model+0xac>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	b2db      	uxtb	r3, r3
 800210a:	2b00      	cmp	r3, #0
 800210c:	d005      	beq.n	800211a <leds_from_model+0x66>
        LED_SetIntent(LED_COLOR_RED, LED_MODE_BLINK, 400);
 800210e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002112:	2102      	movs	r1, #2
 8002114:	2001      	movs	r0, #1
 8002116:	f7ff f93b 	bl	8001390 <LED_SetIntent>
    }
    if (senseOverLoad) {
 800211a:	4b12      	ldr	r3, [pc, #72]	@ (8002164 <leds_from_model+0xb0>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	b2db      	uxtb	r3, r3
 8002120:	2b00      	cmp	r3, #0
 8002122:	d005      	beq.n	8002130 <leds_from_model+0x7c>
        LED_SetIntent(LED_COLOR_BLUE, LED_MODE_BLINK, 350);
 8002124:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8002128:	2102      	movs	r1, #2
 800212a:	2002      	movs	r0, #2
 800212c:	f7ff f930 	bl	8001390 <LED_SetIntent>
    }
    if (senseOverUnderVolt) {
 8002130:	4b0d      	ldr	r3, [pc, #52]	@ (8002168 <leds_from_model+0xb4>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2b00      	cmp	r3, #0
 8002138:	d005      	beq.n	8002146 <leds_from_model+0x92>
        LED_SetIntent(LED_COLOR_PURPLE, LED_MODE_BLINK, 350);
 800213a:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800213e:	2102      	movs	r1, #2
 8002140:	2003      	movs	r0, #3
 8002142:	f7ff f925 	bl	8001390 <LED_SetIntent>
    }

    LED_ApplyIntents();
 8002146:	f7ff f943 	bl	80013d0 <LED_ApplyIntents>
}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	200003b0 	.word	0x200003b0
 8002154:	200003b1 	.word	0x200003b1
 8002158:	20000019 	.word	0x20000019
 800215c:	200003f8 	.word	0x200003f8
 8002160:	200003fb 	.word	0x200003fb
 8002164:	200003f9 	.word	0x200003f9
 8002168:	200003fa 	.word	0x200003fa

0800216c <ModelHandle_ProcessUartCommand>:

/* ===== Command parser ===== */
void ModelHandle_ProcessUartCommand(const char* cmd)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
    if (!cmd || !*cmd) return;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d019      	beq.n	80021ae <ModelHandle_ProcessUartCommand+0x42>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d015      	beq.n	80021ae <ModelHandle_ProcessUartCommand+0x42>

    if (strcmp(cmd, "MOTOR_ON") == 0) {
 8002182:	490d      	ldr	r1, [pc, #52]	@ (80021b8 <ModelHandle_ProcessUartCommand+0x4c>)
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f7fd ffe1 	bl	800014c <strcmp>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d103      	bne.n	8002198 <ModelHandle_ProcessUartCommand+0x2c>
        motor_apply(true);
 8002190:	2001      	movs	r0, #1
 8002192:	f7ff fd85 	bl	8001ca0 <motor_apply>
 8002196:	e00b      	b.n	80021b0 <ModelHandle_ProcessUartCommand+0x44>
    }
    else if (strcmp(cmd, "MOTOR_OFF") == 0) {
 8002198:	4908      	ldr	r1, [pc, #32]	@ (80021bc <ModelHandle_ProcessUartCommand+0x50>)
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f7fd ffd6 	bl	800014c <strcmp>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d104      	bne.n	80021b0 <ModelHandle_ProcessUartCommand+0x44>
        motor_apply(false);
 80021a6:	2000      	movs	r0, #0
 80021a8:	f7ff fd7a 	bl	8001ca0 <motor_apply>
 80021ac:	e000      	b.n	80021b0 <ModelHandle_ProcessUartCommand+0x44>
    if (!cmd || !*cmd) return;
 80021ae:	bf00      	nop
    }
    /* ... add other commands as needed ... */
}
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	08008fd4 	.word	0x08008fd4
 80021bc:	08008fe0 	.word	0x08008fe0

080021c0 <ModelHandle_Process>:
void ModelHandle_SetOverUnderVolt(bool on) { senseOverUnderVolt = on; }
void ModelHandle_ClearMaxRunFlag(void)     { senseMaxRunReached = false; }

/* ===== Main tick ===== */
void ModelHandle_Process(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
    countdown_tick();
 80021c4:	f7ff fdbc 	bl	8001d40 <countdown_tick>
    twist_tick();
 80021c8:	f7ff fdfe 	bl	8001dc8 <twist_tick>
    search_tick();
 80021cc:	f7ff fe4c 	bl	8001e68 <search_tick>
    timer_tick();
 80021d0:	f7ff feb2 	bl	8001f38 <timer_tick>
    protections_tick();
 80021d4:	f7ff ff0a 	bl	8001fec <protections_tick>
    leds_from_model();
 80021d8:	f7ff ff6c 	bl	80020b4 <leds_from_model>
}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}

080021e0 <Motor_GetStatus>:

/* ===== Public getter ===== */
bool Motor_GetStatus(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
    return (motorStatus == 1U);
 80021e4:	4b05      	ldr	r3, [pc, #20]	@ (80021fc <Motor_GetStatus+0x1c>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	bf0c      	ite	eq
 80021ee:	2301      	moveq	r3, #1
 80021f0:	2300      	movne	r3, #0
 80021f2:	b2db      	uxtb	r3, r3
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bc80      	pop	{r7}
 80021fa:	4770      	bx	lr
 80021fc:	200003b0 	.word	0x200003b0

08002200 <Relay_Init>:
    { Relay2_GPIO_Port, Relay2_Pin },
    { Relay3_GPIO_Port, Relay3_Pin }
};

void Relay_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b086      	sub	sp, #24
 8002204:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002206:	1d3b      	adds	r3, r7, #4
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	605a      	str	r2, [r3, #4]
 800220e:	609a      	str	r2, [r3, #8]
 8002210:	60da      	str	r2, [r3, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002212:	4b1e      	ldr	r3, [pc, #120]	@ (800228c <Relay_Init+0x8c>)
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	4a1d      	ldr	r2, [pc, #116]	@ (800228c <Relay_Init+0x8c>)
 8002218:	f043 0308 	orr.w	r3, r3, #8
 800221c:	6193      	str	r3, [r2, #24]
 800221e:	4b1b      	ldr	r3, [pc, #108]	@ (800228c <Relay_Init+0x8c>)
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	f003 0308 	and.w	r3, r3, #8
 8002226:	603b      	str	r3, [r7, #0]
 8002228:	683b      	ldr	r3, [r7, #0]

    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800222a:	2301      	movs	r3, #1
 800222c:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800222e:	2300      	movs	r3, #0
 8002230:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002232:	2302      	movs	r3, #2
 8002234:	613b      	str	r3, [r7, #16]

    for (int i = 0; i < NUM_RELAYS; i++) {
 8002236:	2300      	movs	r3, #0
 8002238:	617b      	str	r3, [r7, #20]
 800223a:	e01e      	b.n	800227a <Relay_Init+0x7a>
        GPIO_InitStruct.Pin = relays[i].pin;
 800223c:	4a14      	ldr	r2, [pc, #80]	@ (8002290 <Relay_Init+0x90>)
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	00db      	lsls	r3, r3, #3
 8002242:	4413      	add	r3, r2
 8002244:	889b      	ldrh	r3, [r3, #4]
 8002246:	607b      	str	r3, [r7, #4]
        HAL_GPIO_Init(relays[i].port, &GPIO_InitStruct);
 8002248:	4a11      	ldr	r2, [pc, #68]	@ (8002290 <Relay_Init+0x90>)
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002250:	1d3a      	adds	r2, r7, #4
 8002252:	4611      	mov	r1, r2
 8002254:	4618      	mov	r0, r3
 8002256:	f002 fc21 	bl	8004a9c <HAL_GPIO_Init>
        // Ensure relays are off initially
        HAL_GPIO_WritePin(relays[i].port, relays[i].pin,
 800225a:	4a0d      	ldr	r2, [pc, #52]	@ (8002290 <Relay_Init+0x90>)
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002262:	4a0b      	ldr	r2, [pc, #44]	@ (8002290 <Relay_Init+0x90>)
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	00db      	lsls	r3, r3, #3
 8002268:	4413      	add	r3, r2
 800226a:	889b      	ldrh	r3, [r3, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	4619      	mov	r1, r3
 8002270:	f002 fdaf 	bl	8004dd2 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_RELAYS; i++) {
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	3301      	adds	r3, #1
 8002278:	617b      	str	r3, [r7, #20]
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	2b02      	cmp	r3, #2
 800227e:	dddd      	ble.n	800223c <Relay_Init+0x3c>
                          (RELAY_ACTIVE_STATE == GPIO_PIN_SET) ? GPIO_PIN_RESET : GPIO_PIN_SET);
    }
}
 8002280:	bf00      	nop
 8002282:	bf00      	nop
 8002284:	3718      	adds	r7, #24
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40021000 	.word	0x40021000
 8002290:	080092dc 	.word	0x080092dc

08002294 <Relay_Set>:

void Relay_Set(uint8_t relay_no, bool on)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	460a      	mov	r2, r1
 800229e:	71fb      	strb	r3, [r7, #7]
 80022a0:	4613      	mov	r3, r2
 80022a2:	71bb      	strb	r3, [r7, #6]
    if (relay_no == 0 || relay_no > NUM_RELAYS) return;
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d012      	beq.n	80022d0 <Relay_Set+0x3c>
 80022aa:	79fb      	ldrb	r3, [r7, #7]
 80022ac:	2b03      	cmp	r3, #3
 80022ae:	d80f      	bhi.n	80022d0 <Relay_Set+0x3c>

    HAL_GPIO_WritePin(relays[relay_no - 1].port,
 80022b0:	79fb      	ldrb	r3, [r7, #7]
 80022b2:	3b01      	subs	r3, #1
 80022b4:	4a08      	ldr	r2, [pc, #32]	@ (80022d8 <Relay_Set+0x44>)
 80022b6:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
                      relays[relay_no - 1].pin,
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	3b01      	subs	r3, #1
 80022be:	4a06      	ldr	r2, [pc, #24]	@ (80022d8 <Relay_Set+0x44>)
 80022c0:	00db      	lsls	r3, r3, #3
 80022c2:	4413      	add	r3, r2
 80022c4:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin(relays[relay_no - 1].port,
 80022c6:	79ba      	ldrb	r2, [r7, #6]
 80022c8:	4619      	mov	r1, r3
 80022ca:	f002 fd82 	bl	8004dd2 <HAL_GPIO_WritePin>
 80022ce:	e000      	b.n	80022d2 <Relay_Set+0x3e>
    if (relay_no == 0 || relay_no > NUM_RELAYS) return;
 80022d0:	bf00      	nop
                      on ? RELAY_ACTIVE_STATE :
                           (RELAY_ACTIVE_STATE == GPIO_PIN_SET ? GPIO_PIN_RESET : GPIO_PIN_SET));
}
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	080092dc 	.word	0x080092dc

080022dc <rf_delay_us>:
#include "stm32f1xx_hal.h"   // or stm32f0xx_hal.h depending on your MCU

extern TIM_HandleTypeDef htim3;  // Timer3 must be initialized in main.c

// --- private microsecond delay using TIM3 ---
static void rf_delay_us(uint32_t us) {
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 80022e4:	4b08      	ldr	r3, [pc, #32]	@ (8002308 <rf_delay_us+0x2c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2200      	movs	r2, #0
 80022ea:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim3) < us);
 80022ec:	bf00      	nop
 80022ee:	4b06      	ldr	r3, [pc, #24]	@ (8002308 <rf_delay_us+0x2c>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d8f9      	bhi.n	80022ee <rf_delay_us+0x12>
}
 80022fa:	bf00      	nop
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	bc80      	pop	{r7}
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	20000250 	.word	0x20000250

0800230c <RF_Init>:

// --- init RF pin (set low) ---
void RF_Init(void) {
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RF_DATA_GPIO_Port, RF_DATA_Pin, GPIO_PIN_RESET);
 8002310:	2200      	movs	r2, #0
 8002312:	2180      	movs	r1, #128	@ 0x80
 8002314:	4802      	ldr	r0, [pc, #8]	@ (8002320 <RF_Init+0x14>)
 8002316:	f002 fd5c 	bl	8004dd2 <HAL_GPIO_WritePin>
}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40010c00 	.word	0x40010c00

08002324 <send_high_low>:

// --- helper: high + low pulse ---
static void send_high_low(uint32_t high_us, uint32_t low_us) {
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(RF_DATA_GPIO_Port, RF_DATA_Pin, GPIO_PIN_SET);
 800232e:	2201      	movs	r2, #1
 8002330:	2180      	movs	r1, #128	@ 0x80
 8002332:	4809      	ldr	r0, [pc, #36]	@ (8002358 <send_high_low+0x34>)
 8002334:	f002 fd4d 	bl	8004dd2 <HAL_GPIO_WritePin>
    rf_delay_us(high_us);
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f7ff ffcf 	bl	80022dc <rf_delay_us>
    HAL_GPIO_WritePin(RF_DATA_GPIO_Port, RF_DATA_Pin, GPIO_PIN_RESET);
 800233e:	2200      	movs	r2, #0
 8002340:	2180      	movs	r1, #128	@ 0x80
 8002342:	4805      	ldr	r0, [pc, #20]	@ (8002358 <send_high_low+0x34>)
 8002344:	f002 fd45 	bl	8004dd2 <HAL_GPIO_WritePin>
    rf_delay_us(low_us);
 8002348:	6838      	ldr	r0, [r7, #0]
 800234a:	f7ff ffc7 	bl	80022dc <rf_delay_us>
}
 800234e:	bf00      	nop
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40010c00 	.word	0x40010c00

0800235c <send_bit>:

// --- send one bit (protocol encoding) ---
static void send_bit(uint8_t bit) {
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	71fb      	strb	r3, [r7, #7]
    if (bit) {
 8002366:	79fb      	ldrb	r3, [r7, #7]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d006      	beq.n	800237a <send_bit+0x1e>
        // logical 1 = short HIGH, long LOW
        send_high_low(300, 900);
 800236c:	f44f 7161 	mov.w	r1, #900	@ 0x384
 8002370:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002374:	f7ff ffd6 	bl	8002324 <send_high_low>
    } else {
        // logical 0 = long HIGH, short LOW
        send_high_low(900, 300);
    }
}
 8002378:	e005      	b.n	8002386 <send_bit+0x2a>
        send_high_low(900, 300);
 800237a:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800237e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8002382:	f7ff ffcf 	bl	8002324 <send_high_low>
}
 8002386:	bf00      	nop
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <RF_SendCode>:

// --- send full RF code (repeated for reliability) ---
void RF_SendCode(uint32_t code, uint8_t bits) {
 800238e:	b580      	push	{r7, lr}
 8002390:	b084      	sub	sp, #16
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
 8002396:	460b      	mov	r3, r1
 8002398:	70fb      	strb	r3, [r7, #3]
    for (int repeat = 0; repeat < 4; repeat++) {
 800239a:	2300      	movs	r3, #0
 800239c:	60fb      	str	r3, [r7, #12]
 800239e:	e031      	b.n	8002404 <RF_SendCode+0x76>
        // Sync pulse
        send_high_low(275, 9900);
 80023a0:	f242 61ac 	movw	r1, #9900	@ 0x26ac
 80023a4:	f240 1013 	movw	r0, #275	@ 0x113
 80023a8:	f7ff ffbc 	bl	8002324 <send_high_low>
        rf_delay_us(1000);
 80023ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023b0:	f7ff ff94 	bl	80022dc <rf_delay_us>

        // Send data bits MSB → LSB
        for (int8_t i = bits - 1; i >= 0; i--) {
 80023b4:	78fb      	ldrb	r3, [r7, #3]
 80023b6:	3b01      	subs	r3, #1
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	72fb      	strb	r3, [r7, #11]
 80023bc:	e011      	b.n	80023e2 <RF_SendCode+0x54>
            send_bit((code >> i) & 1);
 80023be:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	fa22 f303 	lsr.w	r3, r2, r3
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7ff ffc3 	bl	800235c <send_bit>
        for (int8_t i = bits - 1; i >= 0; i--) {
 80023d6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	3b01      	subs	r3, #1
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	72fb      	strb	r3, [r7, #11]
 80023e2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	dae9      	bge.n	80023be <RF_SendCode+0x30>
        }

        // End marker
        send_high_low(300, 900);
 80023ea:	f44f 7161 	mov.w	r1, #900	@ 0x384
 80023ee:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80023f2:	f7ff ff97 	bl	8002324 <send_high_low>

        // Gap before repeat
        rf_delay_us(10000);
 80023f6:	f242 7010 	movw	r0, #10000	@ 0x2710
 80023fa:	f7ff ff6f 	bl	80022dc <rf_delay_us>
    for (int repeat = 0; repeat < 4; repeat++) {
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	3301      	adds	r3, #1
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2b03      	cmp	r3, #3
 8002408:	ddca      	ble.n	80023a0 <RF_SendCode+0x12>
    }
}
 800240a:	bf00      	nop
 800240c:	bf00      	nop
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <bcd2dec>:
/* Selected I2C address (HAL 8-bit) after probe */
static uint16_t s_rtc_addr = 0;

/* ---------- helpers ---------- */
static uint8_t dec2bcd(uint8_t v) { return (uint8_t)(((v / 10) << 4) | (v % 10)); }
static uint8_t bcd2dec(uint8_t v) { return (uint8_t)(((v >> 4) * 10) + (v & 0x0F)); }
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	4603      	mov	r3, r0
 800241c:	71fb      	strb	r3, [r7, #7]
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	091b      	lsrs	r3, r3, #4
 8002422:	b2db      	uxtb	r3, r3
 8002424:	461a      	mov	r2, r3
 8002426:	0092      	lsls	r2, r2, #2
 8002428:	4413      	add	r3, r2
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	b2da      	uxtb	r2, r3
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	f003 030f 	and.w	r3, r3, #15
 8002434:	b2db      	uxtb	r3, r3
 8002436:	4413      	add	r3, r2
 8002438:	b2db      	uxtb	r3, r3
 800243a:	4618      	mov	r0, r3
 800243c:	370c      	adds	r7, #12
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr

08002444 <RTC_Init>:
    return (w == 0) ? 7 : w;          /* 7=Sunday */
}

/* ---------- probe + init ---------- */
void RTC_Init(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b086      	sub	sp, #24
 8002448:	af04      	add	r7, sp, #16
    /* Probe 0x68 first, then 0x57 */
    if (HAL_I2C_IsDeviceReady(&hi2c2, DS3231_ADDR_68, 2, 50) == HAL_OK) {
 800244a:	2332      	movs	r3, #50	@ 0x32
 800244c:	2202      	movs	r2, #2
 800244e:	21d0      	movs	r1, #208	@ 0xd0
 8002450:	4822      	ldr	r0, [pc, #136]	@ (80024dc <RTC_Init+0x98>)
 8002452:	f003 fa9f 	bl	8005994 <HAL_I2C_IsDeviceReady>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d103      	bne.n	8002464 <RTC_Init+0x20>
        s_rtc_addr = DS3231_ADDR_68;
 800245c:	4b20      	ldr	r3, [pc, #128]	@ (80024e0 <RTC_Init+0x9c>)
 800245e:	22d0      	movs	r2, #208	@ 0xd0
 8002460:	801a      	strh	r2, [r3, #0]
 8002462:	e010      	b.n	8002486 <RTC_Init+0x42>
    } else if (HAL_I2C_IsDeviceReady(&hi2c2, DS3231_ADDR_57, 2, 50) == HAL_OK) {
 8002464:	2332      	movs	r3, #50	@ 0x32
 8002466:	2202      	movs	r2, #2
 8002468:	21ae      	movs	r1, #174	@ 0xae
 800246a:	481c      	ldr	r0, [pc, #112]	@ (80024dc <RTC_Init+0x98>)
 800246c:	f003 fa92 	bl	8005994 <HAL_I2C_IsDeviceReady>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d103      	bne.n	800247e <RTC_Init+0x3a>
        s_rtc_addr = DS3231_ADDR_57;
 8002476:	4b1a      	ldr	r3, [pc, #104]	@ (80024e0 <RTC_Init+0x9c>)
 8002478:	22ae      	movs	r2, #174	@ 0xae
 800247a:	801a      	strh	r2, [r3, #0]
 800247c:	e003      	b.n	8002486 <RTC_Init+0x42>
    } else {
        s_rtc_addr = 0; /* not found */
 800247e:	4b18      	ldr	r3, [pc, #96]	@ (80024e0 <RTC_Init+0x9c>)
 8002480:	2200      	movs	r2, #0
 8002482:	801a      	strh	r2, [r3, #0]
 8002484:	e027      	b.n	80024d6 <RTC_Init+0x92>
        return;
    }

    /* Clear CH (clock halt) bit if set (seconds @ reg 0x00, bit7) */
    uint8_t sec;
    if (HAL_I2C_Mem_Read(&hi2c2, s_rtc_addr, 0x00, 1, &sec, 1, HAL_MAX_DELAY) == HAL_OK) {
 8002486:	4b16      	ldr	r3, [pc, #88]	@ (80024e0 <RTC_Init+0x9c>)
 8002488:	8819      	ldrh	r1, [r3, #0]
 800248a:	f04f 33ff 	mov.w	r3, #4294967295
 800248e:	9302      	str	r3, [sp, #8]
 8002490:	2301      	movs	r3, #1
 8002492:	9301      	str	r3, [sp, #4]
 8002494:	1dfb      	adds	r3, r7, #7
 8002496:	9300      	str	r3, [sp, #0]
 8002498:	2301      	movs	r3, #1
 800249a:	2200      	movs	r2, #0
 800249c:	480f      	ldr	r0, [pc, #60]	@ (80024dc <RTC_Init+0x98>)
 800249e:	f003 f805 	bl	80054ac <HAL_I2C_Mem_Read>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d116      	bne.n	80024d6 <RTC_Init+0x92>
        if (sec & 0x80u) {
 80024a8:	79fb      	ldrb	r3, [r7, #7]
 80024aa:	b25b      	sxtb	r3, r3
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	da12      	bge.n	80024d6 <RTC_Init+0x92>
            sec &= 0x7Fu;
 80024b0:	79fb      	ldrb	r3, [r7, #7]
 80024b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	71fb      	strb	r3, [r7, #7]
            (void)HAL_I2C_Mem_Write(&hi2c2, s_rtc_addr, 0x00, 1, &sec, 1, HAL_MAX_DELAY);
 80024ba:	4b09      	ldr	r3, [pc, #36]	@ (80024e0 <RTC_Init+0x9c>)
 80024bc:	8819      	ldrh	r1, [r3, #0]
 80024be:	f04f 33ff 	mov.w	r3, #4294967295
 80024c2:	9302      	str	r3, [sp, #8]
 80024c4:	2301      	movs	r3, #1
 80024c6:	9301      	str	r3, [sp, #4]
 80024c8:	1dfb      	adds	r3, r7, #7
 80024ca:	9300      	str	r3, [sp, #0]
 80024cc:	2301      	movs	r3, #1
 80024ce:	2200      	movs	r2, #0
 80024d0:	4802      	ldr	r0, [pc, #8]	@ (80024dc <RTC_Init+0x98>)
 80024d2:	f002 fef1 	bl	80052b8 <HAL_I2C_Mem_Write>
        }
    }
}
 80024d6:	3708      	adds	r7, #8
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	20000190 	.word	0x20000190
 80024e0:	2000041c 	.word	0x2000041c

080024e4 <RTC_GetTimeDate>:
    RTC_SetTimeDate(sec, min, hour, dow, dom, month, year);
}

/* ---------- read time/date ---------- */
void RTC_GetTimeDate(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b088      	sub	sp, #32
 80024e8:	af04      	add	r7, sp, #16
    if (!s_rtc_addr) return;
 80024ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002614 <RTC_GetTimeDate+0x130>)
 80024ec:	881b      	ldrh	r3, [r3, #0]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f000 8089 	beq.w	8002606 <RTC_GetTimeDate+0x122>

    uint8_t r[7];
    if (HAL_I2C_Mem_Read(&hi2c2, s_rtc_addr, 0x00, 1, r, 7, HAL_MAX_DELAY) != HAL_OK) {
 80024f4:	4b47      	ldr	r3, [pc, #284]	@ (8002614 <RTC_GetTimeDate+0x130>)
 80024f6:	8819      	ldrh	r1, [r3, #0]
 80024f8:	f04f 33ff 	mov.w	r3, #4294967295
 80024fc:	9302      	str	r3, [sp, #8]
 80024fe:	2307      	movs	r3, #7
 8002500:	9301      	str	r3, [sp, #4]
 8002502:	1d3b      	adds	r3, r7, #4
 8002504:	9300      	str	r3, [sp, #0]
 8002506:	2301      	movs	r3, #1
 8002508:	2200      	movs	r2, #0
 800250a:	4843      	ldr	r0, [pc, #268]	@ (8002618 <RTC_GetTimeDate+0x134>)
 800250c:	f002 ffce 	bl	80054ac <HAL_I2C_Mem_Read>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d179      	bne.n	800260a <RTC_GetTimeDate+0x126>
        return;
    }

    /* Seconds / Minutes */
    time.seconds = bcd2dec(r[0] & 0x7Fu);
 8002516:	793b      	ldrb	r3, [r7, #4]
 8002518:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800251c:	b2db      	uxtb	r3, r3
 800251e:	4618      	mov	r0, r3
 8002520:	f7ff ff78 	bl	8002414 <bcd2dec>
 8002524:	4603      	mov	r3, r0
 8002526:	461a      	mov	r2, r3
 8002528:	4b3c      	ldr	r3, [pc, #240]	@ (800261c <RTC_GetTimeDate+0x138>)
 800252a:	701a      	strb	r2, [r3, #0]
    time.minutes = bcd2dec(r[1] & 0x7Fu);
 800252c:	797b      	ldrb	r3, [r7, #5]
 800252e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002532:	b2db      	uxtb	r3, r3
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff ff6d 	bl	8002414 <bcd2dec>
 800253a:	4603      	mov	r3, r0
 800253c:	461a      	mov	r2, r3
 800253e:	4b37      	ldr	r3, [pc, #220]	@ (800261c <RTC_GetTimeDate+0x138>)
 8002540:	705a      	strb	r2, [r3, #1]

    /* Hours: handle 12h or 24h formats robustly */
    if (r[2] & 0x40u) {
 8002542:	79bb      	ldrb	r3, [r7, #6]
 8002544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002548:	2b00      	cmp	r3, #0
 800254a:	d025      	beq.n	8002598 <RTC_GetTimeDate+0xb4>
        /* 12-hour mode: bit5 = AM/PM (1=PM), bits4..0 = 1..12 */
        uint8_t hr12 = bcd2dec(r[2] & 0x1Fu);
 800254c:	79bb      	ldrb	r3, [r7, #6]
 800254e:	f003 031f 	and.w	r3, r3, #31
 8002552:	b2db      	uxtb	r3, r3
 8002554:	4618      	mov	r0, r3
 8002556:	f7ff ff5d 	bl	8002414 <bcd2dec>
 800255a:	4603      	mov	r3, r0
 800255c:	73fb      	strb	r3, [r7, #15]
        uint8_t pm   = (r[2] & 0x20u) ? 1u : 0u;
 800255e:	79bb      	ldrb	r3, [r7, #6]
 8002560:	095b      	lsrs	r3, r3, #5
 8002562:	b2db      	uxtb	r3, r3
 8002564:	f003 0301 	and.w	r3, r3, #1
 8002568:	73bb      	strb	r3, [r7, #14]
        if (hr12 == 12) {
 800256a:	7bfb      	ldrb	r3, [r7, #15]
 800256c:	2b0c      	cmp	r3, #12
 800256e:	d108      	bne.n	8002582 <RTC_GetTimeDate+0x9e>
            time.hour = pm ? 12 : 0;      /* 12AM -> 0, 12PM -> 12 */
 8002570:	7bbb      	ldrb	r3, [r7, #14]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <RTC_GetTimeDate+0x96>
 8002576:	220c      	movs	r2, #12
 8002578:	e000      	b.n	800257c <RTC_GetTimeDate+0x98>
 800257a:	2200      	movs	r2, #0
 800257c:	4b27      	ldr	r3, [pc, #156]	@ (800261c <RTC_GetTimeDate+0x138>)
 800257e:	709a      	strb	r2, [r3, #2]
 8002580:	e015      	b.n	80025ae <RTC_GetTimeDate+0xca>
        } else {
            time.hour = pm ? (hr12 + 12) : hr12;
 8002582:	7bbb      	ldrb	r3, [r7, #14]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d003      	beq.n	8002590 <RTC_GetTimeDate+0xac>
 8002588:	7bfb      	ldrb	r3, [r7, #15]
 800258a:	330c      	adds	r3, #12
 800258c:	b2db      	uxtb	r3, r3
 800258e:	e000      	b.n	8002592 <RTC_GetTimeDate+0xae>
 8002590:	7bfb      	ldrb	r3, [r7, #15]
 8002592:	4a22      	ldr	r2, [pc, #136]	@ (800261c <RTC_GetTimeDate+0x138>)
 8002594:	7093      	strb	r3, [r2, #2]
 8002596:	e00a      	b.n	80025ae <RTC_GetTimeDate+0xca>
        }
    } else {
        /* 24-hour mode: bits5..0 are BCD hour */
        time.hour = bcd2dec(r[2] & 0x3Fu);
 8002598:	79bb      	ldrb	r3, [r7, #6]
 800259a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff ff37 	bl	8002414 <bcd2dec>
 80025a6:	4603      	mov	r3, r0
 80025a8:	461a      	mov	r2, r3
 80025aa:	4b1c      	ldr	r3, [pc, #112]	@ (800261c <RTC_GetTimeDate+0x138>)
 80025ac:	709a      	strb	r2, [r3, #2]
    }

    /* DOW / Date / Month / Year */
    time.dayofweek  = bcd2dec(r[3] & 0x07u);              /* 1..7 */
 80025ae:	79fb      	ldrb	r3, [r7, #7]
 80025b0:	f003 0307 	and.w	r3, r3, #7
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7ff ff2c 	bl	8002414 <bcd2dec>
 80025bc:	4603      	mov	r3, r0
 80025be:	461a      	mov	r2, r3
 80025c0:	4b16      	ldr	r3, [pc, #88]	@ (800261c <RTC_GetTimeDate+0x138>)
 80025c2:	70da      	strb	r2, [r3, #3]
    time.dayofmonth = bcd2dec(r[4] & 0x3Fu);              /* 1..31 */
 80025c4:	7a3b      	ldrb	r3, [r7, #8]
 80025c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff ff21 	bl	8002414 <bcd2dec>
 80025d2:	4603      	mov	r3, r0
 80025d4:	461a      	mov	r2, r3
 80025d6:	4b11      	ldr	r3, [pc, #68]	@ (800261c <RTC_GetTimeDate+0x138>)
 80025d8:	711a      	strb	r2, [r3, #4]
    time.month      = bcd2dec(r[5] & 0x1Fu);              /* 1..12 (ignore century) */
 80025da:	7a7b      	ldrb	r3, [r7, #9]
 80025dc:	f003 031f 	and.w	r3, r3, #31
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7ff ff16 	bl	8002414 <bcd2dec>
 80025e8:	4603      	mov	r3, r0
 80025ea:	461a      	mov	r2, r3
 80025ec:	4b0b      	ldr	r3, [pc, #44]	@ (800261c <RTC_GetTimeDate+0x138>)
 80025ee:	715a      	strb	r2, [r3, #5]
    time.year       = 2000u + bcd2dec(r[6]);              /* 2000..2099 */
 80025f0:	7abb      	ldrb	r3, [r7, #10]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff ff0e 	bl	8002414 <bcd2dec>
 80025f8:	4603      	mov	r3, r0
 80025fa:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80025fe:	b29a      	uxth	r2, r3
 8002600:	4b06      	ldr	r3, [pc, #24]	@ (800261c <RTC_GetTimeDate+0x138>)
 8002602:	80da      	strh	r2, [r3, #6]
 8002604:	e002      	b.n	800260c <RTC_GetTimeDate+0x128>
    if (!s_rtc_addr) return;
 8002606:	bf00      	nop
 8002608:	e000      	b.n	800260c <RTC_GetTimeDate+0x128>
        return;
 800260a:	bf00      	nop
}
 800260c:	3710      	adds	r7, #16
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	2000041c 	.word	0x2000041c
 8002618:	20000190 	.word	0x20000190
 800261c:	20000414 	.word	0x20000414

08002620 <lcd_line>:
static uint16_t edit_search_gap_s = 60, edit_search_dry_s = 10;
static uint16_t edit_twist_on_s = 5, edit_twist_off_s = 5;
static uint16_t edit_countdown_min = 5;

/* ===== LCD Helpers ===== */
static inline void lcd_line(uint8_t row, const char* s) {
 8002620:	b580      	push	{r7, lr}
 8002622:	b088      	sub	sp, #32
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	6039      	str	r1, [r7, #0]
 800262a:	71fb      	strb	r3, [r7, #7]
    char ln[17];
    snprintf(ln, sizeof(ln), "%-16.16s", s);
 800262c:	f107 000c 	add.w	r0, r7, #12
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	4a09      	ldr	r2, [pc, #36]	@ (8002658 <lcd_line+0x38>)
 8002634:	2111      	movs	r1, #17
 8002636:	f005 ff9b 	bl	8008570 <sniprintf>
    lcd_put_cur(row, 0);
 800263a:	79fb      	ldrb	r3, [r7, #7]
 800263c:	2100      	movs	r1, #0
 800263e:	4618      	mov	r0, r3
 8002640:	f7fe fd18 	bl	8001074 <lcd_put_cur>
    lcd_send_string(ln);
 8002644:	f107 030c 	add.w	r3, r7, #12
 8002648:	4618      	mov	r0, r3
 800264a:	f7fe fd35 	bl	80010b8 <lcd_send_string>
}
 800264e:	bf00      	nop
 8002650:	3720      	adds	r7, #32
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	08009048 	.word	0x08009048

0800265c <lcd_line0>:
static inline void lcd_line0(const char* s){ lcd_line(0,s); }
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6879      	ldr	r1, [r7, #4]
 8002666:	2000      	movs	r0, #0
 8002668:	f7ff ffda 	bl	8002620 <lcd_line>
 800266c:	bf00      	nop
 800266e:	3708      	adds	r7, #8
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <lcd_line1>:
static inline void lcd_line1(const char* s){ lcd_line(1,s); }
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	6879      	ldr	r1, [r7, #4]
 800267e:	2001      	movs	r0, #1
 8002680:	f7ff ffce 	bl	8002620 <lcd_line>
 8002684:	bf00      	nop
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}

0800268c <refreshInactivityTimer>:

/* ===== Utilities ===== */
static void refreshInactivityTimer(void){ lastUserAction = HAL_GetTick(); }
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
 8002690:	f001 fbec 	bl	8003e6c <HAL_GetTick>
 8002694:	4603      	mov	r3, r0
 8002696:	4a02      	ldr	r2, [pc, #8]	@ (80026a0 <refreshInactivityTimer+0x14>)
 8002698:	6013      	str	r3, [r2, #0]
 800269a:	bf00      	nop
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	2000042c 	.word	0x2000042c

080026a4 <goto_menu_top>:
static void goto_menu_top(void){ menu_idx = 0; menu_view_top = 0; }
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	4b04      	ldr	r3, [pc, #16]	@ (80026bc <goto_menu_top+0x18>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	4b04      	ldr	r3, [pc, #16]	@ (80026c0 <goto_menu_top+0x1c>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr
 80026bc:	20000434 	.word	0x20000434
 80026c0:	20000438 	.word	0x20000438

080026c4 <format_menu_line>:

/* ===== Helper: format menu line ===== */
static void format_menu_line(char* buf, size_t bufsize, int idx, bool selected){
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b08c      	sub	sp, #48	@ 0x30
 80026c8:	af02      	add	r7, sp, #8
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
 80026d0:	70fb      	strb	r3, [r7, #3]
    if (idx < MAIN_MENU_COUNT && idx >= 0) {
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2b06      	cmp	r3, #6
 80026d6:	d820      	bhi.n	800271a <format_menu_line+0x56>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	db1d      	blt.n	800271a <format_menu_line+0x56>
        char prefix = selected ? '>' : ' ';
 80026de:	78fb      	ldrb	r3, [r7, #3]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d001      	beq.n	80026e8 <format_menu_line+0x24>
 80026e4:	233e      	movs	r3, #62	@ 0x3e
 80026e6:	e000      	b.n	80026ea <format_menu_line+0x26>
 80026e8:	2320      	movs	r3, #32
 80026ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        char item[16];
        snprintf(item, sizeof(item), "%-15.15s", main_menu[idx]);
 80026ee:	4a10      	ldr	r2, [pc, #64]	@ (8002730 <format_menu_line+0x6c>)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026f6:	f107 0014 	add.w	r0, r7, #20
 80026fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002734 <format_menu_line+0x70>)
 80026fc:	2110      	movs	r1, #16
 80026fe:	f005 ff37 	bl	8008570 <sniprintf>
        snprintf(buf, bufsize, "%c%s", prefix, item);
 8002702:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002706:	f107 0314 	add.w	r3, r7, #20
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	4613      	mov	r3, r2
 800270e:	4a0a      	ldr	r2, [pc, #40]	@ (8002738 <format_menu_line+0x74>)
 8002710:	68b9      	ldr	r1, [r7, #8]
 8002712:	68f8      	ldr	r0, [r7, #12]
 8002714:	f005 ff2c 	bl	8008570 <sniprintf>
    if (idx < MAIN_MENU_COUNT && idx >= 0) {
 8002718:	e005      	b.n	8002726 <format_menu_line+0x62>
    } else {
        snprintf(buf, bufsize, "                ");
 800271a:	4a08      	ldr	r2, [pc, #32]	@ (800273c <format_menu_line+0x78>)
 800271c:	68b9      	ldr	r1, [r7, #8]
 800271e:	68f8      	ldr	r0, [r7, #12]
 8002720:	f005 ff26 	bl	8008570 <sniprintf>
    }
}
 8002724:	bf00      	nop
 8002726:	bf00      	nop
 8002728:	3728      	adds	r7, #40	@ 0x28
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	2000002c 	.word	0x2000002c
 8002734:	08009054 	.word	0x08009054
 8002738:	08009060 	.word	0x08009060
 800273c:	08009068 	.word	0x08009068

08002740 <show_welcome>:

/* ===== Render functions ===== */

static void show_welcome(void){
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
    lcd_clear();
 8002744:	f7fe fc89 	bl	800105a <lcd_clear>
    lcd_line0("  Welcome to ");
 8002748:	4803      	ldr	r0, [pc, #12]	@ (8002758 <show_welcome+0x18>)
 800274a:	f7ff ff87 	bl	800265c <lcd_line0>
    lcd_line1("   HELONIX   ");
 800274e:	4803      	ldr	r0, [pc, #12]	@ (800275c <show_welcome+0x1c>)
 8002750:	f7ff ff90 	bl	8002674 <lcd_line1>
}
 8002754:	bf00      	nop
 8002756:	bd80      	pop	{r7, pc}
 8002758:	0800907c 	.word	0x0800907c
 800275c:	0800908c 	.word	0x0800908c

08002760 <show_dash>:

static void show_dash(void) {
 8002760:	b580      	push	{r7, lr}
 8002762:	b08e      	sub	sp, #56	@ 0x38
 8002764:	af00      	add	r7, sp, #0
    char line0[17], line1[17];
    // Motor status
    const char *motor = Motor_GetStatus() ? "ON" : "OFF";
 8002766:	f7ff fd3b 	bl	80021e0 <Motor_GetStatus>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <show_dash+0x14>
 8002770:	4b2a      	ldr	r3, [pc, #168]	@ (800281c <show_dash+0xbc>)
 8002772:	e000      	b.n	8002776 <show_dash+0x16>
 8002774:	4b2a      	ldr	r3, [pc, #168]	@ (8002820 <show_dash+0xc0>)
 8002776:	62bb      	str	r3, [r7, #40]	@ 0x28
    snprintf(line0,sizeof(line0),"Motor:%-3s",motor);
 8002778:	f107 0014 	add.w	r0, r7, #20
 800277c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800277e:	4a29      	ldr	r2, [pc, #164]	@ (8002824 <show_dash+0xc4>)
 8002780:	2111      	movs	r1, #17
 8002782:	f005 fef5 	bl	8008570 <sniprintf>

    // Water level based on count of sensors 0–4 reading <0.1V
    int submergedCount = 0;
 8002786:	2300      	movs	r3, #0
 8002788:	637b      	str	r3, [r7, #52]	@ 0x34
    for (int i=0; i<5; i++) {
 800278a:	2300      	movs	r3, #0
 800278c:	633b      	str	r3, [r7, #48]	@ 0x30
 800278e:	e012      	b.n	80027b6 <show_dash+0x56>
        if (adcData.voltages[i] < 0.1f) submergedCount++;
 8002790:	4a25      	ldr	r2, [pc, #148]	@ (8002828 <show_dash+0xc8>)
 8002792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002794:	3302      	adds	r3, #2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	4413      	add	r3, r2
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	4923      	ldr	r1, [pc, #140]	@ (800282c <show_dash+0xcc>)
 800279e:	4618      	mov	r0, r3
 80027a0:	f7fd ff92 	bl	80006c8 <__aeabi_fcmplt>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d002      	beq.n	80027b0 <show_dash+0x50>
 80027aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027ac:	3301      	adds	r3, #1
 80027ae:	637b      	str	r3, [r7, #52]	@ 0x34
    for (int i=0; i<5; i++) {
 80027b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027b2:	3301      	adds	r3, #1
 80027b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80027b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027b8:	2b04      	cmp	r3, #4
 80027ba:	dde9      	ble.n	8002790 <show_dash+0x30>
    }

    const char *level;
    switch (submergedCount) {
 80027bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027be:	2b03      	cmp	r3, #3
 80027c0:	d816      	bhi.n	80027f0 <show_dash+0x90>
 80027c2:	a201      	add	r2, pc, #4	@ (adr r2, 80027c8 <show_dash+0x68>)
 80027c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027c8:	080027d9 	.word	0x080027d9
 80027cc:	080027df 	.word	0x080027df
 80027d0:	080027e5 	.word	0x080027e5
 80027d4:	080027eb 	.word	0x080027eb
        case 0:  level = "EMPTY"; break;
 80027d8:	4b15      	ldr	r3, [pc, #84]	@ (8002830 <show_dash+0xd0>)
 80027da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027dc:	e00b      	b.n	80027f6 <show_dash+0x96>
        case 1:  level = "LOW";   break;
 80027de:	4b15      	ldr	r3, [pc, #84]	@ (8002834 <show_dash+0xd4>)
 80027e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027e2:	e008      	b.n	80027f6 <show_dash+0x96>
        case 2:  level = "HALF";  break;
 80027e4:	4b14      	ldr	r3, [pc, #80]	@ (8002838 <show_dash+0xd8>)
 80027e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027e8:	e005      	b.n	80027f6 <show_dash+0x96>
        case 3:  level = "3/4";   break;
 80027ea:	4b14      	ldr	r3, [pc, #80]	@ (800283c <show_dash+0xdc>)
 80027ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027ee:	e002      	b.n	80027f6 <show_dash+0x96>
        default: level = "FULL";  break;
 80027f0:	4b13      	ldr	r3, [pc, #76]	@ (8002840 <show_dash+0xe0>)
 80027f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027f4:	bf00      	nop
    }

    snprintf(line1,sizeof(line1),"Water:%-5s",level);
 80027f6:	4638      	mov	r0, r7
 80027f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027fa:	4a12      	ldr	r2, [pc, #72]	@ (8002844 <show_dash+0xe4>)
 80027fc:	2111      	movs	r1, #17
 80027fe:	f005 feb7 	bl	8008570 <sniprintf>

    lcd_line0(line0);
 8002802:	f107 0314 	add.w	r3, r7, #20
 8002806:	4618      	mov	r0, r3
 8002808:	f7ff ff28 	bl	800265c <lcd_line0>
    lcd_line1(line1);
 800280c:	463b      	mov	r3, r7
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff ff30 	bl	8002674 <lcd_line1>

}
 8002814:	bf00      	nop
 8002816:	3738      	adds	r7, #56	@ 0x38
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	0800909c 	.word	0x0800909c
 8002820:	080090a0 	.word	0x080090a0
 8002824:	080090a4 	.word	0x080090a4
 8002828:	200002e0 	.word	0x200002e0
 800282c:	3dcccccd 	.word	0x3dcccccd
 8002830:	080090b0 	.word	0x080090b0
 8002834:	080090b8 	.word	0x080090b8
 8002838:	080090bc 	.word	0x080090bc
 800283c:	080090c4 	.word	0x080090c4
 8002840:	080090c8 	.word	0x080090c8
 8002844:	080090d0 	.word	0x080090d0

08002848 <show_menu>:

static void show_menu(void){
 8002848:	b580      	push	{r7, lr}
 800284a:	b08a      	sub	sp, #40	@ 0x28
 800284c:	af00      	add	r7, sp, #0
    char line0[17], line1[17];
    if (menu_idx < menu_view_top) menu_view_top = menu_idx;
 800284e:	4b2a      	ldr	r3, [pc, #168]	@ (80028f8 <show_menu+0xb0>)
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	4b2a      	ldr	r3, [pc, #168]	@ (80028fc <show_menu+0xb4>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	429a      	cmp	r2, r3
 8002858:	da04      	bge.n	8002864 <show_menu+0x1c>
 800285a:	4b27      	ldr	r3, [pc, #156]	@ (80028f8 <show_menu+0xb0>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a27      	ldr	r2, [pc, #156]	@ (80028fc <show_menu+0xb4>)
 8002860:	6013      	str	r3, [r2, #0]
 8002862:	e00b      	b.n	800287c <show_menu+0x34>
    else if (menu_idx > menu_view_top+1) menu_view_top = menu_idx-1;
 8002864:	4b25      	ldr	r3, [pc, #148]	@ (80028fc <show_menu+0xb4>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	1c5a      	adds	r2, r3, #1
 800286a:	4b23      	ldr	r3, [pc, #140]	@ (80028f8 <show_menu+0xb0>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	429a      	cmp	r2, r3
 8002870:	da04      	bge.n	800287c <show_menu+0x34>
 8002872:	4b21      	ldr	r3, [pc, #132]	@ (80028f8 <show_menu+0xb0>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	3b01      	subs	r3, #1
 8002878:	4a20      	ldr	r2, [pc, #128]	@ (80028fc <show_menu+0xb4>)
 800287a:	6013      	str	r3, [r2, #0]
    format_menu_line(line0,sizeof(line0),menu_view_top,menu_idx==menu_view_top && cursorVisible);
 800287c:	4b1f      	ldr	r3, [pc, #124]	@ (80028fc <show_menu+0xb4>)
 800287e:	6819      	ldr	r1, [r3, #0]
 8002880:	4b1d      	ldr	r3, [pc, #116]	@ (80028f8 <show_menu+0xb0>)
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	4b1d      	ldr	r3, [pc, #116]	@ (80028fc <show_menu+0xb4>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	429a      	cmp	r2, r3
 800288a:	d105      	bne.n	8002898 <show_menu+0x50>
 800288c:	4b1c      	ldr	r3, [pc, #112]	@ (8002900 <show_menu+0xb8>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <show_menu+0x50>
 8002894:	2301      	movs	r3, #1
 8002896:	e000      	b.n	800289a <show_menu+0x52>
 8002898:	2300      	movs	r3, #0
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	f107 0014 	add.w	r0, r7, #20
 80028a4:	460a      	mov	r2, r1
 80028a6:	2111      	movs	r1, #17
 80028a8:	f7ff ff0c 	bl	80026c4 <format_menu_line>
    format_menu_line(line1,sizeof(line1),menu_view_top+1,menu_idx==(menu_view_top+1) && cursorVisible);
 80028ac:	4b13      	ldr	r3, [pc, #76]	@ (80028fc <show_menu+0xb4>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	1c59      	adds	r1, r3, #1
 80028b2:	4b12      	ldr	r3, [pc, #72]	@ (80028fc <show_menu+0xb4>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	1c5a      	adds	r2, r3, #1
 80028b8:	4b0f      	ldr	r3, [pc, #60]	@ (80028f8 <show_menu+0xb0>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d105      	bne.n	80028cc <show_menu+0x84>
 80028c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002900 <show_menu+0xb8>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <show_menu+0x84>
 80028c8:	2301      	movs	r3, #1
 80028ca:	e000      	b.n	80028ce <show_menu+0x86>
 80028cc:	2300      	movs	r3, #0
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	4638      	mov	r0, r7
 80028d6:	460a      	mov	r2, r1
 80028d8:	2111      	movs	r1, #17
 80028da:	f7ff fef3 	bl	80026c4 <format_menu_line>
    lcd_line0(line0);
 80028de:	f107 0314 	add.w	r3, r7, #20
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7ff feba 	bl	800265c <lcd_line0>
    lcd_line1(line1);
 80028e8:	463b      	mov	r3, r7
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7ff fec2 	bl	8002674 <lcd_line1>
}
 80028f0:	bf00      	nop
 80028f2:	3728      	adds	r7, #40	@ 0x28
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	20000434 	.word	0x20000434
 80028fc:	20000438 	.word	0x20000438
 8002900:	2000002b 	.word	0x2000002b

08002904 <show_manual>:

static void show_manual(void){
 8002904:	b580      	push	{r7, lr}
 8002906:	b08a      	sub	sp, #40	@ 0x28
 8002908:	af00      	add	r7, sp, #0
    char line0[17], line1[17];
    snprintf(line0,sizeof(line0),"Manual Mode");
 800290a:	f107 0314 	add.w	r3, r7, #20
 800290e:	4a12      	ldr	r2, [pc, #72]	@ (8002958 <show_manual+0x54>)
 8002910:	2111      	movs	r1, #17
 8002912:	4618      	mov	r0, r3
 8002914:	f005 fe2c 	bl	8008570 <sniprintf>
    if (Motor_GetStatus()) snprintf(line1,sizeof(line1),">Stop     Back");
 8002918:	f7ff fc62 	bl	80021e0 <Motor_GetStatus>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d006      	beq.n	8002930 <show_manual+0x2c>
 8002922:	463b      	mov	r3, r7
 8002924:	4a0d      	ldr	r2, [pc, #52]	@ (800295c <show_manual+0x58>)
 8002926:	2111      	movs	r1, #17
 8002928:	4618      	mov	r0, r3
 800292a:	f005 fe21 	bl	8008570 <sniprintf>
 800292e:	e005      	b.n	800293c <show_manual+0x38>
    else snprintf(line1,sizeof(line1),">Start    Back");
 8002930:	463b      	mov	r3, r7
 8002932:	4a0b      	ldr	r2, [pc, #44]	@ (8002960 <show_manual+0x5c>)
 8002934:	2111      	movs	r1, #17
 8002936:	4618      	mov	r0, r3
 8002938:	f005 fe1a 	bl	8008570 <sniprintf>
    lcd_line0(line0);
 800293c:	f107 0314 	add.w	r3, r7, #20
 8002940:	4618      	mov	r0, r3
 8002942:	f7ff fe8b 	bl	800265c <lcd_line0>
    lcd_line1(line1);
 8002946:	463b      	mov	r3, r7
 8002948:	4618      	mov	r0, r3
 800294a:	f7ff fe93 	bl	8002674 <lcd_line1>
}
 800294e:	bf00      	nop
 8002950:	3728      	adds	r7, #40	@ 0x28
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	08008fec 	.word	0x08008fec
 800295c:	080090dc 	.word	0x080090dc
 8002960:	080090ec 	.word	0x080090ec

08002964 <show_semi_auto>:

static void show_semi_auto(void){
 8002964:	b580      	push	{r7, lr}
 8002966:	b08a      	sub	sp, #40	@ 0x28
 8002968:	af00      	add	r7, sp, #0
    char line0[17], line1[17];
    snprintf(line0,sizeof(line0),"Semi-Auto Mode");
 800296a:	f107 0314 	add.w	r3, r7, #20
 800296e:	4a11      	ldr	r2, [pc, #68]	@ (80029b4 <show_semi_auto+0x50>)
 8002970:	2111      	movs	r1, #17
 8002972:	4618      	mov	r0, r3
 8002974:	f005 fdfc 	bl	8008570 <sniprintf>
    if (semiAutoEnabled) snprintf(line1,sizeof(line1),">Disable  Back");
 8002978:	4b0f      	ldr	r3, [pc, #60]	@ (80029b8 <show_semi_auto+0x54>)
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d006      	beq.n	800298e <show_semi_auto+0x2a>
 8002980:	463b      	mov	r3, r7
 8002982:	4a0e      	ldr	r2, [pc, #56]	@ (80029bc <show_semi_auto+0x58>)
 8002984:	2111      	movs	r1, #17
 8002986:	4618      	mov	r0, r3
 8002988:	f005 fdf2 	bl	8008570 <sniprintf>
 800298c:	e005      	b.n	800299a <show_semi_auto+0x36>
    else snprintf(line1,sizeof(line1),">Enable   Back");
 800298e:	463b      	mov	r3, r7
 8002990:	4a0b      	ldr	r2, [pc, #44]	@ (80029c0 <show_semi_auto+0x5c>)
 8002992:	2111      	movs	r1, #17
 8002994:	4618      	mov	r0, r3
 8002996:	f005 fdeb 	bl	8008570 <sniprintf>
    lcd_line0(line0);
 800299a:	f107 0314 	add.w	r3, r7, #20
 800299e:	4618      	mov	r0, r3
 80029a0:	f7ff fe5c 	bl	800265c <lcd_line0>
    lcd_line1(line1);
 80029a4:	463b      	mov	r3, r7
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff fe64 	bl	8002674 <lcd_line1>
}
 80029ac:	bf00      	nop
 80029ae:	3728      	adds	r7, #40	@ 0x28
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	08008ff8 	.word	0x08008ff8
 80029b8:	20000430 	.word	0x20000430
 80029bc:	080090fc 	.word	0x080090fc
 80029c0:	0800910c 	.word	0x0800910c

080029c4 <show_timer>:

static void show_timer(void){
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b08c      	sub	sp, #48	@ 0x30
 80029c8:	af02      	add	r7, sp, #8
    char l0[17], l1[17];
    snprintf(l0,sizeof(l0),"T1 ON %02d:%02d",edit_timer_on_h,edit_timer_on_m);
 80029ca:	4b13      	ldr	r3, [pc, #76]	@ (8002a18 <show_timer+0x54>)
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	461a      	mov	r2, r3
 80029d0:	4b12      	ldr	r3, [pc, #72]	@ (8002a1c <show_timer+0x58>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	f107 0014 	add.w	r0, r7, #20
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	4613      	mov	r3, r2
 80029dc:	4a10      	ldr	r2, [pc, #64]	@ (8002a20 <show_timer+0x5c>)
 80029de:	2111      	movs	r1, #17
 80029e0:	f005 fdc6 	bl	8008570 <sniprintf>
    snprintf(l1,sizeof(l1),"T1 OFF %02d:%02d",edit_timer_off_h,edit_timer_off_m);
 80029e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002a24 <show_timer+0x60>)
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	461a      	mov	r2, r3
 80029ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002a28 <show_timer+0x64>)
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	4638      	mov	r0, r7
 80029f0:	9300      	str	r3, [sp, #0]
 80029f2:	4613      	mov	r3, r2
 80029f4:	4a0d      	ldr	r2, [pc, #52]	@ (8002a2c <show_timer+0x68>)
 80029f6:	2111      	movs	r1, #17
 80029f8:	f005 fdba 	bl	8008570 <sniprintf>
    lcd_line0(l0);
 80029fc:	f107 0314 	add.w	r3, r7, #20
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff fe2b 	bl	800265c <lcd_line0>
    lcd_line1(l1);
 8002a06:	463b      	mov	r3, r7
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff fe33 	bl	8002674 <lcd_line1>
}
 8002a0e:	bf00      	nop
 8002a10:	3728      	adds	r7, #40	@ 0x28
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	20000048 	.word	0x20000048
 8002a1c:	20000049 	.word	0x20000049
 8002a20:	0800911c 	.word	0x0800911c
 8002a24:	2000004a 	.word	0x2000004a
 8002a28:	2000004b 	.word	0x2000004b
 8002a2c:	0800912c 	.word	0x0800912c

08002a30 <show_search>:

static void show_search(void){
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b08c      	sub	sp, #48	@ 0x30
 8002a34:	af02      	add	r7, sp, #8
    char l0[17], l1[17];
    snprintf(l0,sizeof(l0),"Gap:%3ds Dry:%3ds",edit_search_gap_s,edit_search_dry_s);
 8002a36:	4b10      	ldr	r3, [pc, #64]	@ (8002a78 <show_search+0x48>)
 8002a38:	881b      	ldrh	r3, [r3, #0]
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a7c <show_search+0x4c>)
 8002a3e:	881b      	ldrh	r3, [r3, #0]
 8002a40:	f107 0014 	add.w	r0, r7, #20
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	4613      	mov	r3, r2
 8002a48:	4a0d      	ldr	r2, [pc, #52]	@ (8002a80 <show_search+0x50>)
 8002a4a:	2111      	movs	r1, #17
 8002a4c:	f005 fd90 	bl	8008570 <sniprintf>
    snprintf(l1,sizeof(l1),">Edit     Back");
 8002a50:	463b      	mov	r3, r7
 8002a52:	4a0c      	ldr	r2, [pc, #48]	@ (8002a84 <show_search+0x54>)
 8002a54:	2111      	movs	r1, #17
 8002a56:	4618      	mov	r0, r3
 8002a58:	f005 fd8a 	bl	8008570 <sniprintf>
    lcd_line0(l0);
 8002a5c:	f107 0314 	add.w	r3, r7, #20
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff fdfb 	bl	800265c <lcd_line0>
    lcd_line1(l1);
 8002a66:	463b      	mov	r3, r7
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff fe03 	bl	8002674 <lcd_line1>
}
 8002a6e:	bf00      	nop
 8002a70:	3728      	adds	r7, #40	@ 0x28
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	2000004c 	.word	0x2000004c
 8002a7c:	2000004e 	.word	0x2000004e
 8002a80:	08009140 	.word	0x08009140
 8002a84:	08009154 	.word	0x08009154

08002a88 <show_countdown>:

static void show_countdown(void){
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b090      	sub	sp, #64	@ 0x40
 8002a8c:	af02      	add	r7, sp, #8
    char l0[17], l1[17];
    if (countdownActive) {
 8002a8e:	4b1f      	ldr	r3, [pc, #124]	@ (8002b0c <show_countdown+0x84>)
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d01e      	beq.n	8002ad6 <show_countdown+0x4e>
        uint32_t sec = countdownDuration;
 8002a98:	4b1d      	ldr	r3, [pc, #116]	@ (8002b10 <show_countdown+0x88>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	637b      	str	r3, [r7, #52]	@ 0x34
        uint32_t min = sec/60;
 8002a9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002aa0:	4a1c      	ldr	r2, [pc, #112]	@ (8002b14 <show_countdown+0x8c>)
 8002aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa6:	095b      	lsrs	r3, r3, #5
 8002aa8:	633b      	str	r3, [r7, #48]	@ 0x30
        uint32_t s = sec%60;
 8002aaa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002aac:	4b19      	ldr	r3, [pc, #100]	@ (8002b14 <show_countdown+0x8c>)
 8002aae:	fba3 1302 	umull	r1, r3, r3, r2
 8002ab2:	0959      	lsrs	r1, r3, #5
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	011b      	lsls	r3, r3, #4
 8002ab8:	1a5b      	subs	r3, r3, r1
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        snprintf(l0,sizeof(l0),"Count %02d:%02d",(int)min,(int)s);
 8002ac0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ac4:	f107 0018 	add.w	r0, r7, #24
 8002ac8:	9300      	str	r3, [sp, #0]
 8002aca:	4613      	mov	r3, r2
 8002acc:	4a12      	ldr	r2, [pc, #72]	@ (8002b18 <show_countdown+0x90>)
 8002ace:	2111      	movs	r1, #17
 8002ad0:	f005 fd4e 	bl	8008570 <sniprintf>
 8002ad4:	e006      	b.n	8002ae4 <show_countdown+0x5c>
    } else {
        snprintf(l0,sizeof(l0),"Countdown Inact");
 8002ad6:	f107 0318 	add.w	r3, r7, #24
 8002ada:	4a10      	ldr	r2, [pc, #64]	@ (8002b1c <show_countdown+0x94>)
 8002adc:	2111      	movs	r1, #17
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f005 fd46 	bl	8008570 <sniprintf>
    }
    snprintf(l1,sizeof(l1),">Set Start Back");
 8002ae4:	1d3b      	adds	r3, r7, #4
 8002ae6:	4a0e      	ldr	r2, [pc, #56]	@ (8002b20 <show_countdown+0x98>)
 8002ae8:	2111      	movs	r1, #17
 8002aea:	4618      	mov	r0, r3
 8002aec:	f005 fd40 	bl	8008570 <sniprintf>
    lcd_line0(l0);
 8002af0:	f107 0318 	add.w	r3, r7, #24
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff fdb1 	bl	800265c <lcd_line0>
    lcd_line1(l1);
 8002afa:	1d3b      	adds	r3, r7, #4
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7ff fdb9 	bl	8002674 <lcd_line1>
}
 8002b02:	bf00      	nop
 8002b04:	3738      	adds	r7, #56	@ 0x38
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	200003b1 	.word	0x200003b1
 8002b10:	200003b4 	.word	0x200003b4
 8002b14:	88888889 	.word	0x88888889
 8002b18:	08009164 	.word	0x08009164
 8002b1c:	08009174 	.word	0x08009174
 8002b20:	08009184 	.word	0x08009184

08002b24 <show_twist>:

static void show_twist(void){
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b08a      	sub	sp, #40	@ 0x28
 8002b28:	af00      	add	r7, sp, #0
    char l0[17], l1[17];
    snprintf(l0,sizeof(l0),"Twist ON:%3ds",edit_twist_on_s);
 8002b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b64 <show_twist+0x40>)
 8002b2c:	881b      	ldrh	r3, [r3, #0]
 8002b2e:	f107 0014 	add.w	r0, r7, #20
 8002b32:	4a0d      	ldr	r2, [pc, #52]	@ (8002b68 <show_twist+0x44>)
 8002b34:	2111      	movs	r1, #17
 8002b36:	f005 fd1b 	bl	8008570 <sniprintf>
    snprintf(l1,sizeof(l1),"Twist OFF:%3ds",edit_twist_off_s);
 8002b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8002b6c <show_twist+0x48>)
 8002b3c:	881b      	ldrh	r3, [r3, #0]
 8002b3e:	4638      	mov	r0, r7
 8002b40:	4a0b      	ldr	r2, [pc, #44]	@ (8002b70 <show_twist+0x4c>)
 8002b42:	2111      	movs	r1, #17
 8002b44:	f005 fd14 	bl	8008570 <sniprintf>
    lcd_line0(l0);
 8002b48:	f107 0314 	add.w	r3, r7, #20
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff fd85 	bl	800265c <lcd_line0>
    lcd_line1(l1);
 8002b52:	463b      	mov	r3, r7
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7ff fd8d 	bl	8002674 <lcd_line1>
}
 8002b5a:	bf00      	nop
 8002b5c:	3728      	adds	r7, #40	@ 0x28
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	20000050 	.word	0x20000050
 8002b68:	08009194 	.word	0x08009194
 8002b6c:	20000052 	.word	0x20000052
 8002b70:	080091a4 	.word	0x080091a4

08002b74 <apply_search_settings>:
/* === apply + rest of code remains the same (no changes needed) === */
// (keep your Screen_Update, Screen_Init, Screen_HandleButton etc. logic untouched)
// Just keep all snprintf() lines trimmed to <=16 characters like above

/* ===== Apply functions (write edits to real settings) ===== */
static void apply_search_settings(void){
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
    searchSettings.testingGapSeconds = edit_search_gap_s;
 8002b78:	4b05      	ldr	r3, [pc, #20]	@ (8002b90 <apply_search_settings+0x1c>)
 8002b7a:	881a      	ldrh	r2, [r3, #0]
 8002b7c:	4b05      	ldr	r3, [pc, #20]	@ (8002b94 <apply_search_settings+0x20>)
 8002b7e:	805a      	strh	r2, [r3, #2]
    searchSettings.dryRunTimeSeconds = edit_search_dry_s;
 8002b80:	4b05      	ldr	r3, [pc, #20]	@ (8002b98 <apply_search_settings+0x24>)
 8002b82:	881a      	ldrh	r2, [r3, #0]
 8002b84:	4b03      	ldr	r3, [pc, #12]	@ (8002b94 <apply_search_settings+0x20>)
 8002b86:	809a      	strh	r2, [r3, #4]
    // If you need to call any apply function or save to non-volatile, do it here.
}
 8002b88:	bf00      	nop
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bc80      	pop	{r7}
 8002b8e:	4770      	bx	lr
 8002b90:	2000004c 	.word	0x2000004c
 8002b94:	2000001c 	.word	0x2000001c
 8002b98:	2000004e 	.word	0x2000004e

08002b9c <apply_twist_settings>:

static void apply_twist_settings(void){
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
    twistSettings.onDurationSeconds = edit_twist_on_s;
 8002ba0:	4b05      	ldr	r3, [pc, #20]	@ (8002bb8 <apply_twist_settings+0x1c>)
 8002ba2:	881a      	ldrh	r2, [r3, #0]
 8002ba4:	4b05      	ldr	r3, [pc, #20]	@ (8002bbc <apply_twist_settings+0x20>)
 8002ba6:	805a      	strh	r2, [r3, #2]
    twistSettings.offDurationSeconds = edit_twist_off_s;
 8002ba8:	4b05      	ldr	r3, [pc, #20]	@ (8002bc0 <apply_twist_settings+0x24>)
 8002baa:	881a      	ldrh	r2, [r3, #0]
 8002bac:	4b03      	ldr	r3, [pc, #12]	@ (8002bbc <apply_twist_settings+0x20>)
 8002bae:	809a      	strh	r2, [r3, #4]
}
 8002bb0:	bf00      	nop
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bc80      	pop	{r7}
 8002bb6:	4770      	bx	lr
 8002bb8:	20000050 	.word	0x20000050
 8002bbc:	20000024 	.word	0x20000024
 8002bc0:	20000052 	.word	0x20000052

08002bc4 <apply_countdown_settings>:

static void apply_countdown_settings(void){
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
    countdownDuration = (uint32_t)edit_countdown_min * 60u;
 8002bc8:	4b06      	ldr	r3, [pc, #24]	@ (8002be4 <apply_countdown_settings+0x20>)
 8002bca:	881b      	ldrh	r3, [r3, #0]
 8002bcc:	461a      	mov	r2, r3
 8002bce:	4613      	mov	r3, r2
 8002bd0:	011b      	lsls	r3, r3, #4
 8002bd2:	1a9b      	subs	r3, r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	4b03      	ldr	r3, [pc, #12]	@ (8002be8 <apply_countdown_settings+0x24>)
 8002bda:	601a      	str	r2, [r3, #0]
}
 8002bdc:	bf00      	nop
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bc80      	pop	{r7}
 8002be2:	4770      	bx	lr
 8002be4:	20000054 	.word	0x20000054
 8002be8:	200003b4 	.word	0x200003b4

08002bec <apply_timer_settings>:

static void apply_timer_settings(void){
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
    (void)edit_timer_on_h;
    (void)edit_timer_on_m;
    (void)edit_timer_off_h;
    (void)edit_timer_off_m;
    // e.g. timerSlots[0].onHour = edit_timer_on_h; ...
}
 8002bf0:	bf00      	nop
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bc80      	pop	{r7}
 8002bf6:	4770      	bx	lr

08002bf8 <Screen_Update>:

/* ===== Core Update Loop ===== */

void Screen_Update(void){
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b0dc      	sub	sp, #368	@ 0x170
 8002bfc:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8002bfe:	f001 f935 	bl	8003e6c <HAL_GetTick>
 8002c02:	f8c7 0168 	str.w	r0, [r7, #360]	@ 0x168

    // Cursor blink on menu and all edit screens
    bool cursorBlinkActive = false;
 8002c06:	2300      	movs	r3, #0
 8002c08:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
    switch (ui) {
 8002c0c:	4bb7      	ldr	r3, [pc, #732]	@ (8002eec <Screen_Update+0x2f4>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	2b11      	cmp	r3, #17
 8002c12:	bf8c      	ite	hi
 8002c14:	2201      	movhi	r2, #1
 8002c16:	2200      	movls	r2, #0
 8002c18:	b2d2      	uxtb	r2, r2
 8002c1a:	2a00      	cmp	r2, #0
 8002c1c:	d10f      	bne.n	8002c3e <Screen_Update+0x46>
 8002c1e:	4ab4      	ldr	r2, [pc, #720]	@ (8002ef0 <Screen_Update+0x2f8>)
 8002c20:	fa22 f303 	lsr.w	r3, r2, r3
 8002c24:	f003 0301 	and.w	r3, r3, #1
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	bf14      	ite	ne
 8002c2c:	2301      	movne	r3, #1
 8002c2e:	2300      	moveq	r3, #0
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <Screen_Update+0x46>
        case UI_SEARCH_EDIT_GAP:
        case UI_SEARCH_EDIT_DRY:
        case UI_COUNTDOWN_EDIT_MIN:
        case UI_TWIST_EDIT_ON:
        case UI_TWIST_EDIT_OFF:
            cursorBlinkActive = true;
 8002c36:	2301      	movs	r3, #1
 8002c38:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
            break;
 8002c3c:	e006      	b.n	8002c4c <Screen_Update+0x54>
        default:
            cursorBlinkActive = false;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
            cursorVisible = true; // always visible outside blinking screens
 8002c44:	4bab      	ldr	r3, [pc, #684]	@ (8002ef4 <Screen_Update+0x2fc>)
 8002c46:	2201      	movs	r2, #1
 8002c48:	701a      	strb	r2, [r3, #0]
            break;
 8002c4a:	bf00      	nop
    }

    if (cursorBlinkActive && (now - lastCursorToggle >= CURSOR_BLINK_MS)) {
 8002c4c:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d01e      	beq.n	8002c92 <Screen_Update+0x9a>
 8002c54:	4ba8      	ldr	r3, [pc, #672]	@ (8002ef8 <Screen_Update+0x300>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d315      	bcc.n	8002c92 <Screen_Update+0x9a>
        cursorVisible = !cursorVisible;
 8002c66:	4ba3      	ldr	r3, [pc, #652]	@ (8002ef4 <Screen_Update+0x2fc>)
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	bf14      	ite	ne
 8002c6e:	2301      	movne	r3, #1
 8002c70:	2300      	moveq	r3, #0
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	f083 0301 	eor.w	r3, r3, #1
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	b2da      	uxtb	r2, r3
 8002c80:	4b9c      	ldr	r3, [pc, #624]	@ (8002ef4 <Screen_Update+0x2fc>)
 8002c82:	701a      	strb	r2, [r3, #0]
        lastCursorToggle = now;
 8002c84:	4a9c      	ldr	r2, [pc, #624]	@ (8002ef8 <Screen_Update+0x300>)
 8002c86:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002c8a:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 8002c8c:	4b9b      	ldr	r3, [pc, #620]	@ (8002efc <Screen_Update+0x304>)
 8002c8e:	2201      	movs	r2, #1
 8002c90:	701a      	strb	r2, [r3, #0]
    }

    /* Welcome timeout */
    if (ui == UI_WELCOME && now - lastLcdUpdateTime >= WELCOME_MS) {
 8002c92:	4b96      	ldr	r3, [pc, #600]	@ (8002eec <Screen_Update+0x2f4>)
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d112      	bne.n	8002cc0 <Screen_Update+0xc8>
 8002c9a:	4b99      	ldr	r3, [pc, #612]	@ (8002f00 <Screen_Update+0x308>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d309      	bcc.n	8002cc0 <Screen_Update+0xc8>
        ui = UI_DASH;
 8002cac:	4b8f      	ldr	r3, [pc, #572]	@ (8002eec <Screen_Update+0x2f4>)
 8002cae:	2201      	movs	r2, #1
 8002cb0:	701a      	strb	r2, [r3, #0]
        lastLcdUpdateTime = now;
 8002cb2:	4a93      	ldr	r2, [pc, #588]	@ (8002f00 <Screen_Update+0x308>)
 8002cb4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002cb8:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 8002cba:	4b90      	ldr	r3, [pc, #576]	@ (8002efc <Screen_Update+0x304>)
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	701a      	strb	r2, [r3, #0]
    }

    /* Optional auto-back to dashboard after inactivity in menus/edit screens */
    if (ui != UI_WELCOME && ui != UI_DASH && (now - lastUserAction >= AUTO_BACK_MS)) {
 8002cc0:	4b8a      	ldr	r3, [pc, #552]	@ (8002eec <Screen_Update+0x2f4>)
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d012      	beq.n	8002cee <Screen_Update+0xf6>
 8002cc8:	4b88      	ldr	r3, [pc, #544]	@ (8002eec <Screen_Update+0x2f4>)
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d00e      	beq.n	8002cee <Screen_Update+0xf6>
 8002cd0:	4b8c      	ldr	r3, [pc, #560]	@ (8002f04 <Screen_Update+0x30c>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d305      	bcc.n	8002cee <Screen_Update+0xf6>
        ui = UI_DASH;
 8002ce2:	4b82      	ldr	r3, [pc, #520]	@ (8002eec <Screen_Update+0x2f4>)
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	701a      	strb	r2, [r3, #0]
        screenNeedsRefresh = true;
 8002ce8:	4b84      	ldr	r3, [pc, #528]	@ (8002efc <Screen_Update+0x304>)
 8002cea:	2201      	movs	r2, #1
 8002cec:	701a      	strb	r2, [r3, #0]
    }

    // Always refresh dashboard every 1s
    if (ui == UI_DASH && (now - lastLcdUpdateTime >= 1000)) {
 8002cee:	4b7f      	ldr	r3, [pc, #508]	@ (8002eec <Screen_Update+0x2f4>)
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d10e      	bne.n	8002d14 <Screen_Update+0x11c>
 8002cf6:	4b82      	ldr	r3, [pc, #520]	@ (8002f00 <Screen_Update+0x308>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d04:	d306      	bcc.n	8002d14 <Screen_Update+0x11c>
        screenNeedsRefresh = true;
 8002d06:	4b7d      	ldr	r3, [pc, #500]	@ (8002efc <Screen_Update+0x304>)
 8002d08:	2201      	movs	r2, #1
 8002d0a:	701a      	strb	r2, [r3, #0]
        lastLcdUpdateTime = now;
 8002d0c:	4a7c      	ldr	r2, [pc, #496]	@ (8002f00 <Screen_Update+0x308>)
 8002d0e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002d12:	6013      	str	r3, [r2, #0]
    }

    if (screenNeedsRefresh || ui != last_ui) {
 8002d14:	4b79      	ldr	r3, [pc, #484]	@ (8002efc <Screen_Update+0x304>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d106      	bne.n	8002d2a <Screen_Update+0x132>
 8002d1c:	4b73      	ldr	r3, [pc, #460]	@ (8002eec <Screen_Update+0x2f4>)
 8002d1e:	781a      	ldrb	r2, [r3, #0]
 8002d20:	4b79      	ldr	r3, [pc, #484]	@ (8002f08 <Screen_Update+0x310>)
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	429a      	cmp	r2, r3
 8002d26:	f000 8174 	beq.w	8003012 <Screen_Update+0x41a>
    	bool fullRedraw = (ui != last_ui);  // only clear if state changes
 8002d2a:	4b70      	ldr	r3, [pc, #448]	@ (8002eec <Screen_Update+0x2f4>)
 8002d2c:	781a      	ldrb	r2, [r3, #0]
 8002d2e:	4b76      	ldr	r3, [pc, #472]	@ (8002f08 <Screen_Update+0x310>)
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	bf14      	ite	ne
 8002d36:	2301      	movne	r3, #1
 8002d38:	2300      	moveq	r3, #0
 8002d3a:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
        last_ui = ui;
 8002d3e:	4b6b      	ldr	r3, [pc, #428]	@ (8002eec <Screen_Update+0x2f4>)
 8002d40:	781a      	ldrb	r2, [r3, #0]
 8002d42:	4b71      	ldr	r3, [pc, #452]	@ (8002f08 <Screen_Update+0x310>)
 8002d44:	701a      	strb	r2, [r3, #0]
        screenNeedsRefresh = false;
 8002d46:	4b6d      	ldr	r3, [pc, #436]	@ (8002efc <Screen_Update+0x304>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	701a      	strb	r2, [r3, #0]

        if (fullRedraw) {
 8002d4c:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d001      	beq.n	8002d58 <Screen_Update+0x160>
               lcd_clear();   // clear only on state change
 8002d54:	f7fe f981 	bl	800105a <lcd_clear>
           }
        switch (ui) {
 8002d58:	4b64      	ldr	r3, [pc, #400]	@ (8002eec <Screen_Update+0x2f4>)
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	2b11      	cmp	r3, #17
 8002d5e:	f200 8151 	bhi.w	8003004 <Screen_Update+0x40c>
 8002d62:	a201      	add	r2, pc, #4	@ (adr r2, 8002d68 <Screen_Update+0x170>)
 8002d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d68:	08002db1 	.word	0x08002db1
 8002d6c:	08002db7 	.word	0x08002db7
 8002d70:	08002dbd 	.word	0x08002dbd
 8002d74:	08002dc3 	.word	0x08002dc3
 8002d78:	08002dc9 	.word	0x08002dc9
 8002d7c:	08002dcf 	.word	0x08002dcf
 8002d80:	08002de7 	.word	0x08002de7
 8002d84:	08002e1b 	.word	0x08002e1b
 8002d88:	08002e4f 	.word	0x08002e4f
 8002d8c:	08002e83 	.word	0x08002e83
 8002d90:	08002dd5 	.word	0x08002dd5
 8002d94:	08002eb7 	.word	0x08002eb7
 8002d98:	08002f39 	.word	0x08002f39
 8002d9c:	08002ddb 	.word	0x08002ddb
 8002da0:	08002f6d 	.word	0x08002f6d
 8002da4:	08002de1 	.word	0x08002de1
 8002da8:	08002fa1 	.word	0x08002fa1
 8002dac:	08002fd5 	.word	0x08002fd5
            case UI_WELCOME: show_welcome(); break;
 8002db0:	f7ff fcc6 	bl	8002740 <show_welcome>
 8002db4:	e12d      	b.n	8003012 <Screen_Update+0x41a>
            case UI_DASH: show_dash(); break;
 8002db6:	f7ff fcd3 	bl	8002760 <show_dash>
 8002dba:	e12a      	b.n	8003012 <Screen_Update+0x41a>
            case UI_MENU: show_menu(); break;
 8002dbc:	f7ff fd44 	bl	8002848 <show_menu>
 8002dc0:	e127      	b.n	8003012 <Screen_Update+0x41a>
            case UI_MANUAL: show_manual(); break;
 8002dc2:	f7ff fd9f 	bl	8002904 <show_manual>
 8002dc6:	e124      	b.n	8003012 <Screen_Update+0x41a>
            case UI_SEMI_AUTO: show_semi_auto(); break;
 8002dc8:	f7ff fdcc 	bl	8002964 <show_semi_auto>
 8002dcc:	e121      	b.n	8003012 <Screen_Update+0x41a>
            case UI_TIMER: show_timer(); break;
 8002dce:	f7ff fdf9 	bl	80029c4 <show_timer>
 8002dd2:	e11e      	b.n	8003012 <Screen_Update+0x41a>
            case UI_SEARCH: show_search(); break;
 8002dd4:	f7ff fe2c 	bl	8002a30 <show_search>
 8002dd8:	e11b      	b.n	8003012 <Screen_Update+0x41a>
            case UI_COUNTDOWN: show_countdown(); break;
 8002dda:	f7ff fe55 	bl	8002a88 <show_countdown>
 8002dde:	e118      	b.n	8003012 <Screen_Update+0x41a>
            case UI_TWIST: show_twist(); break;
 8002de0:	f7ff fea0 	bl	8002b24 <show_twist>
 8002de4:	e115      	b.n	8003012 <Screen_Update+0x41a>

            /* Editing screens show a small edit UI permitting up/down to change value. */
            case UI_TIMER_EDIT_ON_H: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Edit ON Hour: %02d  ", edit_timer_on_h);
 8002de6:	4b49      	ldr	r3, [pc, #292]	@ (8002f0c <Screen_Update+0x314>)
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	f507 70aa 	add.w	r0, r7, #340	@ 0x154
 8002dee:	4a48      	ldr	r2, [pc, #288]	@ (8002f10 <Screen_Update+0x318>)
 8002df0:	2111      	movs	r1, #17
 8002df2:	f005 fbbd 	bl	8008570 <sniprintf>
                snprintf(l1,sizeof(l1),">Up +  Dn -  Sel OK");
 8002df6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002dfa:	4a46      	ldr	r2, [pc, #280]	@ (8002f14 <Screen_Update+0x31c>)
 8002dfc:	2111      	movs	r1, #17
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f005 fbb6 	bl	8008570 <sniprintf>
                lcd_line0(l0);
 8002e04:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff fc27 	bl	800265c <lcd_line0>
                lcd_line1(l1);
 8002e0e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e12:	4618      	mov	r0, r3
 8002e14:	f7ff fc2e 	bl	8002674 <lcd_line1>
                break;
 8002e18:	e0fb      	b.n	8003012 <Screen_Update+0x41a>
            }
            case UI_TIMER_EDIT_ON_M: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Edit ON Min: %02d  ", edit_timer_on_m);
 8002e1a:	4b3f      	ldr	r3, [pc, #252]	@ (8002f18 <Screen_Update+0x320>)
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	f507 7096 	add.w	r0, r7, #300	@ 0x12c
 8002e22:	4a3e      	ldr	r2, [pc, #248]	@ (8002f1c <Screen_Update+0x324>)
 8002e24:	2111      	movs	r1, #17
 8002e26:	f005 fba3 	bl	8008570 <sniprintf>
                snprintf(l1,sizeof(l1),">Up +  Dn -  Sel OK");
 8002e2a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e2e:	4a39      	ldr	r2, [pc, #228]	@ (8002f14 <Screen_Update+0x31c>)
 8002e30:	2111      	movs	r1, #17
 8002e32:	4618      	mov	r0, r3
 8002e34:	f005 fb9c 	bl	8008570 <sniprintf>
                lcd_line0(l0);
 8002e38:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7ff fc0d 	bl	800265c <lcd_line0>
                lcd_line1(l1);
 8002e42:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7ff fc14 	bl	8002674 <lcd_line1>
                break;
 8002e4c:	e0e1      	b.n	8003012 <Screen_Update+0x41a>
            }
            case UI_TIMER_EDIT_OFF_H: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Edit OFF Hr: %02d  ", edit_timer_off_h);
 8002e4e:	4b34      	ldr	r3, [pc, #208]	@ (8002f20 <Screen_Update+0x328>)
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	f507 7082 	add.w	r0, r7, #260	@ 0x104
 8002e56:	4a33      	ldr	r2, [pc, #204]	@ (8002f24 <Screen_Update+0x32c>)
 8002e58:	2111      	movs	r1, #17
 8002e5a:	f005 fb89 	bl	8008570 <sniprintf>
                snprintf(l1,sizeof(l1),">Up +  Dn -  Sel OK");
 8002e5e:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8002e62:	4a2c      	ldr	r2, [pc, #176]	@ (8002f14 <Screen_Update+0x31c>)
 8002e64:	2111      	movs	r1, #17
 8002e66:	4618      	mov	r0, r3
 8002e68:	f005 fb82 	bl	8008570 <sniprintf>
                lcd_line0(l0);
 8002e6c:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7ff fbf3 	bl	800265c <lcd_line0>
                lcd_line1(l1);
 8002e76:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7ff fbfa 	bl	8002674 <lcd_line1>
                break;
 8002e80:	e0c7      	b.n	8003012 <Screen_Update+0x41a>
            }
            case UI_TIMER_EDIT_OFF_M: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Edit OFF Mn: %02d  ", edit_timer_off_m);
 8002e82:	4b29      	ldr	r3, [pc, #164]	@ (8002f28 <Screen_Update+0x330>)
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	f107 00dc 	add.w	r0, r7, #220	@ 0xdc
 8002e8a:	4a28      	ldr	r2, [pc, #160]	@ (8002f2c <Screen_Update+0x334>)
 8002e8c:	2111      	movs	r1, #17
 8002e8e:	f005 fb6f 	bl	8008570 <sniprintf>
                snprintf(l1,sizeof(l1),">Up +  Dn -  Sel OK");
 8002e92:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8002e96:	4a1f      	ldr	r2, [pc, #124]	@ (8002f14 <Screen_Update+0x31c>)
 8002e98:	2111      	movs	r1, #17
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f005 fb68 	bl	8008570 <sniprintf>
                lcd_line0(l0);
 8002ea0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff fbd9 	bl	800265c <lcd_line0>
                lcd_line1(l1);
 8002eaa:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7ff fbe0 	bl	8002674 <lcd_line1>
                break;
 8002eb4:	e0ad      	b.n	8003012 <Screen_Update+0x41a>
            }
            case UI_SEARCH_EDIT_GAP: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Edit Gap: %3ds  ", edit_search_gap_s);
 8002eb6:	4b1e      	ldr	r3, [pc, #120]	@ (8002f30 <Screen_Update+0x338>)
 8002eb8:	881b      	ldrh	r3, [r3, #0]
 8002eba:	f107 00b4 	add.w	r0, r7, #180	@ 0xb4
 8002ebe:	4a1d      	ldr	r2, [pc, #116]	@ (8002f34 <Screen_Update+0x33c>)
 8002ec0:	2111      	movs	r1, #17
 8002ec2:	f005 fb55 	bl	8008570 <sniprintf>
                snprintf(l1,sizeof(l1),">Up +  Dn -  Sel OK");
 8002ec6:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8002eca:	4a12      	ldr	r2, [pc, #72]	@ (8002f14 <Screen_Update+0x31c>)
 8002ecc:	2111      	movs	r1, #17
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f005 fb4e 	bl	8008570 <sniprintf>
                lcd_line0(l0);
 8002ed4:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7ff fbbf 	bl	800265c <lcd_line0>
                lcd_line1(l1);
 8002ede:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff fbc6 	bl	8002674 <lcd_line1>
                break;
 8002ee8:	e093      	b.n	8003012 <Screen_Update+0x41a>
 8002eea:	bf00      	nop
 8002eec:	20000424 	.word	0x20000424
 8002ef0:	00035bc4 	.word	0x00035bc4
 8002ef4:	2000002b 	.word	0x2000002b
 8002ef8:	20000428 	.word	0x20000428
 8002efc:	20000425 	.word	0x20000425
 8002f00:	20000420 	.word	0x20000420
 8002f04:	2000042c 	.word	0x2000042c
 8002f08:	2000002a 	.word	0x2000002a
 8002f0c:	20000048 	.word	0x20000048
 8002f10:	080091b4 	.word	0x080091b4
 8002f14:	080091cc 	.word	0x080091cc
 8002f18:	20000049 	.word	0x20000049
 8002f1c:	080091e0 	.word	0x080091e0
 8002f20:	2000004a 	.word	0x2000004a
 8002f24:	080091f4 	.word	0x080091f4
 8002f28:	2000004b 	.word	0x2000004b
 8002f2c:	08009208 	.word	0x08009208
 8002f30:	2000004c 	.word	0x2000004c
 8002f34:	0800921c 	.word	0x0800921c
            }
            case UI_SEARCH_EDIT_DRY: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Edit Dry: %3ds  ", edit_search_dry_s);
 8002f38:	4b38      	ldr	r3, [pc, #224]	@ (800301c <Screen_Update+0x424>)
 8002f3a:	881b      	ldrh	r3, [r3, #0]
 8002f3c:	f107 008c 	add.w	r0, r7, #140	@ 0x8c
 8002f40:	4a37      	ldr	r2, [pc, #220]	@ (8003020 <Screen_Update+0x428>)
 8002f42:	2111      	movs	r1, #17
 8002f44:	f005 fb14 	bl	8008570 <sniprintf>
                snprintf(l1,sizeof(l1),">Up +  Dn -  Sel OK");
 8002f48:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8002f4c:	4a35      	ldr	r2, [pc, #212]	@ (8003024 <Screen_Update+0x42c>)
 8002f4e:	2111      	movs	r1, #17
 8002f50:	4618      	mov	r0, r3
 8002f52:	f005 fb0d 	bl	8008570 <sniprintf>
                lcd_line0(l0);
 8002f56:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7ff fb7e 	bl	800265c <lcd_line0>
                lcd_line1(l1);
 8002f60:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff fb85 	bl	8002674 <lcd_line1>
                break;
 8002f6a:	e052      	b.n	8003012 <Screen_Update+0x41a>
            }
            case UI_COUNTDOWN_EDIT_MIN: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Set Min: %3d    ", edit_countdown_min);
 8002f6c:	4b2e      	ldr	r3, [pc, #184]	@ (8003028 <Screen_Update+0x430>)
 8002f6e:	881b      	ldrh	r3, [r3, #0]
 8002f70:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8002f74:	4a2d      	ldr	r2, [pc, #180]	@ (800302c <Screen_Update+0x434>)
 8002f76:	2111      	movs	r1, #17
 8002f78:	f005 fafa 	bl	8008570 <sniprintf>
                snprintf(l1,sizeof(l1),">Up +  Dn -  Sel Start");
 8002f7c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002f80:	4a2b      	ldr	r2, [pc, #172]	@ (8003030 <Screen_Update+0x438>)
 8002f82:	2111      	movs	r1, #17
 8002f84:	4618      	mov	r0, r3
 8002f86:	f005 faf3 	bl	8008570 <sniprintf>
                lcd_line0(l0);
 8002f8a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff fb64 	bl	800265c <lcd_line0>
                lcd_line1(l1);
 8002f94:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7ff fb6b 	bl	8002674 <lcd_line1>
                break;
 8002f9e:	e038      	b.n	8003012 <Screen_Update+0x41a>
            }
            case UI_TWIST_EDIT_ON: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Edit T ON: %3ds  ", edit_twist_on_s);
 8002fa0:	4b24      	ldr	r3, [pc, #144]	@ (8003034 <Screen_Update+0x43c>)
 8002fa2:	881b      	ldrh	r3, [r3, #0]
 8002fa4:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 8002fa8:	4a23      	ldr	r2, [pc, #140]	@ (8003038 <Screen_Update+0x440>)
 8002faa:	2111      	movs	r1, #17
 8002fac:	f005 fae0 	bl	8008570 <sniprintf>
                snprintf(l1,sizeof(l1),">Up +  Dn -  Sel OK");
 8002fb0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002fb4:	4a1b      	ldr	r2, [pc, #108]	@ (8003024 <Screen_Update+0x42c>)
 8002fb6:	2111      	movs	r1, #17
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f005 fad9 	bl	8008570 <sniprintf>
                lcd_line0(l0);
 8002fbe:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f7ff fb4a 	bl	800265c <lcd_line0>
                lcd_line1(l1);
 8002fc8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7ff fb51 	bl	8002674 <lcd_line1>
                break;
 8002fd2:	e01e      	b.n	8003012 <Screen_Update+0x41a>
            }
            case UI_TWIST_EDIT_OFF: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Edit T OFF: %3ds ", edit_twist_off_s);
 8002fd4:	4b19      	ldr	r3, [pc, #100]	@ (800303c <Screen_Update+0x444>)
 8002fd6:	881b      	ldrh	r3, [r3, #0]
 8002fd8:	f107 0014 	add.w	r0, r7, #20
 8002fdc:	4a18      	ldr	r2, [pc, #96]	@ (8003040 <Screen_Update+0x448>)
 8002fde:	2111      	movs	r1, #17
 8002fe0:	f005 fac6 	bl	8008570 <sniprintf>
                snprintf(l1,sizeof(l1),">Up +  Dn -  Sel OK");
 8002fe4:	463b      	mov	r3, r7
 8002fe6:	4a0f      	ldr	r2, [pc, #60]	@ (8003024 <Screen_Update+0x42c>)
 8002fe8:	2111      	movs	r1, #17
 8002fea:	4618      	mov	r0, r3
 8002fec:	f005 fac0 	bl	8008570 <sniprintf>
                lcd_line0(l0);
 8002ff0:	f107 0314 	add.w	r3, r7, #20
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff fb31 	bl	800265c <lcd_line0>
                lcd_line1(l1);
 8002ffa:	463b      	mov	r3, r7
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff fb39 	bl	8002674 <lcd_line1>
                break;
 8003002:	e006      	b.n	8003012 <Screen_Update+0x41a>
            }
            default:
                lcd_line0("Not Implemented   ");
 8003004:	480f      	ldr	r0, [pc, #60]	@ (8003044 <Screen_Update+0x44c>)
 8003006:	f7ff fb29 	bl	800265c <lcd_line0>
                lcd_line1("                  ");
 800300a:	480f      	ldr	r0, [pc, #60]	@ (8003048 <Screen_Update+0x450>)
 800300c:	f7ff fb32 	bl	8002674 <lcd_line1>
                break;
 8003010:	bf00      	nop
        }
    }
}
 8003012:	bf00      	nop
 8003014:	f507 77b8 	add.w	r7, r7, #368	@ 0x170
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	2000004e 	.word	0x2000004e
 8003020:	08009230 	.word	0x08009230
 8003024:	080091cc 	.word	0x080091cc
 8003028:	20000054 	.word	0x20000054
 800302c:	08009244 	.word	0x08009244
 8003030:	08009258 	.word	0x08009258
 8003034:	20000050 	.word	0x20000050
 8003038:	08009270 	.word	0x08009270
 800303c:	20000052 	.word	0x20000052
 8003040:	08009284 	.word	0x08009284
 8003044:	08009298 	.word	0x08009298
 8003048:	080092ac 	.word	0x080092ac

0800304c <Screen_Init>:

/* ===== Initialization / Reset ===== */

void Screen_Init(void){
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
    lcd_init();
 8003050:	f7fe f847 	bl	80010e2 <lcd_init>
    ui = UI_WELCOME;
 8003054:	4b15      	ldr	r3, [pc, #84]	@ (80030ac <Screen_Init+0x60>)
 8003056:	2200      	movs	r2, #0
 8003058:	701a      	strb	r2, [r3, #0]
    last_ui = UI_MAX_;
 800305a:	4b15      	ldr	r3, [pc, #84]	@ (80030b0 <Screen_Init+0x64>)
 800305c:	2212      	movs	r2, #18
 800305e:	701a      	strb	r2, [r3, #0]
    screenNeedsRefresh = true;
 8003060:	4b14      	ldr	r3, [pc, #80]	@ (80030b4 <Screen_Init+0x68>)
 8003062:	2201      	movs	r2, #1
 8003064:	701a      	strb	r2, [r3, #0]
    lastLcdUpdateTime = HAL_GetTick();
 8003066:	f000 ff01 	bl	8003e6c <HAL_GetTick>
 800306a:	4603      	mov	r3, r0
 800306c:	4a12      	ldr	r2, [pc, #72]	@ (80030b8 <Screen_Init+0x6c>)
 800306e:	6013      	str	r3, [r2, #0]
    refreshInactivityTimer();
 8003070:	f7ff fb0c 	bl	800268c <refreshInactivityTimer>

    // initialize edits from actual settings
    edit_search_gap_s = searchSettings.testingGapSeconds;
 8003074:	4b11      	ldr	r3, [pc, #68]	@ (80030bc <Screen_Init+0x70>)
 8003076:	885a      	ldrh	r2, [r3, #2]
 8003078:	4b11      	ldr	r3, [pc, #68]	@ (80030c0 <Screen_Init+0x74>)
 800307a:	801a      	strh	r2, [r3, #0]
    edit_search_dry_s = searchSettings.dryRunTimeSeconds;
 800307c:	4b0f      	ldr	r3, [pc, #60]	@ (80030bc <Screen_Init+0x70>)
 800307e:	889a      	ldrh	r2, [r3, #4]
 8003080:	4b10      	ldr	r3, [pc, #64]	@ (80030c4 <Screen_Init+0x78>)
 8003082:	801a      	strh	r2, [r3, #0]
    edit_twist_on_s = twistSettings.onDurationSeconds;
 8003084:	4b10      	ldr	r3, [pc, #64]	@ (80030c8 <Screen_Init+0x7c>)
 8003086:	885a      	ldrh	r2, [r3, #2]
 8003088:	4b10      	ldr	r3, [pc, #64]	@ (80030cc <Screen_Init+0x80>)
 800308a:	801a      	strh	r2, [r3, #0]
    edit_twist_off_s = twistSettings.offDurationSeconds;
 800308c:	4b0e      	ldr	r3, [pc, #56]	@ (80030c8 <Screen_Init+0x7c>)
 800308e:	889a      	ldrh	r2, [r3, #4]
 8003090:	4b0f      	ldr	r3, [pc, #60]	@ (80030d0 <Screen_Init+0x84>)
 8003092:	801a      	strh	r2, [r3, #0]
    // countdown: convert seconds to minutes if possible
    edit_countdown_min = (uint16_t)(countdownDuration / 60u);
 8003094:	4b0f      	ldr	r3, [pc, #60]	@ (80030d4 <Screen_Init+0x88>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a0f      	ldr	r2, [pc, #60]	@ (80030d8 <Screen_Init+0x8c>)
 800309a:	fba2 2303 	umull	r2, r3, r2, r3
 800309e:	095b      	lsrs	r3, r3, #5
 80030a0:	b29a      	uxth	r2, r3
 80030a2:	4b0e      	ldr	r3, [pc, #56]	@ (80030dc <Screen_Init+0x90>)
 80030a4:	801a      	strh	r2, [r3, #0]
}
 80030a6:	bf00      	nop
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	20000424 	.word	0x20000424
 80030b0:	2000002a 	.word	0x2000002a
 80030b4:	20000425 	.word	0x20000425
 80030b8:	20000420 	.word	0x20000420
 80030bc:	2000001c 	.word	0x2000001c
 80030c0:	2000004c 	.word	0x2000004c
 80030c4:	2000004e 	.word	0x2000004e
 80030c8:	20000024 	.word	0x20000024
 80030cc:	20000050 	.word	0x20000050
 80030d0:	20000052 	.word	0x20000052
 80030d4:	200003b4 	.word	0x200003b4
 80030d8:	88888889 	.word	0x88888889
 80030dc:	20000054 	.word	0x20000054

080030e0 <menu_move_up>:
    refreshInactivityTimer();
}

/* ===== Button actions ===== */

static void menu_move_up(void){
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
    if (ui == UI_MENU) {
 80030e4:	4b62      	ldr	r3, [pc, #392]	@ (8003270 <menu_move_up+0x190>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d116      	bne.n	800311a <menu_move_up+0x3a>
        if (menu_idx > 0) menu_idx--;
 80030ec:	4b61      	ldr	r3, [pc, #388]	@ (8003274 <menu_move_up+0x194>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	dd04      	ble.n	80030fe <menu_move_up+0x1e>
 80030f4:	4b5f      	ldr	r3, [pc, #380]	@ (8003274 <menu_move_up+0x194>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	3b01      	subs	r3, #1
 80030fa:	4a5e      	ldr	r2, [pc, #376]	@ (8003274 <menu_move_up+0x194>)
 80030fc:	6013      	str	r3, [r2, #0]
        // adjust view top
        if (menu_idx < menu_view_top) menu_view_top = menu_idx;
 80030fe:	4b5d      	ldr	r3, [pc, #372]	@ (8003274 <menu_move_up+0x194>)
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	4b5d      	ldr	r3, [pc, #372]	@ (8003278 <menu_move_up+0x198>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	429a      	cmp	r2, r3
 8003108:	da03      	bge.n	8003112 <menu_move_up+0x32>
 800310a:	4b5a      	ldr	r3, [pc, #360]	@ (8003274 <menu_move_up+0x194>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a5a      	ldr	r2, [pc, #360]	@ (8003278 <menu_move_up+0x198>)
 8003110:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 8003112:	4b5a      	ldr	r3, [pc, #360]	@ (800327c <menu_move_up+0x19c>)
 8003114:	2201      	movs	r2, #1
 8003116:	701a      	strb	r2, [r3, #0]
 8003118:	e0a5      	b.n	8003266 <menu_move_up+0x186>
    } else if (ui == UI_MANUAL) {
 800311a:	4b55      	ldr	r3, [pc, #340]	@ (8003270 <menu_move_up+0x190>)
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	2b03      	cmp	r3, #3
 8003120:	f000 80a1 	beq.w	8003266 <menu_move_up+0x186>
        // Manual: UP/DOWN unused (you could implement speed or similar)
    } else {
        // in edit screens: increment value
        switch (ui){
 8003124:	4b52      	ldr	r3, [pc, #328]	@ (8003270 <menu_move_up+0x190>)
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	3b06      	subs	r3, #6
 800312a:	2b0b      	cmp	r3, #11
 800312c:	f200 8085 	bhi.w	800323a <menu_move_up+0x15a>
 8003130:	a201      	add	r2, pc, #4	@ (adr r2, 8003138 <menu_move_up+0x58>)
 8003132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003136:	bf00      	nop
 8003138:	08003169 	.word	0x08003169
 800313c:	0800317f 	.word	0x0800317f
 8003140:	08003195 	.word	0x08003195
 8003144:	080031ab 	.word	0x080031ab
 8003148:	0800323b 	.word	0x0800323b
 800314c:	080031c1 	.word	0x080031c1
 8003150:	080031d9 	.word	0x080031d9
 8003154:	0800323b 	.word	0x0800323b
 8003158:	080031f1 	.word	0x080031f1
 800315c:	0800323b 	.word	0x0800323b
 8003160:	0800320b 	.word	0x0800320b
 8003164:	08003223 	.word	0x08003223
            case UI_TIMER_EDIT_ON_H: if (edit_timer_on_h < 23) edit_timer_on_h++; break;
 8003168:	4b45      	ldr	r3, [pc, #276]	@ (8003280 <menu_move_up+0x1a0>)
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	2b16      	cmp	r3, #22
 800316e:	d866      	bhi.n	800323e <menu_move_up+0x15e>
 8003170:	4b43      	ldr	r3, [pc, #268]	@ (8003280 <menu_move_up+0x1a0>)
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	3301      	adds	r3, #1
 8003176:	b2da      	uxtb	r2, r3
 8003178:	4b41      	ldr	r3, [pc, #260]	@ (8003280 <menu_move_up+0x1a0>)
 800317a:	701a      	strb	r2, [r3, #0]
 800317c:	e05f      	b.n	800323e <menu_move_up+0x15e>
            case UI_TIMER_EDIT_ON_M: if (edit_timer_on_m < 59) edit_timer_on_m++; break;
 800317e:	4b41      	ldr	r3, [pc, #260]	@ (8003284 <menu_move_up+0x1a4>)
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	2b3a      	cmp	r3, #58	@ 0x3a
 8003184:	d85d      	bhi.n	8003242 <menu_move_up+0x162>
 8003186:	4b3f      	ldr	r3, [pc, #252]	@ (8003284 <menu_move_up+0x1a4>)
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	3301      	adds	r3, #1
 800318c:	b2da      	uxtb	r2, r3
 800318e:	4b3d      	ldr	r3, [pc, #244]	@ (8003284 <menu_move_up+0x1a4>)
 8003190:	701a      	strb	r2, [r3, #0]
 8003192:	e056      	b.n	8003242 <menu_move_up+0x162>
            case UI_TIMER_EDIT_OFF_H: if (edit_timer_off_h < 23) edit_timer_off_h++; break;
 8003194:	4b3c      	ldr	r3, [pc, #240]	@ (8003288 <menu_move_up+0x1a8>)
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	2b16      	cmp	r3, #22
 800319a:	d854      	bhi.n	8003246 <menu_move_up+0x166>
 800319c:	4b3a      	ldr	r3, [pc, #232]	@ (8003288 <menu_move_up+0x1a8>)
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	3301      	adds	r3, #1
 80031a2:	b2da      	uxtb	r2, r3
 80031a4:	4b38      	ldr	r3, [pc, #224]	@ (8003288 <menu_move_up+0x1a8>)
 80031a6:	701a      	strb	r2, [r3, #0]
 80031a8:	e04d      	b.n	8003246 <menu_move_up+0x166>
            case UI_TIMER_EDIT_OFF_M: if (edit_timer_off_m < 59) edit_timer_off_m++; break;
 80031aa:	4b38      	ldr	r3, [pc, #224]	@ (800328c <menu_move_up+0x1ac>)
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	2b3a      	cmp	r3, #58	@ 0x3a
 80031b0:	d84b      	bhi.n	800324a <menu_move_up+0x16a>
 80031b2:	4b36      	ldr	r3, [pc, #216]	@ (800328c <menu_move_up+0x1ac>)
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	3301      	adds	r3, #1
 80031b8:	b2da      	uxtb	r2, r3
 80031ba:	4b34      	ldr	r3, [pc, #208]	@ (800328c <menu_move_up+0x1ac>)
 80031bc:	701a      	strb	r2, [r3, #0]
 80031be:	e044      	b.n	800324a <menu_move_up+0x16a>
            case UI_SEARCH_EDIT_GAP: if (edit_search_gap_s < 3600) edit_search_gap_s += 1; break;
 80031c0:	4b33      	ldr	r3, [pc, #204]	@ (8003290 <menu_move_up+0x1b0>)
 80031c2:	881b      	ldrh	r3, [r3, #0]
 80031c4:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 80031c8:	d241      	bcs.n	800324e <menu_move_up+0x16e>
 80031ca:	4b31      	ldr	r3, [pc, #196]	@ (8003290 <menu_move_up+0x1b0>)
 80031cc:	881b      	ldrh	r3, [r3, #0]
 80031ce:	3301      	adds	r3, #1
 80031d0:	b29a      	uxth	r2, r3
 80031d2:	4b2f      	ldr	r3, [pc, #188]	@ (8003290 <menu_move_up+0x1b0>)
 80031d4:	801a      	strh	r2, [r3, #0]
 80031d6:	e03a      	b.n	800324e <menu_move_up+0x16e>
            case UI_SEARCH_EDIT_DRY: if (edit_search_dry_s < 3600) edit_search_dry_s += 1; break;
 80031d8:	4b2e      	ldr	r3, [pc, #184]	@ (8003294 <menu_move_up+0x1b4>)
 80031da:	881b      	ldrh	r3, [r3, #0]
 80031dc:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 80031e0:	d237      	bcs.n	8003252 <menu_move_up+0x172>
 80031e2:	4b2c      	ldr	r3, [pc, #176]	@ (8003294 <menu_move_up+0x1b4>)
 80031e4:	881b      	ldrh	r3, [r3, #0]
 80031e6:	3301      	adds	r3, #1
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	4b2a      	ldr	r3, [pc, #168]	@ (8003294 <menu_move_up+0x1b4>)
 80031ec:	801a      	strh	r2, [r3, #0]
 80031ee:	e030      	b.n	8003252 <menu_move_up+0x172>
            case UI_COUNTDOWN_EDIT_MIN: if (edit_countdown_min < 999) edit_countdown_min += 1; break;
 80031f0:	4b29      	ldr	r3, [pc, #164]	@ (8003298 <menu_move_up+0x1b8>)
 80031f2:	881b      	ldrh	r3, [r3, #0]
 80031f4:	f240 32e6 	movw	r2, #998	@ 0x3e6
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d82c      	bhi.n	8003256 <menu_move_up+0x176>
 80031fc:	4b26      	ldr	r3, [pc, #152]	@ (8003298 <menu_move_up+0x1b8>)
 80031fe:	881b      	ldrh	r3, [r3, #0]
 8003200:	3301      	adds	r3, #1
 8003202:	b29a      	uxth	r2, r3
 8003204:	4b24      	ldr	r3, [pc, #144]	@ (8003298 <menu_move_up+0x1b8>)
 8003206:	801a      	strh	r2, [r3, #0]
 8003208:	e025      	b.n	8003256 <menu_move_up+0x176>
            case UI_TWIST_EDIT_ON: if (edit_twist_on_s < 3600) edit_twist_on_s += 1; break;
 800320a:	4b24      	ldr	r3, [pc, #144]	@ (800329c <menu_move_up+0x1bc>)
 800320c:	881b      	ldrh	r3, [r3, #0]
 800320e:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8003212:	d222      	bcs.n	800325a <menu_move_up+0x17a>
 8003214:	4b21      	ldr	r3, [pc, #132]	@ (800329c <menu_move_up+0x1bc>)
 8003216:	881b      	ldrh	r3, [r3, #0]
 8003218:	3301      	adds	r3, #1
 800321a:	b29a      	uxth	r2, r3
 800321c:	4b1f      	ldr	r3, [pc, #124]	@ (800329c <menu_move_up+0x1bc>)
 800321e:	801a      	strh	r2, [r3, #0]
 8003220:	e01b      	b.n	800325a <menu_move_up+0x17a>
            case UI_TWIST_EDIT_OFF: if (edit_twist_off_s < 3600) edit_twist_off_s += 1; break;
 8003222:	4b1f      	ldr	r3, [pc, #124]	@ (80032a0 <menu_move_up+0x1c0>)
 8003224:	881b      	ldrh	r3, [r3, #0]
 8003226:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 800322a:	d218      	bcs.n	800325e <menu_move_up+0x17e>
 800322c:	4b1c      	ldr	r3, [pc, #112]	@ (80032a0 <menu_move_up+0x1c0>)
 800322e:	881b      	ldrh	r3, [r3, #0]
 8003230:	3301      	adds	r3, #1
 8003232:	b29a      	uxth	r2, r3
 8003234:	4b1a      	ldr	r3, [pc, #104]	@ (80032a0 <menu_move_up+0x1c0>)
 8003236:	801a      	strh	r2, [r3, #0]
 8003238:	e011      	b.n	800325e <menu_move_up+0x17e>
            default: break;
 800323a:	bf00      	nop
 800323c:	e010      	b.n	8003260 <menu_move_up+0x180>
            case UI_TIMER_EDIT_ON_H: if (edit_timer_on_h < 23) edit_timer_on_h++; break;
 800323e:	bf00      	nop
 8003240:	e00e      	b.n	8003260 <menu_move_up+0x180>
            case UI_TIMER_EDIT_ON_M: if (edit_timer_on_m < 59) edit_timer_on_m++; break;
 8003242:	bf00      	nop
 8003244:	e00c      	b.n	8003260 <menu_move_up+0x180>
            case UI_TIMER_EDIT_OFF_H: if (edit_timer_off_h < 23) edit_timer_off_h++; break;
 8003246:	bf00      	nop
 8003248:	e00a      	b.n	8003260 <menu_move_up+0x180>
            case UI_TIMER_EDIT_OFF_M: if (edit_timer_off_m < 59) edit_timer_off_m++; break;
 800324a:	bf00      	nop
 800324c:	e008      	b.n	8003260 <menu_move_up+0x180>
            case UI_SEARCH_EDIT_GAP: if (edit_search_gap_s < 3600) edit_search_gap_s += 1; break;
 800324e:	bf00      	nop
 8003250:	e006      	b.n	8003260 <menu_move_up+0x180>
            case UI_SEARCH_EDIT_DRY: if (edit_search_dry_s < 3600) edit_search_dry_s += 1; break;
 8003252:	bf00      	nop
 8003254:	e004      	b.n	8003260 <menu_move_up+0x180>
            case UI_COUNTDOWN_EDIT_MIN: if (edit_countdown_min < 999) edit_countdown_min += 1; break;
 8003256:	bf00      	nop
 8003258:	e002      	b.n	8003260 <menu_move_up+0x180>
            case UI_TWIST_EDIT_ON: if (edit_twist_on_s < 3600) edit_twist_on_s += 1; break;
 800325a:	bf00      	nop
 800325c:	e000      	b.n	8003260 <menu_move_up+0x180>
            case UI_TWIST_EDIT_OFF: if (edit_twist_off_s < 3600) edit_twist_off_s += 1; break;
 800325e:	bf00      	nop
        }
        screenNeedsRefresh = true;
 8003260:	4b06      	ldr	r3, [pc, #24]	@ (800327c <menu_move_up+0x19c>)
 8003262:	2201      	movs	r2, #1
 8003264:	701a      	strb	r2, [r3, #0]
    }
    refreshInactivityTimer();
 8003266:	f7ff fa11 	bl	800268c <refreshInactivityTimer>
}
 800326a:	bf00      	nop
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	20000424 	.word	0x20000424
 8003274:	20000434 	.word	0x20000434
 8003278:	20000438 	.word	0x20000438
 800327c:	20000425 	.word	0x20000425
 8003280:	20000048 	.word	0x20000048
 8003284:	20000049 	.word	0x20000049
 8003288:	2000004a 	.word	0x2000004a
 800328c:	2000004b 	.word	0x2000004b
 8003290:	2000004c 	.word	0x2000004c
 8003294:	2000004e 	.word	0x2000004e
 8003298:	20000054 	.word	0x20000054
 800329c:	20000050 	.word	0x20000050
 80032a0:	20000052 	.word	0x20000052

080032a4 <menu_move_down>:

static void menu_move_down(void){
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
    if (ui == UI_MENU) {
 80032a8:	4b5d      	ldr	r3, [pc, #372]	@ (8003420 <menu_move_down+0x17c>)
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d118      	bne.n	80032e2 <menu_move_down+0x3e>
        if (menu_idx < (MAIN_MENU_COUNT-1)) menu_idx++;
 80032b0:	4b5c      	ldr	r3, [pc, #368]	@ (8003424 <menu_move_down+0x180>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2b05      	cmp	r3, #5
 80032b6:	d804      	bhi.n	80032c2 <menu_move_down+0x1e>
 80032b8:	4b5a      	ldr	r3, [pc, #360]	@ (8003424 <menu_move_down+0x180>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	3301      	adds	r3, #1
 80032be:	4a59      	ldr	r2, [pc, #356]	@ (8003424 <menu_move_down+0x180>)
 80032c0:	6013      	str	r3, [r2, #0]
        // adjust view top
        if (menu_idx > menu_view_top + 1) menu_view_top = menu_idx - 1;
 80032c2:	4b59      	ldr	r3, [pc, #356]	@ (8003428 <menu_move_down+0x184>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	1c5a      	adds	r2, r3, #1
 80032c8:	4b56      	ldr	r3, [pc, #344]	@ (8003424 <menu_move_down+0x180>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	da04      	bge.n	80032da <menu_move_down+0x36>
 80032d0:	4b54      	ldr	r3, [pc, #336]	@ (8003424 <menu_move_down+0x180>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	3b01      	subs	r3, #1
 80032d6:	4a54      	ldr	r2, [pc, #336]	@ (8003428 <menu_move_down+0x184>)
 80032d8:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 80032da:	4b54      	ldr	r3, [pc, #336]	@ (800342c <menu_move_down+0x188>)
 80032dc:	2201      	movs	r2, #1
 80032de:	701a      	strb	r2, [r3, #0]
 80032e0:	e099      	b.n	8003416 <menu_move_down+0x172>
    } else {
        // edit screens: decrement value
        switch (ui){
 80032e2:	4b4f      	ldr	r3, [pc, #316]	@ (8003420 <menu_move_down+0x17c>)
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	3b06      	subs	r3, #6
 80032e8:	2b0b      	cmp	r3, #11
 80032ea:	d87e      	bhi.n	80033ea <menu_move_down+0x146>
 80032ec:	a201      	add	r2, pc, #4	@ (adr r2, 80032f4 <menu_move_down+0x50>)
 80032ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f2:	bf00      	nop
 80032f4:	08003325 	.word	0x08003325
 80032f8:	0800333b 	.word	0x0800333b
 80032fc:	08003351 	.word	0x08003351
 8003300:	08003367 	.word	0x08003367
 8003304:	080033eb 	.word	0x080033eb
 8003308:	0800337d 	.word	0x0800337d
 800330c:	08003393 	.word	0x08003393
 8003310:	080033eb 	.word	0x080033eb
 8003314:	080033a9 	.word	0x080033a9
 8003318:	080033eb 	.word	0x080033eb
 800331c:	080033bf 	.word	0x080033bf
 8003320:	080033d5 	.word	0x080033d5
            case UI_TIMER_EDIT_ON_H: if (edit_timer_on_h > 0) edit_timer_on_h--; break;
 8003324:	4b42      	ldr	r3, [pc, #264]	@ (8003430 <menu_move_down+0x18c>)
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d060      	beq.n	80033ee <menu_move_down+0x14a>
 800332c:	4b40      	ldr	r3, [pc, #256]	@ (8003430 <menu_move_down+0x18c>)
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	3b01      	subs	r3, #1
 8003332:	b2da      	uxtb	r2, r3
 8003334:	4b3e      	ldr	r3, [pc, #248]	@ (8003430 <menu_move_down+0x18c>)
 8003336:	701a      	strb	r2, [r3, #0]
 8003338:	e059      	b.n	80033ee <menu_move_down+0x14a>
            case UI_TIMER_EDIT_ON_M: if (edit_timer_on_m > 0) edit_timer_on_m--; break;
 800333a:	4b3e      	ldr	r3, [pc, #248]	@ (8003434 <menu_move_down+0x190>)
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d057      	beq.n	80033f2 <menu_move_down+0x14e>
 8003342:	4b3c      	ldr	r3, [pc, #240]	@ (8003434 <menu_move_down+0x190>)
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	3b01      	subs	r3, #1
 8003348:	b2da      	uxtb	r2, r3
 800334a:	4b3a      	ldr	r3, [pc, #232]	@ (8003434 <menu_move_down+0x190>)
 800334c:	701a      	strb	r2, [r3, #0]
 800334e:	e050      	b.n	80033f2 <menu_move_down+0x14e>
            case UI_TIMER_EDIT_OFF_H: if (edit_timer_off_h > 0) edit_timer_off_h--; break;
 8003350:	4b39      	ldr	r3, [pc, #228]	@ (8003438 <menu_move_down+0x194>)
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d04e      	beq.n	80033f6 <menu_move_down+0x152>
 8003358:	4b37      	ldr	r3, [pc, #220]	@ (8003438 <menu_move_down+0x194>)
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	3b01      	subs	r3, #1
 800335e:	b2da      	uxtb	r2, r3
 8003360:	4b35      	ldr	r3, [pc, #212]	@ (8003438 <menu_move_down+0x194>)
 8003362:	701a      	strb	r2, [r3, #0]
 8003364:	e047      	b.n	80033f6 <menu_move_down+0x152>
            case UI_TIMER_EDIT_OFF_M: if (edit_timer_off_m > 0) edit_timer_off_m--; break;
 8003366:	4b35      	ldr	r3, [pc, #212]	@ (800343c <menu_move_down+0x198>)
 8003368:	781b      	ldrb	r3, [r3, #0]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d045      	beq.n	80033fa <menu_move_down+0x156>
 800336e:	4b33      	ldr	r3, [pc, #204]	@ (800343c <menu_move_down+0x198>)
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	3b01      	subs	r3, #1
 8003374:	b2da      	uxtb	r2, r3
 8003376:	4b31      	ldr	r3, [pc, #196]	@ (800343c <menu_move_down+0x198>)
 8003378:	701a      	strb	r2, [r3, #0]
 800337a:	e03e      	b.n	80033fa <menu_move_down+0x156>
            case UI_SEARCH_EDIT_GAP: if (edit_search_gap_s > 1) edit_search_gap_s -= 1; break;
 800337c:	4b30      	ldr	r3, [pc, #192]	@ (8003440 <menu_move_down+0x19c>)
 800337e:	881b      	ldrh	r3, [r3, #0]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d93c      	bls.n	80033fe <menu_move_down+0x15a>
 8003384:	4b2e      	ldr	r3, [pc, #184]	@ (8003440 <menu_move_down+0x19c>)
 8003386:	881b      	ldrh	r3, [r3, #0]
 8003388:	3b01      	subs	r3, #1
 800338a:	b29a      	uxth	r2, r3
 800338c:	4b2c      	ldr	r3, [pc, #176]	@ (8003440 <menu_move_down+0x19c>)
 800338e:	801a      	strh	r2, [r3, #0]
 8003390:	e035      	b.n	80033fe <menu_move_down+0x15a>
            case UI_SEARCH_EDIT_DRY: if (edit_search_dry_s > 1) edit_search_dry_s -= 1; break;
 8003392:	4b2c      	ldr	r3, [pc, #176]	@ (8003444 <menu_move_down+0x1a0>)
 8003394:	881b      	ldrh	r3, [r3, #0]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d933      	bls.n	8003402 <menu_move_down+0x15e>
 800339a:	4b2a      	ldr	r3, [pc, #168]	@ (8003444 <menu_move_down+0x1a0>)
 800339c:	881b      	ldrh	r3, [r3, #0]
 800339e:	3b01      	subs	r3, #1
 80033a0:	b29a      	uxth	r2, r3
 80033a2:	4b28      	ldr	r3, [pc, #160]	@ (8003444 <menu_move_down+0x1a0>)
 80033a4:	801a      	strh	r2, [r3, #0]
 80033a6:	e02c      	b.n	8003402 <menu_move_down+0x15e>
            case UI_COUNTDOWN_EDIT_MIN: if (edit_countdown_min > 0) edit_countdown_min -= 1; break;
 80033a8:	4b27      	ldr	r3, [pc, #156]	@ (8003448 <menu_move_down+0x1a4>)
 80033aa:	881b      	ldrh	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d02a      	beq.n	8003406 <menu_move_down+0x162>
 80033b0:	4b25      	ldr	r3, [pc, #148]	@ (8003448 <menu_move_down+0x1a4>)
 80033b2:	881b      	ldrh	r3, [r3, #0]
 80033b4:	3b01      	subs	r3, #1
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	4b23      	ldr	r3, [pc, #140]	@ (8003448 <menu_move_down+0x1a4>)
 80033ba:	801a      	strh	r2, [r3, #0]
 80033bc:	e023      	b.n	8003406 <menu_move_down+0x162>
            case UI_TWIST_EDIT_ON: if (edit_twist_on_s > 1) edit_twist_on_s -= 1; break;
 80033be:	4b23      	ldr	r3, [pc, #140]	@ (800344c <menu_move_down+0x1a8>)
 80033c0:	881b      	ldrh	r3, [r3, #0]
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d921      	bls.n	800340a <menu_move_down+0x166>
 80033c6:	4b21      	ldr	r3, [pc, #132]	@ (800344c <menu_move_down+0x1a8>)
 80033c8:	881b      	ldrh	r3, [r3, #0]
 80033ca:	3b01      	subs	r3, #1
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	4b1f      	ldr	r3, [pc, #124]	@ (800344c <menu_move_down+0x1a8>)
 80033d0:	801a      	strh	r2, [r3, #0]
 80033d2:	e01a      	b.n	800340a <menu_move_down+0x166>
            case UI_TWIST_EDIT_OFF: if (edit_twist_off_s > 1) edit_twist_off_s -= 1; break;
 80033d4:	4b1e      	ldr	r3, [pc, #120]	@ (8003450 <menu_move_down+0x1ac>)
 80033d6:	881b      	ldrh	r3, [r3, #0]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d918      	bls.n	800340e <menu_move_down+0x16a>
 80033dc:	4b1c      	ldr	r3, [pc, #112]	@ (8003450 <menu_move_down+0x1ac>)
 80033de:	881b      	ldrh	r3, [r3, #0]
 80033e0:	3b01      	subs	r3, #1
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	4b1a      	ldr	r3, [pc, #104]	@ (8003450 <menu_move_down+0x1ac>)
 80033e6:	801a      	strh	r2, [r3, #0]
 80033e8:	e011      	b.n	800340e <menu_move_down+0x16a>
            default: break;
 80033ea:	bf00      	nop
 80033ec:	e010      	b.n	8003410 <menu_move_down+0x16c>
            case UI_TIMER_EDIT_ON_H: if (edit_timer_on_h > 0) edit_timer_on_h--; break;
 80033ee:	bf00      	nop
 80033f0:	e00e      	b.n	8003410 <menu_move_down+0x16c>
            case UI_TIMER_EDIT_ON_M: if (edit_timer_on_m > 0) edit_timer_on_m--; break;
 80033f2:	bf00      	nop
 80033f4:	e00c      	b.n	8003410 <menu_move_down+0x16c>
            case UI_TIMER_EDIT_OFF_H: if (edit_timer_off_h > 0) edit_timer_off_h--; break;
 80033f6:	bf00      	nop
 80033f8:	e00a      	b.n	8003410 <menu_move_down+0x16c>
            case UI_TIMER_EDIT_OFF_M: if (edit_timer_off_m > 0) edit_timer_off_m--; break;
 80033fa:	bf00      	nop
 80033fc:	e008      	b.n	8003410 <menu_move_down+0x16c>
            case UI_SEARCH_EDIT_GAP: if (edit_search_gap_s > 1) edit_search_gap_s -= 1; break;
 80033fe:	bf00      	nop
 8003400:	e006      	b.n	8003410 <menu_move_down+0x16c>
            case UI_SEARCH_EDIT_DRY: if (edit_search_dry_s > 1) edit_search_dry_s -= 1; break;
 8003402:	bf00      	nop
 8003404:	e004      	b.n	8003410 <menu_move_down+0x16c>
            case UI_COUNTDOWN_EDIT_MIN: if (edit_countdown_min > 0) edit_countdown_min -= 1; break;
 8003406:	bf00      	nop
 8003408:	e002      	b.n	8003410 <menu_move_down+0x16c>
            case UI_TWIST_EDIT_ON: if (edit_twist_on_s > 1) edit_twist_on_s -= 1; break;
 800340a:	bf00      	nop
 800340c:	e000      	b.n	8003410 <menu_move_down+0x16c>
            case UI_TWIST_EDIT_OFF: if (edit_twist_off_s > 1) edit_twist_off_s -= 1; break;
 800340e:	bf00      	nop
        }
        screenNeedsRefresh = true;
 8003410:	4b06      	ldr	r3, [pc, #24]	@ (800342c <menu_move_down+0x188>)
 8003412:	2201      	movs	r2, #1
 8003414:	701a      	strb	r2, [r3, #0]
    }
    refreshInactivityTimer();
 8003416:	f7ff f939 	bl	800268c <refreshInactivityTimer>
}
 800341a:	bf00      	nop
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	20000424 	.word	0x20000424
 8003424:	20000434 	.word	0x20000434
 8003428:	20000438 	.word	0x20000438
 800342c:	20000425 	.word	0x20000425
 8003430:	20000048 	.word	0x20000048
 8003434:	20000049 	.word	0x20000049
 8003438:	2000004a 	.word	0x2000004a
 800343c:	2000004b 	.word	0x2000004b
 8003440:	2000004c 	.word	0x2000004c
 8003444:	2000004e 	.word	0x2000004e
 8003448:	20000054 	.word	0x20000054
 800344c:	20000050 	.word	0x20000050
 8003450:	20000052 	.word	0x20000052

08003454 <menu_select>:

static void menu_select(void){
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
    refreshInactivityTimer();
 8003458:	f7ff f918 	bl	800268c <refreshInactivityTimer>

    switch (ui){
 800345c:	4b71      	ldr	r3, [pc, #452]	@ (8003624 <menu_select+0x1d0>)
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	2b11      	cmp	r3, #17
 8003462:	f200 80d5 	bhi.w	8003610 <menu_select+0x1bc>
 8003466:	a201      	add	r2, pc, #4	@ (adr r2, 800346c <menu_select+0x18>)
 8003468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800346c:	080034b5 	.word	0x080034b5
 8003470:	080034bd 	.word	0x080034bd
 8003474:	080034c9 	.word	0x080034c9
 8003478:	08003537 	.word	0x08003537
 800347c:	08003557 	.word	0x08003557
 8003480:	0800357d 	.word	0x0800357d
 8003484:	08003585 	.word	0x08003585
 8003488:	0800358d 	.word	0x0800358d
 800348c:	08003595 	.word	0x08003595
 8003490:	0800359d 	.word	0x0800359d
 8003494:	080035a9 	.word	0x080035a9
 8003498:	080035b1 	.word	0x080035b1
 800349c:	080035bd 	.word	0x080035bd
 80034a0:	080035c9 	.word	0x080035c9
 80034a4:	080035e3 	.word	0x080035e3
 80034a8:	080035f5 	.word	0x080035f5
 80034ac:	080035fd 	.word	0x080035fd
 80034b0:	08003605 	.word	0x08003605
        case UI_WELCOME:
            ui = UI_DASH;
 80034b4:	4b5b      	ldr	r3, [pc, #364]	@ (8003624 <menu_select+0x1d0>)
 80034b6:	2201      	movs	r2, #1
 80034b8:	701a      	strb	r2, [r3, #0]
            break;
 80034ba:	e0ad      	b.n	8003618 <menu_select+0x1c4>

        case UI_DASH:
            // Enter menu
            ui = UI_MENU;
 80034bc:	4b59      	ldr	r3, [pc, #356]	@ (8003624 <menu_select+0x1d0>)
 80034be:	2202      	movs	r2, #2
 80034c0:	701a      	strb	r2, [r3, #0]
            goto_menu_top();
 80034c2:	f7ff f8ef 	bl	80026a4 <goto_menu_top>
            break;
 80034c6:	e0a7      	b.n	8003618 <menu_select+0x1c4>

        case UI_MENU:
            // perform action based on menu_idx
            switch (menu_idx){
 80034c8:	4b57      	ldr	r3, [pc, #348]	@ (8003628 <menu_select+0x1d4>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2b06      	cmp	r3, #6
 80034ce:	d82d      	bhi.n	800352c <menu_select+0xd8>
 80034d0:	a201      	add	r2, pc, #4	@ (adr r2, 80034d8 <menu_select+0x84>)
 80034d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034d6:	bf00      	nop
 80034d8:	080034f5 	.word	0x080034f5
 80034dc:	080034fd 	.word	0x080034fd
 80034e0:	08003505 	.word	0x08003505
 80034e4:	0800350d 	.word	0x0800350d
 80034e8:	08003515 	.word	0x08003515
 80034ec:	0800351d 	.word	0x0800351d
 80034f0:	08003525 	.word	0x08003525
                case 0:  // Manual Mode
                    ui = UI_MANUAL;
 80034f4:	4b4b      	ldr	r3, [pc, #300]	@ (8003624 <menu_select+0x1d0>)
 80034f6:	2203      	movs	r2, #3
 80034f8:	701a      	strb	r2, [r3, #0]
                    break;
 80034fa:	e01b      	b.n	8003534 <menu_select+0xe0>
                case 1:  // Semi-Auto
                    ui = UI_SEMI_AUTO;
 80034fc:	4b49      	ldr	r3, [pc, #292]	@ (8003624 <menu_select+0x1d0>)
 80034fe:	2204      	movs	r2, #4
 8003500:	701a      	strb	r2, [r3, #0]
                    break;
 8003502:	e017      	b.n	8003534 <menu_select+0xe0>
                case 2:  // Timer
                    ui = UI_TIMER;
 8003504:	4b47      	ldr	r3, [pc, #284]	@ (8003624 <menu_select+0x1d0>)
 8003506:	2205      	movs	r2, #5
 8003508:	701a      	strb	r2, [r3, #0]
                    break;
 800350a:	e013      	b.n	8003534 <menu_select+0xe0>
                case 3:  // Search
                    ui = UI_SEARCH;
 800350c:	4b45      	ldr	r3, [pc, #276]	@ (8003624 <menu_select+0x1d0>)
 800350e:	220a      	movs	r2, #10
 8003510:	701a      	strb	r2, [r3, #0]
                    break;
 8003512:	e00f      	b.n	8003534 <menu_select+0xe0>
                case 4:  // Countdown
                    ui = UI_COUNTDOWN;
 8003514:	4b43      	ldr	r3, [pc, #268]	@ (8003624 <menu_select+0x1d0>)
 8003516:	220d      	movs	r2, #13
 8003518:	701a      	strb	r2, [r3, #0]
                    break;
 800351a:	e00b      	b.n	8003534 <menu_select+0xe0>
                case 5:  // Twist
                    ui = UI_TWIST;
 800351c:	4b41      	ldr	r3, [pc, #260]	@ (8003624 <menu_select+0x1d0>)
 800351e:	220f      	movs	r2, #15
 8003520:	701a      	strb	r2, [r3, #0]
                    break;
 8003522:	e007      	b.n	8003534 <menu_select+0xe0>
                case 6:  // Back
                    ui = UI_DASH;
 8003524:	4b3f      	ldr	r3, [pc, #252]	@ (8003624 <menu_select+0x1d0>)
 8003526:	2201      	movs	r2, #1
 8003528:	701a      	strb	r2, [r3, #0]
                    break;
 800352a:	e003      	b.n	8003534 <menu_select+0xe0>
                default:
                    ui = UI_DASH;
 800352c:	4b3d      	ldr	r3, [pc, #244]	@ (8003624 <menu_select+0x1d0>)
 800352e:	2201      	movs	r2, #1
 8003530:	701a      	strb	r2, [r3, #0]
                    break;
 8003532:	bf00      	nop
            }
            break;
 8003534:	e070      	b.n	8003618 <menu_select+0x1c4>

        case UI_MANUAL:
            // Toggle motor on select
            if (Motor_GetStatus())
 8003536:	f7fe fe53 	bl	80021e0 <Motor_GetStatus>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d003      	beq.n	8003548 <menu_select+0xf4>
                ModelHandle_SetMotor(false);
 8003540:	2000      	movs	r0, #0
 8003542:	f7fe fbdf 	bl	8001d04 <ModelHandle_SetMotor>
 8003546:	e002      	b.n	800354e <menu_select+0xfa>
            else
                ModelHandle_SetMotor(true);
 8003548:	2001      	movs	r0, #1
 800354a:	f7fe fbdb 	bl	8001d04 <ModelHandle_SetMotor>
            screenNeedsRefresh = true;
 800354e:	4b37      	ldr	r3, [pc, #220]	@ (800362c <menu_select+0x1d8>)
 8003550:	2201      	movs	r2, #1
 8003552:	701a      	strb	r2, [r3, #0]
            break;
 8003554:	e060      	b.n	8003618 <menu_select+0x1c4>

        case UI_SEMI_AUTO:
            semiAutoEnabled = !semiAutoEnabled;
 8003556:	4b36      	ldr	r3, [pc, #216]	@ (8003630 <menu_select+0x1dc>)
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	bf14      	ite	ne
 800355e:	2301      	movne	r3, #1
 8003560:	2300      	moveq	r3, #0
 8003562:	b2db      	uxtb	r3, r3
 8003564:	f083 0301 	eor.w	r3, r3, #1
 8003568:	b2db      	uxtb	r3, r3
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	b2da      	uxtb	r2, r3
 8003570:	4b2f      	ldr	r3, [pc, #188]	@ (8003630 <menu_select+0x1dc>)
 8003572:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 8003574:	4b2d      	ldr	r3, [pc, #180]	@ (800362c <menu_select+0x1d8>)
 8003576:	2201      	movs	r2, #1
 8003578:	701a      	strb	r2, [r3, #0]
            break;
 800357a:	e04d      	b.n	8003618 <menu_select+0x1c4>

        case UI_TIMER:
            // From timer display, SELECT enters editing ON time first
            ui = UI_TIMER_EDIT_ON_H;
 800357c:	4b29      	ldr	r3, [pc, #164]	@ (8003624 <menu_select+0x1d0>)
 800357e:	2206      	movs	r2, #6
 8003580:	701a      	strb	r2, [r3, #0]
            break;
 8003582:	e049      	b.n	8003618 <menu_select+0x1c4>

        case UI_TIMER_EDIT_ON_H:
            ui = UI_TIMER_EDIT_ON_M; break;
 8003584:	4b27      	ldr	r3, [pc, #156]	@ (8003624 <menu_select+0x1d0>)
 8003586:	2207      	movs	r2, #7
 8003588:	701a      	strb	r2, [r3, #0]
 800358a:	e045      	b.n	8003618 <menu_select+0x1c4>
        case UI_TIMER_EDIT_ON_M:
            ui = UI_TIMER_EDIT_OFF_H; break;
 800358c:	4b25      	ldr	r3, [pc, #148]	@ (8003624 <menu_select+0x1d0>)
 800358e:	2208      	movs	r2, #8
 8003590:	701a      	strb	r2, [r3, #0]
 8003592:	e041      	b.n	8003618 <menu_select+0x1c4>
        case UI_TIMER_EDIT_OFF_H:
            ui = UI_TIMER_EDIT_OFF_M; break;
 8003594:	4b23      	ldr	r3, [pc, #140]	@ (8003624 <menu_select+0x1d0>)
 8003596:	2209      	movs	r2, #9
 8003598:	701a      	strb	r2, [r3, #0]
 800359a:	e03d      	b.n	8003618 <menu_select+0x1c4>
        case UI_TIMER_EDIT_OFF_M:
            // finished editing timer; apply
            apply_timer_settings();
 800359c:	f7ff fb26 	bl	8002bec <apply_timer_settings>
            ui = UI_TIMER; break;
 80035a0:	4b20      	ldr	r3, [pc, #128]	@ (8003624 <menu_select+0x1d0>)
 80035a2:	2205      	movs	r2, #5
 80035a4:	701a      	strb	r2, [r3, #0]
 80035a6:	e037      	b.n	8003618 <menu_select+0x1c4>

        case UI_SEARCH:
            ui = UI_SEARCH_EDIT_GAP; break;
 80035a8:	4b1e      	ldr	r3, [pc, #120]	@ (8003624 <menu_select+0x1d0>)
 80035aa:	220b      	movs	r2, #11
 80035ac:	701a      	strb	r2, [r3, #0]
 80035ae:	e033      	b.n	8003618 <menu_select+0x1c4>
        case UI_SEARCH_EDIT_GAP:
            apply_search_settings();
 80035b0:	f7ff fae0 	bl	8002b74 <apply_search_settings>
            ui = UI_SEARCH_EDIT_DRY; break;
 80035b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003624 <menu_select+0x1d0>)
 80035b6:	220c      	movs	r2, #12
 80035b8:	701a      	strb	r2, [r3, #0]
 80035ba:	e02d      	b.n	8003618 <menu_select+0x1c4>
        case UI_SEARCH_EDIT_DRY:
            apply_search_settings();
 80035bc:	f7ff fada 	bl	8002b74 <apply_search_settings>
            ui = UI_SEARCH; break;
 80035c0:	4b18      	ldr	r3, [pc, #96]	@ (8003624 <menu_select+0x1d0>)
 80035c2:	220a      	movs	r2, #10
 80035c4:	701a      	strb	r2, [r3, #0]
 80035c6:	e027      	b.n	8003618 <menu_select+0x1c4>

        case UI_COUNTDOWN:
            if (countdownActive) {
 80035c8:	4b1a      	ldr	r3, [pc, #104]	@ (8003634 <menu_select+0x1e0>)
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <menu_select+0x186>
                countdownActive = false;
 80035d2:	4b18      	ldr	r3, [pc, #96]	@ (8003634 <menu_select+0x1e0>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	701a      	strb	r2, [r3, #0]
            } else {
                ui = UI_COUNTDOWN_EDIT_MIN;
            }
            break;
 80035d8:	e01e      	b.n	8003618 <menu_select+0x1c4>
                ui = UI_COUNTDOWN_EDIT_MIN;
 80035da:	4b12      	ldr	r3, [pc, #72]	@ (8003624 <menu_select+0x1d0>)
 80035dc:	220e      	movs	r2, #14
 80035de:	701a      	strb	r2, [r3, #0]
            break;
 80035e0:	e01a      	b.n	8003618 <menu_select+0x1c4>
        case UI_COUNTDOWN_EDIT_MIN:
            apply_countdown_settings();
 80035e2:	f7ff faef 	bl	8002bc4 <apply_countdown_settings>
            countdownActive = true;
 80035e6:	4b13      	ldr	r3, [pc, #76]	@ (8003634 <menu_select+0x1e0>)
 80035e8:	2201      	movs	r2, #1
 80035ea:	701a      	strb	r2, [r3, #0]
            ui = UI_COUNTDOWN;
 80035ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003624 <menu_select+0x1d0>)
 80035ee:	220d      	movs	r2, #13
 80035f0:	701a      	strb	r2, [r3, #0]
            break;
 80035f2:	e011      	b.n	8003618 <menu_select+0x1c4>

        case UI_TWIST:
            ui = UI_TWIST_EDIT_ON; break;
 80035f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003624 <menu_select+0x1d0>)
 80035f6:	2210      	movs	r2, #16
 80035f8:	701a      	strb	r2, [r3, #0]
 80035fa:	e00d      	b.n	8003618 <menu_select+0x1c4>
        case UI_TWIST_EDIT_ON:
            ui = UI_TWIST_EDIT_OFF; break;
 80035fc:	4b09      	ldr	r3, [pc, #36]	@ (8003624 <menu_select+0x1d0>)
 80035fe:	2211      	movs	r2, #17
 8003600:	701a      	strb	r2, [r3, #0]
 8003602:	e009      	b.n	8003618 <menu_select+0x1c4>
        case UI_TWIST_EDIT_OFF:
            apply_twist_settings();
 8003604:	f7ff faca 	bl	8002b9c <apply_twist_settings>
            ui = UI_TWIST; break;
 8003608:	4b06      	ldr	r3, [pc, #24]	@ (8003624 <menu_select+0x1d0>)
 800360a:	220f      	movs	r2, #15
 800360c:	701a      	strb	r2, [r3, #0]
 800360e:	e003      	b.n	8003618 <menu_select+0x1c4>

        default:
            ui = UI_DASH;
 8003610:	4b04      	ldr	r3, [pc, #16]	@ (8003624 <menu_select+0x1d0>)
 8003612:	2201      	movs	r2, #1
 8003614:	701a      	strb	r2, [r3, #0]
            break;
 8003616:	bf00      	nop
    }

    screenNeedsRefresh = true;
 8003618:	4b04      	ldr	r3, [pc, #16]	@ (800362c <menu_select+0x1d8>)
 800361a:	2201      	movs	r2, #1
 800361c:	701a      	strb	r2, [r3, #0]
}
 800361e:	bf00      	nop
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	20000424 	.word	0x20000424
 8003628:	20000434 	.word	0x20000434
 800362c:	20000425 	.word	0x20000425
 8003630:	20000430 	.word	0x20000430
 8003634:	200003b1 	.word	0x200003b1

08003638 <menu_reset>:

static void menu_reset(void){
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
    // act as back/home
    refreshInactivityTimer();
 800363c:	f7ff f826 	bl	800268c <refreshInactivityTimer>

    switch (ui){
 8003640:	4b27      	ldr	r3, [pc, #156]	@ (80036e0 <menu_reset+0xa8>)
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	2b11      	cmp	r3, #17
 8003646:	dc40      	bgt.n	80036ca <menu_reset+0x92>
 8003648:	2b03      	cmp	r3, #3
 800364a:	da08      	bge.n	800365e <menu_reset+0x26>
 800364c:	2b02      	cmp	r3, #2
 800364e:	d02a      	beq.n	80036a6 <menu_reset+0x6e>
 8003650:	2b02      	cmp	r3, #2
 8003652:	dc3a      	bgt.n	80036ca <menu_reset+0x92>
 8003654:	2b00      	cmp	r3, #0
 8003656:	d03c      	beq.n	80036d2 <menu_reset+0x9a>
 8003658:	2b01      	cmp	r3, #1
 800365a:	d020      	beq.n	800369e <menu_reset+0x66>
 800365c:	e035      	b.n	80036ca <menu_reset+0x92>
 800365e:	461a      	mov	r2, r3
 8003660:	2301      	movs	r3, #1
 8003662:	4093      	lsls	r3, r2
 8003664:	4a1f      	ldr	r2, [pc, #124]	@ (80036e4 <menu_reset+0xac>)
 8003666:	401a      	ands	r2, r3
 8003668:	2a00      	cmp	r2, #0
 800366a:	bf14      	ite	ne
 800366c:	2201      	movne	r2, #1
 800366e:	2200      	moveq	r2, #0
 8003670:	b2d2      	uxtb	r2, r2
 8003672:	2a00      	cmp	r2, #0
 8003674:	d125      	bne.n	80036c2 <menu_reset+0x8a>
 8003676:	f24a 4230 	movw	r2, #42032	@ 0xa430
 800367a:	401a      	ands	r2, r3
 800367c:	2a00      	cmp	r2, #0
 800367e:	bf14      	ite	ne
 8003680:	2201      	movne	r2, #1
 8003682:	2200      	moveq	r2, #0
 8003684:	b2d2      	uxtb	r2, r2
 8003686:	2a00      	cmp	r2, #0
 8003688:	d117      	bne.n	80036ba <menu_reset+0x82>
 800368a:	f003 0308 	and.w	r3, r3, #8
 800368e:	2b00      	cmp	r3, #0
 8003690:	bf14      	ite	ne
 8003692:	2301      	movne	r3, #1
 8003694:	2300      	moveq	r3, #0
 8003696:	b2db      	uxtb	r3, r3
 8003698:	2b00      	cmp	r3, #0
 800369a:	d108      	bne.n	80036ae <menu_reset+0x76>
 800369c:	e015      	b.n	80036ca <menu_reset+0x92>
            // do nothing
            break;

        case UI_DASH:
            // already at dash - go to welcome
            ui = UI_WELCOME;
 800369e:	4b10      	ldr	r3, [pc, #64]	@ (80036e0 <menu_reset+0xa8>)
 80036a0:	2200      	movs	r2, #0
 80036a2:	701a      	strb	r2, [r3, #0]
            break;
 80036a4:	e016      	b.n	80036d4 <menu_reset+0x9c>

        case UI_MENU:
            // go back to dash
            ui = UI_DASH;
 80036a6:	4b0e      	ldr	r3, [pc, #56]	@ (80036e0 <menu_reset+0xa8>)
 80036a8:	2201      	movs	r2, #1
 80036aa:	701a      	strb	r2, [r3, #0]
            break;
 80036ac:	e012      	b.n	80036d4 <menu_reset+0x9c>

        case UI_MANUAL:
            // Leaving manual mode → clear manual override
            ModelHandle_ClearManualOverride();
 80036ae:	f7fe fb3b 	bl	8001d28 <ModelHandle_ClearManualOverride>
            ui = UI_MENU;
 80036b2:	4b0b      	ldr	r3, [pc, #44]	@ (80036e0 <menu_reset+0xa8>)
 80036b4:	2202      	movs	r2, #2
 80036b6:	701a      	strb	r2, [r3, #0]
            break;
 80036b8:	e00c      	b.n	80036d4 <menu_reset+0x9c>
        case UI_TIMER:
        case UI_SEARCH:
        case UI_COUNTDOWN:
        case UI_TWIST:
            // return to menu
            ui = UI_MENU;
 80036ba:	4b09      	ldr	r3, [pc, #36]	@ (80036e0 <menu_reset+0xa8>)
 80036bc:	2202      	movs	r2, #2
 80036be:	701a      	strb	r2, [r3, #0]
            break;
 80036c0:	e008      	b.n	80036d4 <menu_reset+0x9c>
        case UI_SEARCH_EDIT_DRY:
        case UI_COUNTDOWN_EDIT_MIN:
        case UI_TWIST_EDIT_ON:
        case UI_TWIST_EDIT_OFF:
            // cancel edits, go to parent screen (menu for simplicity)
            ui = UI_MENU;
 80036c2:	4b07      	ldr	r3, [pc, #28]	@ (80036e0 <menu_reset+0xa8>)
 80036c4:	2202      	movs	r2, #2
 80036c6:	701a      	strb	r2, [r3, #0]
            break;
 80036c8:	e004      	b.n	80036d4 <menu_reset+0x9c>

        default:
            ui = UI_DASH;
 80036ca:	4b05      	ldr	r3, [pc, #20]	@ (80036e0 <menu_reset+0xa8>)
 80036cc:	2201      	movs	r2, #1
 80036ce:	701a      	strb	r2, [r3, #0]
            break;
 80036d0:	e000      	b.n	80036d4 <menu_reset+0x9c>
            break;
 80036d2:	bf00      	nop
    }

    screenNeedsRefresh = true;
 80036d4:	4b04      	ldr	r3, [pc, #16]	@ (80036e8 <menu_reset+0xb0>)
 80036d6:	2201      	movs	r2, #1
 80036d8:	701a      	strb	r2, [r3, #0]
}
 80036da:	bf00      	nop
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	20000424 	.word	0x20000424
 80036e4:	00035bc0 	.word	0x00035bc0
 80036e8:	20000425 	.word	0x20000425

080036ec <Screen_HandleButton>:


/* Public button handler used by switch polling */
void Screen_HandleButton(UiButton b){
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	4603      	mov	r3, r0
 80036f4:	71fb      	strb	r3, [r7, #7]
    if (b == BTN_RESET){ menu_reset(); return; }
 80036f6:	79fb      	ldrb	r3, [r7, #7]
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d102      	bne.n	8003702 <Screen_HandleButton+0x16>
 80036fc:	f7ff ff9c 	bl	8003638 <menu_reset>
 8003700:	e011      	b.n	8003726 <Screen_HandleButton+0x3a>
    if (b == BTN_UP) { menu_move_up(); return; }
 8003702:	79fb      	ldrb	r3, [r7, #7]
 8003704:	2b03      	cmp	r3, #3
 8003706:	d102      	bne.n	800370e <Screen_HandleButton+0x22>
 8003708:	f7ff fcea 	bl	80030e0 <menu_move_up>
 800370c:	e00b      	b.n	8003726 <Screen_HandleButton+0x3a>
    if (b == BTN_DOWN) { menu_move_down(); return; }
 800370e:	79fb      	ldrb	r3, [r7, #7]
 8003710:	2b04      	cmp	r3, #4
 8003712:	d102      	bne.n	800371a <Screen_HandleButton+0x2e>
 8003714:	f7ff fdc6 	bl	80032a4 <menu_move_down>
 8003718:	e005      	b.n	8003726 <Screen_HandleButton+0x3a>
    if (b == BTN_SELECT) { menu_select(); return; }
 800371a:	79fb      	ldrb	r3, [r7, #7]
 800371c:	2b02      	cmp	r3, #2
 800371e:	d102      	bne.n	8003726 <Screen_HandleButton+0x3a>
 8003720:	f7ff fe98 	bl	8003454 <menu_select>
 8003724:	bf00      	nop
}
 8003726:	3708      	adds	r7, #8
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <Screen_HandleSwitches>:

/* Generic switch handler - keeps your previous mapping style (change ports/pins if different) */
void Screen_HandleSwitches(void){
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
        {SWITCH3_GPIO_Port, SWITCH3_Pin, BTN_UP, LED3_Pin},
        {SWITCH4_GPIO_Port, SWITCH4_Pin, BTN_DOWN, LED4_Pin}
    };
    static bool prev[4] = {true,true,true,true};

    for (int i=0; i<4; i++){
 8003732:	2300      	movs	r3, #0
 8003734:	607b      	str	r3, [r7, #4]
 8003736:	e056      	b.n	80037e6 <Screen_HandleSwitches+0xba>
        bool pressed = (HAL_GPIO_ReadPin(switchMap[i].port, switchMap[i].pin) == GPIO_PIN_RESET);
 8003738:	492f      	ldr	r1, [pc, #188]	@ (80037f8 <Screen_HandleSwitches+0xcc>)
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	4613      	mov	r3, r2
 800373e:	005b      	lsls	r3, r3, #1
 8003740:	4413      	add	r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	440b      	add	r3, r1
 8003746:	6818      	ldr	r0, [r3, #0]
 8003748:	492b      	ldr	r1, [pc, #172]	@ (80037f8 <Screen_HandleSwitches+0xcc>)
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	4613      	mov	r3, r2
 800374e:	005b      	lsls	r3, r3, #1
 8003750:	4413      	add	r3, r2
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	440b      	add	r3, r1
 8003756:	3304      	adds	r3, #4
 8003758:	881b      	ldrh	r3, [r3, #0]
 800375a:	4619      	mov	r1, r3
 800375c:	f001 fb22 	bl	8004da4 <HAL_GPIO_ReadPin>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	bf0c      	ite	eq
 8003766:	2301      	moveq	r3, #1
 8003768:	2300      	movne	r3, #0
 800376a:	70fb      	strb	r3, [r7, #3]
        if (pressed && prev[i]) {
 800376c:	78fb      	ldrb	r3, [r7, #3]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d02b      	beq.n	80037ca <Screen_HandleSwitches+0x9e>
 8003772:	4a22      	ldr	r2, [pc, #136]	@ (80037fc <Screen_HandleSwitches+0xd0>)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4413      	add	r3, r2
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d025      	beq.n	80037ca <Screen_HandleSwitches+0x9e>
            prev[i] = false;
 800377e:	4a1f      	ldr	r2, [pc, #124]	@ (80037fc <Screen_HandleSwitches+0xd0>)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	4413      	add	r3, r2
 8003784:	2200      	movs	r2, #0
 8003786:	701a      	strb	r2, [r3, #0]
            // toggle corresponding indicator LED (assuming LED pin is on same port)
            HAL_GPIO_TogglePin(switchMap[i].port, switchMap[i].ledPin);
 8003788:	491b      	ldr	r1, [pc, #108]	@ (80037f8 <Screen_HandleSwitches+0xcc>)
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	4613      	mov	r3, r2
 800378e:	005b      	lsls	r3, r3, #1
 8003790:	4413      	add	r3, r2
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	440b      	add	r3, r1
 8003796:	6818      	ldr	r0, [r3, #0]
 8003798:	4917      	ldr	r1, [pc, #92]	@ (80037f8 <Screen_HandleSwitches+0xcc>)
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	4613      	mov	r3, r2
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	4413      	add	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	3308      	adds	r3, #8
 80037a8:	881b      	ldrh	r3, [r3, #0]
 80037aa:	4619      	mov	r1, r3
 80037ac:	f001 fb29 	bl	8004e02 <HAL_GPIO_TogglePin>
            Screen_HandleButton(switchMap[i].btn);
 80037b0:	4911      	ldr	r1, [pc, #68]	@ (80037f8 <Screen_HandleSwitches+0xcc>)
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	4613      	mov	r3, r2
 80037b6:	005b      	lsls	r3, r3, #1
 80037b8:	4413      	add	r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	440b      	add	r3, r1
 80037be:	3306      	adds	r3, #6
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7ff ff92 	bl	80036ec <Screen_HandleButton>
 80037c8:	e00a      	b.n	80037e0 <Screen_HandleSwitches+0xb4>
        } else if (!pressed) prev[i] = true;
 80037ca:	78fb      	ldrb	r3, [r7, #3]
 80037cc:	f083 0301 	eor.w	r3, r3, #1
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d004      	beq.n	80037e0 <Screen_HandleSwitches+0xb4>
 80037d6:	4a09      	ldr	r2, [pc, #36]	@ (80037fc <Screen_HandleSwitches+0xd0>)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4413      	add	r3, r2
 80037dc:	2201      	movs	r2, #1
 80037de:	701a      	strb	r2, [r3, #0]
    for (int i=0; i<4; i++){
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	3301      	adds	r3, #1
 80037e4:	607b      	str	r3, [r7, #4]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2b03      	cmp	r3, #3
 80037ea:	dda5      	ble.n	8003738 <Screen_HandleSwitches+0xc>
    }
}
 80037ec:	bf00      	nop
 80037ee:	bf00      	nop
 80037f0:	3708      	adds	r7, #8
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	080092f4 	.word	0x080092f4
 80037fc:	20000058 	.word	0x20000058

08003800 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003800:	b480      	push	{r7}
 8003802:	b085      	sub	sp, #20
 8003804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003806:	4b15      	ldr	r3, [pc, #84]	@ (800385c <HAL_MspInit+0x5c>)
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	4a14      	ldr	r2, [pc, #80]	@ (800385c <HAL_MspInit+0x5c>)
 800380c:	f043 0301 	orr.w	r3, r3, #1
 8003810:	6193      	str	r3, [r2, #24]
 8003812:	4b12      	ldr	r3, [pc, #72]	@ (800385c <HAL_MspInit+0x5c>)
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	60bb      	str	r3, [r7, #8]
 800381c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800381e:	4b0f      	ldr	r3, [pc, #60]	@ (800385c <HAL_MspInit+0x5c>)
 8003820:	69db      	ldr	r3, [r3, #28]
 8003822:	4a0e      	ldr	r2, [pc, #56]	@ (800385c <HAL_MspInit+0x5c>)
 8003824:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003828:	61d3      	str	r3, [r2, #28]
 800382a:	4b0c      	ldr	r3, [pc, #48]	@ (800385c <HAL_MspInit+0x5c>)
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003832:	607b      	str	r3, [r7, #4]
 8003834:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003836:	4b0a      	ldr	r3, [pc, #40]	@ (8003860 <HAL_MspInit+0x60>)
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	60fb      	str	r3, [r7, #12]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8003842:	60fb      	str	r3, [r7, #12]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800384a:	60fb      	str	r3, [r7, #12]
 800384c:	4a04      	ldr	r2, [pc, #16]	@ (8003860 <HAL_MspInit+0x60>)
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003852:	bf00      	nop
 8003854:	3714      	adds	r7, #20
 8003856:	46bd      	mov	sp, r7
 8003858:	bc80      	pop	{r7}
 800385a:	4770      	bx	lr
 800385c:	40021000 	.word	0x40021000
 8003860:	40010000 	.word	0x40010000

08003864 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b088      	sub	sp, #32
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800386c:	f107 0310 	add.w	r3, r7, #16
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	605a      	str	r2, [r3, #4]
 8003876:	609a      	str	r2, [r3, #8]
 8003878:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a14      	ldr	r2, [pc, #80]	@ (80038d0 <HAL_ADC_MspInit+0x6c>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d121      	bne.n	80038c8 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003884:	4b13      	ldr	r3, [pc, #76]	@ (80038d4 <HAL_ADC_MspInit+0x70>)
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	4a12      	ldr	r2, [pc, #72]	@ (80038d4 <HAL_ADC_MspInit+0x70>)
 800388a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800388e:	6193      	str	r3, [r2, #24]
 8003890:	4b10      	ldr	r3, [pc, #64]	@ (80038d4 <HAL_ADC_MspInit+0x70>)
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003898:	60fb      	str	r3, [r7, #12]
 800389a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800389c:	4b0d      	ldr	r3, [pc, #52]	@ (80038d4 <HAL_ADC_MspInit+0x70>)
 800389e:	699b      	ldr	r3, [r3, #24]
 80038a0:	4a0c      	ldr	r2, [pc, #48]	@ (80038d4 <HAL_ADC_MspInit+0x70>)
 80038a2:	f043 0304 	orr.w	r3, r3, #4
 80038a6:	6193      	str	r3, [r2, #24]
 80038a8:	4b0a      	ldr	r3, [pc, #40]	@ (80038d4 <HAL_ADC_MspInit+0x70>)
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	f003 0304 	and.w	r3, r3, #4
 80038b0:	60bb      	str	r3, [r7, #8]
 80038b2:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80038b4:	233f      	movs	r3, #63	@ 0x3f
 80038b6:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038b8:	2303      	movs	r3, #3
 80038ba:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038bc:	f107 0310 	add.w	r3, r7, #16
 80038c0:	4619      	mov	r1, r3
 80038c2:	4805      	ldr	r0, [pc, #20]	@ (80038d8 <HAL_ADC_MspInit+0x74>)
 80038c4:	f001 f8ea 	bl	8004a9c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80038c8:	bf00      	nop
 80038ca:	3720      	adds	r7, #32
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	40012400 	.word	0x40012400
 80038d4:	40021000 	.word	0x40021000
 80038d8:	40010800 	.word	0x40010800

080038dc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b088      	sub	sp, #32
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038e4:	f107 0310 	add.w	r3, r7, #16
 80038e8:	2200      	movs	r2, #0
 80038ea:	601a      	str	r2, [r3, #0]
 80038ec:	605a      	str	r2, [r3, #4]
 80038ee:	609a      	str	r2, [r3, #8]
 80038f0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a16      	ldr	r2, [pc, #88]	@ (8003950 <HAL_I2C_MspInit+0x74>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d124      	bne.n	8003946 <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038fc:	4b15      	ldr	r3, [pc, #84]	@ (8003954 <HAL_I2C_MspInit+0x78>)
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	4a14      	ldr	r2, [pc, #80]	@ (8003954 <HAL_I2C_MspInit+0x78>)
 8003902:	f043 0308 	orr.w	r3, r3, #8
 8003906:	6193      	str	r3, [r2, #24]
 8003908:	4b12      	ldr	r3, [pc, #72]	@ (8003954 <HAL_I2C_MspInit+0x78>)
 800390a:	699b      	ldr	r3, [r3, #24]
 800390c:	f003 0308 	and.w	r3, r3, #8
 8003910:	60fb      	str	r3, [r7, #12]
 8003912:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003914:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003918:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800391a:	2312      	movs	r3, #18
 800391c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800391e:	2303      	movs	r3, #3
 8003920:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003922:	f107 0310 	add.w	r3, r7, #16
 8003926:	4619      	mov	r1, r3
 8003928:	480b      	ldr	r0, [pc, #44]	@ (8003958 <HAL_I2C_MspInit+0x7c>)
 800392a:	f001 f8b7 	bl	8004a9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800392e:	4b09      	ldr	r3, [pc, #36]	@ (8003954 <HAL_I2C_MspInit+0x78>)
 8003930:	69db      	ldr	r3, [r3, #28]
 8003932:	4a08      	ldr	r2, [pc, #32]	@ (8003954 <HAL_I2C_MspInit+0x78>)
 8003934:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003938:	61d3      	str	r3, [r2, #28]
 800393a:	4b06      	ldr	r3, [pc, #24]	@ (8003954 <HAL_I2C_MspInit+0x78>)
 800393c:	69db      	ldr	r3, [r3, #28]
 800393e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003942:	60bb      	str	r3, [r7, #8]
 8003944:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8003946:	bf00      	nop
 8003948:	3720      	adds	r7, #32
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	40005800 	.word	0x40005800
 8003954:	40021000 	.word	0x40021000
 8003958:	40010c00 	.word	0x40010c00

0800395c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b08a      	sub	sp, #40	@ 0x28
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003964:	f107 0314 	add.w	r3, r7, #20
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]
 800396c:	605a      	str	r2, [r3, #4]
 800396e:	609a      	str	r2, [r3, #8]
 8003970:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a22      	ldr	r2, [pc, #136]	@ (8003a00 <HAL_SPI_MspInit+0xa4>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d13d      	bne.n	80039f8 <HAL_SPI_MspInit+0x9c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800397c:	4b21      	ldr	r3, [pc, #132]	@ (8003a04 <HAL_SPI_MspInit+0xa8>)
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	4a20      	ldr	r2, [pc, #128]	@ (8003a04 <HAL_SPI_MspInit+0xa8>)
 8003982:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003986:	6193      	str	r3, [r2, #24]
 8003988:	4b1e      	ldr	r3, [pc, #120]	@ (8003a04 <HAL_SPI_MspInit+0xa8>)
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003990:	613b      	str	r3, [r7, #16]
 8003992:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003994:	4b1b      	ldr	r3, [pc, #108]	@ (8003a04 <HAL_SPI_MspInit+0xa8>)
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	4a1a      	ldr	r2, [pc, #104]	@ (8003a04 <HAL_SPI_MspInit+0xa8>)
 800399a:	f043 0308 	orr.w	r3, r3, #8
 800399e:	6193      	str	r3, [r2, #24]
 80039a0:	4b18      	ldr	r3, [pc, #96]	@ (8003a04 <HAL_SPI_MspInit+0xa8>)
 80039a2:	699b      	ldr	r3, [r3, #24]
 80039a4:	f003 0308 	and.w	r3, r3, #8
 80039a8:	60fb      	str	r3, [r7, #12]
 80039aa:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80039ac:	2328      	movs	r3, #40	@ 0x28
 80039ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039b0:	2302      	movs	r3, #2
 80039b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80039b4:	2303      	movs	r3, #3
 80039b6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039b8:	f107 0314 	add.w	r3, r7, #20
 80039bc:	4619      	mov	r1, r3
 80039be:	4812      	ldr	r0, [pc, #72]	@ (8003a08 <HAL_SPI_MspInit+0xac>)
 80039c0:	f001 f86c 	bl	8004a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80039c4:	2310      	movs	r3, #16
 80039c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039c8:	2300      	movs	r3, #0
 80039ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039cc:	2300      	movs	r3, #0
 80039ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039d0:	f107 0314 	add.w	r3, r7, #20
 80039d4:	4619      	mov	r1, r3
 80039d6:	480c      	ldr	r0, [pc, #48]	@ (8003a08 <HAL_SPI_MspInit+0xac>)
 80039d8:	f001 f860 	bl	8004a9c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 80039dc:	4b0b      	ldr	r3, [pc, #44]	@ (8003a0c <HAL_SPI_MspInit+0xb0>)
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80039e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80039e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80039ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ec:	f043 0301 	orr.w	r3, r3, #1
 80039f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80039f2:	4a06      	ldr	r2, [pc, #24]	@ (8003a0c <HAL_SPI_MspInit+0xb0>)
 80039f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f6:	6053      	str	r3, [r2, #4]

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80039f8:	bf00      	nop
 80039fa:	3728      	adds	r7, #40	@ 0x28
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	40013000 	.word	0x40013000
 8003a04:	40021000 	.word	0x40021000
 8003a08:	40010c00 	.word	0x40010c00
 8003a0c:	40010000 	.word	0x40010000

08003a10 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a09      	ldr	r2, [pc, #36]	@ (8003a44 <HAL_TIM_Base_MspInit+0x34>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d10b      	bne.n	8003a3a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a22:	4b09      	ldr	r3, [pc, #36]	@ (8003a48 <HAL_TIM_Base_MspInit+0x38>)
 8003a24:	69db      	ldr	r3, [r3, #28]
 8003a26:	4a08      	ldr	r2, [pc, #32]	@ (8003a48 <HAL_TIM_Base_MspInit+0x38>)
 8003a28:	f043 0302 	orr.w	r3, r3, #2
 8003a2c:	61d3      	str	r3, [r2, #28]
 8003a2e:	4b06      	ldr	r3, [pc, #24]	@ (8003a48 <HAL_TIM_Base_MspInit+0x38>)
 8003a30:	69db      	ldr	r3, [r3, #28]
 8003a32:	f003 0302 	and.w	r3, r3, #2
 8003a36:	60fb      	str	r3, [r7, #12]
 8003a38:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8003a3a:	bf00      	nop
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bc80      	pop	{r7}
 8003a42:	4770      	bx	lr
 8003a44:	40000400 	.word	0x40000400
 8003a48:	40021000 	.word	0x40021000

08003a4c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b088      	sub	sp, #32
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a54:	f107 0310 	add.w	r3, r7, #16
 8003a58:	2200      	movs	r2, #0
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	605a      	str	r2, [r3, #4]
 8003a5e:	609a      	str	r2, [r3, #8]
 8003a60:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a1c      	ldr	r2, [pc, #112]	@ (8003ad8 <HAL_UART_MspInit+0x8c>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d131      	bne.n	8003ad0 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003a6c:	4b1b      	ldr	r3, [pc, #108]	@ (8003adc <HAL_UART_MspInit+0x90>)
 8003a6e:	699b      	ldr	r3, [r3, #24]
 8003a70:	4a1a      	ldr	r2, [pc, #104]	@ (8003adc <HAL_UART_MspInit+0x90>)
 8003a72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a76:	6193      	str	r3, [r2, #24]
 8003a78:	4b18      	ldr	r3, [pc, #96]	@ (8003adc <HAL_UART_MspInit+0x90>)
 8003a7a:	699b      	ldr	r3, [r3, #24]
 8003a7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a80:	60fb      	str	r3, [r7, #12]
 8003a82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a84:	4b15      	ldr	r3, [pc, #84]	@ (8003adc <HAL_UART_MspInit+0x90>)
 8003a86:	699b      	ldr	r3, [r3, #24]
 8003a88:	4a14      	ldr	r2, [pc, #80]	@ (8003adc <HAL_UART_MspInit+0x90>)
 8003a8a:	f043 0304 	orr.w	r3, r3, #4
 8003a8e:	6193      	str	r3, [r2, #24]
 8003a90:	4b12      	ldr	r3, [pc, #72]	@ (8003adc <HAL_UART_MspInit+0x90>)
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	f003 0304 	and.w	r3, r3, #4
 8003a98:	60bb      	str	r3, [r7, #8]
 8003a9a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003a9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003aa0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aa2:	2302      	movs	r3, #2
 8003aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aaa:	f107 0310 	add.w	r3, r7, #16
 8003aae:	4619      	mov	r1, r3
 8003ab0:	480b      	ldr	r0, [pc, #44]	@ (8003ae0 <HAL_UART_MspInit+0x94>)
 8003ab2:	f000 fff3 	bl	8004a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003ab6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003aba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003abc:	2300      	movs	r3, #0
 8003abe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ac4:	f107 0310 	add.w	r3, r7, #16
 8003ac8:	4619      	mov	r1, r3
 8003aca:	4805      	ldr	r0, [pc, #20]	@ (8003ae0 <HAL_UART_MspInit+0x94>)
 8003acc:	f000 ffe6 	bl	8004a9c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003ad0:	bf00      	nop
 8003ad2:	3720      	adds	r7, #32
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	40013800 	.word	0x40013800
 8003adc:	40021000 	.word	0x40021000
 8003ae0:	40010800 	.word	0x40010800

08003ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ae8:	bf00      	nop
 8003aea:	e7fd      	b.n	8003ae8 <NMI_Handler+0x4>

08003aec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003af0:	bf00      	nop
 8003af2:	e7fd      	b.n	8003af0 <HardFault_Handler+0x4>

08003af4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003af4:	b480      	push	{r7}
 8003af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003af8:	bf00      	nop
 8003afa:	e7fd      	b.n	8003af8 <MemManage_Handler+0x4>

08003afc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b00:	bf00      	nop
 8003b02:	e7fd      	b.n	8003b00 <BusFault_Handler+0x4>

08003b04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b04:	b480      	push	{r7}
 8003b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b08:	bf00      	nop
 8003b0a:	e7fd      	b.n	8003b08 <UsageFault_Handler+0x4>

08003b0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003b10:	bf00      	nop
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bc80      	pop	{r7}
 8003b16:	4770      	bx	lr

08003b18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b1c:	bf00      	nop
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bc80      	pop	{r7}
 8003b22:	4770      	bx	lr

08003b24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b24:	b480      	push	{r7}
 8003b26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b28:	bf00      	nop
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bc80      	pop	{r7}
 8003b2e:	4770      	bx	lr

08003b30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b34:	f000 f988 	bl	8003e48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b38:	bf00      	nop
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003b40:	4802      	ldr	r0, [pc, #8]	@ (8003b4c <RTC_Alarm_IRQHandler+0x10>)
 8003b42:	f003 fa07 	bl	8006f54 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8003b46:	bf00      	nop
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	200001e4 	.word	0x200001e4

08003b50 <now_ms>:
static GPIO_PinState last_raw[SWITCH_COUNT];       // last sampled raw pin

static uint32_t      press_start_ms[SWITCH_COUNT]; // for long press
static bool          long_fired[SWITCH_COUNT];

static inline uint32_t now_ms(void) { return HAL_GetTick(); }
 8003b50:	b580      	push	{r7, lr}
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	f000 f98a 	bl	8003e6c <HAL_GetTick>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	bd80      	pop	{r7, pc}
	...

08003b60 <Switches_Init>:
    }
}

/* --- Init all switches as input pullup --- */
void Switches_Init(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b086      	sub	sp, #24
 8003b64:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b66:	1d3b      	adds	r3, r7, #4
 8003b68:	2200      	movs	r2, #0
 8003b6a:	601a      	str	r2, [r3, #0]
 8003b6c:	605a      	str	r2, [r3, #4]
 8003b6e:	609a      	str	r2, [r3, #8]
 8003b70:	60da      	str	r2, [r3, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b72:	4b20      	ldr	r3, [pc, #128]	@ (8003bf4 <Switches_Init+0x94>)
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	4a1f      	ldr	r2, [pc, #124]	@ (8003bf4 <Switches_Init+0x94>)
 8003b78:	f043 0308 	orr.w	r3, r3, #8
 8003b7c:	6193      	str	r3, [r2, #24]
 8003b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8003bf4 <Switches_Init+0x94>)
 8003b80:	699b      	ldr	r3, [r3, #24]
 8003b82:	f003 0308 	and.w	r3, r3, #8
 8003b86:	603b      	str	r3, [r7, #0]
 8003b88:	683b      	ldr	r3, [r7, #0]

    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pin  = SWITCH1_Pin|SWITCH2_Pin|SWITCH3_Pin|SWITCH4_Pin;
 8003b92:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8003b96:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(SWITCH1_GPIO_Port, &GPIO_InitStruct);
 8003b98:	1d3b      	adds	r3, r7, #4
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	4816      	ldr	r0, [pc, #88]	@ (8003bf8 <Switches_Init+0x98>)
 8003b9e:	f000 ff7d 	bl	8004a9c <HAL_GPIO_Init>

    for (int i = 0; i < SWITCH_COUNT; ++i) {
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	617b      	str	r3, [r7, #20]
 8003ba6:	e01d      	b.n	8003be4 <Switches_Init+0x84>
        stable_state[i]   = GPIO_PIN_SET;  // released
 8003ba8:	4a14      	ldr	r2, [pc, #80]	@ (8003bfc <Switches_Init+0x9c>)
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	4413      	add	r3, r2
 8003bae:	2201      	movs	r2, #1
 8003bb0:	701a      	strb	r2, [r3, #0]
        last_raw[i]       = GPIO_PIN_SET;
 8003bb2:	4a13      	ldr	r2, [pc, #76]	@ (8003c00 <Switches_Init+0xa0>)
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	2201      	movs	r2, #1
 8003bba:	701a      	strb	r2, [r3, #0]
        last_change[i]    = now_ms();
 8003bbc:	f7ff ffc8 	bl	8003b50 <now_ms>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	4910      	ldr	r1, [pc, #64]	@ (8003c04 <Switches_Init+0xa4>)
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        press_start_ms[i] = 0;
 8003bca:	4a0f      	ldr	r2, [pc, #60]	@ (8003c08 <Switches_Init+0xa8>)
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	2100      	movs	r1, #0
 8003bd0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        long_fired[i]     = false;
 8003bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8003c0c <Switches_Init+0xac>)
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	4413      	add	r3, r2
 8003bda:	2200      	movs	r2, #0
 8003bdc:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < SWITCH_COUNT; ++i) {
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	3301      	adds	r3, #1
 8003be2:	617b      	str	r3, [r7, #20]
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	2b03      	cmp	r3, #3
 8003be8:	ddde      	ble.n	8003ba8 <Switches_Init+0x48>
    }
}
 8003bea:	bf00      	nop
 8003bec:	bf00      	nop
 8003bee:	3718      	adds	r7, #24
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	40010c00 	.word	0x40010c00
 8003bfc:	2000043c 	.word	0x2000043c
 8003c00:	20000450 	.word	0x20000450
 8003c04:	20000440 	.word	0x20000440
 8003c08:	20000454 	.word	0x20000454
 8003c0c:	20000464 	.word	0x20000464

08003c10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c18:	4a14      	ldr	r2, [pc, #80]	@ (8003c6c <_sbrk+0x5c>)
 8003c1a:	4b15      	ldr	r3, [pc, #84]	@ (8003c70 <_sbrk+0x60>)
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c24:	4b13      	ldr	r3, [pc, #76]	@ (8003c74 <_sbrk+0x64>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d102      	bne.n	8003c32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c2c:	4b11      	ldr	r3, [pc, #68]	@ (8003c74 <_sbrk+0x64>)
 8003c2e:	4a12      	ldr	r2, [pc, #72]	@ (8003c78 <_sbrk+0x68>)
 8003c30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c32:	4b10      	ldr	r3, [pc, #64]	@ (8003c74 <_sbrk+0x64>)
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4413      	add	r3, r2
 8003c3a:	693a      	ldr	r2, [r7, #16]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d207      	bcs.n	8003c50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c40:	f004 fcfa 	bl	8008638 <__errno>
 8003c44:	4603      	mov	r3, r0
 8003c46:	220c      	movs	r2, #12
 8003c48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c4e:	e009      	b.n	8003c64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c50:	4b08      	ldr	r3, [pc, #32]	@ (8003c74 <_sbrk+0x64>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c56:	4b07      	ldr	r3, [pc, #28]	@ (8003c74 <_sbrk+0x64>)
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	4a05      	ldr	r2, [pc, #20]	@ (8003c74 <_sbrk+0x64>)
 8003c60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c62:	68fb      	ldr	r3, [r7, #12]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3718      	adds	r7, #24
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	20005000 	.word	0x20005000
 8003c70:	00000400 	.word	0x00000400
 8003c74:	20000468 	.word	0x20000468
 8003c78:	20000600 	.word	0x20000600

08003c7c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c80:	bf00      	nop
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bc80      	pop	{r7}
 8003c86:	4770      	bx	lr

08003c88 <UART_Init>:

/**
  * @brief Initialize UART reception (interrupt mode, one byte at a time).
  */
void UART_Init(void)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	af00      	add	r7, sp, #0
    // Clear the buffer and reset index
    memset(rxBuffer, 0, sizeof(rxBuffer));
 8003c8c:	2240      	movs	r2, #64	@ 0x40
 8003c8e:	2100      	movs	r1, #0
 8003c90:	4807      	ldr	r0, [pc, #28]	@ (8003cb0 <UART_Init+0x28>)
 8003c92:	f004 fca3 	bl	80085dc <memset>
    rxIndex = 0;
 8003c96:	4b07      	ldr	r3, [pc, #28]	@ (8003cb4 <UART_Init+0x2c>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	801a      	strh	r2, [r3, #0]
    packetReady = false;
 8003c9c:	4b06      	ldr	r3, [pc, #24]	@ (8003cb8 <UART_Init+0x30>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	701a      	strb	r2, [r3, #0]

    // Start UART reception (non-blocking)
    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	4905      	ldr	r1, [pc, #20]	@ (8003cbc <UART_Init+0x34>)
 8003ca6:	4806      	ldr	r0, [pc, #24]	@ (8003cc0 <UART_Init+0x38>)
 8003ca8:	f004 fabb 	bl	8008222 <HAL_UART_Receive_IT>
}
 8003cac:	bf00      	nop
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	20000470 	.word	0x20000470
 8003cb4:	200004b0 	.word	0x200004b0
 8003cb8:	200004b2 	.word	0x200004b2
 8003cbc:	2000046c 	.word	0x2000046c
 8003cc0:	20000298 	.word	0x20000298

08003cc4 <UART_TransmitString>:

/**
  * @brief Transmit a null-terminated string.
  */
void UART_TransmitString(UART_HandleTypeDef *huart, const char *str)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	6039      	str	r1, [r7, #0]
    HAL_UART_Transmit(huart, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8003cce:	6838      	ldr	r0, [r7, #0]
 8003cd0:	f7fc fa46 	bl	8000160 <strlen>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	b29a      	uxth	r2, r3
 8003cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8003cdc:	6839      	ldr	r1, [r7, #0]
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f004 fa14 	bl	800810c <HAL_UART_Transmit>
}
 8003ce4:	bf00      	nop
 8003ce6:	3708      	adds	r7, #8
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}

08003cec <UART_GetReceivedPacket>:
        HAL_UART_Receive_IT(&huart1, &rxByte, 1);
    }
}

bool UART_GetReceivedPacket(char *buffer, size_t buffer_size)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
    if (packetReady)
 8003cf6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d64 <UART_GetReceivedPacket+0x78>)
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d02c      	beq.n	8003d58 <UART_GetReceivedPacket+0x6c>
    {
        // Ensure destination buffer is large enough
        size_t len = strlen(rxBuffer);
 8003cfe:	481a      	ldr	r0, [pc, #104]	@ (8003d68 <UART_GetReceivedPacket+0x7c>)
 8003d00:	f7fc fa2e 	bl	8000160 <strlen>
 8003d04:	60f8      	str	r0, [r7, #12]
        if (len < buffer_size)
 8003d06:	68fa      	ldr	r2, [r7, #12]
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d219      	bcs.n	8003d42 <UART_GetReceivedPacket+0x56>
        {
            strncpy(buffer, rxBuffer, buffer_size - 1);
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	3b01      	subs	r3, #1
 8003d12:	461a      	mov	r2, r3
 8003d14:	4914      	ldr	r1, [pc, #80]	@ (8003d68 <UART_GetReceivedPacket+0x7c>)
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f004 fc7b 	bl	8008612 <strncpy>
            buffer[buffer_size - 1] = '\0'; // Ensure null-termination
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	4413      	add	r3, r2
 8003d24:	2200      	movs	r2, #0
 8003d26:	701a      	strb	r2, [r3, #0]

            // Reset internal buffer for next packet
            memset(rxBuffer, 0, sizeof(rxBuffer));
 8003d28:	2240      	movs	r2, #64	@ 0x40
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	480e      	ldr	r0, [pc, #56]	@ (8003d68 <UART_GetReceivedPacket+0x7c>)
 8003d2e:	f004 fc55 	bl	80085dc <memset>
            rxIndex = 0;
 8003d32:	4b0e      	ldr	r3, [pc, #56]	@ (8003d6c <UART_GetReceivedPacket+0x80>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	801a      	strh	r2, [r3, #0]
            packetReady = false;
 8003d38:	4b0a      	ldr	r3, [pc, #40]	@ (8003d64 <UART_GetReceivedPacket+0x78>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	701a      	strb	r2, [r3, #0]
            return true;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e00b      	b.n	8003d5a <UART_GetReceivedPacket+0x6e>
        }
        else
        {
            // Destination buffer too small, discard internal packet
            memset(rxBuffer, 0, sizeof(rxBuffer));
 8003d42:	2240      	movs	r2, #64	@ 0x40
 8003d44:	2100      	movs	r1, #0
 8003d46:	4808      	ldr	r0, [pc, #32]	@ (8003d68 <UART_GetReceivedPacket+0x7c>)
 8003d48:	f004 fc48 	bl	80085dc <memset>
            rxIndex = 0;
 8003d4c:	4b07      	ldr	r3, [pc, #28]	@ (8003d6c <UART_GetReceivedPacket+0x80>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	801a      	strh	r2, [r3, #0]
            packetReady = false;
 8003d52:	4b04      	ldr	r3, [pc, #16]	@ (8003d64 <UART_GetReceivedPacket+0x78>)
 8003d54:	2200      	movs	r2, #0
 8003d56:	701a      	strb	r2, [r3, #0]
            // Optionally, log an error
        }
    }
    return false; // Ensure to return false if no packet is ready
 8003d58:	2300      	movs	r3, #0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3710      	adds	r7, #16
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	200004b2 	.word	0x200004b2
 8003d68:	20000470 	.word	0x20000470
 8003d6c:	200004b0 	.word	0x200004b0

08003d70 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003d70:	f7ff ff84 	bl	8003c7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003d74:	480b      	ldr	r0, [pc, #44]	@ (8003da4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003d76:	490c      	ldr	r1, [pc, #48]	@ (8003da8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003d78:	4a0c      	ldr	r2, [pc, #48]	@ (8003dac <LoopFillZerobss+0x16>)
  movs r3, #0
 8003d7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003d7c:	e002      	b.n	8003d84 <LoopCopyDataInit>

08003d7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003d7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d82:	3304      	adds	r3, #4

08003d84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003d88:	d3f9      	bcc.n	8003d7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003d8a:	4a09      	ldr	r2, [pc, #36]	@ (8003db0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003d8c:	4c09      	ldr	r4, [pc, #36]	@ (8003db4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003d8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003d90:	e001      	b.n	8003d96 <LoopFillZerobss>

08003d92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003d92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003d94:	3204      	adds	r2, #4

08003d96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003d96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003d98:	d3fb      	bcc.n	8003d92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003d9a:	f004 fc53 	bl	8008644 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003d9e:	f7fd fcbd 	bl	800171c <main>
  bx lr
 8003da2:	4770      	bx	lr
  ldr r0, =_sdata
 8003da4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003da8:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8003dac:	080093a8 	.word	0x080093a8
  ldr r2, =_sbss
 8003db0:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8003db4:	20000600 	.word	0x20000600

08003db8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003db8:	e7fe      	b.n	8003db8 <ADC1_2_IRQHandler>
	...

08003dbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003dc0:	4b08      	ldr	r3, [pc, #32]	@ (8003de4 <HAL_Init+0x28>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a07      	ldr	r2, [pc, #28]	@ (8003de4 <HAL_Init+0x28>)
 8003dc6:	f043 0310 	orr.w	r3, r3, #16
 8003dca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003dcc:	2003      	movs	r0, #3
 8003dce:	f000 fe31 	bl	8004a34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003dd2:	2000      	movs	r0, #0
 8003dd4:	f000 f808 	bl	8003de8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003dd8:	f7ff fd12 	bl	8003800 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	40022000 	.word	0x40022000

08003de8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003df0:	4b12      	ldr	r3, [pc, #72]	@ (8003e3c <HAL_InitTick+0x54>)
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	4b12      	ldr	r3, [pc, #72]	@ (8003e40 <HAL_InitTick+0x58>)
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	4619      	mov	r1, r3
 8003dfa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003dfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e06:	4618      	mov	r0, r3
 8003e08:	f000 fe3b 	bl	8004a82 <HAL_SYSTICK_Config>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e00e      	b.n	8003e34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2b0f      	cmp	r3, #15
 8003e1a:	d80a      	bhi.n	8003e32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	6879      	ldr	r1, [r7, #4]
 8003e20:	f04f 30ff 	mov.w	r0, #4294967295
 8003e24:	f000 fe11 	bl	8004a4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003e28:	4a06      	ldr	r2, [pc, #24]	@ (8003e44 <HAL_InitTick+0x5c>)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	e000      	b.n	8003e34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3708      	adds	r7, #8
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	2000005c 	.word	0x2000005c
 8003e40:	20000064 	.word	0x20000064
 8003e44:	20000060 	.word	0x20000060

08003e48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e4c:	4b05      	ldr	r3, [pc, #20]	@ (8003e64 <HAL_IncTick+0x1c>)
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	461a      	mov	r2, r3
 8003e52:	4b05      	ldr	r3, [pc, #20]	@ (8003e68 <HAL_IncTick+0x20>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4413      	add	r3, r2
 8003e58:	4a03      	ldr	r2, [pc, #12]	@ (8003e68 <HAL_IncTick+0x20>)
 8003e5a:	6013      	str	r3, [r2, #0]
}
 8003e5c:	bf00      	nop
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bc80      	pop	{r7}
 8003e62:	4770      	bx	lr
 8003e64:	20000064 	.word	0x20000064
 8003e68:	200004b4 	.word	0x200004b4

08003e6c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	af00      	add	r7, sp, #0
  return uwTick;
 8003e70:	4b02      	ldr	r3, [pc, #8]	@ (8003e7c <HAL_GetTick+0x10>)
 8003e72:	681b      	ldr	r3, [r3, #0]
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bc80      	pop	{r7}
 8003e7a:	4770      	bx	lr
 8003e7c:	200004b4 	.word	0x200004b4

08003e80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e88:	f7ff fff0 	bl	8003e6c <HAL_GetTick>
 8003e8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e98:	d005      	beq.n	8003ea6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003ec4 <HAL_Delay+0x44>)
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	4413      	add	r3, r2
 8003ea4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ea6:	bf00      	nop
 8003ea8:	f7ff ffe0 	bl	8003e6c <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d8f7      	bhi.n	8003ea8 <HAL_Delay+0x28>
  {
  }
}
 8003eb8:	bf00      	nop
 8003eba:	bf00      	nop
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	20000064 	.word	0x20000064

08003ec8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b086      	sub	sp, #24
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003edc:	2300      	movs	r3, #0
 8003ede:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d101      	bne.n	8003eea <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e0be      	b.n	8004068 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d109      	bne.n	8003f0c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7ff fcac 	bl	8003864 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 fbf1 	bl	80046f4 <ADC_ConversionStop_Disable>
 8003f12:	4603      	mov	r3, r0
 8003f14:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f1a:	f003 0310 	and.w	r3, r3, #16
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f040 8099 	bne.w	8004056 <HAL_ADC_Init+0x18e>
 8003f24:	7dfb      	ldrb	r3, [r7, #23]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	f040 8095 	bne.w	8004056 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f30:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003f34:	f023 0302 	bic.w	r3, r3, #2
 8003f38:	f043 0202 	orr.w	r2, r3, #2
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003f48:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	7b1b      	ldrb	r3, [r3, #12]
 8003f4e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003f50:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003f52:	68ba      	ldr	r2, [r7, #8]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f60:	d003      	beq.n	8003f6a <HAL_ADC_Init+0xa2>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d102      	bne.n	8003f70 <HAL_ADC_Init+0xa8>
 8003f6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f6e:	e000      	b.n	8003f72 <HAL_ADC_Init+0xaa>
 8003f70:	2300      	movs	r3, #0
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	7d1b      	ldrb	r3, [r3, #20]
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d119      	bne.n	8003fb4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	7b1b      	ldrb	r3, [r3, #12]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d109      	bne.n	8003f9c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	3b01      	subs	r3, #1
 8003f8e:	035a      	lsls	r2, r3, #13
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003f98:	613b      	str	r3, [r7, #16]
 8003f9a:	e00b      	b.n	8003fb4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa0:	f043 0220 	orr.w	r2, r3, #32
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fac:	f043 0201 	orr.w	r2, r3, #1
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	693a      	ldr	r2, [r7, #16]
 8003fc4:	430a      	orrs	r2, r1
 8003fc6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	689a      	ldr	r2, [r3, #8]
 8003fce:	4b28      	ldr	r3, [pc, #160]	@ (8004070 <HAL_ADC_Init+0x1a8>)
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	6812      	ldr	r2, [r2, #0]
 8003fd6:	68b9      	ldr	r1, [r7, #8]
 8003fd8:	430b      	orrs	r3, r1
 8003fda:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fe4:	d003      	beq.n	8003fee <HAL_ADC_Init+0x126>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d104      	bne.n	8003ff8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	051b      	lsls	r3, r3, #20
 8003ff6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ffe:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	430a      	orrs	r2, r1
 800400a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	689a      	ldr	r2, [r3, #8]
 8004012:	4b18      	ldr	r3, [pc, #96]	@ (8004074 <HAL_ADC_Init+0x1ac>)
 8004014:	4013      	ands	r3, r2
 8004016:	68ba      	ldr	r2, [r7, #8]
 8004018:	429a      	cmp	r2, r3
 800401a:	d10b      	bne.n	8004034 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004026:	f023 0303 	bic.w	r3, r3, #3
 800402a:	f043 0201 	orr.w	r2, r3, #1
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004032:	e018      	b.n	8004066 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004038:	f023 0312 	bic.w	r3, r3, #18
 800403c:	f043 0210 	orr.w	r2, r3, #16
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004048:	f043 0201 	orr.w	r2, r3, #1
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004054:	e007      	b.n	8004066 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800405a:	f043 0210 	orr.w	r2, r3, #16
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004066:	7dfb      	ldrb	r3, [r7, #23]
}
 8004068:	4618      	mov	r0, r3
 800406a:	3718      	adds	r7, #24
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	ffe1f7fd 	.word	0xffe1f7fd
 8004074:	ff1f0efe 	.word	0xff1f0efe

08004078 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004080:	2300      	movs	r3, #0
 8004082:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800408a:	2b01      	cmp	r3, #1
 800408c:	d101      	bne.n	8004092 <HAL_ADC_Start+0x1a>
 800408e:	2302      	movs	r3, #2
 8004090:	e098      	b.n	80041c4 <HAL_ADC_Start+0x14c>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f000 fad0 	bl	8004640 <ADC_Enable>
 80040a0:	4603      	mov	r3, r0
 80040a2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80040a4:	7bfb      	ldrb	r3, [r7, #15]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	f040 8087 	bne.w	80041ba <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040b4:	f023 0301 	bic.w	r3, r3, #1
 80040b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a41      	ldr	r2, [pc, #260]	@ (80041cc <HAL_ADC_Start+0x154>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d105      	bne.n	80040d6 <HAL_ADC_Start+0x5e>
 80040ca:	4b41      	ldr	r3, [pc, #260]	@ (80041d0 <HAL_ADC_Start+0x158>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d115      	bne.n	8004102 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040da:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d026      	beq.n	800413e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80040f8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004100:	e01d      	b.n	800413e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004106:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a2f      	ldr	r2, [pc, #188]	@ (80041d0 <HAL_ADC_Start+0x158>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d004      	beq.n	8004122 <HAL_ADC_Start+0xaa>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a2b      	ldr	r2, [pc, #172]	@ (80041cc <HAL_ADC_Start+0x154>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d10d      	bne.n	800413e <HAL_ADC_Start+0xc6>
 8004122:	4b2b      	ldr	r3, [pc, #172]	@ (80041d0 <HAL_ADC_Start+0x158>)
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800412a:	2b00      	cmp	r3, #0
 800412c:	d007      	beq.n	800413e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004132:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004136:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004142:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d006      	beq.n	8004158 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800414e:	f023 0206 	bic.w	r2, r3, #6
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004156:	e002      	b.n	800415e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f06f 0202 	mvn.w	r2, #2
 800416e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800417a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800417e:	d113      	bne.n	80041a8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004184:	4a11      	ldr	r2, [pc, #68]	@ (80041cc <HAL_ADC_Start+0x154>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d105      	bne.n	8004196 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800418a:	4b11      	ldr	r3, [pc, #68]	@ (80041d0 <HAL_ADC_Start+0x158>)
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004192:	2b00      	cmp	r3, #0
 8004194:	d108      	bne.n	80041a8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	689a      	ldr	r2, [r3, #8]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80041a4:	609a      	str	r2, [r3, #8]
 80041a6:	e00c      	b.n	80041c2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	689a      	ldr	r2, [r3, #8]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80041b6:	609a      	str	r2, [r3, #8]
 80041b8:	e003      	b.n	80041c2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80041c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	3710      	adds	r7, #16
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	40012800 	.word	0x40012800
 80041d0:	40012400 	.word	0x40012400

080041d4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041dc:	2300      	movs	r3, #0
 80041de:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d101      	bne.n	80041ee <HAL_ADC_Stop+0x1a>
 80041ea:	2302      	movs	r3, #2
 80041ec:	e01a      	b.n	8004224 <HAL_ADC_Stop+0x50>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2201      	movs	r2, #1
 80041f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 fa7c 	bl	80046f4 <ADC_ConversionStop_Disable>
 80041fc:	4603      	mov	r3, r0
 80041fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004200:	7bfb      	ldrb	r3, [r7, #15]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d109      	bne.n	800421a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800420a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800420e:	f023 0301 	bic.w	r3, r3, #1
 8004212:	f043 0201 	orr.w	r2, r3, #1
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004222:	7bfb      	ldrb	r3, [r7, #15]
}
 8004224:	4618      	mov	r0, r3
 8004226:	3710      	adds	r7, #16
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800422c:	b590      	push	{r4, r7, lr}
 800422e:	b087      	sub	sp, #28
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004236:	2300      	movs	r3, #0
 8004238:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800423a:	2300      	movs	r3, #0
 800423c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800423e:	2300      	movs	r3, #0
 8004240:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8004242:	f7ff fe13 	bl	8003e6c <HAL_GetTick>
 8004246:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004252:	2b00      	cmp	r3, #0
 8004254:	d00b      	beq.n	800426e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800425a:	f043 0220 	orr.w	r2, r3, #32
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e0d3      	b.n	8004416 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004278:	2b00      	cmp	r3, #0
 800427a:	d131      	bne.n	80042e0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004282:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004286:	2b00      	cmp	r3, #0
 8004288:	d12a      	bne.n	80042e0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800428a:	e021      	b.n	80042d0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004292:	d01d      	beq.n	80042d0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d007      	beq.n	80042aa <HAL_ADC_PollForConversion+0x7e>
 800429a:	f7ff fde7 	bl	8003e6c <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	683a      	ldr	r2, [r7, #0]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d212      	bcs.n	80042d0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0302 	and.w	r3, r3, #2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d10b      	bne.n	80042d0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042bc:	f043 0204 	orr.w	r2, r3, #4
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e0a2      	b.n	8004416 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0302 	and.w	r3, r3, #2
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d0d6      	beq.n	800428c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80042de:	e070      	b.n	80043c2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80042e0:	4b4f      	ldr	r3, [pc, #316]	@ (8004420 <HAL_ADC_PollForConversion+0x1f4>)
 80042e2:	681c      	ldr	r4, [r3, #0]
 80042e4:	2002      	movs	r0, #2
 80042e6:	f002 fd7f 	bl	8006de8 <HAL_RCCEx_GetPeriphCLKFreq>
 80042ea:	4603      	mov	r3, r0
 80042ec:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	6919      	ldr	r1, [r3, #16]
 80042f6:	4b4b      	ldr	r3, [pc, #300]	@ (8004424 <HAL_ADC_PollForConversion+0x1f8>)
 80042f8:	400b      	ands	r3, r1
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d118      	bne.n	8004330 <HAL_ADC_PollForConversion+0x104>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68d9      	ldr	r1, [r3, #12]
 8004304:	4b48      	ldr	r3, [pc, #288]	@ (8004428 <HAL_ADC_PollForConversion+0x1fc>)
 8004306:	400b      	ands	r3, r1
 8004308:	2b00      	cmp	r3, #0
 800430a:	d111      	bne.n	8004330 <HAL_ADC_PollForConversion+0x104>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	6919      	ldr	r1, [r3, #16]
 8004312:	4b46      	ldr	r3, [pc, #280]	@ (800442c <HAL_ADC_PollForConversion+0x200>)
 8004314:	400b      	ands	r3, r1
 8004316:	2b00      	cmp	r3, #0
 8004318:	d108      	bne.n	800432c <HAL_ADC_PollForConversion+0x100>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	68d9      	ldr	r1, [r3, #12]
 8004320:	4b43      	ldr	r3, [pc, #268]	@ (8004430 <HAL_ADC_PollForConversion+0x204>)
 8004322:	400b      	ands	r3, r1
 8004324:	2b00      	cmp	r3, #0
 8004326:	d101      	bne.n	800432c <HAL_ADC_PollForConversion+0x100>
 8004328:	2314      	movs	r3, #20
 800432a:	e020      	b.n	800436e <HAL_ADC_PollForConversion+0x142>
 800432c:	2329      	movs	r3, #41	@ 0x29
 800432e:	e01e      	b.n	800436e <HAL_ADC_PollForConversion+0x142>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6919      	ldr	r1, [r3, #16]
 8004336:	4b3d      	ldr	r3, [pc, #244]	@ (800442c <HAL_ADC_PollForConversion+0x200>)
 8004338:	400b      	ands	r3, r1
 800433a:	2b00      	cmp	r3, #0
 800433c:	d106      	bne.n	800434c <HAL_ADC_PollForConversion+0x120>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68d9      	ldr	r1, [r3, #12]
 8004344:	4b3a      	ldr	r3, [pc, #232]	@ (8004430 <HAL_ADC_PollForConversion+0x204>)
 8004346:	400b      	ands	r3, r1
 8004348:	2b00      	cmp	r3, #0
 800434a:	d00d      	beq.n	8004368 <HAL_ADC_PollForConversion+0x13c>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	6919      	ldr	r1, [r3, #16]
 8004352:	4b38      	ldr	r3, [pc, #224]	@ (8004434 <HAL_ADC_PollForConversion+0x208>)
 8004354:	400b      	ands	r3, r1
 8004356:	2b00      	cmp	r3, #0
 8004358:	d108      	bne.n	800436c <HAL_ADC_PollForConversion+0x140>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68d9      	ldr	r1, [r3, #12]
 8004360:	4b34      	ldr	r3, [pc, #208]	@ (8004434 <HAL_ADC_PollForConversion+0x208>)
 8004362:	400b      	ands	r3, r1
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <HAL_ADC_PollForConversion+0x140>
 8004368:	2354      	movs	r3, #84	@ 0x54
 800436a:	e000      	b.n	800436e <HAL_ADC_PollForConversion+0x142>
 800436c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800436e:	fb02 f303 	mul.w	r3, r2, r3
 8004372:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004374:	e021      	b.n	80043ba <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800437c:	d01a      	beq.n	80043b4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d007      	beq.n	8004394 <HAL_ADC_PollForConversion+0x168>
 8004384:	f7ff fd72 	bl	8003e6c <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	683a      	ldr	r2, [r7, #0]
 8004390:	429a      	cmp	r2, r3
 8004392:	d20f      	bcs.n	80043b4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	693a      	ldr	r2, [r7, #16]
 8004398:	429a      	cmp	r2, r3
 800439a:	d90b      	bls.n	80043b4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a0:	f043 0204 	orr.w	r2, r3, #4
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e030      	b.n	8004416 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	3301      	adds	r3, #1
 80043b8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	693a      	ldr	r2, [r7, #16]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d8d9      	bhi.n	8004376 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f06f 0212 	mvn.w	r2, #18
 80043ca:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80043e2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80043e6:	d115      	bne.n	8004414 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d111      	bne.n	8004414 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004400:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d105      	bne.n	8004414 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800440c:	f043 0201 	orr.w	r2, r3, #1
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	371c      	adds	r7, #28
 800441a:	46bd      	mov	sp, r7
 800441c:	bd90      	pop	{r4, r7, pc}
 800441e:	bf00      	nop
 8004420:	2000005c 	.word	0x2000005c
 8004424:	24924924 	.word	0x24924924
 8004428:	00924924 	.word	0x00924924
 800442c:	12492492 	.word	0x12492492
 8004430:	00492492 	.word	0x00492492
 8004434:	00249249 	.word	0x00249249

08004438 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8004446:	4618      	mov	r0, r3
 8004448:	370c      	adds	r7, #12
 800444a:	46bd      	mov	sp, r7
 800444c:	bc80      	pop	{r7}
 800444e:	4770      	bx	lr

08004450 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800445a:	2300      	movs	r3, #0
 800445c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800445e:	2300      	movs	r3, #0
 8004460:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004468:	2b01      	cmp	r3, #1
 800446a:	d101      	bne.n	8004470 <HAL_ADC_ConfigChannel+0x20>
 800446c:	2302      	movs	r3, #2
 800446e:	e0dc      	b.n	800462a <HAL_ADC_ConfigChannel+0x1da>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	2b06      	cmp	r3, #6
 800447e:	d81c      	bhi.n	80044ba <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	685a      	ldr	r2, [r3, #4]
 800448a:	4613      	mov	r3, r2
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	4413      	add	r3, r2
 8004490:	3b05      	subs	r3, #5
 8004492:	221f      	movs	r2, #31
 8004494:	fa02 f303 	lsl.w	r3, r2, r3
 8004498:	43db      	mvns	r3, r3
 800449a:	4019      	ands	r1, r3
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	6818      	ldr	r0, [r3, #0]
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685a      	ldr	r2, [r3, #4]
 80044a4:	4613      	mov	r3, r2
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	4413      	add	r3, r2
 80044aa:	3b05      	subs	r3, #5
 80044ac:	fa00 f203 	lsl.w	r2, r0, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	430a      	orrs	r2, r1
 80044b6:	635a      	str	r2, [r3, #52]	@ 0x34
 80044b8:	e03c      	b.n	8004534 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	2b0c      	cmp	r3, #12
 80044c0:	d81c      	bhi.n	80044fc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	685a      	ldr	r2, [r3, #4]
 80044cc:	4613      	mov	r3, r2
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	4413      	add	r3, r2
 80044d2:	3b23      	subs	r3, #35	@ 0x23
 80044d4:	221f      	movs	r2, #31
 80044d6:	fa02 f303 	lsl.w	r3, r2, r3
 80044da:	43db      	mvns	r3, r3
 80044dc:	4019      	ands	r1, r3
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	6818      	ldr	r0, [r3, #0]
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	685a      	ldr	r2, [r3, #4]
 80044e6:	4613      	mov	r3, r2
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	4413      	add	r3, r2
 80044ec:	3b23      	subs	r3, #35	@ 0x23
 80044ee:	fa00 f203 	lsl.w	r2, r0, r3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	430a      	orrs	r2, r1
 80044f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80044fa:	e01b      	b.n	8004534 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	685a      	ldr	r2, [r3, #4]
 8004506:	4613      	mov	r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	4413      	add	r3, r2
 800450c:	3b41      	subs	r3, #65	@ 0x41
 800450e:	221f      	movs	r2, #31
 8004510:	fa02 f303 	lsl.w	r3, r2, r3
 8004514:	43db      	mvns	r3, r3
 8004516:	4019      	ands	r1, r3
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	6818      	ldr	r0, [r3, #0]
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685a      	ldr	r2, [r3, #4]
 8004520:	4613      	mov	r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4413      	add	r3, r2
 8004526:	3b41      	subs	r3, #65	@ 0x41
 8004528:	fa00 f203 	lsl.w	r2, r0, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	430a      	orrs	r2, r1
 8004532:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2b09      	cmp	r3, #9
 800453a:	d91c      	bls.n	8004576 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68d9      	ldr	r1, [r3, #12]
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	4613      	mov	r3, r2
 8004548:	005b      	lsls	r3, r3, #1
 800454a:	4413      	add	r3, r2
 800454c:	3b1e      	subs	r3, #30
 800454e:	2207      	movs	r2, #7
 8004550:	fa02 f303 	lsl.w	r3, r2, r3
 8004554:	43db      	mvns	r3, r3
 8004556:	4019      	ands	r1, r3
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	6898      	ldr	r0, [r3, #8]
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	4613      	mov	r3, r2
 8004562:	005b      	lsls	r3, r3, #1
 8004564:	4413      	add	r3, r2
 8004566:	3b1e      	subs	r3, #30
 8004568:	fa00 f203 	lsl.w	r2, r0, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	430a      	orrs	r2, r1
 8004572:	60da      	str	r2, [r3, #12]
 8004574:	e019      	b.n	80045aa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	6919      	ldr	r1, [r3, #16]
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	4613      	mov	r3, r2
 8004582:	005b      	lsls	r3, r3, #1
 8004584:	4413      	add	r3, r2
 8004586:	2207      	movs	r2, #7
 8004588:	fa02 f303 	lsl.w	r3, r2, r3
 800458c:	43db      	mvns	r3, r3
 800458e:	4019      	ands	r1, r3
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	6898      	ldr	r0, [r3, #8]
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	4613      	mov	r3, r2
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	4413      	add	r3, r2
 800459e:	fa00 f203 	lsl.w	r2, r0, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2b10      	cmp	r3, #16
 80045b0:	d003      	beq.n	80045ba <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80045b6:	2b11      	cmp	r3, #17
 80045b8:	d132      	bne.n	8004620 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a1d      	ldr	r2, [pc, #116]	@ (8004634 <HAL_ADC_ConfigChannel+0x1e4>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d125      	bne.n	8004610 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d126      	bne.n	8004620 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	689a      	ldr	r2, [r3, #8]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80045e0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	2b10      	cmp	r3, #16
 80045e8:	d11a      	bne.n	8004620 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80045ea:	4b13      	ldr	r3, [pc, #76]	@ (8004638 <HAL_ADC_ConfigChannel+0x1e8>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a13      	ldr	r2, [pc, #76]	@ (800463c <HAL_ADC_ConfigChannel+0x1ec>)
 80045f0:	fba2 2303 	umull	r2, r3, r2, r3
 80045f4:	0c9a      	lsrs	r2, r3, #18
 80045f6:	4613      	mov	r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	4413      	add	r3, r2
 80045fc:	005b      	lsls	r3, r3, #1
 80045fe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004600:	e002      	b.n	8004608 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	3b01      	subs	r3, #1
 8004606:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d1f9      	bne.n	8004602 <HAL_ADC_ConfigChannel+0x1b2>
 800460e:	e007      	b.n	8004620 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004614:	f043 0220 	orr.w	r2, r3, #32
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004628:	7bfb      	ldrb	r3, [r7, #15]
}
 800462a:	4618      	mov	r0, r3
 800462c:	3714      	adds	r7, #20
 800462e:	46bd      	mov	sp, r7
 8004630:	bc80      	pop	{r7}
 8004632:	4770      	bx	lr
 8004634:	40012400 	.word	0x40012400
 8004638:	2000005c 	.word	0x2000005c
 800463c:	431bde83 	.word	0x431bde83

08004640 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004648:	2300      	movs	r3, #0
 800464a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800464c:	2300      	movs	r3, #0
 800464e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f003 0301 	and.w	r3, r3, #1
 800465a:	2b01      	cmp	r3, #1
 800465c:	d040      	beq.n	80046e0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	689a      	ldr	r2, [r3, #8]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f042 0201 	orr.w	r2, r2, #1
 800466c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800466e:	4b1f      	ldr	r3, [pc, #124]	@ (80046ec <ADC_Enable+0xac>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a1f      	ldr	r2, [pc, #124]	@ (80046f0 <ADC_Enable+0xb0>)
 8004674:	fba2 2303 	umull	r2, r3, r2, r3
 8004678:	0c9b      	lsrs	r3, r3, #18
 800467a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800467c:	e002      	b.n	8004684 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	3b01      	subs	r3, #1
 8004682:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1f9      	bne.n	800467e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800468a:	f7ff fbef 	bl	8003e6c <HAL_GetTick>
 800468e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004690:	e01f      	b.n	80046d2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004692:	f7ff fbeb 	bl	8003e6c <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	2b02      	cmp	r3, #2
 800469e:	d918      	bls.n	80046d2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d011      	beq.n	80046d2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b2:	f043 0210 	orr.w	r2, r3, #16
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046be:	f043 0201 	orr.w	r2, r3, #1
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e007      	b.n	80046e2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d1d8      	bne.n	8004692 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	2000005c 	.word	0x2000005c
 80046f0:	431bde83 	.word	0x431bde83

080046f4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80046fc:	2300      	movs	r3, #0
 80046fe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	f003 0301 	and.w	r3, r3, #1
 800470a:	2b01      	cmp	r3, #1
 800470c:	d12e      	bne.n	800476c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	689a      	ldr	r2, [r3, #8]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f022 0201 	bic.w	r2, r2, #1
 800471c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800471e:	f7ff fba5 	bl	8003e6c <HAL_GetTick>
 8004722:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004724:	e01b      	b.n	800475e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004726:	f7ff fba1 	bl	8003e6c <HAL_GetTick>
 800472a:	4602      	mov	r2, r0
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	1ad3      	subs	r3, r2, r3
 8004730:	2b02      	cmp	r3, #2
 8004732:	d914      	bls.n	800475e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f003 0301 	and.w	r3, r3, #1
 800473e:	2b01      	cmp	r3, #1
 8004740:	d10d      	bne.n	800475e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004746:	f043 0210 	orr.w	r2, r3, #16
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004752:	f043 0201 	orr.w	r2, r3, #1
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e007      	b.n	800476e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	f003 0301 	and.w	r3, r3, #1
 8004768:	2b01      	cmp	r3, #1
 800476a:	d0dc      	beq.n	8004726 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800476c:	2300      	movs	r3, #0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
	...

08004778 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8004778:	b590      	push	{r4, r7, lr}
 800477a:	b087      	sub	sp, #28
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004780:	2300      	movs	r3, #0
 8004782:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8004784:	2300      	movs	r3, #0
 8004786:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800478e:	2b01      	cmp	r3, #1
 8004790:	d101      	bne.n	8004796 <HAL_ADCEx_Calibration_Start+0x1e>
 8004792:	2302      	movs	r3, #2
 8004794:	e097      	b.n	80048c6 <HAL_ADCEx_Calibration_Start+0x14e>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f7ff ffa8 	bl	80046f4 <ADC_ConversionStop_Disable>
 80047a4:	4603      	mov	r3, r0
 80047a6:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f7ff ff49 	bl	8004640 <ADC_Enable>
 80047ae:	4603      	mov	r3, r0
 80047b0:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80047b2:	7dfb      	ldrb	r3, [r7, #23]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	f040 8081 	bne.w	80048bc <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047be:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80047c2:	f023 0302 	bic.w	r3, r3, #2
 80047c6:	f043 0202 	orr.w	r2, r3, #2
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80047ce:	4b40      	ldr	r3, [pc, #256]	@ (80048d0 <HAL_ADCEx_Calibration_Start+0x158>)
 80047d0:	681c      	ldr	r4, [r3, #0]
 80047d2:	2002      	movs	r0, #2
 80047d4:	f002 fb08 	bl	8006de8 <HAL_RCCEx_GetPeriphCLKFreq>
 80047d8:	4603      	mov	r3, r0
 80047da:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80047de:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80047e0:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80047e2:	e002      	b.n	80047ea <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	3b01      	subs	r3, #1
 80047e8:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d1f9      	bne.n	80047e4 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	689a      	ldr	r2, [r3, #8]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f042 0208 	orr.w	r2, r2, #8
 80047fe:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8004800:	f7ff fb34 	bl	8003e6c <HAL_GetTick>
 8004804:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004806:	e01b      	b.n	8004840 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8004808:	f7ff fb30 	bl	8003e6c <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	2b0a      	cmp	r3, #10
 8004814:	d914      	bls.n	8004840 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f003 0308 	and.w	r3, r3, #8
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00d      	beq.n	8004840 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004828:	f023 0312 	bic.w	r3, r3, #18
 800482c:	f043 0210 	orr.w	r2, r3, #16
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e042      	b.n	80048c6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	f003 0308 	and.w	r3, r3, #8
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1dc      	bne.n	8004808 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	689a      	ldr	r2, [r3, #8]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f042 0204 	orr.w	r2, r2, #4
 800485c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800485e:	f7ff fb05 	bl	8003e6c <HAL_GetTick>
 8004862:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004864:	e01b      	b.n	800489e <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8004866:	f7ff fb01 	bl	8003e6c <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	2b0a      	cmp	r3, #10
 8004872:	d914      	bls.n	800489e <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f003 0304 	and.w	r3, r3, #4
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00d      	beq.n	800489e <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004886:	f023 0312 	bic.w	r3, r3, #18
 800488a:	f043 0210 	orr.w	r2, r3, #16
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e013      	b.n	80048c6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f003 0304 	and.w	r3, r3, #4
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1dc      	bne.n	8004866 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b0:	f023 0303 	bic.w	r3, r3, #3
 80048b4:	f043 0201 	orr.w	r2, r3, #1
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80048c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	371c      	adds	r7, #28
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd90      	pop	{r4, r7, pc}
 80048ce:	bf00      	nop
 80048d0:	2000005c 	.word	0x2000005c

080048d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b085      	sub	sp, #20
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f003 0307 	and.w	r3, r3, #7
 80048e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004918 <__NVIC_SetPriorityGrouping+0x44>)
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048ea:	68ba      	ldr	r2, [r7, #8]
 80048ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80048f0:	4013      	ands	r3, r2
 80048f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004900:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004904:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004906:	4a04      	ldr	r2, [pc, #16]	@ (8004918 <__NVIC_SetPriorityGrouping+0x44>)
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	60d3      	str	r3, [r2, #12]
}
 800490c:	bf00      	nop
 800490e:	3714      	adds	r7, #20
 8004910:	46bd      	mov	sp, r7
 8004912:	bc80      	pop	{r7}
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	e000ed00 	.word	0xe000ed00

0800491c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800491c:	b480      	push	{r7}
 800491e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004920:	4b04      	ldr	r3, [pc, #16]	@ (8004934 <__NVIC_GetPriorityGrouping+0x18>)
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	0a1b      	lsrs	r3, r3, #8
 8004926:	f003 0307 	and.w	r3, r3, #7
}
 800492a:	4618      	mov	r0, r3
 800492c:	46bd      	mov	sp, r7
 800492e:	bc80      	pop	{r7}
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	e000ed00 	.word	0xe000ed00

08004938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004938:	b480      	push	{r7}
 800493a:	b083      	sub	sp, #12
 800493c:	af00      	add	r7, sp, #0
 800493e:	4603      	mov	r3, r0
 8004940:	6039      	str	r1, [r7, #0]
 8004942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004948:	2b00      	cmp	r3, #0
 800494a:	db0a      	blt.n	8004962 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	b2da      	uxtb	r2, r3
 8004950:	490c      	ldr	r1, [pc, #48]	@ (8004984 <__NVIC_SetPriority+0x4c>)
 8004952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004956:	0112      	lsls	r2, r2, #4
 8004958:	b2d2      	uxtb	r2, r2
 800495a:	440b      	add	r3, r1
 800495c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004960:	e00a      	b.n	8004978 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	b2da      	uxtb	r2, r3
 8004966:	4908      	ldr	r1, [pc, #32]	@ (8004988 <__NVIC_SetPriority+0x50>)
 8004968:	79fb      	ldrb	r3, [r7, #7]
 800496a:	f003 030f 	and.w	r3, r3, #15
 800496e:	3b04      	subs	r3, #4
 8004970:	0112      	lsls	r2, r2, #4
 8004972:	b2d2      	uxtb	r2, r2
 8004974:	440b      	add	r3, r1
 8004976:	761a      	strb	r2, [r3, #24]
}
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	bc80      	pop	{r7}
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	e000e100 	.word	0xe000e100
 8004988:	e000ed00 	.word	0xe000ed00

0800498c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800498c:	b480      	push	{r7}
 800498e:	b089      	sub	sp, #36	@ 0x24
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f003 0307 	and.w	r3, r3, #7
 800499e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	f1c3 0307 	rsb	r3, r3, #7
 80049a6:	2b04      	cmp	r3, #4
 80049a8:	bf28      	it	cs
 80049aa:	2304      	movcs	r3, #4
 80049ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	3304      	adds	r3, #4
 80049b2:	2b06      	cmp	r3, #6
 80049b4:	d902      	bls.n	80049bc <NVIC_EncodePriority+0x30>
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	3b03      	subs	r3, #3
 80049ba:	e000      	b.n	80049be <NVIC_EncodePriority+0x32>
 80049bc:	2300      	movs	r3, #0
 80049be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049c0:	f04f 32ff 	mov.w	r2, #4294967295
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ca:	43da      	mvns	r2, r3
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	401a      	ands	r2, r3
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049d4:	f04f 31ff 	mov.w	r1, #4294967295
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	fa01 f303 	lsl.w	r3, r1, r3
 80049de:	43d9      	mvns	r1, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049e4:	4313      	orrs	r3, r2
         );
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3724      	adds	r7, #36	@ 0x24
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bc80      	pop	{r7}
 80049ee:	4770      	bx	lr

080049f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	3b01      	subs	r3, #1
 80049fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a00:	d301      	bcc.n	8004a06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a02:	2301      	movs	r3, #1
 8004a04:	e00f      	b.n	8004a26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a06:	4a0a      	ldr	r2, [pc, #40]	@ (8004a30 <SysTick_Config+0x40>)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a0e:	210f      	movs	r1, #15
 8004a10:	f04f 30ff 	mov.w	r0, #4294967295
 8004a14:	f7ff ff90 	bl	8004938 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a18:	4b05      	ldr	r3, [pc, #20]	@ (8004a30 <SysTick_Config+0x40>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a1e:	4b04      	ldr	r3, [pc, #16]	@ (8004a30 <SysTick_Config+0x40>)
 8004a20:	2207      	movs	r2, #7
 8004a22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3708      	adds	r7, #8
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	e000e010 	.word	0xe000e010

08004a34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f7ff ff49 	bl	80048d4 <__NVIC_SetPriorityGrouping>
}
 8004a42:	bf00      	nop
 8004a44:	3708      	adds	r7, #8
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}

08004a4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a4a:	b580      	push	{r7, lr}
 8004a4c:	b086      	sub	sp, #24
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	4603      	mov	r3, r0
 8004a52:	60b9      	str	r1, [r7, #8]
 8004a54:	607a      	str	r2, [r7, #4]
 8004a56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a5c:	f7ff ff5e 	bl	800491c <__NVIC_GetPriorityGrouping>
 8004a60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	68b9      	ldr	r1, [r7, #8]
 8004a66:	6978      	ldr	r0, [r7, #20]
 8004a68:	f7ff ff90 	bl	800498c <NVIC_EncodePriority>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a72:	4611      	mov	r1, r2
 8004a74:	4618      	mov	r0, r3
 8004a76:	f7ff ff5f 	bl	8004938 <__NVIC_SetPriority>
}
 8004a7a:	bf00      	nop
 8004a7c:	3718      	adds	r7, #24
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b082      	sub	sp, #8
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f7ff ffb0 	bl	80049f0 <SysTick_Config>
 8004a90:	4603      	mov	r3, r0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3708      	adds	r7, #8
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
	...

08004a9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b08b      	sub	sp, #44	@ 0x2c
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004aae:	e169      	b.n	8004d84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	69fa      	ldr	r2, [r7, #28]
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004ac4:	69ba      	ldr	r2, [r7, #24]
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	f040 8158 	bne.w	8004d7e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	4a9a      	ldr	r2, [pc, #616]	@ (8004d3c <HAL_GPIO_Init+0x2a0>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d05e      	beq.n	8004b96 <HAL_GPIO_Init+0xfa>
 8004ad8:	4a98      	ldr	r2, [pc, #608]	@ (8004d3c <HAL_GPIO_Init+0x2a0>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d875      	bhi.n	8004bca <HAL_GPIO_Init+0x12e>
 8004ade:	4a98      	ldr	r2, [pc, #608]	@ (8004d40 <HAL_GPIO_Init+0x2a4>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d058      	beq.n	8004b96 <HAL_GPIO_Init+0xfa>
 8004ae4:	4a96      	ldr	r2, [pc, #600]	@ (8004d40 <HAL_GPIO_Init+0x2a4>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d86f      	bhi.n	8004bca <HAL_GPIO_Init+0x12e>
 8004aea:	4a96      	ldr	r2, [pc, #600]	@ (8004d44 <HAL_GPIO_Init+0x2a8>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d052      	beq.n	8004b96 <HAL_GPIO_Init+0xfa>
 8004af0:	4a94      	ldr	r2, [pc, #592]	@ (8004d44 <HAL_GPIO_Init+0x2a8>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d869      	bhi.n	8004bca <HAL_GPIO_Init+0x12e>
 8004af6:	4a94      	ldr	r2, [pc, #592]	@ (8004d48 <HAL_GPIO_Init+0x2ac>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d04c      	beq.n	8004b96 <HAL_GPIO_Init+0xfa>
 8004afc:	4a92      	ldr	r2, [pc, #584]	@ (8004d48 <HAL_GPIO_Init+0x2ac>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d863      	bhi.n	8004bca <HAL_GPIO_Init+0x12e>
 8004b02:	4a92      	ldr	r2, [pc, #584]	@ (8004d4c <HAL_GPIO_Init+0x2b0>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d046      	beq.n	8004b96 <HAL_GPIO_Init+0xfa>
 8004b08:	4a90      	ldr	r2, [pc, #576]	@ (8004d4c <HAL_GPIO_Init+0x2b0>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d85d      	bhi.n	8004bca <HAL_GPIO_Init+0x12e>
 8004b0e:	2b12      	cmp	r3, #18
 8004b10:	d82a      	bhi.n	8004b68 <HAL_GPIO_Init+0xcc>
 8004b12:	2b12      	cmp	r3, #18
 8004b14:	d859      	bhi.n	8004bca <HAL_GPIO_Init+0x12e>
 8004b16:	a201      	add	r2, pc, #4	@ (adr r2, 8004b1c <HAL_GPIO_Init+0x80>)
 8004b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b1c:	08004b97 	.word	0x08004b97
 8004b20:	08004b71 	.word	0x08004b71
 8004b24:	08004b83 	.word	0x08004b83
 8004b28:	08004bc5 	.word	0x08004bc5
 8004b2c:	08004bcb 	.word	0x08004bcb
 8004b30:	08004bcb 	.word	0x08004bcb
 8004b34:	08004bcb 	.word	0x08004bcb
 8004b38:	08004bcb 	.word	0x08004bcb
 8004b3c:	08004bcb 	.word	0x08004bcb
 8004b40:	08004bcb 	.word	0x08004bcb
 8004b44:	08004bcb 	.word	0x08004bcb
 8004b48:	08004bcb 	.word	0x08004bcb
 8004b4c:	08004bcb 	.word	0x08004bcb
 8004b50:	08004bcb 	.word	0x08004bcb
 8004b54:	08004bcb 	.word	0x08004bcb
 8004b58:	08004bcb 	.word	0x08004bcb
 8004b5c:	08004bcb 	.word	0x08004bcb
 8004b60:	08004b79 	.word	0x08004b79
 8004b64:	08004b8d 	.word	0x08004b8d
 8004b68:	4a79      	ldr	r2, [pc, #484]	@ (8004d50 <HAL_GPIO_Init+0x2b4>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d013      	beq.n	8004b96 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004b6e:	e02c      	b.n	8004bca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	623b      	str	r3, [r7, #32]
          break;
 8004b76:	e029      	b.n	8004bcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	3304      	adds	r3, #4
 8004b7e:	623b      	str	r3, [r7, #32]
          break;
 8004b80:	e024      	b.n	8004bcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	3308      	adds	r3, #8
 8004b88:	623b      	str	r3, [r7, #32]
          break;
 8004b8a:	e01f      	b.n	8004bcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	330c      	adds	r3, #12
 8004b92:	623b      	str	r3, [r7, #32]
          break;
 8004b94:	e01a      	b.n	8004bcc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d102      	bne.n	8004ba4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004b9e:	2304      	movs	r3, #4
 8004ba0:	623b      	str	r3, [r7, #32]
          break;
 8004ba2:	e013      	b.n	8004bcc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d105      	bne.n	8004bb8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004bac:	2308      	movs	r3, #8
 8004bae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	69fa      	ldr	r2, [r7, #28]
 8004bb4:	611a      	str	r2, [r3, #16]
          break;
 8004bb6:	e009      	b.n	8004bcc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004bb8:	2308      	movs	r3, #8
 8004bba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	69fa      	ldr	r2, [r7, #28]
 8004bc0:	615a      	str	r2, [r3, #20]
          break;
 8004bc2:	e003      	b.n	8004bcc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	623b      	str	r3, [r7, #32]
          break;
 8004bc8:	e000      	b.n	8004bcc <HAL_GPIO_Init+0x130>
          break;
 8004bca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004bcc:	69bb      	ldr	r3, [r7, #24]
 8004bce:	2bff      	cmp	r3, #255	@ 0xff
 8004bd0:	d801      	bhi.n	8004bd6 <HAL_GPIO_Init+0x13a>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	e001      	b.n	8004bda <HAL_GPIO_Init+0x13e>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	3304      	adds	r3, #4
 8004bda:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	2bff      	cmp	r3, #255	@ 0xff
 8004be0:	d802      	bhi.n	8004be8 <HAL_GPIO_Init+0x14c>
 8004be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	e002      	b.n	8004bee <HAL_GPIO_Init+0x152>
 8004be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bea:	3b08      	subs	r3, #8
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	210f      	movs	r1, #15
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8004bfc:	43db      	mvns	r3, r3
 8004bfe:	401a      	ands	r2, r3
 8004c00:	6a39      	ldr	r1, [r7, #32]
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	fa01 f303 	lsl.w	r3, r1, r3
 8004c08:	431a      	orrs	r2, r3
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	f000 80b1 	beq.w	8004d7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004c1c:	4b4d      	ldr	r3, [pc, #308]	@ (8004d54 <HAL_GPIO_Init+0x2b8>)
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	4a4c      	ldr	r2, [pc, #304]	@ (8004d54 <HAL_GPIO_Init+0x2b8>)
 8004c22:	f043 0301 	orr.w	r3, r3, #1
 8004c26:	6193      	str	r3, [r2, #24]
 8004c28:	4b4a      	ldr	r3, [pc, #296]	@ (8004d54 <HAL_GPIO_Init+0x2b8>)
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	f003 0301 	and.w	r3, r3, #1
 8004c30:	60bb      	str	r3, [r7, #8]
 8004c32:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004c34:	4a48      	ldr	r2, [pc, #288]	@ (8004d58 <HAL_GPIO_Init+0x2bc>)
 8004c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c38:	089b      	lsrs	r3, r3, #2
 8004c3a:	3302      	adds	r3, #2
 8004c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c40:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c44:	f003 0303 	and.w	r3, r3, #3
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	220f      	movs	r2, #15
 8004c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c50:	43db      	mvns	r3, r3
 8004c52:	68fa      	ldr	r2, [r7, #12]
 8004c54:	4013      	ands	r3, r2
 8004c56:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	4a40      	ldr	r2, [pc, #256]	@ (8004d5c <HAL_GPIO_Init+0x2c0>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d013      	beq.n	8004c88 <HAL_GPIO_Init+0x1ec>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a3f      	ldr	r2, [pc, #252]	@ (8004d60 <HAL_GPIO_Init+0x2c4>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d00d      	beq.n	8004c84 <HAL_GPIO_Init+0x1e8>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a3e      	ldr	r2, [pc, #248]	@ (8004d64 <HAL_GPIO_Init+0x2c8>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d007      	beq.n	8004c80 <HAL_GPIO_Init+0x1e4>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a3d      	ldr	r2, [pc, #244]	@ (8004d68 <HAL_GPIO_Init+0x2cc>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d101      	bne.n	8004c7c <HAL_GPIO_Init+0x1e0>
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e006      	b.n	8004c8a <HAL_GPIO_Init+0x1ee>
 8004c7c:	2304      	movs	r3, #4
 8004c7e:	e004      	b.n	8004c8a <HAL_GPIO_Init+0x1ee>
 8004c80:	2302      	movs	r3, #2
 8004c82:	e002      	b.n	8004c8a <HAL_GPIO_Init+0x1ee>
 8004c84:	2301      	movs	r3, #1
 8004c86:	e000      	b.n	8004c8a <HAL_GPIO_Init+0x1ee>
 8004c88:	2300      	movs	r3, #0
 8004c8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c8c:	f002 0203 	and.w	r2, r2, #3
 8004c90:	0092      	lsls	r2, r2, #2
 8004c92:	4093      	lsls	r3, r2
 8004c94:	68fa      	ldr	r2, [r7, #12]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004c9a:	492f      	ldr	r1, [pc, #188]	@ (8004d58 <HAL_GPIO_Init+0x2bc>)
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9e:	089b      	lsrs	r3, r3, #2
 8004ca0:	3302      	adds	r3, #2
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d006      	beq.n	8004cc2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004cb4:	4b2d      	ldr	r3, [pc, #180]	@ (8004d6c <HAL_GPIO_Init+0x2d0>)
 8004cb6:	689a      	ldr	r2, [r3, #8]
 8004cb8:	492c      	ldr	r1, [pc, #176]	@ (8004d6c <HAL_GPIO_Init+0x2d0>)
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	608b      	str	r3, [r1, #8]
 8004cc0:	e006      	b.n	8004cd0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004cc2:	4b2a      	ldr	r3, [pc, #168]	@ (8004d6c <HAL_GPIO_Init+0x2d0>)
 8004cc4:	689a      	ldr	r2, [r3, #8]
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	43db      	mvns	r3, r3
 8004cca:	4928      	ldr	r1, [pc, #160]	@ (8004d6c <HAL_GPIO_Init+0x2d0>)
 8004ccc:	4013      	ands	r3, r2
 8004cce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d006      	beq.n	8004cea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004cdc:	4b23      	ldr	r3, [pc, #140]	@ (8004d6c <HAL_GPIO_Init+0x2d0>)
 8004cde:	68da      	ldr	r2, [r3, #12]
 8004ce0:	4922      	ldr	r1, [pc, #136]	@ (8004d6c <HAL_GPIO_Init+0x2d0>)
 8004ce2:	69bb      	ldr	r3, [r7, #24]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	60cb      	str	r3, [r1, #12]
 8004ce8:	e006      	b.n	8004cf8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004cea:	4b20      	ldr	r3, [pc, #128]	@ (8004d6c <HAL_GPIO_Init+0x2d0>)
 8004cec:	68da      	ldr	r2, [r3, #12]
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	43db      	mvns	r3, r3
 8004cf2:	491e      	ldr	r1, [pc, #120]	@ (8004d6c <HAL_GPIO_Init+0x2d0>)
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d006      	beq.n	8004d12 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004d04:	4b19      	ldr	r3, [pc, #100]	@ (8004d6c <HAL_GPIO_Init+0x2d0>)
 8004d06:	685a      	ldr	r2, [r3, #4]
 8004d08:	4918      	ldr	r1, [pc, #96]	@ (8004d6c <HAL_GPIO_Init+0x2d0>)
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	604b      	str	r3, [r1, #4]
 8004d10:	e006      	b.n	8004d20 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004d12:	4b16      	ldr	r3, [pc, #88]	@ (8004d6c <HAL_GPIO_Init+0x2d0>)
 8004d14:	685a      	ldr	r2, [r3, #4]
 8004d16:	69bb      	ldr	r3, [r7, #24]
 8004d18:	43db      	mvns	r3, r3
 8004d1a:	4914      	ldr	r1, [pc, #80]	@ (8004d6c <HAL_GPIO_Init+0x2d0>)
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d021      	beq.n	8004d70 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8004d6c <HAL_GPIO_Init+0x2d0>)
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	490e      	ldr	r1, [pc, #56]	@ (8004d6c <HAL_GPIO_Init+0x2d0>)
 8004d32:	69bb      	ldr	r3, [r7, #24]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	600b      	str	r3, [r1, #0]
 8004d38:	e021      	b.n	8004d7e <HAL_GPIO_Init+0x2e2>
 8004d3a:	bf00      	nop
 8004d3c:	10320000 	.word	0x10320000
 8004d40:	10310000 	.word	0x10310000
 8004d44:	10220000 	.word	0x10220000
 8004d48:	10210000 	.word	0x10210000
 8004d4c:	10120000 	.word	0x10120000
 8004d50:	10110000 	.word	0x10110000
 8004d54:	40021000 	.word	0x40021000
 8004d58:	40010000 	.word	0x40010000
 8004d5c:	40010800 	.word	0x40010800
 8004d60:	40010c00 	.word	0x40010c00
 8004d64:	40011000 	.word	0x40011000
 8004d68:	40011400 	.word	0x40011400
 8004d6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004d70:	4b0b      	ldr	r3, [pc, #44]	@ (8004da0 <HAL_GPIO_Init+0x304>)
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	43db      	mvns	r3, r3
 8004d78:	4909      	ldr	r1, [pc, #36]	@ (8004da0 <HAL_GPIO_Init+0x304>)
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d80:	3301      	adds	r3, #1
 8004d82:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	f47f ae8e 	bne.w	8004ab0 <HAL_GPIO_Init+0x14>
  }
}
 8004d94:	bf00      	nop
 8004d96:	bf00      	nop
 8004d98:	372c      	adds	r7, #44	@ 0x2c
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bc80      	pop	{r7}
 8004d9e:	4770      	bx	lr
 8004da0:	40010400 	.word	0x40010400

08004da4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b085      	sub	sp, #20
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	460b      	mov	r3, r1
 8004dae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	689a      	ldr	r2, [r3, #8]
 8004db4:	887b      	ldrh	r3, [r7, #2]
 8004db6:	4013      	ands	r3, r2
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d002      	beq.n	8004dc2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	73fb      	strb	r3, [r7, #15]
 8004dc0:	e001      	b.n	8004dc6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004dc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3714      	adds	r7, #20
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bc80      	pop	{r7}
 8004dd0:	4770      	bx	lr

08004dd2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b083      	sub	sp, #12
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
 8004dda:	460b      	mov	r3, r1
 8004ddc:	807b      	strh	r3, [r7, #2]
 8004dde:	4613      	mov	r3, r2
 8004de0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004de2:	787b      	ldrb	r3, [r7, #1]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d003      	beq.n	8004df0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004de8:	887a      	ldrh	r2, [r7, #2]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004dee:	e003      	b.n	8004df8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004df0:	887b      	ldrh	r3, [r7, #2]
 8004df2:	041a      	lsls	r2, r3, #16
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	611a      	str	r2, [r3, #16]
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bc80      	pop	{r7}
 8004e00:	4770      	bx	lr

08004e02 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004e02:	b480      	push	{r7}
 8004e04:	b085      	sub	sp, #20
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004e14:	887a      	ldrh	r2, [r7, #2]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	4013      	ands	r3, r2
 8004e1a:	041a      	lsls	r2, r3, #16
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	43d9      	mvns	r1, r3
 8004e20:	887b      	ldrh	r3, [r7, #2]
 8004e22:	400b      	ands	r3, r1
 8004e24:	431a      	orrs	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	611a      	str	r2, [r3, #16]
}
 8004e2a:	bf00      	nop
 8004e2c:	3714      	adds	r7, #20
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bc80      	pop	{r7}
 8004e32:	4770      	bx	lr

08004e34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d101      	bne.n	8004e46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e12b      	b.n	800509e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d106      	bne.n	8004e60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f7fe fd3e 	bl	80038dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2224      	movs	r2, #36	@ 0x24
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f022 0201 	bic.w	r2, r2, #1
 8004e76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004e98:	f001 feaa 	bl	8006bf0 <HAL_RCC_GetPCLK1Freq>
 8004e9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	4a81      	ldr	r2, [pc, #516]	@ (80050a8 <HAL_I2C_Init+0x274>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d807      	bhi.n	8004eb8 <HAL_I2C_Init+0x84>
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	4a80      	ldr	r2, [pc, #512]	@ (80050ac <HAL_I2C_Init+0x278>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	bf94      	ite	ls
 8004eb0:	2301      	movls	r3, #1
 8004eb2:	2300      	movhi	r3, #0
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	e006      	b.n	8004ec6 <HAL_I2C_Init+0x92>
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	4a7d      	ldr	r2, [pc, #500]	@ (80050b0 <HAL_I2C_Init+0x27c>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	bf94      	ite	ls
 8004ec0:	2301      	movls	r3, #1
 8004ec2:	2300      	movhi	r3, #0
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d001      	beq.n	8004ece <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e0e7      	b.n	800509e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	4a78      	ldr	r2, [pc, #480]	@ (80050b4 <HAL_I2C_Init+0x280>)
 8004ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ed6:	0c9b      	lsrs	r3, r3, #18
 8004ed8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68ba      	ldr	r2, [r7, #8]
 8004eea:	430a      	orrs	r2, r1
 8004eec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	6a1b      	ldr	r3, [r3, #32]
 8004ef4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	4a6a      	ldr	r2, [pc, #424]	@ (80050a8 <HAL_I2C_Init+0x274>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d802      	bhi.n	8004f08 <HAL_I2C_Init+0xd4>
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	3301      	adds	r3, #1
 8004f06:	e009      	b.n	8004f1c <HAL_I2C_Init+0xe8>
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004f0e:	fb02 f303 	mul.w	r3, r2, r3
 8004f12:	4a69      	ldr	r2, [pc, #420]	@ (80050b8 <HAL_I2C_Init+0x284>)
 8004f14:	fba2 2303 	umull	r2, r3, r2, r3
 8004f18:	099b      	lsrs	r3, r3, #6
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	6812      	ldr	r2, [r2, #0]
 8004f20:	430b      	orrs	r3, r1
 8004f22:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	69db      	ldr	r3, [r3, #28]
 8004f2a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004f2e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	495c      	ldr	r1, [pc, #368]	@ (80050a8 <HAL_I2C_Init+0x274>)
 8004f38:	428b      	cmp	r3, r1
 8004f3a:	d819      	bhi.n	8004f70 <HAL_I2C_Init+0x13c>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	1e59      	subs	r1, r3, #1
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	005b      	lsls	r3, r3, #1
 8004f46:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f4a:	1c59      	adds	r1, r3, #1
 8004f4c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004f50:	400b      	ands	r3, r1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d00a      	beq.n	8004f6c <HAL_I2C_Init+0x138>
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	1e59      	subs	r1, r3, #1
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	005b      	lsls	r3, r3, #1
 8004f60:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f64:	3301      	adds	r3, #1
 8004f66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f6a:	e051      	b.n	8005010 <HAL_I2C_Init+0x1dc>
 8004f6c:	2304      	movs	r3, #4
 8004f6e:	e04f      	b.n	8005010 <HAL_I2C_Init+0x1dc>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d111      	bne.n	8004f9c <HAL_I2C_Init+0x168>
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	1e58      	subs	r0, r3, #1
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6859      	ldr	r1, [r3, #4]
 8004f80:	460b      	mov	r3, r1
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	440b      	add	r3, r1
 8004f86:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	bf0c      	ite	eq
 8004f94:	2301      	moveq	r3, #1
 8004f96:	2300      	movne	r3, #0
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	e012      	b.n	8004fc2 <HAL_I2C_Init+0x18e>
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	1e58      	subs	r0, r3, #1
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6859      	ldr	r1, [r3, #4]
 8004fa4:	460b      	mov	r3, r1
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	440b      	add	r3, r1
 8004faa:	0099      	lsls	r1, r3, #2
 8004fac:	440b      	add	r3, r1
 8004fae:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	bf0c      	ite	eq
 8004fbc:	2301      	moveq	r3, #1
 8004fbe:	2300      	movne	r3, #0
 8004fc0:	b2db      	uxtb	r3, r3
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <HAL_I2C_Init+0x196>
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e022      	b.n	8005010 <HAL_I2C_Init+0x1dc>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d10e      	bne.n	8004ff0 <HAL_I2C_Init+0x1bc>
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	1e58      	subs	r0, r3, #1
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6859      	ldr	r1, [r3, #4]
 8004fda:	460b      	mov	r3, r1
 8004fdc:	005b      	lsls	r3, r3, #1
 8004fde:	440b      	add	r3, r1
 8004fe0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fe4:	3301      	adds	r3, #1
 8004fe6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fee:	e00f      	b.n	8005010 <HAL_I2C_Init+0x1dc>
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	1e58      	subs	r0, r3, #1
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6859      	ldr	r1, [r3, #4]
 8004ff8:	460b      	mov	r3, r1
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	440b      	add	r3, r1
 8004ffe:	0099      	lsls	r1, r3, #2
 8005000:	440b      	add	r3, r1
 8005002:	fbb0 f3f3 	udiv	r3, r0, r3
 8005006:	3301      	adds	r3, #1
 8005008:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800500c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005010:	6879      	ldr	r1, [r7, #4]
 8005012:	6809      	ldr	r1, [r1, #0]
 8005014:	4313      	orrs	r3, r2
 8005016:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	69da      	ldr	r2, [r3, #28]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a1b      	ldr	r3, [r3, #32]
 800502a:	431a      	orrs	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	430a      	orrs	r2, r1
 8005032:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800503e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	6911      	ldr	r1, [r2, #16]
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	68d2      	ldr	r2, [r2, #12]
 800504a:	4311      	orrs	r1, r2
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	6812      	ldr	r2, [r2, #0]
 8005050:	430b      	orrs	r3, r1
 8005052:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	695a      	ldr	r2, [r3, #20]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	699b      	ldr	r3, [r3, #24]
 8005066:	431a      	orrs	r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	430a      	orrs	r2, r1
 800506e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 0201 	orr.w	r2, r2, #1
 800507e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2220      	movs	r2, #32
 800508a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3710      	adds	r7, #16
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	000186a0 	.word	0x000186a0
 80050ac:	001e847f 	.word	0x001e847f
 80050b0:	003d08ff 	.word	0x003d08ff
 80050b4:	431bde83 	.word	0x431bde83
 80050b8:	10624dd3 	.word	0x10624dd3

080050bc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b088      	sub	sp, #32
 80050c0:	af02      	add	r7, sp, #8
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	607a      	str	r2, [r7, #4]
 80050c6:	461a      	mov	r2, r3
 80050c8:	460b      	mov	r3, r1
 80050ca:	817b      	strh	r3, [r7, #10]
 80050cc:	4613      	mov	r3, r2
 80050ce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80050d0:	f7fe fecc 	bl	8003e6c <HAL_GetTick>
 80050d4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	2b20      	cmp	r3, #32
 80050e0:	f040 80e0 	bne.w	80052a4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	9300      	str	r3, [sp, #0]
 80050e8:	2319      	movs	r3, #25
 80050ea:	2201      	movs	r2, #1
 80050ec:	4970      	ldr	r1, [pc, #448]	@ (80052b0 <HAL_I2C_Master_Transmit+0x1f4>)
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f000 ff7e 	bl	8005ff0 <I2C_WaitOnFlagUntilTimeout>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80050fa:	2302      	movs	r3, #2
 80050fc:	e0d3      	b.n	80052a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005104:	2b01      	cmp	r3, #1
 8005106:	d101      	bne.n	800510c <HAL_I2C_Master_Transmit+0x50>
 8005108:	2302      	movs	r3, #2
 800510a:	e0cc      	b.n	80052a6 <HAL_I2C_Master_Transmit+0x1ea>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0301 	and.w	r3, r3, #1
 800511e:	2b01      	cmp	r3, #1
 8005120:	d007      	beq.n	8005132 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f042 0201 	orr.w	r2, r2, #1
 8005130:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005140:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2221      	movs	r2, #33	@ 0x21
 8005146:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2210      	movs	r2, #16
 800514e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	893a      	ldrh	r2, [r7, #8]
 8005162:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005168:	b29a      	uxth	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	4a50      	ldr	r2, [pc, #320]	@ (80052b4 <HAL_I2C_Master_Transmit+0x1f8>)
 8005172:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005174:	8979      	ldrh	r1, [r7, #10]
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	6a3a      	ldr	r2, [r7, #32]
 800517a:	68f8      	ldr	r0, [r7, #12]
 800517c:	f000 fd38 	bl	8005bf0 <I2C_MasterRequestWrite>
 8005180:	4603      	mov	r3, r0
 8005182:	2b00      	cmp	r3, #0
 8005184:	d001      	beq.n	800518a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e08d      	b.n	80052a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800518a:	2300      	movs	r3, #0
 800518c:	613b      	str	r3, [r7, #16]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	695b      	ldr	r3, [r3, #20]
 8005194:	613b      	str	r3, [r7, #16]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	613b      	str	r3, [r7, #16]
 800519e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80051a0:	e066      	b.n	8005270 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	6a39      	ldr	r1, [r7, #32]
 80051a6:	68f8      	ldr	r0, [r7, #12]
 80051a8:	f001 f83c 	bl	8006224 <I2C_WaitOnTXEFlagUntilTimeout>
 80051ac:	4603      	mov	r3, r0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d00d      	beq.n	80051ce <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b6:	2b04      	cmp	r3, #4
 80051b8:	d107      	bne.n	80051ca <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e06b      	b.n	80052a6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d2:	781a      	ldrb	r2, [r3, #0]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051de:	1c5a      	adds	r2, r3, #1
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	3b01      	subs	r3, #1
 80051ec:	b29a      	uxth	r2, r3
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051f6:	3b01      	subs	r3, #1
 80051f8:	b29a      	uxth	r2, r3
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	695b      	ldr	r3, [r3, #20]
 8005204:	f003 0304 	and.w	r3, r3, #4
 8005208:	2b04      	cmp	r3, #4
 800520a:	d11b      	bne.n	8005244 <HAL_I2C_Master_Transmit+0x188>
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005210:	2b00      	cmp	r3, #0
 8005212:	d017      	beq.n	8005244 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005218:	781a      	ldrb	r2, [r3, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005224:	1c5a      	adds	r2, r3, #1
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800522e:	b29b      	uxth	r3, r3
 8005230:	3b01      	subs	r3, #1
 8005232:	b29a      	uxth	r2, r3
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800523c:	3b01      	subs	r3, #1
 800523e:	b29a      	uxth	r2, r3
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	6a39      	ldr	r1, [r7, #32]
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f001 f833 	bl	80062b4 <I2C_WaitOnBTFFlagUntilTimeout>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d00d      	beq.n	8005270 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005258:	2b04      	cmp	r3, #4
 800525a:	d107      	bne.n	800526c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800526a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e01a      	b.n	80052a6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005274:	2b00      	cmp	r3, #0
 8005276:	d194      	bne.n	80051a2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005286:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2220      	movs	r2, #32
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2200      	movs	r2, #0
 800529c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80052a0:	2300      	movs	r3, #0
 80052a2:	e000      	b.n	80052a6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80052a4:	2302      	movs	r3, #2
  }
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3718      	adds	r7, #24
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	00100002 	.word	0x00100002
 80052b4:	ffff0000 	.word	0xffff0000

080052b8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b088      	sub	sp, #32
 80052bc:	af02      	add	r7, sp, #8
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	4608      	mov	r0, r1
 80052c2:	4611      	mov	r1, r2
 80052c4:	461a      	mov	r2, r3
 80052c6:	4603      	mov	r3, r0
 80052c8:	817b      	strh	r3, [r7, #10]
 80052ca:	460b      	mov	r3, r1
 80052cc:	813b      	strh	r3, [r7, #8]
 80052ce:	4613      	mov	r3, r2
 80052d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80052d2:	f7fe fdcb 	bl	8003e6c <HAL_GetTick>
 80052d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	2b20      	cmp	r3, #32
 80052e2:	f040 80d9 	bne.w	8005498 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	9300      	str	r3, [sp, #0]
 80052ea:	2319      	movs	r3, #25
 80052ec:	2201      	movs	r2, #1
 80052ee:	496d      	ldr	r1, [pc, #436]	@ (80054a4 <HAL_I2C_Mem_Write+0x1ec>)
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	f000 fe7d 	bl	8005ff0 <I2C_WaitOnFlagUntilTimeout>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d001      	beq.n	8005300 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80052fc:	2302      	movs	r3, #2
 80052fe:	e0cc      	b.n	800549a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005306:	2b01      	cmp	r3, #1
 8005308:	d101      	bne.n	800530e <HAL_I2C_Mem_Write+0x56>
 800530a:	2302      	movs	r3, #2
 800530c:	e0c5      	b.n	800549a <HAL_I2C_Mem_Write+0x1e2>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2201      	movs	r2, #1
 8005312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 0301 	and.w	r3, r3, #1
 8005320:	2b01      	cmp	r3, #1
 8005322:	d007      	beq.n	8005334 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f042 0201 	orr.w	r2, r2, #1
 8005332:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005342:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2221      	movs	r2, #33	@ 0x21
 8005348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2240      	movs	r2, #64	@ 0x40
 8005350:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2200      	movs	r2, #0
 8005358:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6a3a      	ldr	r2, [r7, #32]
 800535e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005364:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800536a:	b29a      	uxth	r2, r3
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	4a4d      	ldr	r2, [pc, #308]	@ (80054a8 <HAL_I2C_Mem_Write+0x1f0>)
 8005374:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005376:	88f8      	ldrh	r0, [r7, #6]
 8005378:	893a      	ldrh	r2, [r7, #8]
 800537a:	8979      	ldrh	r1, [r7, #10]
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	9301      	str	r3, [sp, #4]
 8005380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005382:	9300      	str	r3, [sp, #0]
 8005384:	4603      	mov	r3, r0
 8005386:	68f8      	ldr	r0, [r7, #12]
 8005388:	f000 fcb4 	bl	8005cf4 <I2C_RequestMemoryWrite>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d052      	beq.n	8005438 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e081      	b.n	800549a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005396:	697a      	ldr	r2, [r7, #20]
 8005398:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800539a:	68f8      	ldr	r0, [r7, #12]
 800539c:	f000 ff42 	bl	8006224 <I2C_WaitOnTXEFlagUntilTimeout>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00d      	beq.n	80053c2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053aa:	2b04      	cmp	r3, #4
 80053ac:	d107      	bne.n	80053be <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e06b      	b.n	800549a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c6:	781a      	ldrb	r2, [r3, #0]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d2:	1c5a      	adds	r2, r3, #1
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053dc:	3b01      	subs	r3, #1
 80053de:	b29a      	uxth	r2, r3
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	3b01      	subs	r3, #1
 80053ec:	b29a      	uxth	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	695b      	ldr	r3, [r3, #20]
 80053f8:	f003 0304 	and.w	r3, r3, #4
 80053fc:	2b04      	cmp	r3, #4
 80053fe:	d11b      	bne.n	8005438 <HAL_I2C_Mem_Write+0x180>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005404:	2b00      	cmp	r3, #0
 8005406:	d017      	beq.n	8005438 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800540c:	781a      	ldrb	r2, [r3, #0]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005418:	1c5a      	adds	r2, r3, #1
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005422:	3b01      	subs	r3, #1
 8005424:	b29a      	uxth	r2, r3
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800542e:	b29b      	uxth	r3, r3
 8005430:	3b01      	subs	r3, #1
 8005432:	b29a      	uxth	r2, r3
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800543c:	2b00      	cmp	r3, #0
 800543e:	d1aa      	bne.n	8005396 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005440:	697a      	ldr	r2, [r7, #20]
 8005442:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005444:	68f8      	ldr	r0, [r7, #12]
 8005446:	f000 ff35 	bl	80062b4 <I2C_WaitOnBTFFlagUntilTimeout>
 800544a:	4603      	mov	r3, r0
 800544c:	2b00      	cmp	r3, #0
 800544e:	d00d      	beq.n	800546c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005454:	2b04      	cmp	r3, #4
 8005456:	d107      	bne.n	8005468 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005466:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e016      	b.n	800549a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800547a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2220      	movs	r2, #32
 8005480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005494:	2300      	movs	r3, #0
 8005496:	e000      	b.n	800549a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005498:	2302      	movs	r3, #2
  }
}
 800549a:	4618      	mov	r0, r3
 800549c:	3718      	adds	r7, #24
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	00100002 	.word	0x00100002
 80054a8:	ffff0000 	.word	0xffff0000

080054ac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b08c      	sub	sp, #48	@ 0x30
 80054b0:	af02      	add	r7, sp, #8
 80054b2:	60f8      	str	r0, [r7, #12]
 80054b4:	4608      	mov	r0, r1
 80054b6:	4611      	mov	r1, r2
 80054b8:	461a      	mov	r2, r3
 80054ba:	4603      	mov	r3, r0
 80054bc:	817b      	strh	r3, [r7, #10]
 80054be:	460b      	mov	r3, r1
 80054c0:	813b      	strh	r3, [r7, #8]
 80054c2:	4613      	mov	r3, r2
 80054c4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80054c6:	2300      	movs	r3, #0
 80054c8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80054ca:	f7fe fccf 	bl	8003e6c <HAL_GetTick>
 80054ce:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	2b20      	cmp	r3, #32
 80054da:	f040 8250 	bne.w	800597e <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80054de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e0:	9300      	str	r3, [sp, #0]
 80054e2:	2319      	movs	r3, #25
 80054e4:	2201      	movs	r2, #1
 80054e6:	4982      	ldr	r1, [pc, #520]	@ (80056f0 <HAL_I2C_Mem_Read+0x244>)
 80054e8:	68f8      	ldr	r0, [r7, #12]
 80054ea:	f000 fd81 	bl	8005ff0 <I2C_WaitOnFlagUntilTimeout>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d001      	beq.n	80054f8 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80054f4:	2302      	movs	r3, #2
 80054f6:	e243      	b.n	8005980 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d101      	bne.n	8005506 <HAL_I2C_Mem_Read+0x5a>
 8005502:	2302      	movs	r3, #2
 8005504:	e23c      	b.n	8005980 <HAL_I2C_Mem_Read+0x4d4>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 0301 	and.w	r3, r3, #1
 8005518:	2b01      	cmp	r3, #1
 800551a:	d007      	beq.n	800552c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f042 0201 	orr.w	r2, r2, #1
 800552a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800553a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2222      	movs	r2, #34	@ 0x22
 8005540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2240      	movs	r2, #64	@ 0x40
 8005548:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2200      	movs	r2, #0
 8005550:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005556:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800555c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005562:	b29a      	uxth	r2, r3
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	4a62      	ldr	r2, [pc, #392]	@ (80056f4 <HAL_I2C_Mem_Read+0x248>)
 800556c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800556e:	88f8      	ldrh	r0, [r7, #6]
 8005570:	893a      	ldrh	r2, [r7, #8]
 8005572:	8979      	ldrh	r1, [r7, #10]
 8005574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005576:	9301      	str	r3, [sp, #4]
 8005578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800557a:	9300      	str	r3, [sp, #0]
 800557c:	4603      	mov	r3, r0
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f000 fc4e 	bl	8005e20 <I2C_RequestMemoryRead>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d001      	beq.n	800558e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e1f8      	b.n	8005980 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005592:	2b00      	cmp	r3, #0
 8005594:	d113      	bne.n	80055be <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005596:	2300      	movs	r3, #0
 8005598:	61fb      	str	r3, [r7, #28]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	695b      	ldr	r3, [r3, #20]
 80055a0:	61fb      	str	r3, [r7, #28]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	699b      	ldr	r3, [r3, #24]
 80055a8:	61fb      	str	r3, [r7, #28]
 80055aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055ba:	601a      	str	r2, [r3, #0]
 80055bc:	e1cc      	b.n	8005958 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d11e      	bne.n	8005604 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055d4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80055d6:	b672      	cpsid	i
}
 80055d8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055da:	2300      	movs	r3, #0
 80055dc:	61bb      	str	r3, [r7, #24]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	695b      	ldr	r3, [r3, #20]
 80055e4:	61bb      	str	r3, [r7, #24]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	699b      	ldr	r3, [r3, #24]
 80055ec:	61bb      	str	r3, [r7, #24]
 80055ee:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005600:	b662      	cpsie	i
}
 8005602:	e035      	b.n	8005670 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005608:	2b02      	cmp	r3, #2
 800560a:	d11e      	bne.n	800564a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800561a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800561c:	b672      	cpsid	i
}
 800561e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005620:	2300      	movs	r3, #0
 8005622:	617b      	str	r3, [r7, #20]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	617b      	str	r3, [r7, #20]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	699b      	ldr	r3, [r3, #24]
 8005632:	617b      	str	r3, [r7, #20]
 8005634:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005644:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005646:	b662      	cpsie	i
}
 8005648:	e012      	b.n	8005670 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005658:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800565a:	2300      	movs	r3, #0
 800565c:	613b      	str	r3, [r7, #16]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	695b      	ldr	r3, [r3, #20]
 8005664:	613b      	str	r3, [r7, #16]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	699b      	ldr	r3, [r3, #24]
 800566c:	613b      	str	r3, [r7, #16]
 800566e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005670:	e172      	b.n	8005958 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005676:	2b03      	cmp	r3, #3
 8005678:	f200 811f 	bhi.w	80058ba <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005680:	2b01      	cmp	r3, #1
 8005682:	d123      	bne.n	80056cc <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005684:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005686:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005688:	68f8      	ldr	r0, [r7, #12]
 800568a:	f000 fe5b 	bl	8006344 <I2C_WaitOnRXNEFlagUntilTimeout>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d001      	beq.n	8005698 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e173      	b.n	8005980 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	691a      	ldr	r2, [r3, #16]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a2:	b2d2      	uxtb	r2, r2
 80056a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056aa:	1c5a      	adds	r2, r3, #1
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056b4:	3b01      	subs	r3, #1
 80056b6:	b29a      	uxth	r2, r3
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	3b01      	subs	r3, #1
 80056c4:	b29a      	uxth	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80056ca:	e145      	b.n	8005958 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d152      	bne.n	800577a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80056d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d6:	9300      	str	r3, [sp, #0]
 80056d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056da:	2200      	movs	r2, #0
 80056dc:	4906      	ldr	r1, [pc, #24]	@ (80056f8 <HAL_I2C_Mem_Read+0x24c>)
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f000 fc86 	bl	8005ff0 <I2C_WaitOnFlagUntilTimeout>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d008      	beq.n	80056fc <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e148      	b.n	8005980 <HAL_I2C_Mem_Read+0x4d4>
 80056ee:	bf00      	nop
 80056f0:	00100002 	.word	0x00100002
 80056f4:	ffff0000 	.word	0xffff0000
 80056f8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80056fc:	b672      	cpsid	i
}
 80056fe:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800570e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	691a      	ldr	r2, [r3, #16]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800571a:	b2d2      	uxtb	r2, r2
 800571c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005722:	1c5a      	adds	r2, r3, #1
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800572c:	3b01      	subs	r3, #1
 800572e:	b29a      	uxth	r2, r3
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005738:	b29b      	uxth	r3, r3
 800573a:	3b01      	subs	r3, #1
 800573c:	b29a      	uxth	r2, r3
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005742:	b662      	cpsie	i
}
 8005744:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	691a      	ldr	r2, [r3, #16]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005750:	b2d2      	uxtb	r2, r2
 8005752:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005758:	1c5a      	adds	r2, r3, #1
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005762:	3b01      	subs	r3, #1
 8005764:	b29a      	uxth	r2, r3
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800576e:	b29b      	uxth	r3, r3
 8005770:	3b01      	subs	r3, #1
 8005772:	b29a      	uxth	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005778:	e0ee      	b.n	8005958 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800577a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577c:	9300      	str	r3, [sp, #0]
 800577e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005780:	2200      	movs	r2, #0
 8005782:	4981      	ldr	r1, [pc, #516]	@ (8005988 <HAL_I2C_Mem_Read+0x4dc>)
 8005784:	68f8      	ldr	r0, [r7, #12]
 8005786:	f000 fc33 	bl	8005ff0 <I2C_WaitOnFlagUntilTimeout>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d001      	beq.n	8005794 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e0f5      	b.n	8005980 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057a2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80057a4:	b672      	cpsid	i
}
 80057a6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	691a      	ldr	r2, [r3, #16]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b2:	b2d2      	uxtb	r2, r2
 80057b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ba:	1c5a      	adds	r2, r3, #1
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057c4:	3b01      	subs	r3, #1
 80057c6:	b29a      	uxth	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	3b01      	subs	r3, #1
 80057d4:	b29a      	uxth	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80057da:	4b6c      	ldr	r3, [pc, #432]	@ (800598c <HAL_I2C_Mem_Read+0x4e0>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	08db      	lsrs	r3, r3, #3
 80057e0:	4a6b      	ldr	r2, [pc, #428]	@ (8005990 <HAL_I2C_Mem_Read+0x4e4>)
 80057e2:	fba2 2303 	umull	r2, r3, r2, r3
 80057e6:	0a1a      	lsrs	r2, r3, #8
 80057e8:	4613      	mov	r3, r2
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	4413      	add	r3, r2
 80057ee:	00da      	lsls	r2, r3, #3
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80057f4:	6a3b      	ldr	r3, [r7, #32]
 80057f6:	3b01      	subs	r3, #1
 80057f8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80057fa:	6a3b      	ldr	r3, [r7, #32]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d118      	bne.n	8005832 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2200      	movs	r2, #0
 8005804:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2220      	movs	r2, #32
 800580a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800581a:	f043 0220 	orr.w	r2, r3, #32
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005822:	b662      	cpsie	i
}
 8005824:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2200      	movs	r2, #0
 800582a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e0a6      	b.n	8005980 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	695b      	ldr	r3, [r3, #20]
 8005838:	f003 0304 	and.w	r3, r3, #4
 800583c:	2b04      	cmp	r3, #4
 800583e:	d1d9      	bne.n	80057f4 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800584e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	691a      	ldr	r2, [r3, #16]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800585a:	b2d2      	uxtb	r2, r2
 800585c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005862:	1c5a      	adds	r2, r3, #1
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800586c:	3b01      	subs	r3, #1
 800586e:	b29a      	uxth	r2, r3
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005878:	b29b      	uxth	r3, r3
 800587a:	3b01      	subs	r3, #1
 800587c:	b29a      	uxth	r2, r3
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005882:	b662      	cpsie	i
}
 8005884:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	691a      	ldr	r2, [r3, #16]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005890:	b2d2      	uxtb	r2, r2
 8005892:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005898:	1c5a      	adds	r2, r3, #1
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058a2:	3b01      	subs	r3, #1
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	3b01      	subs	r3, #1
 80058b2:	b29a      	uxth	r2, r3
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80058b8:	e04e      	b.n	8005958 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058bc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80058be:	68f8      	ldr	r0, [r7, #12]
 80058c0:	f000 fd40 	bl	8006344 <I2C_WaitOnRXNEFlagUntilTimeout>
 80058c4:	4603      	mov	r3, r0
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d001      	beq.n	80058ce <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e058      	b.n	8005980 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058d8:	b2d2      	uxtb	r2, r2
 80058da:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e0:	1c5a      	adds	r2, r3, #1
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058ea:	3b01      	subs	r3, #1
 80058ec:	b29a      	uxth	r2, r3
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	3b01      	subs	r3, #1
 80058fa:	b29a      	uxth	r2, r3
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	695b      	ldr	r3, [r3, #20]
 8005906:	f003 0304 	and.w	r3, r3, #4
 800590a:	2b04      	cmp	r3, #4
 800590c:	d124      	bne.n	8005958 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005912:	2b03      	cmp	r3, #3
 8005914:	d107      	bne.n	8005926 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005924:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	691a      	ldr	r2, [r3, #16]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005930:	b2d2      	uxtb	r2, r2
 8005932:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005938:	1c5a      	adds	r2, r3, #1
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005942:	3b01      	subs	r3, #1
 8005944:	b29a      	uxth	r2, r3
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800594e:	b29b      	uxth	r3, r3
 8005950:	3b01      	subs	r3, #1
 8005952:	b29a      	uxth	r2, r3
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800595c:	2b00      	cmp	r3, #0
 800595e:	f47f ae88 	bne.w	8005672 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2220      	movs	r2, #32
 8005966:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2200      	movs	r2, #0
 800596e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800597a:	2300      	movs	r3, #0
 800597c:	e000      	b.n	8005980 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800597e:	2302      	movs	r3, #2
  }
}
 8005980:	4618      	mov	r0, r3
 8005982:	3728      	adds	r7, #40	@ 0x28
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}
 8005988:	00010004 	.word	0x00010004
 800598c:	2000005c 	.word	0x2000005c
 8005990:	14f8b589 	.word	0x14f8b589

08005994 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b08a      	sub	sp, #40	@ 0x28
 8005998:	af02      	add	r7, sp, #8
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	607a      	str	r2, [r7, #4]
 800599e:	603b      	str	r3, [r7, #0]
 80059a0:	460b      	mov	r3, r1
 80059a2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80059a4:	f7fe fa62 	bl	8003e6c <HAL_GetTick>
 80059a8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80059aa:	2300      	movs	r3, #0
 80059ac:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	2b20      	cmp	r3, #32
 80059b8:	f040 8111 	bne.w	8005bde <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	9300      	str	r3, [sp, #0]
 80059c0:	2319      	movs	r3, #25
 80059c2:	2201      	movs	r2, #1
 80059c4:	4988      	ldr	r1, [pc, #544]	@ (8005be8 <HAL_I2C_IsDeviceReady+0x254>)
 80059c6:	68f8      	ldr	r0, [r7, #12]
 80059c8:	f000 fb12 	bl	8005ff0 <I2C_WaitOnFlagUntilTimeout>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d001      	beq.n	80059d6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80059d2:	2302      	movs	r3, #2
 80059d4:	e104      	b.n	8005be0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d101      	bne.n	80059e4 <HAL_I2C_IsDeviceReady+0x50>
 80059e0:	2302      	movs	r3, #2
 80059e2:	e0fd      	b.n	8005be0 <HAL_I2C_IsDeviceReady+0x24c>
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0301 	and.w	r3, r3, #1
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d007      	beq.n	8005a0a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f042 0201 	orr.w	r2, r2, #1
 8005a08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a18:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2224      	movs	r2, #36	@ 0x24
 8005a1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	4a70      	ldr	r2, [pc, #448]	@ (8005bec <HAL_I2C_IsDeviceReady+0x258>)
 8005a2c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a3c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	9300      	str	r3, [sp, #0]
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f000 fad0 	bl	8005ff0 <I2C_WaitOnFlagUntilTimeout>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00d      	beq.n	8005a72 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a64:	d103      	bne.n	8005a6e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a6c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	e0b6      	b.n	8005be0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a72:	897b      	ldrh	r3, [r7, #10]
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	461a      	mov	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005a80:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005a82:	f7fe f9f3 	bl	8003e6c <HAL_GetTick>
 8005a86:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	695b      	ldr	r3, [r3, #20]
 8005a8e:	f003 0302 	and.w	r3, r3, #2
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	bf0c      	ite	eq
 8005a96:	2301      	moveq	r3, #1
 8005a98:	2300      	movne	r3, #0
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	695b      	ldr	r3, [r3, #20]
 8005aa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005aa8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005aac:	bf0c      	ite	eq
 8005aae:	2301      	moveq	r3, #1
 8005ab0:	2300      	movne	r3, #0
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005ab6:	e025      	b.n	8005b04 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005ab8:	f7fe f9d8 	bl	8003e6c <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	69fb      	ldr	r3, [r7, #28]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	683a      	ldr	r2, [r7, #0]
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d302      	bcc.n	8005ace <HAL_I2C_IsDeviceReady+0x13a>
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d103      	bne.n	8005ad6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	22a0      	movs	r2, #160	@ 0xa0
 8005ad2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	695b      	ldr	r3, [r3, #20]
 8005adc:	f003 0302 	and.w	r3, r3, #2
 8005ae0:	2b02      	cmp	r3, #2
 8005ae2:	bf0c      	ite	eq
 8005ae4:	2301      	moveq	r3, #1
 8005ae6:	2300      	movne	r3, #0
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	695b      	ldr	r3, [r3, #20]
 8005af2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005af6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005afa:	bf0c      	ite	eq
 8005afc:	2301      	moveq	r3, #1
 8005afe:	2300      	movne	r3, #0
 8005b00:	b2db      	uxtb	r3, r3
 8005b02:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	2ba0      	cmp	r3, #160	@ 0xa0
 8005b0e:	d005      	beq.n	8005b1c <HAL_I2C_IsDeviceReady+0x188>
 8005b10:	7dfb      	ldrb	r3, [r7, #23]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d102      	bne.n	8005b1c <HAL_I2C_IsDeviceReady+0x188>
 8005b16:	7dbb      	ldrb	r3, [r7, #22]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d0cd      	beq.n	8005ab8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2220      	movs	r2, #32
 8005b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	f003 0302 	and.w	r3, r3, #2
 8005b2e:	2b02      	cmp	r3, #2
 8005b30:	d129      	bne.n	8005b86 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b40:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b42:	2300      	movs	r3, #0
 8005b44:	613b      	str	r3, [r7, #16]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	695b      	ldr	r3, [r3, #20]
 8005b4c:	613b      	str	r3, [r7, #16]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	613b      	str	r3, [r7, #16]
 8005b56:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	2319      	movs	r3, #25
 8005b5e:	2201      	movs	r2, #1
 8005b60:	4921      	ldr	r1, [pc, #132]	@ (8005be8 <HAL_I2C_IsDeviceReady+0x254>)
 8005b62:	68f8      	ldr	r0, [r7, #12]
 8005b64:	f000 fa44 	bl	8005ff0 <I2C_WaitOnFlagUntilTimeout>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d001      	beq.n	8005b72 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e036      	b.n	8005be0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2220      	movs	r2, #32
 8005b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8005b82:	2300      	movs	r3, #0
 8005b84:	e02c      	b.n	8005be0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b94:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005b9e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	9300      	str	r3, [sp, #0]
 8005ba4:	2319      	movs	r3, #25
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	490f      	ldr	r1, [pc, #60]	@ (8005be8 <HAL_I2C_IsDeviceReady+0x254>)
 8005baa:	68f8      	ldr	r0, [r7, #12]
 8005bac:	f000 fa20 	bl	8005ff0 <I2C_WaitOnFlagUntilTimeout>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d001      	beq.n	8005bba <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e012      	b.n	8005be0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	3301      	adds	r3, #1
 8005bbe:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005bc0:	69ba      	ldr	r2, [r7, #24]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	f4ff af32 	bcc.w	8005a2e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2220      	movs	r2, #32
 8005bce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e000      	b.n	8005be0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005bde:	2302      	movs	r3, #2
  }
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3720      	adds	r7, #32
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}
 8005be8:	00100002 	.word	0x00100002
 8005bec:	ffff0000 	.word	0xffff0000

08005bf0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b088      	sub	sp, #32
 8005bf4:	af02      	add	r7, sp, #8
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	607a      	str	r2, [r7, #4]
 8005bfa:	603b      	str	r3, [r7, #0]
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c04:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	2b08      	cmp	r3, #8
 8005c0a:	d006      	beq.n	8005c1a <I2C_MasterRequestWrite+0x2a>
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d003      	beq.n	8005c1a <I2C_MasterRequestWrite+0x2a>
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005c18:	d108      	bne.n	8005c2c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c28:	601a      	str	r2, [r3, #0]
 8005c2a:	e00b      	b.n	8005c44 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c30:	2b12      	cmp	r3, #18
 8005c32:	d107      	bne.n	8005c44 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c42:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	9300      	str	r3, [sp, #0]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f000 f9cd 	bl	8005ff0 <I2C_WaitOnFlagUntilTimeout>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d00d      	beq.n	8005c78 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c6a:	d103      	bne.n	8005c74 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c72:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005c74:	2303      	movs	r3, #3
 8005c76:	e035      	b.n	8005ce4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	691b      	ldr	r3, [r3, #16]
 8005c7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c80:	d108      	bne.n	8005c94 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005c82:	897b      	ldrh	r3, [r7, #10]
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	461a      	mov	r2, r3
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005c90:	611a      	str	r2, [r3, #16]
 8005c92:	e01b      	b.n	8005ccc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005c94:	897b      	ldrh	r3, [r7, #10]
 8005c96:	11db      	asrs	r3, r3, #7
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	f003 0306 	and.w	r3, r3, #6
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	f063 030f 	orn	r3, r3, #15
 8005ca4:	b2da      	uxtb	r2, r3
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	687a      	ldr	r2, [r7, #4]
 8005cb0:	490e      	ldr	r1, [pc, #56]	@ (8005cec <I2C_MasterRequestWrite+0xfc>)
 8005cb2:	68f8      	ldr	r0, [r7, #12]
 8005cb4:	f000 fa16 	bl	80060e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d001      	beq.n	8005cc2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e010      	b.n	8005ce4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005cc2:	897b      	ldrh	r3, [r7, #10]
 8005cc4:	b2da      	uxtb	r2, r3
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	4907      	ldr	r1, [pc, #28]	@ (8005cf0 <I2C_MasterRequestWrite+0x100>)
 8005cd2:	68f8      	ldr	r0, [r7, #12]
 8005cd4:	f000 fa06 	bl	80060e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d001      	beq.n	8005ce2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e000      	b.n	8005ce4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3718      	adds	r7, #24
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}
 8005cec:	00010008 	.word	0x00010008
 8005cf0:	00010002 	.word	0x00010002

08005cf4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b088      	sub	sp, #32
 8005cf8:	af02      	add	r7, sp, #8
 8005cfa:	60f8      	str	r0, [r7, #12]
 8005cfc:	4608      	mov	r0, r1
 8005cfe:	4611      	mov	r1, r2
 8005d00:	461a      	mov	r2, r3
 8005d02:	4603      	mov	r3, r0
 8005d04:	817b      	strh	r3, [r7, #10]
 8005d06:	460b      	mov	r3, r1
 8005d08:	813b      	strh	r3, [r7, #8]
 8005d0a:	4613      	mov	r3, r2
 8005d0c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d1c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d20:	9300      	str	r3, [sp, #0]
 8005d22:	6a3b      	ldr	r3, [r7, #32]
 8005d24:	2200      	movs	r2, #0
 8005d26:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d2a:	68f8      	ldr	r0, [r7, #12]
 8005d2c:	f000 f960 	bl	8005ff0 <I2C_WaitOnFlagUntilTimeout>
 8005d30:	4603      	mov	r3, r0
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d00d      	beq.n	8005d52 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d44:	d103      	bne.n	8005d4e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d4c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	e05f      	b.n	8005e12 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005d52:	897b      	ldrh	r3, [r7, #10]
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	461a      	mov	r2, r3
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005d60:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d64:	6a3a      	ldr	r2, [r7, #32]
 8005d66:	492d      	ldr	r1, [pc, #180]	@ (8005e1c <I2C_RequestMemoryWrite+0x128>)
 8005d68:	68f8      	ldr	r0, [r7, #12]
 8005d6a:	f000 f9bb 	bl	80060e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d001      	beq.n	8005d78 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e04c      	b.n	8005e12 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d78:	2300      	movs	r3, #0
 8005d7a:	617b      	str	r3, [r7, #20]
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	617b      	str	r3, [r7, #20]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	617b      	str	r3, [r7, #20]
 8005d8c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d90:	6a39      	ldr	r1, [r7, #32]
 8005d92:	68f8      	ldr	r0, [r7, #12]
 8005d94:	f000 fa46 	bl	8006224 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d00d      	beq.n	8005dba <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005da2:	2b04      	cmp	r3, #4
 8005da4:	d107      	bne.n	8005db6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005db4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e02b      	b.n	8005e12 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005dba:	88fb      	ldrh	r3, [r7, #6]
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d105      	bne.n	8005dcc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005dc0:	893b      	ldrh	r3, [r7, #8]
 8005dc2:	b2da      	uxtb	r2, r3
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	611a      	str	r2, [r3, #16]
 8005dca:	e021      	b.n	8005e10 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005dcc:	893b      	ldrh	r3, [r7, #8]
 8005dce:	0a1b      	lsrs	r3, r3, #8
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	b2da      	uxtb	r2, r3
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005dda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ddc:	6a39      	ldr	r1, [r7, #32]
 8005dde:	68f8      	ldr	r0, [r7, #12]
 8005de0:	f000 fa20 	bl	8006224 <I2C_WaitOnTXEFlagUntilTimeout>
 8005de4:	4603      	mov	r3, r0
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d00d      	beq.n	8005e06 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dee:	2b04      	cmp	r3, #4
 8005df0:	d107      	bne.n	8005e02 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e00:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e005      	b.n	8005e12 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e06:	893b      	ldrh	r3, [r7, #8]
 8005e08:	b2da      	uxtb	r2, r3
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3718      	adds	r7, #24
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	00010002 	.word	0x00010002

08005e20 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b088      	sub	sp, #32
 8005e24:	af02      	add	r7, sp, #8
 8005e26:	60f8      	str	r0, [r7, #12]
 8005e28:	4608      	mov	r0, r1
 8005e2a:	4611      	mov	r1, r2
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	4603      	mov	r3, r0
 8005e30:	817b      	strh	r3, [r7, #10]
 8005e32:	460b      	mov	r3, r1
 8005e34:	813b      	strh	r3, [r7, #8]
 8005e36:	4613      	mov	r3, r2
 8005e38:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005e48:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e58:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5c:	9300      	str	r3, [sp, #0]
 8005e5e:	6a3b      	ldr	r3, [r7, #32]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005e66:	68f8      	ldr	r0, [r7, #12]
 8005e68:	f000 f8c2 	bl	8005ff0 <I2C_WaitOnFlagUntilTimeout>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d00d      	beq.n	8005e8e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e80:	d103      	bne.n	8005e8a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e88:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005e8a:	2303      	movs	r3, #3
 8005e8c:	e0aa      	b.n	8005fe4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e8e:	897b      	ldrh	r3, [r7, #10]
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	461a      	mov	r2, r3
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005e9c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea0:	6a3a      	ldr	r2, [r7, #32]
 8005ea2:	4952      	ldr	r1, [pc, #328]	@ (8005fec <I2C_RequestMemoryRead+0x1cc>)
 8005ea4:	68f8      	ldr	r0, [r7, #12]
 8005ea6:	f000 f91d 	bl	80060e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d001      	beq.n	8005eb4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e097      	b.n	8005fe4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	617b      	str	r3, [r7, #20]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	695b      	ldr	r3, [r3, #20]
 8005ebe:	617b      	str	r3, [r7, #20]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	699b      	ldr	r3, [r3, #24]
 8005ec6:	617b      	str	r3, [r7, #20]
 8005ec8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005eca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ecc:	6a39      	ldr	r1, [r7, #32]
 8005ece:	68f8      	ldr	r0, [r7, #12]
 8005ed0:	f000 f9a8 	bl	8006224 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d00d      	beq.n	8005ef6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ede:	2b04      	cmp	r3, #4
 8005ee0:	d107      	bne.n	8005ef2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ef0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e076      	b.n	8005fe4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ef6:	88fb      	ldrh	r3, [r7, #6]
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d105      	bne.n	8005f08 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005efc:	893b      	ldrh	r3, [r7, #8]
 8005efe:	b2da      	uxtb	r2, r3
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	611a      	str	r2, [r3, #16]
 8005f06:	e021      	b.n	8005f4c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f08:	893b      	ldrh	r3, [r7, #8]
 8005f0a:	0a1b      	lsrs	r3, r3, #8
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	b2da      	uxtb	r2, r3
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f18:	6a39      	ldr	r1, [r7, #32]
 8005f1a:	68f8      	ldr	r0, [r7, #12]
 8005f1c:	f000 f982 	bl	8006224 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f20:	4603      	mov	r3, r0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00d      	beq.n	8005f42 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f2a:	2b04      	cmp	r3, #4
 8005f2c:	d107      	bne.n	8005f3e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f3c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e050      	b.n	8005fe4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f42:	893b      	ldrh	r3, [r7, #8]
 8005f44:	b2da      	uxtb	r2, r3
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f4e:	6a39      	ldr	r1, [r7, #32]
 8005f50:	68f8      	ldr	r0, [r7, #12]
 8005f52:	f000 f967 	bl	8006224 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f56:	4603      	mov	r3, r0
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d00d      	beq.n	8005f78 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f60:	2b04      	cmp	r3, #4
 8005f62:	d107      	bne.n	8005f74 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f72:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e035      	b.n	8005fe4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f86:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8a:	9300      	str	r3, [sp, #0]
 8005f8c:	6a3b      	ldr	r3, [r7, #32]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005f94:	68f8      	ldr	r0, [r7, #12]
 8005f96:	f000 f82b 	bl	8005ff0 <I2C_WaitOnFlagUntilTimeout>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d00d      	beq.n	8005fbc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005faa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fae:	d103      	bne.n	8005fb8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fb6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005fb8:	2303      	movs	r3, #3
 8005fba:	e013      	b.n	8005fe4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005fbc:	897b      	ldrh	r3, [r7, #10]
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	f043 0301 	orr.w	r3, r3, #1
 8005fc4:	b2da      	uxtb	r2, r3
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fce:	6a3a      	ldr	r2, [r7, #32]
 8005fd0:	4906      	ldr	r1, [pc, #24]	@ (8005fec <I2C_RequestMemoryRead+0x1cc>)
 8005fd2:	68f8      	ldr	r0, [r7, #12]
 8005fd4:	f000 f886 	bl	80060e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d001      	beq.n	8005fe2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e000      	b.n	8005fe4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3718      	adds	r7, #24
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	00010002 	.word	0x00010002

08005ff0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	603b      	str	r3, [r7, #0]
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006000:	e048      	b.n	8006094 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006008:	d044      	beq.n	8006094 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800600a:	f7fd ff2f 	bl	8003e6c <HAL_GetTick>
 800600e:	4602      	mov	r2, r0
 8006010:	69bb      	ldr	r3, [r7, #24]
 8006012:	1ad3      	subs	r3, r2, r3
 8006014:	683a      	ldr	r2, [r7, #0]
 8006016:	429a      	cmp	r2, r3
 8006018:	d302      	bcc.n	8006020 <I2C_WaitOnFlagUntilTimeout+0x30>
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d139      	bne.n	8006094 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	0c1b      	lsrs	r3, r3, #16
 8006024:	b2db      	uxtb	r3, r3
 8006026:	2b01      	cmp	r3, #1
 8006028:	d10d      	bne.n	8006046 <I2C_WaitOnFlagUntilTimeout+0x56>
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	695b      	ldr	r3, [r3, #20]
 8006030:	43da      	mvns	r2, r3
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	4013      	ands	r3, r2
 8006036:	b29b      	uxth	r3, r3
 8006038:	2b00      	cmp	r3, #0
 800603a:	bf0c      	ite	eq
 800603c:	2301      	moveq	r3, #1
 800603e:	2300      	movne	r3, #0
 8006040:	b2db      	uxtb	r3, r3
 8006042:	461a      	mov	r2, r3
 8006044:	e00c      	b.n	8006060 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	699b      	ldr	r3, [r3, #24]
 800604c:	43da      	mvns	r2, r3
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	4013      	ands	r3, r2
 8006052:	b29b      	uxth	r3, r3
 8006054:	2b00      	cmp	r3, #0
 8006056:	bf0c      	ite	eq
 8006058:	2301      	moveq	r3, #1
 800605a:	2300      	movne	r3, #0
 800605c:	b2db      	uxtb	r3, r3
 800605e:	461a      	mov	r2, r3
 8006060:	79fb      	ldrb	r3, [r7, #7]
 8006062:	429a      	cmp	r2, r3
 8006064:	d116      	bne.n	8006094 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2200      	movs	r2, #0
 800606a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2220      	movs	r2, #32
 8006070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2200      	movs	r2, #0
 8006078:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006080:	f043 0220 	orr.w	r2, r3, #32
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2200      	movs	r2, #0
 800608c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	e023      	b.n	80060dc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	0c1b      	lsrs	r3, r3, #16
 8006098:	b2db      	uxtb	r3, r3
 800609a:	2b01      	cmp	r3, #1
 800609c:	d10d      	bne.n	80060ba <I2C_WaitOnFlagUntilTimeout+0xca>
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	695b      	ldr	r3, [r3, #20]
 80060a4:	43da      	mvns	r2, r3
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	4013      	ands	r3, r2
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	bf0c      	ite	eq
 80060b0:	2301      	moveq	r3, #1
 80060b2:	2300      	movne	r3, #0
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	461a      	mov	r2, r3
 80060b8:	e00c      	b.n	80060d4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	699b      	ldr	r3, [r3, #24]
 80060c0:	43da      	mvns	r2, r3
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	4013      	ands	r3, r2
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	bf0c      	ite	eq
 80060cc:	2301      	moveq	r3, #1
 80060ce:	2300      	movne	r3, #0
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	461a      	mov	r2, r3
 80060d4:	79fb      	ldrb	r3, [r7, #7]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d093      	beq.n	8006002 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b084      	sub	sp, #16
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	607a      	str	r2, [r7, #4]
 80060f0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060f2:	e071      	b.n	80061d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	695b      	ldr	r3, [r3, #20]
 80060fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006102:	d123      	bne.n	800614c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006112:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800611c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2200      	movs	r2, #0
 8006122:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2220      	movs	r2, #32
 8006128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006138:	f043 0204 	orr.w	r2, r3, #4
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2200      	movs	r2, #0
 8006144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e067      	b.n	800621c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006152:	d041      	beq.n	80061d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006154:	f7fd fe8a 	bl	8003e6c <HAL_GetTick>
 8006158:	4602      	mov	r2, r0
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	1ad3      	subs	r3, r2, r3
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	429a      	cmp	r2, r3
 8006162:	d302      	bcc.n	800616a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d136      	bne.n	80061d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	0c1b      	lsrs	r3, r3, #16
 800616e:	b2db      	uxtb	r3, r3
 8006170:	2b01      	cmp	r3, #1
 8006172:	d10c      	bne.n	800618e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	695b      	ldr	r3, [r3, #20]
 800617a:	43da      	mvns	r2, r3
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	4013      	ands	r3, r2
 8006180:	b29b      	uxth	r3, r3
 8006182:	2b00      	cmp	r3, #0
 8006184:	bf14      	ite	ne
 8006186:	2301      	movne	r3, #1
 8006188:	2300      	moveq	r3, #0
 800618a:	b2db      	uxtb	r3, r3
 800618c:	e00b      	b.n	80061a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	699b      	ldr	r3, [r3, #24]
 8006194:	43da      	mvns	r2, r3
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	4013      	ands	r3, r2
 800619a:	b29b      	uxth	r3, r3
 800619c:	2b00      	cmp	r3, #0
 800619e:	bf14      	ite	ne
 80061a0:	2301      	movne	r3, #1
 80061a2:	2300      	moveq	r3, #0
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d016      	beq.n	80061d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2200      	movs	r2, #0
 80061ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2220      	movs	r2, #32
 80061b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c4:	f043 0220 	orr.w	r2, r3, #32
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e021      	b.n	800621c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	0c1b      	lsrs	r3, r3, #16
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	2b01      	cmp	r3, #1
 80061e0:	d10c      	bne.n	80061fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	695b      	ldr	r3, [r3, #20]
 80061e8:	43da      	mvns	r2, r3
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	4013      	ands	r3, r2
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	bf14      	ite	ne
 80061f4:	2301      	movne	r3, #1
 80061f6:	2300      	moveq	r3, #0
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	e00b      	b.n	8006214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	699b      	ldr	r3, [r3, #24]
 8006202:	43da      	mvns	r2, r3
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	4013      	ands	r3, r2
 8006208:	b29b      	uxth	r3, r3
 800620a:	2b00      	cmp	r3, #0
 800620c:	bf14      	ite	ne
 800620e:	2301      	movne	r3, #1
 8006210:	2300      	moveq	r3, #0
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b00      	cmp	r3, #0
 8006216:	f47f af6d 	bne.w	80060f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3710      	adds	r7, #16
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}

08006224 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	60f8      	str	r0, [r7, #12]
 800622c:	60b9      	str	r1, [r7, #8]
 800622e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006230:	e034      	b.n	800629c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006232:	68f8      	ldr	r0, [r7, #12]
 8006234:	f000 f8e3 	bl	80063fe <I2C_IsAcknowledgeFailed>
 8006238:	4603      	mov	r3, r0
 800623a:	2b00      	cmp	r3, #0
 800623c:	d001      	beq.n	8006242 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e034      	b.n	80062ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006248:	d028      	beq.n	800629c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800624a:	f7fd fe0f 	bl	8003e6c <HAL_GetTick>
 800624e:	4602      	mov	r2, r0
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	1ad3      	subs	r3, r2, r3
 8006254:	68ba      	ldr	r2, [r7, #8]
 8006256:	429a      	cmp	r2, r3
 8006258:	d302      	bcc.n	8006260 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d11d      	bne.n	800629c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	695b      	ldr	r3, [r3, #20]
 8006266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800626a:	2b80      	cmp	r3, #128	@ 0x80
 800626c:	d016      	beq.n	800629c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2220      	movs	r2, #32
 8006278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2200      	movs	r2, #0
 8006280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006288:	f043 0220 	orr.w	r2, r3, #32
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2200      	movs	r2, #0
 8006294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e007      	b.n	80062ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	695b      	ldr	r3, [r3, #20]
 80062a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062a6:	2b80      	cmp	r3, #128	@ 0x80
 80062a8:	d1c3      	bne.n	8006232 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80062aa:	2300      	movs	r3, #0
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3710      	adds	r7, #16
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}

080062b4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b084      	sub	sp, #16
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	60f8      	str	r0, [r7, #12]
 80062bc:	60b9      	str	r1, [r7, #8]
 80062be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80062c0:	e034      	b.n	800632c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	f000 f89b 	bl	80063fe <I2C_IsAcknowledgeFailed>
 80062c8:	4603      	mov	r3, r0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d001      	beq.n	80062d2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e034      	b.n	800633c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062d8:	d028      	beq.n	800632c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062da:	f7fd fdc7 	bl	8003e6c <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	68ba      	ldr	r2, [r7, #8]
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d302      	bcc.n	80062f0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d11d      	bne.n	800632c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	f003 0304 	and.w	r3, r3, #4
 80062fa:	2b04      	cmp	r3, #4
 80062fc:	d016      	beq.n	800632c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2220      	movs	r2, #32
 8006308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006318:	f043 0220 	orr.w	r2, r3, #32
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2200      	movs	r2, #0
 8006324:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e007      	b.n	800633c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	f003 0304 	and.w	r3, r3, #4
 8006336:	2b04      	cmp	r3, #4
 8006338:	d1c3      	bne.n	80062c2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800633a:	2300      	movs	r3, #0
}
 800633c:	4618      	mov	r0, r3
 800633e:	3710      	adds	r7, #16
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}

08006344 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b084      	sub	sp, #16
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006350:	e049      	b.n	80063e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	695b      	ldr	r3, [r3, #20]
 8006358:	f003 0310 	and.w	r3, r3, #16
 800635c:	2b10      	cmp	r3, #16
 800635e:	d119      	bne.n	8006394 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f06f 0210 	mvn.w	r2, #16
 8006368:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2200      	movs	r2, #0
 800636e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2220      	movs	r2, #32
 8006374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2200      	movs	r2, #0
 800637c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2200      	movs	r2, #0
 800638c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e030      	b.n	80063f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006394:	f7fd fd6a 	bl	8003e6c <HAL_GetTick>
 8006398:	4602      	mov	r2, r0
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	1ad3      	subs	r3, r2, r3
 800639e:	68ba      	ldr	r2, [r7, #8]
 80063a0:	429a      	cmp	r2, r3
 80063a2:	d302      	bcc.n	80063aa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d11d      	bne.n	80063e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	695b      	ldr	r3, [r3, #20]
 80063b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063b4:	2b40      	cmp	r3, #64	@ 0x40
 80063b6:	d016      	beq.n	80063e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2200      	movs	r2, #0
 80063bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2220      	movs	r2, #32
 80063c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2200      	movs	r2, #0
 80063ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063d2:	f043 0220 	orr.w	r2, r3, #32
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2200      	movs	r2, #0
 80063de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e007      	b.n	80063f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	695b      	ldr	r3, [r3, #20]
 80063ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063f0:	2b40      	cmp	r3, #64	@ 0x40
 80063f2:	d1ae      	bne.n	8006352 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80063f4:	2300      	movs	r3, #0
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3710      	adds	r7, #16
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}

080063fe <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80063fe:	b480      	push	{r7}
 8006400:	b083      	sub	sp, #12
 8006402:	af00      	add	r7, sp, #0
 8006404:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	695b      	ldr	r3, [r3, #20]
 800640c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006410:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006414:	d11b      	bne.n	800644e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800641e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2220      	movs	r2, #32
 800642a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800643a:	f043 0204 	orr.w	r2, r3, #4
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e000      	b.n	8006450 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800644e:	2300      	movs	r3, #0
}
 8006450:	4618      	mov	r0, r3
 8006452:	370c      	adds	r7, #12
 8006454:	46bd      	mov	sp, r7
 8006456:	bc80      	pop	{r7}
 8006458:	4770      	bx	lr
	...

0800645c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b086      	sub	sp, #24
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d101      	bne.n	800646e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e272      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f003 0301 	and.w	r3, r3, #1
 8006476:	2b00      	cmp	r3, #0
 8006478:	f000 8087 	beq.w	800658a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800647c:	4b92      	ldr	r3, [pc, #584]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	f003 030c 	and.w	r3, r3, #12
 8006484:	2b04      	cmp	r3, #4
 8006486:	d00c      	beq.n	80064a2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006488:	4b8f      	ldr	r3, [pc, #572]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	f003 030c 	and.w	r3, r3, #12
 8006490:	2b08      	cmp	r3, #8
 8006492:	d112      	bne.n	80064ba <HAL_RCC_OscConfig+0x5e>
 8006494:	4b8c      	ldr	r3, [pc, #560]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800649c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064a0:	d10b      	bne.n	80064ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064a2:	4b89      	ldr	r3, [pc, #548]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d06c      	beq.n	8006588 <HAL_RCC_OscConfig+0x12c>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d168      	bne.n	8006588 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	e24c      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064c2:	d106      	bne.n	80064d2 <HAL_RCC_OscConfig+0x76>
 80064c4:	4b80      	ldr	r3, [pc, #512]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a7f      	ldr	r2, [pc, #508]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 80064ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064ce:	6013      	str	r3, [r2, #0]
 80064d0:	e02e      	b.n	8006530 <HAL_RCC_OscConfig+0xd4>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d10c      	bne.n	80064f4 <HAL_RCC_OscConfig+0x98>
 80064da:	4b7b      	ldr	r3, [pc, #492]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a7a      	ldr	r2, [pc, #488]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 80064e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064e4:	6013      	str	r3, [r2, #0]
 80064e6:	4b78      	ldr	r3, [pc, #480]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a77      	ldr	r2, [pc, #476]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 80064ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80064f0:	6013      	str	r3, [r2, #0]
 80064f2:	e01d      	b.n	8006530 <HAL_RCC_OscConfig+0xd4>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80064fc:	d10c      	bne.n	8006518 <HAL_RCC_OscConfig+0xbc>
 80064fe:	4b72      	ldr	r3, [pc, #456]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a71      	ldr	r2, [pc, #452]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 8006504:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006508:	6013      	str	r3, [r2, #0]
 800650a:	4b6f      	ldr	r3, [pc, #444]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a6e      	ldr	r2, [pc, #440]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 8006510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006514:	6013      	str	r3, [r2, #0]
 8006516:	e00b      	b.n	8006530 <HAL_RCC_OscConfig+0xd4>
 8006518:	4b6b      	ldr	r3, [pc, #428]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a6a      	ldr	r2, [pc, #424]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 800651e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006522:	6013      	str	r3, [r2, #0]
 8006524:	4b68      	ldr	r3, [pc, #416]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a67      	ldr	r2, [pc, #412]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 800652a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800652e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d013      	beq.n	8006560 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006538:	f7fd fc98 	bl	8003e6c <HAL_GetTick>
 800653c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800653e:	e008      	b.n	8006552 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006540:	f7fd fc94 	bl	8003e6c <HAL_GetTick>
 8006544:	4602      	mov	r2, r0
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	1ad3      	subs	r3, r2, r3
 800654a:	2b64      	cmp	r3, #100	@ 0x64
 800654c:	d901      	bls.n	8006552 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	e200      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006552:	4b5d      	ldr	r3, [pc, #372]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d0f0      	beq.n	8006540 <HAL_RCC_OscConfig+0xe4>
 800655e:	e014      	b.n	800658a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006560:	f7fd fc84 	bl	8003e6c <HAL_GetTick>
 8006564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006566:	e008      	b.n	800657a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006568:	f7fd fc80 	bl	8003e6c <HAL_GetTick>
 800656c:	4602      	mov	r2, r0
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	1ad3      	subs	r3, r2, r3
 8006572:	2b64      	cmp	r3, #100	@ 0x64
 8006574:	d901      	bls.n	800657a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006576:	2303      	movs	r3, #3
 8006578:	e1ec      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800657a:	4b53      	ldr	r3, [pc, #332]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006582:	2b00      	cmp	r3, #0
 8006584:	d1f0      	bne.n	8006568 <HAL_RCC_OscConfig+0x10c>
 8006586:	e000      	b.n	800658a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006588:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 0302 	and.w	r3, r3, #2
 8006592:	2b00      	cmp	r3, #0
 8006594:	d063      	beq.n	800665e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006596:	4b4c      	ldr	r3, [pc, #304]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	f003 030c 	and.w	r3, r3, #12
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00b      	beq.n	80065ba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80065a2:	4b49      	ldr	r3, [pc, #292]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	f003 030c 	and.w	r3, r3, #12
 80065aa:	2b08      	cmp	r3, #8
 80065ac:	d11c      	bne.n	80065e8 <HAL_RCC_OscConfig+0x18c>
 80065ae:	4b46      	ldr	r3, [pc, #280]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d116      	bne.n	80065e8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065ba:	4b43      	ldr	r3, [pc, #268]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d005      	beq.n	80065d2 <HAL_RCC_OscConfig+0x176>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	691b      	ldr	r3, [r3, #16]
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d001      	beq.n	80065d2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	e1c0      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065d2:	4b3d      	ldr	r3, [pc, #244]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	695b      	ldr	r3, [r3, #20]
 80065de:	00db      	lsls	r3, r3, #3
 80065e0:	4939      	ldr	r1, [pc, #228]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 80065e2:	4313      	orrs	r3, r2
 80065e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065e6:	e03a      	b.n	800665e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	691b      	ldr	r3, [r3, #16]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d020      	beq.n	8006632 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065f0:	4b36      	ldr	r3, [pc, #216]	@ (80066cc <HAL_RCC_OscConfig+0x270>)
 80065f2:	2201      	movs	r2, #1
 80065f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065f6:	f7fd fc39 	bl	8003e6c <HAL_GetTick>
 80065fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065fc:	e008      	b.n	8006610 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065fe:	f7fd fc35 	bl	8003e6c <HAL_GetTick>
 8006602:	4602      	mov	r2, r0
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	1ad3      	subs	r3, r2, r3
 8006608:	2b02      	cmp	r3, #2
 800660a:	d901      	bls.n	8006610 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800660c:	2303      	movs	r3, #3
 800660e:	e1a1      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006610:	4b2d      	ldr	r3, [pc, #180]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 0302 	and.w	r3, r3, #2
 8006618:	2b00      	cmp	r3, #0
 800661a:	d0f0      	beq.n	80065fe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800661c:	4b2a      	ldr	r3, [pc, #168]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	695b      	ldr	r3, [r3, #20]
 8006628:	00db      	lsls	r3, r3, #3
 800662a:	4927      	ldr	r1, [pc, #156]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 800662c:	4313      	orrs	r3, r2
 800662e:	600b      	str	r3, [r1, #0]
 8006630:	e015      	b.n	800665e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006632:	4b26      	ldr	r3, [pc, #152]	@ (80066cc <HAL_RCC_OscConfig+0x270>)
 8006634:	2200      	movs	r2, #0
 8006636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006638:	f7fd fc18 	bl	8003e6c <HAL_GetTick>
 800663c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800663e:	e008      	b.n	8006652 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006640:	f7fd fc14 	bl	8003e6c <HAL_GetTick>
 8006644:	4602      	mov	r2, r0
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	2b02      	cmp	r3, #2
 800664c:	d901      	bls.n	8006652 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e180      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006652:	4b1d      	ldr	r3, [pc, #116]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f003 0302 	and.w	r3, r3, #2
 800665a:	2b00      	cmp	r3, #0
 800665c:	d1f0      	bne.n	8006640 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 0308 	and.w	r3, r3, #8
 8006666:	2b00      	cmp	r3, #0
 8006668:	d03a      	beq.n	80066e0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d019      	beq.n	80066a6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006672:	4b17      	ldr	r3, [pc, #92]	@ (80066d0 <HAL_RCC_OscConfig+0x274>)
 8006674:	2201      	movs	r2, #1
 8006676:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006678:	f7fd fbf8 	bl	8003e6c <HAL_GetTick>
 800667c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800667e:	e008      	b.n	8006692 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006680:	f7fd fbf4 	bl	8003e6c <HAL_GetTick>
 8006684:	4602      	mov	r2, r0
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	1ad3      	subs	r3, r2, r3
 800668a:	2b02      	cmp	r3, #2
 800668c:	d901      	bls.n	8006692 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800668e:	2303      	movs	r3, #3
 8006690:	e160      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006692:	4b0d      	ldr	r3, [pc, #52]	@ (80066c8 <HAL_RCC_OscConfig+0x26c>)
 8006694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006696:	f003 0302 	and.w	r3, r3, #2
 800669a:	2b00      	cmp	r3, #0
 800669c:	d0f0      	beq.n	8006680 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800669e:	2001      	movs	r0, #1
 80066a0:	f000 face 	bl	8006c40 <RCC_Delay>
 80066a4:	e01c      	b.n	80066e0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066a6:	4b0a      	ldr	r3, [pc, #40]	@ (80066d0 <HAL_RCC_OscConfig+0x274>)
 80066a8:	2200      	movs	r2, #0
 80066aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066ac:	f7fd fbde 	bl	8003e6c <HAL_GetTick>
 80066b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066b2:	e00f      	b.n	80066d4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066b4:	f7fd fbda 	bl	8003e6c <HAL_GetTick>
 80066b8:	4602      	mov	r2, r0
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	1ad3      	subs	r3, r2, r3
 80066be:	2b02      	cmp	r3, #2
 80066c0:	d908      	bls.n	80066d4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	e146      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
 80066c6:	bf00      	nop
 80066c8:	40021000 	.word	0x40021000
 80066cc:	42420000 	.word	0x42420000
 80066d0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066d4:	4b92      	ldr	r3, [pc, #584]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 80066d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d8:	f003 0302 	and.w	r3, r3, #2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d1e9      	bne.n	80066b4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f003 0304 	and.w	r3, r3, #4
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f000 80a6 	beq.w	800683a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066ee:	2300      	movs	r3, #0
 80066f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066f2:	4b8b      	ldr	r3, [pc, #556]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 80066f4:	69db      	ldr	r3, [r3, #28]
 80066f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d10d      	bne.n	800671a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066fe:	4b88      	ldr	r3, [pc, #544]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 8006700:	69db      	ldr	r3, [r3, #28]
 8006702:	4a87      	ldr	r2, [pc, #540]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 8006704:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006708:	61d3      	str	r3, [r2, #28]
 800670a:	4b85      	ldr	r3, [pc, #532]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 800670c:	69db      	ldr	r3, [r3, #28]
 800670e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006712:	60bb      	str	r3, [r7, #8]
 8006714:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006716:	2301      	movs	r3, #1
 8006718:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800671a:	4b82      	ldr	r3, [pc, #520]	@ (8006924 <HAL_RCC_OscConfig+0x4c8>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006722:	2b00      	cmp	r3, #0
 8006724:	d118      	bne.n	8006758 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006726:	4b7f      	ldr	r3, [pc, #508]	@ (8006924 <HAL_RCC_OscConfig+0x4c8>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a7e      	ldr	r2, [pc, #504]	@ (8006924 <HAL_RCC_OscConfig+0x4c8>)
 800672c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006730:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006732:	f7fd fb9b 	bl	8003e6c <HAL_GetTick>
 8006736:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006738:	e008      	b.n	800674c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800673a:	f7fd fb97 	bl	8003e6c <HAL_GetTick>
 800673e:	4602      	mov	r2, r0
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	1ad3      	subs	r3, r2, r3
 8006744:	2b64      	cmp	r3, #100	@ 0x64
 8006746:	d901      	bls.n	800674c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006748:	2303      	movs	r3, #3
 800674a:	e103      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800674c:	4b75      	ldr	r3, [pc, #468]	@ (8006924 <HAL_RCC_OscConfig+0x4c8>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006754:	2b00      	cmp	r3, #0
 8006756:	d0f0      	beq.n	800673a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	2b01      	cmp	r3, #1
 800675e:	d106      	bne.n	800676e <HAL_RCC_OscConfig+0x312>
 8006760:	4b6f      	ldr	r3, [pc, #444]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 8006762:	6a1b      	ldr	r3, [r3, #32]
 8006764:	4a6e      	ldr	r2, [pc, #440]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 8006766:	f043 0301 	orr.w	r3, r3, #1
 800676a:	6213      	str	r3, [r2, #32]
 800676c:	e02d      	b.n	80067ca <HAL_RCC_OscConfig+0x36e>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d10c      	bne.n	8006790 <HAL_RCC_OscConfig+0x334>
 8006776:	4b6a      	ldr	r3, [pc, #424]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 8006778:	6a1b      	ldr	r3, [r3, #32]
 800677a:	4a69      	ldr	r2, [pc, #420]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 800677c:	f023 0301 	bic.w	r3, r3, #1
 8006780:	6213      	str	r3, [r2, #32]
 8006782:	4b67      	ldr	r3, [pc, #412]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 8006784:	6a1b      	ldr	r3, [r3, #32]
 8006786:	4a66      	ldr	r2, [pc, #408]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 8006788:	f023 0304 	bic.w	r3, r3, #4
 800678c:	6213      	str	r3, [r2, #32]
 800678e:	e01c      	b.n	80067ca <HAL_RCC_OscConfig+0x36e>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	68db      	ldr	r3, [r3, #12]
 8006794:	2b05      	cmp	r3, #5
 8006796:	d10c      	bne.n	80067b2 <HAL_RCC_OscConfig+0x356>
 8006798:	4b61      	ldr	r3, [pc, #388]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 800679a:	6a1b      	ldr	r3, [r3, #32]
 800679c:	4a60      	ldr	r2, [pc, #384]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 800679e:	f043 0304 	orr.w	r3, r3, #4
 80067a2:	6213      	str	r3, [r2, #32]
 80067a4:	4b5e      	ldr	r3, [pc, #376]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 80067a6:	6a1b      	ldr	r3, [r3, #32]
 80067a8:	4a5d      	ldr	r2, [pc, #372]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 80067aa:	f043 0301 	orr.w	r3, r3, #1
 80067ae:	6213      	str	r3, [r2, #32]
 80067b0:	e00b      	b.n	80067ca <HAL_RCC_OscConfig+0x36e>
 80067b2:	4b5b      	ldr	r3, [pc, #364]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 80067b4:	6a1b      	ldr	r3, [r3, #32]
 80067b6:	4a5a      	ldr	r2, [pc, #360]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 80067b8:	f023 0301 	bic.w	r3, r3, #1
 80067bc:	6213      	str	r3, [r2, #32]
 80067be:	4b58      	ldr	r3, [pc, #352]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 80067c0:	6a1b      	ldr	r3, [r3, #32]
 80067c2:	4a57      	ldr	r2, [pc, #348]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 80067c4:	f023 0304 	bic.w	r3, r3, #4
 80067c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d015      	beq.n	80067fe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067d2:	f7fd fb4b 	bl	8003e6c <HAL_GetTick>
 80067d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067d8:	e00a      	b.n	80067f0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067da:	f7fd fb47 	bl	8003e6c <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d901      	bls.n	80067f0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e0b1      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067f0:	4b4b      	ldr	r3, [pc, #300]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 80067f2:	6a1b      	ldr	r3, [r3, #32]
 80067f4:	f003 0302 	and.w	r3, r3, #2
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d0ee      	beq.n	80067da <HAL_RCC_OscConfig+0x37e>
 80067fc:	e014      	b.n	8006828 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067fe:	f7fd fb35 	bl	8003e6c <HAL_GetTick>
 8006802:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006804:	e00a      	b.n	800681c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006806:	f7fd fb31 	bl	8003e6c <HAL_GetTick>
 800680a:	4602      	mov	r2, r0
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006814:	4293      	cmp	r3, r2
 8006816:	d901      	bls.n	800681c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e09b      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800681c:	4b40      	ldr	r3, [pc, #256]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 800681e:	6a1b      	ldr	r3, [r3, #32]
 8006820:	f003 0302 	and.w	r3, r3, #2
 8006824:	2b00      	cmp	r3, #0
 8006826:	d1ee      	bne.n	8006806 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006828:	7dfb      	ldrb	r3, [r7, #23]
 800682a:	2b01      	cmp	r3, #1
 800682c:	d105      	bne.n	800683a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800682e:	4b3c      	ldr	r3, [pc, #240]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 8006830:	69db      	ldr	r3, [r3, #28]
 8006832:	4a3b      	ldr	r2, [pc, #236]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 8006834:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006838:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	69db      	ldr	r3, [r3, #28]
 800683e:	2b00      	cmp	r3, #0
 8006840:	f000 8087 	beq.w	8006952 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006844:	4b36      	ldr	r3, [pc, #216]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	f003 030c 	and.w	r3, r3, #12
 800684c:	2b08      	cmp	r3, #8
 800684e:	d061      	beq.n	8006914 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	69db      	ldr	r3, [r3, #28]
 8006854:	2b02      	cmp	r3, #2
 8006856:	d146      	bne.n	80068e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006858:	4b33      	ldr	r3, [pc, #204]	@ (8006928 <HAL_RCC_OscConfig+0x4cc>)
 800685a:	2200      	movs	r2, #0
 800685c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800685e:	f7fd fb05 	bl	8003e6c <HAL_GetTick>
 8006862:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006864:	e008      	b.n	8006878 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006866:	f7fd fb01 	bl	8003e6c <HAL_GetTick>
 800686a:	4602      	mov	r2, r0
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	1ad3      	subs	r3, r2, r3
 8006870:	2b02      	cmp	r3, #2
 8006872:	d901      	bls.n	8006878 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006874:	2303      	movs	r3, #3
 8006876:	e06d      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006878:	4b29      	ldr	r3, [pc, #164]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006880:	2b00      	cmp	r3, #0
 8006882:	d1f0      	bne.n	8006866 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6a1b      	ldr	r3, [r3, #32]
 8006888:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800688c:	d108      	bne.n	80068a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800688e:	4b24      	ldr	r3, [pc, #144]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	689b      	ldr	r3, [r3, #8]
 800689a:	4921      	ldr	r1, [pc, #132]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 800689c:	4313      	orrs	r3, r2
 800689e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80068a0:	4b1f      	ldr	r3, [pc, #124]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6a19      	ldr	r1, [r3, #32]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068b0:	430b      	orrs	r3, r1
 80068b2:	491b      	ldr	r1, [pc, #108]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 80068b4:	4313      	orrs	r3, r2
 80068b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068b8:	4b1b      	ldr	r3, [pc, #108]	@ (8006928 <HAL_RCC_OscConfig+0x4cc>)
 80068ba:	2201      	movs	r2, #1
 80068bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068be:	f7fd fad5 	bl	8003e6c <HAL_GetTick>
 80068c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80068c4:	e008      	b.n	80068d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068c6:	f7fd fad1 	bl	8003e6c <HAL_GetTick>
 80068ca:	4602      	mov	r2, r0
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	2b02      	cmp	r3, #2
 80068d2:	d901      	bls.n	80068d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80068d4:	2303      	movs	r3, #3
 80068d6:	e03d      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80068d8:	4b11      	ldr	r3, [pc, #68]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d0f0      	beq.n	80068c6 <HAL_RCC_OscConfig+0x46a>
 80068e4:	e035      	b.n	8006952 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068e6:	4b10      	ldr	r3, [pc, #64]	@ (8006928 <HAL_RCC_OscConfig+0x4cc>)
 80068e8:	2200      	movs	r2, #0
 80068ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068ec:	f7fd fabe 	bl	8003e6c <HAL_GetTick>
 80068f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80068f2:	e008      	b.n	8006906 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068f4:	f7fd faba 	bl	8003e6c <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	2b02      	cmp	r3, #2
 8006900:	d901      	bls.n	8006906 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e026      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006906:	4b06      	ldr	r3, [pc, #24]	@ (8006920 <HAL_RCC_OscConfig+0x4c4>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1f0      	bne.n	80068f4 <HAL_RCC_OscConfig+0x498>
 8006912:	e01e      	b.n	8006952 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	69db      	ldr	r3, [r3, #28]
 8006918:	2b01      	cmp	r3, #1
 800691a:	d107      	bne.n	800692c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800691c:	2301      	movs	r3, #1
 800691e:	e019      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
 8006920:	40021000 	.word	0x40021000
 8006924:	40007000 	.word	0x40007000
 8006928:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800692c:	4b0b      	ldr	r3, [pc, #44]	@ (800695c <HAL_RCC_OscConfig+0x500>)
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6a1b      	ldr	r3, [r3, #32]
 800693c:	429a      	cmp	r2, r3
 800693e:	d106      	bne.n	800694e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800694a:	429a      	cmp	r2, r3
 800694c:	d001      	beq.n	8006952 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e000      	b.n	8006954 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006952:	2300      	movs	r3, #0
}
 8006954:	4618      	mov	r0, r3
 8006956:	3718      	adds	r7, #24
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}
 800695c:	40021000 	.word	0x40021000

08006960 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b084      	sub	sp, #16
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d101      	bne.n	8006974 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006970:	2301      	movs	r3, #1
 8006972:	e0d0      	b.n	8006b16 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006974:	4b6a      	ldr	r3, [pc, #424]	@ (8006b20 <HAL_RCC_ClockConfig+0x1c0>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 0307 	and.w	r3, r3, #7
 800697c:	683a      	ldr	r2, [r7, #0]
 800697e:	429a      	cmp	r2, r3
 8006980:	d910      	bls.n	80069a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006982:	4b67      	ldr	r3, [pc, #412]	@ (8006b20 <HAL_RCC_ClockConfig+0x1c0>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f023 0207 	bic.w	r2, r3, #7
 800698a:	4965      	ldr	r1, [pc, #404]	@ (8006b20 <HAL_RCC_ClockConfig+0x1c0>)
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	4313      	orrs	r3, r2
 8006990:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006992:	4b63      	ldr	r3, [pc, #396]	@ (8006b20 <HAL_RCC_ClockConfig+0x1c0>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f003 0307 	and.w	r3, r3, #7
 800699a:	683a      	ldr	r2, [r7, #0]
 800699c:	429a      	cmp	r2, r3
 800699e:	d001      	beq.n	80069a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80069a0:	2301      	movs	r3, #1
 80069a2:	e0b8      	b.n	8006b16 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 0302 	and.w	r3, r3, #2
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d020      	beq.n	80069f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f003 0304 	and.w	r3, r3, #4
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d005      	beq.n	80069c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80069bc:	4b59      	ldr	r3, [pc, #356]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	4a58      	ldr	r2, [pc, #352]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 80069c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80069c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f003 0308 	and.w	r3, r3, #8
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d005      	beq.n	80069e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80069d4:	4b53      	ldr	r3, [pc, #332]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	4a52      	ldr	r2, [pc, #328]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 80069da:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80069de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069e0:	4b50      	ldr	r3, [pc, #320]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	494d      	ldr	r1, [pc, #308]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 80069ee:	4313      	orrs	r3, r2
 80069f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f003 0301 	and.w	r3, r3, #1
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d040      	beq.n	8006a80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	2b01      	cmp	r3, #1
 8006a04:	d107      	bne.n	8006a16 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a06:	4b47      	ldr	r3, [pc, #284]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d115      	bne.n	8006a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	e07f      	b.n	8006b16 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	2b02      	cmp	r3, #2
 8006a1c:	d107      	bne.n	8006a2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a1e:	4b41      	ldr	r3, [pc, #260]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d109      	bne.n	8006a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e073      	b.n	8006b16 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a2e:	4b3d      	ldr	r3, [pc, #244]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f003 0302 	and.w	r3, r3, #2
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d101      	bne.n	8006a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e06b      	b.n	8006b16 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a3e:	4b39      	ldr	r3, [pc, #228]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	f023 0203 	bic.w	r2, r3, #3
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	4936      	ldr	r1, [pc, #216]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a50:	f7fd fa0c 	bl	8003e6c <HAL_GetTick>
 8006a54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a56:	e00a      	b.n	8006a6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a58:	f7fd fa08 	bl	8003e6c <HAL_GetTick>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	1ad3      	subs	r3, r2, r3
 8006a62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d901      	bls.n	8006a6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a6a:	2303      	movs	r3, #3
 8006a6c:	e053      	b.n	8006b16 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a6e:	4b2d      	ldr	r3, [pc, #180]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	f003 020c 	and.w	r2, r3, #12
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d1eb      	bne.n	8006a58 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006a80:	4b27      	ldr	r3, [pc, #156]	@ (8006b20 <HAL_RCC_ClockConfig+0x1c0>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0307 	and.w	r3, r3, #7
 8006a88:	683a      	ldr	r2, [r7, #0]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d210      	bcs.n	8006ab0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a8e:	4b24      	ldr	r3, [pc, #144]	@ (8006b20 <HAL_RCC_ClockConfig+0x1c0>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f023 0207 	bic.w	r2, r3, #7
 8006a96:	4922      	ldr	r1, [pc, #136]	@ (8006b20 <HAL_RCC_ClockConfig+0x1c0>)
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a9e:	4b20      	ldr	r3, [pc, #128]	@ (8006b20 <HAL_RCC_ClockConfig+0x1c0>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 0307 	and.w	r3, r3, #7
 8006aa6:	683a      	ldr	r2, [r7, #0]
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d001      	beq.n	8006ab0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006aac:	2301      	movs	r3, #1
 8006aae:	e032      	b.n	8006b16 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f003 0304 	and.w	r3, r3, #4
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d008      	beq.n	8006ace <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006abc:	4b19      	ldr	r3, [pc, #100]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	4916      	ldr	r1, [pc, #88]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 8006aca:	4313      	orrs	r3, r2
 8006acc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f003 0308 	and.w	r3, r3, #8
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d009      	beq.n	8006aee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006ada:	4b12      	ldr	r3, [pc, #72]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	691b      	ldr	r3, [r3, #16]
 8006ae6:	00db      	lsls	r3, r3, #3
 8006ae8:	490e      	ldr	r1, [pc, #56]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 8006aea:	4313      	orrs	r3, r2
 8006aec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006aee:	f000 f821 	bl	8006b34 <HAL_RCC_GetSysClockFreq>
 8006af2:	4602      	mov	r2, r0
 8006af4:	4b0b      	ldr	r3, [pc, #44]	@ (8006b24 <HAL_RCC_ClockConfig+0x1c4>)
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	091b      	lsrs	r3, r3, #4
 8006afa:	f003 030f 	and.w	r3, r3, #15
 8006afe:	490a      	ldr	r1, [pc, #40]	@ (8006b28 <HAL_RCC_ClockConfig+0x1c8>)
 8006b00:	5ccb      	ldrb	r3, [r1, r3]
 8006b02:	fa22 f303 	lsr.w	r3, r2, r3
 8006b06:	4a09      	ldr	r2, [pc, #36]	@ (8006b2c <HAL_RCC_ClockConfig+0x1cc>)
 8006b08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006b0a:	4b09      	ldr	r3, [pc, #36]	@ (8006b30 <HAL_RCC_ClockConfig+0x1d0>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f7fd f96a 	bl	8003de8 <HAL_InitTick>

  return HAL_OK;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3710      	adds	r7, #16
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	40022000 	.word	0x40022000
 8006b24:	40021000 	.word	0x40021000
 8006b28:	08009324 	.word	0x08009324
 8006b2c:	2000005c 	.word	0x2000005c
 8006b30:	20000060 	.word	0x20000060

08006b34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b087      	sub	sp, #28
 8006b38:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	60fb      	str	r3, [r7, #12]
 8006b3e:	2300      	movs	r3, #0
 8006b40:	60bb      	str	r3, [r7, #8]
 8006b42:	2300      	movs	r3, #0
 8006b44:	617b      	str	r3, [r7, #20]
 8006b46:	2300      	movs	r3, #0
 8006b48:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006b4e:	4b1e      	ldr	r3, [pc, #120]	@ (8006bc8 <HAL_RCC_GetSysClockFreq+0x94>)
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f003 030c 	and.w	r3, r3, #12
 8006b5a:	2b04      	cmp	r3, #4
 8006b5c:	d002      	beq.n	8006b64 <HAL_RCC_GetSysClockFreq+0x30>
 8006b5e:	2b08      	cmp	r3, #8
 8006b60:	d003      	beq.n	8006b6a <HAL_RCC_GetSysClockFreq+0x36>
 8006b62:	e027      	b.n	8006bb4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006b64:	4b19      	ldr	r3, [pc, #100]	@ (8006bcc <HAL_RCC_GetSysClockFreq+0x98>)
 8006b66:	613b      	str	r3, [r7, #16]
      break;
 8006b68:	e027      	b.n	8006bba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	0c9b      	lsrs	r3, r3, #18
 8006b6e:	f003 030f 	and.w	r3, r3, #15
 8006b72:	4a17      	ldr	r2, [pc, #92]	@ (8006bd0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006b74:	5cd3      	ldrb	r3, [r2, r3]
 8006b76:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d010      	beq.n	8006ba4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006b82:	4b11      	ldr	r3, [pc, #68]	@ (8006bc8 <HAL_RCC_GetSysClockFreq+0x94>)
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	0c5b      	lsrs	r3, r3, #17
 8006b88:	f003 0301 	and.w	r3, r3, #1
 8006b8c:	4a11      	ldr	r2, [pc, #68]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006b8e:	5cd3      	ldrb	r3, [r2, r3]
 8006b90:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a0d      	ldr	r2, [pc, #52]	@ (8006bcc <HAL_RCC_GetSysClockFreq+0x98>)
 8006b96:	fb03 f202 	mul.w	r2, r3, r2
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba0:	617b      	str	r3, [r7, #20]
 8006ba2:	e004      	b.n	8006bae <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	4a0c      	ldr	r2, [pc, #48]	@ (8006bd8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006ba8:	fb02 f303 	mul.w	r3, r2, r3
 8006bac:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	613b      	str	r3, [r7, #16]
      break;
 8006bb2:	e002      	b.n	8006bba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006bb4:	4b05      	ldr	r3, [pc, #20]	@ (8006bcc <HAL_RCC_GetSysClockFreq+0x98>)
 8006bb6:	613b      	str	r3, [r7, #16]
      break;
 8006bb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006bba:	693b      	ldr	r3, [r7, #16]
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	371c      	adds	r7, #28
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bc80      	pop	{r7}
 8006bc4:	4770      	bx	lr
 8006bc6:	bf00      	nop
 8006bc8:	40021000 	.word	0x40021000
 8006bcc:	007a1200 	.word	0x007a1200
 8006bd0:	0800933c 	.word	0x0800933c
 8006bd4:	0800934c 	.word	0x0800934c
 8006bd8:	003d0900 	.word	0x003d0900

08006bdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006be0:	4b02      	ldr	r3, [pc, #8]	@ (8006bec <HAL_RCC_GetHCLKFreq+0x10>)
 8006be2:	681b      	ldr	r3, [r3, #0]
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bc80      	pop	{r7}
 8006bea:	4770      	bx	lr
 8006bec:	2000005c 	.word	0x2000005c

08006bf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006bf4:	f7ff fff2 	bl	8006bdc <HAL_RCC_GetHCLKFreq>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	4b05      	ldr	r3, [pc, #20]	@ (8006c10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	0a1b      	lsrs	r3, r3, #8
 8006c00:	f003 0307 	and.w	r3, r3, #7
 8006c04:	4903      	ldr	r1, [pc, #12]	@ (8006c14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c06:	5ccb      	ldrb	r3, [r1, r3]
 8006c08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	bd80      	pop	{r7, pc}
 8006c10:	40021000 	.word	0x40021000
 8006c14:	08009334 	.word	0x08009334

08006c18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006c1c:	f7ff ffde 	bl	8006bdc <HAL_RCC_GetHCLKFreq>
 8006c20:	4602      	mov	r2, r0
 8006c22:	4b05      	ldr	r3, [pc, #20]	@ (8006c38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	0adb      	lsrs	r3, r3, #11
 8006c28:	f003 0307 	and.w	r3, r3, #7
 8006c2c:	4903      	ldr	r1, [pc, #12]	@ (8006c3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c2e:	5ccb      	ldrb	r3, [r1, r3]
 8006c30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	40021000 	.word	0x40021000
 8006c3c:	08009334 	.word	0x08009334

08006c40 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b085      	sub	sp, #20
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006c48:	4b0a      	ldr	r3, [pc, #40]	@ (8006c74 <RCC_Delay+0x34>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a0a      	ldr	r2, [pc, #40]	@ (8006c78 <RCC_Delay+0x38>)
 8006c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8006c52:	0a5b      	lsrs	r3, r3, #9
 8006c54:	687a      	ldr	r2, [r7, #4]
 8006c56:	fb02 f303 	mul.w	r3, r2, r3
 8006c5a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006c5c:	bf00      	nop
  }
  while (Delay --);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	1e5a      	subs	r2, r3, #1
 8006c62:	60fa      	str	r2, [r7, #12]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d1f9      	bne.n	8006c5c <RCC_Delay+0x1c>
}
 8006c68:	bf00      	nop
 8006c6a:	bf00      	nop
 8006c6c:	3714      	adds	r7, #20
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bc80      	pop	{r7}
 8006c72:	4770      	bx	lr
 8006c74:	2000005c 	.word	0x2000005c
 8006c78:	10624dd3 	.word	0x10624dd3

08006c7c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b086      	sub	sp, #24
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006c84:	2300      	movs	r3, #0
 8006c86:	613b      	str	r3, [r7, #16]
 8006c88:	2300      	movs	r3, #0
 8006c8a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f003 0301 	and.w	r3, r3, #1
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d07d      	beq.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c9c:	4b4f      	ldr	r3, [pc, #316]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c9e:	69db      	ldr	r3, [r3, #28]
 8006ca0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d10d      	bne.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ca8:	4b4c      	ldr	r3, [pc, #304]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006caa:	69db      	ldr	r3, [r3, #28]
 8006cac:	4a4b      	ldr	r2, [pc, #300]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006cae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cb2:	61d3      	str	r3, [r2, #28]
 8006cb4:	4b49      	ldr	r3, [pc, #292]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006cb6:	69db      	ldr	r3, [r3, #28]
 8006cb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cbc:	60bb      	str	r3, [r7, #8]
 8006cbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cc4:	4b46      	ldr	r3, [pc, #280]	@ (8006de0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d118      	bne.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006cd0:	4b43      	ldr	r3, [pc, #268]	@ (8006de0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a42      	ldr	r2, [pc, #264]	@ (8006de0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006cd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cda:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006cdc:	f7fd f8c6 	bl	8003e6c <HAL_GetTick>
 8006ce0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ce2:	e008      	b.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ce4:	f7fd f8c2 	bl	8003e6c <HAL_GetTick>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	1ad3      	subs	r3, r2, r3
 8006cee:	2b64      	cmp	r3, #100	@ 0x64
 8006cf0:	d901      	bls.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006cf2:	2303      	movs	r3, #3
 8006cf4:	e06d      	b.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cf6:	4b3a      	ldr	r3, [pc, #232]	@ (8006de0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d0f0      	beq.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006d02:	4b36      	ldr	r3, [pc, #216]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d04:	6a1b      	ldr	r3, [r3, #32]
 8006d06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d0a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d02e      	beq.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	429a      	cmp	r2, r3
 8006d1e:	d027      	beq.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006d20:	4b2e      	ldr	r3, [pc, #184]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d22:	6a1b      	ldr	r3, [r3, #32]
 8006d24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d28:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006d2a:	4b2e      	ldr	r3, [pc, #184]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006d30:	4b2c      	ldr	r3, [pc, #176]	@ (8006de4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006d32:	2200      	movs	r2, #0
 8006d34:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006d36:	4a29      	ldr	r2, [pc, #164]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f003 0301 	and.w	r3, r3, #1
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d014      	beq.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d46:	f7fd f891 	bl	8003e6c <HAL_GetTick>
 8006d4a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d4c:	e00a      	b.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d4e:	f7fd f88d 	bl	8003e6c <HAL_GetTick>
 8006d52:	4602      	mov	r2, r0
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d901      	bls.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006d60:	2303      	movs	r3, #3
 8006d62:	e036      	b.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d64:	4b1d      	ldr	r3, [pc, #116]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d66:	6a1b      	ldr	r3, [r3, #32]
 8006d68:	f003 0302 	and.w	r3, r3, #2
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d0ee      	beq.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006d70:	4b1a      	ldr	r3, [pc, #104]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d72:	6a1b      	ldr	r3, [r3, #32]
 8006d74:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	4917      	ldr	r1, [pc, #92]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006d82:	7dfb      	ldrb	r3, [r7, #23]
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d105      	bne.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d88:	4b14      	ldr	r3, [pc, #80]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d8a:	69db      	ldr	r3, [r3, #28]
 8006d8c:	4a13      	ldr	r2, [pc, #76]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006d8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d92:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f003 0302 	and.w	r3, r3, #2
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d008      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006da0:	4b0e      	ldr	r3, [pc, #56]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	689b      	ldr	r3, [r3, #8]
 8006dac:	490b      	ldr	r1, [pc, #44]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006dae:	4313      	orrs	r3, r2
 8006db0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f003 0310 	and.w	r3, r3, #16
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d008      	beq.n	8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006dbe:	4b07      	ldr	r3, [pc, #28]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	4904      	ldr	r1, [pc, #16]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3718      	adds	r7, #24
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
 8006dda:	bf00      	nop
 8006ddc:	40021000 	.word	0x40021000
 8006de0:	40007000 	.word	0x40007000
 8006de4:	42420440 	.word	0x42420440

08006de8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b088      	sub	sp, #32
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006df0:	2300      	movs	r3, #0
 8006df2:	617b      	str	r3, [r7, #20]
 8006df4:	2300      	movs	r3, #0
 8006df6:	61fb      	str	r3, [r7, #28]
 8006df8:	2300      	movs	r3, #0
 8006dfa:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	60fb      	str	r3, [r7, #12]
 8006e00:	2300      	movs	r3, #0
 8006e02:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2b10      	cmp	r3, #16
 8006e08:	d00a      	beq.n	8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2b10      	cmp	r3, #16
 8006e0e:	f200 808a 	bhi.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d045      	beq.n	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2b02      	cmp	r3, #2
 8006e1c:	d075      	beq.n	8006f0a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8006e1e:	e082      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8006e20:	4b46      	ldr	r3, [pc, #280]	@ (8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006e26:	4b45      	ldr	r3, [pc, #276]	@ (8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d07b      	beq.n	8006f2a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	0c9b      	lsrs	r3, r3, #18
 8006e36:	f003 030f 	and.w	r3, r3, #15
 8006e3a:	4a41      	ldr	r2, [pc, #260]	@ (8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8006e3c:	5cd3      	ldrb	r3, [r2, r3]
 8006e3e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d015      	beq.n	8006e76 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006e4a:	4b3c      	ldr	r3, [pc, #240]	@ (8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	0c5b      	lsrs	r3, r3, #17
 8006e50:	f003 0301 	and.w	r3, r3, #1
 8006e54:	4a3b      	ldr	r2, [pc, #236]	@ (8006f44 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8006e56:	5cd3      	ldrb	r3, [r2, r3]
 8006e58:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d00d      	beq.n	8006e80 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006e64:	4a38      	ldr	r2, [pc, #224]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	fb02 f303 	mul.w	r3, r2, r3
 8006e72:	61fb      	str	r3, [r7, #28]
 8006e74:	e004      	b.n	8006e80 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006e76:	693b      	ldr	r3, [r7, #16]
 8006e78:	4a34      	ldr	r2, [pc, #208]	@ (8006f4c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8006e7a:	fb02 f303 	mul.w	r3, r2, r3
 8006e7e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006e80:	4b2e      	ldr	r3, [pc, #184]	@ (8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e8c:	d102      	bne.n	8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8006e8e:	69fb      	ldr	r3, [r7, #28]
 8006e90:	61bb      	str	r3, [r7, #24]
      break;
 8006e92:	e04a      	b.n	8006f2a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8006e94:	69fb      	ldr	r3, [r7, #28]
 8006e96:	005b      	lsls	r3, r3, #1
 8006e98:	4a2d      	ldr	r2, [pc, #180]	@ (8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e9e:	085b      	lsrs	r3, r3, #1
 8006ea0:	61bb      	str	r3, [r7, #24]
      break;
 8006ea2:	e042      	b.n	8006f2a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8006ea4:	4b25      	ldr	r3, [pc, #148]	@ (8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006ea6:	6a1b      	ldr	r3, [r3, #32]
 8006ea8:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006eb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006eb4:	d108      	bne.n	8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f003 0302 	and.w	r3, r3, #2
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d003      	beq.n	8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8006ec0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ec4:	61bb      	str	r3, [r7, #24]
 8006ec6:	e01f      	b.n	8006f08 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ece:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ed2:	d109      	bne.n	8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8006ed4:	4b19      	ldr	r3, [pc, #100]	@ (8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ed8:	f003 0302 	and.w	r3, r3, #2
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d003      	beq.n	8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8006ee0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8006ee4:	61bb      	str	r3, [r7, #24]
 8006ee6:	e00f      	b.n	8006f08 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006eee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ef2:	d11c      	bne.n	8006f2e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8006ef4:	4b11      	ldr	r3, [pc, #68]	@ (8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d016      	beq.n	8006f2e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8006f00:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8006f04:	61bb      	str	r3, [r7, #24]
      break;
 8006f06:	e012      	b.n	8006f2e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8006f08:	e011      	b.n	8006f2e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006f0a:	f7ff fe85 	bl	8006c18 <HAL_RCC_GetPCLK2Freq>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	4b0a      	ldr	r3, [pc, #40]	@ (8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006f12:	685b      	ldr	r3, [r3, #4]
 8006f14:	0b9b      	lsrs	r3, r3, #14
 8006f16:	f003 0303 	and.w	r3, r3, #3
 8006f1a:	3301      	adds	r3, #1
 8006f1c:	005b      	lsls	r3, r3, #1
 8006f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f22:	61bb      	str	r3, [r7, #24]
      break;
 8006f24:	e004      	b.n	8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006f26:	bf00      	nop
 8006f28:	e002      	b.n	8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006f2a:	bf00      	nop
 8006f2c:	e000      	b.n	8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006f2e:	bf00      	nop
    }
  }
  return (frequency);
 8006f30:	69bb      	ldr	r3, [r7, #24]
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3720      	adds	r7, #32
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}
 8006f3a:	bf00      	nop
 8006f3c:	40021000 	.word	0x40021000
 8006f40:	08009350 	.word	0x08009350
 8006f44:	08009360 	.word	0x08009360
 8006f48:	007a1200 	.word	0x007a1200
 8006f4c:	003d0900 	.word	0x003d0900
 8006f50:	aaaaaaab 	.word	0xaaaaaaab

08006f54 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b082      	sub	sp, #8
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f003 0302 	and.w	r3, r3, #2
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d011      	beq.n	8006f8e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	f003 0302 	and.w	r3, r3, #2
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d00a      	beq.n	8006f8e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 f815 	bl	8006fa8 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	685a      	ldr	r2, [r3, #4]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f022 0202 	bic.w	r2, r2, #2
 8006f8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8006f8e:	4b05      	ldr	r3, [pc, #20]	@ (8006fa4 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006f90:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006f94:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	745a      	strb	r2, [r3, #17]
}
 8006f9c:	bf00      	nop
 8006f9e:	3708      	adds	r7, #8
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}
 8006fa4:	40010400 	.word	0x40010400

08006fa8 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b083      	sub	sp, #12
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8006fb0:	bf00      	nop
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bc80      	pop	{r7}
 8006fb8:	4770      	bx	lr

08006fba <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006fba:	b580      	push	{r7, lr}
 8006fbc:	b082      	sub	sp, #8
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d101      	bne.n	8006fcc <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	e076      	b.n	80070ba <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d108      	bne.n	8006fe6 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006fdc:	d009      	beq.n	8006ff2 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	61da      	str	r2, [r3, #28]
 8006fe4:	e005      	b.n	8006ff2 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ffe:	b2db      	uxtb	r3, r3
 8007000:	2b00      	cmp	r3, #0
 8007002:	d106      	bne.n	8007012 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f7fc fca5 	bl	800395c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2202      	movs	r2, #2
 8007016:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007028:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800703a:	431a      	orrs	r2, r3
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	68db      	ldr	r3, [r3, #12]
 8007040:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007044:	431a      	orrs	r2, r3
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	691b      	ldr	r3, [r3, #16]
 800704a:	f003 0302 	and.w	r3, r3, #2
 800704e:	431a      	orrs	r2, r3
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	695b      	ldr	r3, [r3, #20]
 8007054:	f003 0301 	and.w	r3, r3, #1
 8007058:	431a      	orrs	r2, r3
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	699b      	ldr	r3, [r3, #24]
 800705e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007062:	431a      	orrs	r2, r3
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	69db      	ldr	r3, [r3, #28]
 8007068:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800706c:	431a      	orrs	r2, r3
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a1b      	ldr	r3, [r3, #32]
 8007072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007076:	ea42 0103 	orr.w	r1, r2, r3
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800707e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	430a      	orrs	r2, r1
 8007088:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	699b      	ldr	r3, [r3, #24]
 800708e:	0c1a      	lsrs	r2, r3, #16
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f002 0204 	and.w	r2, r2, #4
 8007098:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	69da      	ldr	r2, [r3, #28]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80070a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2200      	movs	r2, #0
 80070ae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80070b8:	2300      	movs	r3, #0
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3708      	adds	r7, #8
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}

080070c2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070c2:	b580      	push	{r7, lr}
 80070c4:	b088      	sub	sp, #32
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	60f8      	str	r0, [r7, #12]
 80070ca:	60b9      	str	r1, [r7, #8]
 80070cc:	603b      	str	r3, [r7, #0]
 80070ce:	4613      	mov	r3, r2
 80070d0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80070d2:	f7fc fecb 	bl	8003e6c <HAL_GetTick>
 80070d6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80070d8:	88fb      	ldrh	r3, [r7, #6]
 80070da:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d001      	beq.n	80070ec <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80070e8:	2302      	movs	r3, #2
 80070ea:	e12a      	b.n	8007342 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d002      	beq.n	80070f8 <HAL_SPI_Transmit+0x36>
 80070f2:	88fb      	ldrh	r3, [r7, #6]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d101      	bne.n	80070fc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e122      	b.n	8007342 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007102:	2b01      	cmp	r3, #1
 8007104:	d101      	bne.n	800710a <HAL_SPI_Transmit+0x48>
 8007106:	2302      	movs	r3, #2
 8007108:	e11b      	b.n	8007342 <HAL_SPI_Transmit+0x280>
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2201      	movs	r2, #1
 800710e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	2203      	movs	r2, #3
 8007116:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2200      	movs	r2, #0
 800711e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	68ba      	ldr	r2, [r7, #8]
 8007124:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	88fa      	ldrh	r2, [r7, #6]
 800712a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	88fa      	ldrh	r2, [r7, #6]
 8007130:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2200      	movs	r2, #0
 8007136:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2200      	movs	r2, #0
 800713c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2200      	movs	r2, #0
 8007142:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2200      	movs	r2, #0
 8007148:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2200      	movs	r2, #0
 800714e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007158:	d10f      	bne.n	800717a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007168:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007178:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007184:	2b40      	cmp	r3, #64	@ 0x40
 8007186:	d007      	beq.n	8007198 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007196:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071a0:	d152      	bne.n	8007248 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d002      	beq.n	80071b0 <HAL_SPI_Transmit+0xee>
 80071aa:	8b7b      	ldrh	r3, [r7, #26]
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d145      	bne.n	800723c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071b4:	881a      	ldrh	r2, [r3, #0]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071c0:	1c9a      	adds	r2, r3, #2
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	3b01      	subs	r3, #1
 80071ce:	b29a      	uxth	r2, r3
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80071d4:	e032      	b.n	800723c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	f003 0302 	and.w	r3, r3, #2
 80071e0:	2b02      	cmp	r3, #2
 80071e2:	d112      	bne.n	800720a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071e8:	881a      	ldrh	r2, [r3, #0]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071f4:	1c9a      	adds	r2, r3, #2
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071fe:	b29b      	uxth	r3, r3
 8007200:	3b01      	subs	r3, #1
 8007202:	b29a      	uxth	r2, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007208:	e018      	b.n	800723c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800720a:	f7fc fe2f 	bl	8003e6c <HAL_GetTick>
 800720e:	4602      	mov	r2, r0
 8007210:	69fb      	ldr	r3, [r7, #28]
 8007212:	1ad3      	subs	r3, r2, r3
 8007214:	683a      	ldr	r2, [r7, #0]
 8007216:	429a      	cmp	r2, r3
 8007218:	d803      	bhi.n	8007222 <HAL_SPI_Transmit+0x160>
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007220:	d102      	bne.n	8007228 <HAL_SPI_Transmit+0x166>
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d109      	bne.n	800723c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2201      	movs	r2, #1
 800722c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007238:	2303      	movs	r3, #3
 800723a:	e082      	b.n	8007342 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007240:	b29b      	uxth	r3, r3
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1c7      	bne.n	80071d6 <HAL_SPI_Transmit+0x114>
 8007246:	e053      	b.n	80072f0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d002      	beq.n	8007256 <HAL_SPI_Transmit+0x194>
 8007250:	8b7b      	ldrh	r3, [r7, #26]
 8007252:	2b01      	cmp	r3, #1
 8007254:	d147      	bne.n	80072e6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	330c      	adds	r3, #12
 8007260:	7812      	ldrb	r2, [r2, #0]
 8007262:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007268:	1c5a      	adds	r2, r3, #1
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007272:	b29b      	uxth	r3, r3
 8007274:	3b01      	subs	r3, #1
 8007276:	b29a      	uxth	r2, r3
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800727c:	e033      	b.n	80072e6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	f003 0302 	and.w	r3, r3, #2
 8007288:	2b02      	cmp	r3, #2
 800728a:	d113      	bne.n	80072b4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	330c      	adds	r3, #12
 8007296:	7812      	ldrb	r2, [r2, #0]
 8007298:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800729e:	1c5a      	adds	r2, r3, #1
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	3b01      	subs	r3, #1
 80072ac:	b29a      	uxth	r2, r3
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80072b2:	e018      	b.n	80072e6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80072b4:	f7fc fdda 	bl	8003e6c <HAL_GetTick>
 80072b8:	4602      	mov	r2, r0
 80072ba:	69fb      	ldr	r3, [r7, #28]
 80072bc:	1ad3      	subs	r3, r2, r3
 80072be:	683a      	ldr	r2, [r7, #0]
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d803      	bhi.n	80072cc <HAL_SPI_Transmit+0x20a>
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ca:	d102      	bne.n	80072d2 <HAL_SPI_Transmit+0x210>
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d109      	bne.n	80072e6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	2201      	movs	r2, #1
 80072d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	2200      	movs	r2, #0
 80072de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80072e2:	2303      	movs	r3, #3
 80072e4:	e02d      	b.n	8007342 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d1c6      	bne.n	800727e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072f0:	69fa      	ldr	r2, [r7, #28]
 80072f2:	6839      	ldr	r1, [r7, #0]
 80072f4:	68f8      	ldr	r0, [r7, #12]
 80072f6:	f000 fbc5 	bl	8007a84 <SPI_EndRxTxTransaction>
 80072fa:	4603      	mov	r3, r0
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d002      	beq.n	8007306 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2220      	movs	r2, #32
 8007304:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	689b      	ldr	r3, [r3, #8]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d10a      	bne.n	8007324 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800730e:	2300      	movs	r3, #0
 8007310:	617b      	str	r3, [r7, #20]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	68db      	ldr	r3, [r3, #12]
 8007318:	617b      	str	r3, [r7, #20]
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	617b      	str	r3, [r7, #20]
 8007322:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2200      	movs	r2, #0
 8007330:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007338:	2b00      	cmp	r3, #0
 800733a:	d001      	beq.n	8007340 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	e000      	b.n	8007342 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007340:	2300      	movs	r3, #0
  }
}
 8007342:	4618      	mov	r0, r3
 8007344:	3720      	adds	r7, #32
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}

0800734a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800734a:	b580      	push	{r7, lr}
 800734c:	b088      	sub	sp, #32
 800734e:	af02      	add	r7, sp, #8
 8007350:	60f8      	str	r0, [r7, #12]
 8007352:	60b9      	str	r1, [r7, #8]
 8007354:	603b      	str	r3, [r7, #0]
 8007356:	4613      	mov	r3, r2
 8007358:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007360:	b2db      	uxtb	r3, r3
 8007362:	2b01      	cmp	r3, #1
 8007364:	d001      	beq.n	800736a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007366:	2302      	movs	r3, #2
 8007368:	e104      	b.n	8007574 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007372:	d112      	bne.n	800739a <HAL_SPI_Receive+0x50>
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d10e      	bne.n	800739a <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2204      	movs	r2, #4
 8007380:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007384:	88fa      	ldrh	r2, [r7, #6]
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	9300      	str	r3, [sp, #0]
 800738a:	4613      	mov	r3, r2
 800738c:	68ba      	ldr	r2, [r7, #8]
 800738e:	68b9      	ldr	r1, [r7, #8]
 8007390:	68f8      	ldr	r0, [r7, #12]
 8007392:	f000 f8f3 	bl	800757c <HAL_SPI_TransmitReceive>
 8007396:	4603      	mov	r3, r0
 8007398:	e0ec      	b.n	8007574 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800739a:	f7fc fd67 	bl	8003e6c <HAL_GetTick>
 800739e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d002      	beq.n	80073ac <HAL_SPI_Receive+0x62>
 80073a6:	88fb      	ldrh	r3, [r7, #6]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d101      	bne.n	80073b0 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e0e1      	b.n	8007574 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80073b6:	2b01      	cmp	r3, #1
 80073b8:	d101      	bne.n	80073be <HAL_SPI_Receive+0x74>
 80073ba:	2302      	movs	r3, #2
 80073bc:	e0da      	b.n	8007574 <HAL_SPI_Receive+0x22a>
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2201      	movs	r2, #1
 80073c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	2204      	movs	r2, #4
 80073ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2200      	movs	r2, #0
 80073d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	68ba      	ldr	r2, [r7, #8]
 80073d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	88fa      	ldrh	r2, [r7, #6]
 80073de:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	88fa      	ldrh	r2, [r7, #6]
 80073e4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2200      	movs	r2, #0
 80073ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2200      	movs	r2, #0
 80073f0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	2200      	movs	r2, #0
 80073f6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2200      	movs	r2, #0
 80073fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2200      	movs	r2, #0
 8007402:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800740c:	d10f      	bne.n	800742e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800741c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	681a      	ldr	r2, [r3, #0]
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800742c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007438:	2b40      	cmp	r3, #64	@ 0x40
 800743a:	d007      	beq.n	800744c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800744a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d170      	bne.n	8007536 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007454:	e035      	b.n	80074c2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	f003 0301 	and.w	r3, r3, #1
 8007460:	2b01      	cmp	r3, #1
 8007462:	d115      	bne.n	8007490 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f103 020c 	add.w	r2, r3, #12
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007470:	7812      	ldrb	r2, [r2, #0]
 8007472:	b2d2      	uxtb	r2, r2
 8007474:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800747a:	1c5a      	adds	r2, r3, #1
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007484:	b29b      	uxth	r3, r3
 8007486:	3b01      	subs	r3, #1
 8007488:	b29a      	uxth	r2, r3
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800748e:	e018      	b.n	80074c2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007490:	f7fc fcec 	bl	8003e6c <HAL_GetTick>
 8007494:	4602      	mov	r2, r0
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	1ad3      	subs	r3, r2, r3
 800749a:	683a      	ldr	r2, [r7, #0]
 800749c:	429a      	cmp	r2, r3
 800749e:	d803      	bhi.n	80074a8 <HAL_SPI_Receive+0x15e>
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074a6:	d102      	bne.n	80074ae <HAL_SPI_Receive+0x164>
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d109      	bne.n	80074c2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2200      	movs	r2, #0
 80074ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80074be:	2303      	movs	r3, #3
 80074c0:	e058      	b.n	8007574 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d1c4      	bne.n	8007456 <HAL_SPI_Receive+0x10c>
 80074cc:	e038      	b.n	8007540 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	f003 0301 	and.w	r3, r3, #1
 80074d8:	2b01      	cmp	r3, #1
 80074da:	d113      	bne.n	8007504 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	68da      	ldr	r2, [r3, #12]
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074e6:	b292      	uxth	r2, r2
 80074e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ee:	1c9a      	adds	r2, r3, #2
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	3b01      	subs	r3, #1
 80074fc:	b29a      	uxth	r2, r3
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007502:	e018      	b.n	8007536 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007504:	f7fc fcb2 	bl	8003e6c <HAL_GetTick>
 8007508:	4602      	mov	r2, r0
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	1ad3      	subs	r3, r2, r3
 800750e:	683a      	ldr	r2, [r7, #0]
 8007510:	429a      	cmp	r2, r3
 8007512:	d803      	bhi.n	800751c <HAL_SPI_Receive+0x1d2>
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800751a:	d102      	bne.n	8007522 <HAL_SPI_Receive+0x1d8>
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d109      	bne.n	8007536 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2201      	movs	r2, #1
 8007526:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2200      	movs	r2, #0
 800752e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007532:	2303      	movs	r3, #3
 8007534:	e01e      	b.n	8007574 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800753a:	b29b      	uxth	r3, r3
 800753c:	2b00      	cmp	r3, #0
 800753e:	d1c6      	bne.n	80074ce <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007540:	697a      	ldr	r2, [r7, #20]
 8007542:	6839      	ldr	r1, [r7, #0]
 8007544:	68f8      	ldr	r0, [r7, #12]
 8007546:	f000 fa4b 	bl	80079e0 <SPI_EndRxTransaction>
 800754a:	4603      	mov	r3, r0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d002      	beq.n	8007556 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2220      	movs	r2, #32
 8007554:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800756a:	2b00      	cmp	r3, #0
 800756c:	d001      	beq.n	8007572 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	e000      	b.n	8007574 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007572:	2300      	movs	r3, #0
  }
}
 8007574:	4618      	mov	r0, r3
 8007576:	3718      	adds	r7, #24
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b08a      	sub	sp, #40	@ 0x28
 8007580:	af00      	add	r7, sp, #0
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	607a      	str	r2, [r7, #4]
 8007588:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800758a:	2301      	movs	r3, #1
 800758c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800758e:	f7fc fc6d 	bl	8003e6c <HAL_GetTick>
 8007592:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800759a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80075a2:	887b      	ldrh	r3, [r7, #2]
 80075a4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80075a6:	7ffb      	ldrb	r3, [r7, #31]
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d00c      	beq.n	80075c6 <HAL_SPI_TransmitReceive+0x4a>
 80075ac:	69bb      	ldr	r3, [r7, #24]
 80075ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075b2:	d106      	bne.n	80075c2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d102      	bne.n	80075c2 <HAL_SPI_TransmitReceive+0x46>
 80075bc:	7ffb      	ldrb	r3, [r7, #31]
 80075be:	2b04      	cmp	r3, #4
 80075c0:	d001      	beq.n	80075c6 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80075c2:	2302      	movs	r3, #2
 80075c4:	e17f      	b.n	80078c6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d005      	beq.n	80075d8 <HAL_SPI_TransmitReceive+0x5c>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d002      	beq.n	80075d8 <HAL_SPI_TransmitReceive+0x5c>
 80075d2:	887b      	ldrh	r3, [r7, #2]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d101      	bne.n	80075dc <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80075d8:	2301      	movs	r3, #1
 80075da:	e174      	b.n	80078c6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80075e2:	2b01      	cmp	r3, #1
 80075e4:	d101      	bne.n	80075ea <HAL_SPI_TransmitReceive+0x6e>
 80075e6:	2302      	movs	r3, #2
 80075e8:	e16d      	b.n	80078c6 <HAL_SPI_TransmitReceive+0x34a>
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2201      	movs	r2, #1
 80075ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	2b04      	cmp	r3, #4
 80075fc:	d003      	beq.n	8007606 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2205      	movs	r2, #5
 8007602:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2200      	movs	r2, #0
 800760a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	687a      	ldr	r2, [r7, #4]
 8007610:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	887a      	ldrh	r2, [r7, #2]
 8007616:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	887a      	ldrh	r2, [r7, #2]
 800761c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	68ba      	ldr	r2, [r7, #8]
 8007622:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	887a      	ldrh	r2, [r7, #2]
 8007628:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	887a      	ldrh	r2, [r7, #2]
 800762e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2200      	movs	r2, #0
 8007634:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2200      	movs	r2, #0
 800763a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007646:	2b40      	cmp	r3, #64	@ 0x40
 8007648:	d007      	beq.n	800765a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007658:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007662:	d17e      	bne.n	8007762 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d002      	beq.n	8007672 <HAL_SPI_TransmitReceive+0xf6>
 800766c:	8afb      	ldrh	r3, [r7, #22]
 800766e:	2b01      	cmp	r3, #1
 8007670:	d16c      	bne.n	800774c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007676:	881a      	ldrh	r2, [r3, #0]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007682:	1c9a      	adds	r2, r3, #2
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800768c:	b29b      	uxth	r3, r3
 800768e:	3b01      	subs	r3, #1
 8007690:	b29a      	uxth	r2, r3
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007696:	e059      	b.n	800774c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	689b      	ldr	r3, [r3, #8]
 800769e:	f003 0302 	and.w	r3, r3, #2
 80076a2:	2b02      	cmp	r3, #2
 80076a4:	d11b      	bne.n	80076de <HAL_SPI_TransmitReceive+0x162>
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d016      	beq.n	80076de <HAL_SPI_TransmitReceive+0x162>
 80076b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d113      	bne.n	80076de <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ba:	881a      	ldrh	r2, [r3, #0]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076c6:	1c9a      	adds	r2, r3, #2
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	3b01      	subs	r3, #1
 80076d4:	b29a      	uxth	r2, r3
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80076da:	2300      	movs	r3, #0
 80076dc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	f003 0301 	and.w	r3, r3, #1
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d119      	bne.n	8007720 <HAL_SPI_TransmitReceive+0x1a4>
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80076f0:	b29b      	uxth	r3, r3
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d014      	beq.n	8007720 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	68da      	ldr	r2, [r3, #12]
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007700:	b292      	uxth	r2, r2
 8007702:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007708:	1c9a      	adds	r2, r3, #2
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007712:	b29b      	uxth	r3, r3
 8007714:	3b01      	subs	r3, #1
 8007716:	b29a      	uxth	r2, r3
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800771c:	2301      	movs	r3, #1
 800771e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007720:	f7fc fba4 	bl	8003e6c <HAL_GetTick>
 8007724:	4602      	mov	r2, r0
 8007726:	6a3b      	ldr	r3, [r7, #32]
 8007728:	1ad3      	subs	r3, r2, r3
 800772a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800772c:	429a      	cmp	r2, r3
 800772e:	d80d      	bhi.n	800774c <HAL_SPI_TransmitReceive+0x1d0>
 8007730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007736:	d009      	beq.n	800774c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2201      	movs	r2, #1
 800773c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2200      	movs	r2, #0
 8007744:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007748:	2303      	movs	r3, #3
 800774a:	e0bc      	b.n	80078c6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007750:	b29b      	uxth	r3, r3
 8007752:	2b00      	cmp	r3, #0
 8007754:	d1a0      	bne.n	8007698 <HAL_SPI_TransmitReceive+0x11c>
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800775a:	b29b      	uxth	r3, r3
 800775c:	2b00      	cmp	r3, #0
 800775e:	d19b      	bne.n	8007698 <HAL_SPI_TransmitReceive+0x11c>
 8007760:	e082      	b.n	8007868 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d002      	beq.n	8007770 <HAL_SPI_TransmitReceive+0x1f4>
 800776a:	8afb      	ldrh	r3, [r7, #22]
 800776c:	2b01      	cmp	r3, #1
 800776e:	d171      	bne.n	8007854 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	330c      	adds	r3, #12
 800777a:	7812      	ldrb	r2, [r2, #0]
 800777c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007782:	1c5a      	adds	r2, r3, #1
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800778c:	b29b      	uxth	r3, r3
 800778e:	3b01      	subs	r3, #1
 8007790:	b29a      	uxth	r2, r3
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007796:	e05d      	b.n	8007854 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	f003 0302 	and.w	r3, r3, #2
 80077a2:	2b02      	cmp	r3, #2
 80077a4:	d11c      	bne.n	80077e0 <HAL_SPI_TransmitReceive+0x264>
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d017      	beq.n	80077e0 <HAL_SPI_TransmitReceive+0x264>
 80077b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077b2:	2b01      	cmp	r3, #1
 80077b4:	d114      	bne.n	80077e0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	330c      	adds	r3, #12
 80077c0:	7812      	ldrb	r2, [r2, #0]
 80077c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077c8:	1c5a      	adds	r2, r3, #1
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	3b01      	subs	r3, #1
 80077d6:	b29a      	uxth	r2, r3
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80077dc:	2300      	movs	r3, #0
 80077de:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	f003 0301 	and.w	r3, r3, #1
 80077ea:	2b01      	cmp	r3, #1
 80077ec:	d119      	bne.n	8007822 <HAL_SPI_TransmitReceive+0x2a6>
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d014      	beq.n	8007822 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	68da      	ldr	r2, [r3, #12]
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007802:	b2d2      	uxtb	r2, r2
 8007804:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800780a:	1c5a      	adds	r2, r3, #1
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007814:	b29b      	uxth	r3, r3
 8007816:	3b01      	subs	r3, #1
 8007818:	b29a      	uxth	r2, r3
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800781e:	2301      	movs	r3, #1
 8007820:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007822:	f7fc fb23 	bl	8003e6c <HAL_GetTick>
 8007826:	4602      	mov	r2, r0
 8007828:	6a3b      	ldr	r3, [r7, #32]
 800782a:	1ad3      	subs	r3, r2, r3
 800782c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800782e:	429a      	cmp	r2, r3
 8007830:	d803      	bhi.n	800783a <HAL_SPI_TransmitReceive+0x2be>
 8007832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007838:	d102      	bne.n	8007840 <HAL_SPI_TransmitReceive+0x2c4>
 800783a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800783c:	2b00      	cmp	r3, #0
 800783e:	d109      	bne.n	8007854 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007850:	2303      	movs	r3, #3
 8007852:	e038      	b.n	80078c6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007858:	b29b      	uxth	r3, r3
 800785a:	2b00      	cmp	r3, #0
 800785c:	d19c      	bne.n	8007798 <HAL_SPI_TransmitReceive+0x21c>
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007862:	b29b      	uxth	r3, r3
 8007864:	2b00      	cmp	r3, #0
 8007866:	d197      	bne.n	8007798 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007868:	6a3a      	ldr	r2, [r7, #32]
 800786a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800786c:	68f8      	ldr	r0, [r7, #12]
 800786e:	f000 f909 	bl	8007a84 <SPI_EndRxTxTransaction>
 8007872:	4603      	mov	r3, r0
 8007874:	2b00      	cmp	r3, #0
 8007876:	d008      	beq.n	800788a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2220      	movs	r2, #32
 800787c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2200      	movs	r2, #0
 8007882:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	e01d      	b.n	80078c6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d10a      	bne.n	80078a8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007892:	2300      	movs	r3, #0
 8007894:	613b      	str	r3, [r7, #16]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	613b      	str	r3, [r7, #16]
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	613b      	str	r3, [r7, #16]
 80078a6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2200      	movs	r2, #0
 80078b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d001      	beq.n	80078c4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e000      	b.n	80078c6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80078c4:	2300      	movs	r3, #0
  }
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3728      	adds	r7, #40	@ 0x28
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
	...

080078d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b088      	sub	sp, #32
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	60b9      	str	r1, [r7, #8]
 80078da:	603b      	str	r3, [r7, #0]
 80078dc:	4613      	mov	r3, r2
 80078de:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80078e0:	f7fc fac4 	bl	8003e6c <HAL_GetTick>
 80078e4:	4602      	mov	r2, r0
 80078e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078e8:	1a9b      	subs	r3, r3, r2
 80078ea:	683a      	ldr	r2, [r7, #0]
 80078ec:	4413      	add	r3, r2
 80078ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80078f0:	f7fc fabc 	bl	8003e6c <HAL_GetTick>
 80078f4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80078f6:	4b39      	ldr	r3, [pc, #228]	@ (80079dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	015b      	lsls	r3, r3, #5
 80078fc:	0d1b      	lsrs	r3, r3, #20
 80078fe:	69fa      	ldr	r2, [r7, #28]
 8007900:	fb02 f303 	mul.w	r3, r2, r3
 8007904:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007906:	e054      	b.n	80079b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800790e:	d050      	beq.n	80079b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007910:	f7fc faac 	bl	8003e6c <HAL_GetTick>
 8007914:	4602      	mov	r2, r0
 8007916:	69bb      	ldr	r3, [r7, #24]
 8007918:	1ad3      	subs	r3, r2, r3
 800791a:	69fa      	ldr	r2, [r7, #28]
 800791c:	429a      	cmp	r2, r3
 800791e:	d902      	bls.n	8007926 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007920:	69fb      	ldr	r3, [r7, #28]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d13d      	bne.n	80079a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	685a      	ldr	r2, [r3, #4]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007934:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800793e:	d111      	bne.n	8007964 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007948:	d004      	beq.n	8007954 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	689b      	ldr	r3, [r3, #8]
 800794e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007952:	d107      	bne.n	8007964 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007962:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007968:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800796c:	d10f      	bne.n	800798e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	681a      	ldr	r2, [r3, #0]
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800797c:	601a      	str	r2, [r3, #0]
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	681a      	ldr	r2, [r3, #0]
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800798c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2201      	movs	r2, #1
 8007992:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2200      	movs	r2, #0
 800799a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800799e:	2303      	movs	r3, #3
 80079a0:	e017      	b.n	80079d2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d101      	bne.n	80079ac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80079a8:	2300      	movs	r3, #0
 80079aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	3b01      	subs	r3, #1
 80079b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	689a      	ldr	r2, [r3, #8]
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	4013      	ands	r3, r2
 80079bc:	68ba      	ldr	r2, [r7, #8]
 80079be:	429a      	cmp	r2, r3
 80079c0:	bf0c      	ite	eq
 80079c2:	2301      	moveq	r3, #1
 80079c4:	2300      	movne	r3, #0
 80079c6:	b2db      	uxtb	r3, r3
 80079c8:	461a      	mov	r2, r3
 80079ca:	79fb      	ldrb	r3, [r7, #7]
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d19b      	bne.n	8007908 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80079d0:	2300      	movs	r3, #0
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3720      	adds	r7, #32
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
 80079da:	bf00      	nop
 80079dc:	2000005c 	.word	0x2000005c

080079e0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b086      	sub	sp, #24
 80079e4:	af02      	add	r7, sp, #8
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	60b9      	str	r1, [r7, #8]
 80079ea:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80079f4:	d111      	bne.n	8007a1a <SPI_EndRxTransaction+0x3a>
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079fe:	d004      	beq.n	8007a0a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a08:	d107      	bne.n	8007a1a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	681a      	ldr	r2, [r3, #0]
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a18:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a22:	d117      	bne.n	8007a54 <SPI_EndRxTransaction+0x74>
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	689b      	ldr	r3, [r3, #8]
 8007a28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a2c:	d112      	bne.n	8007a54 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	9300      	str	r3, [sp, #0]
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	2200      	movs	r2, #0
 8007a36:	2101      	movs	r1, #1
 8007a38:	68f8      	ldr	r0, [r7, #12]
 8007a3a:	f7ff ff49 	bl	80078d0 <SPI_WaitFlagStateUntilTimeout>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d01a      	beq.n	8007a7a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a48:	f043 0220 	orr.w	r2, r3, #32
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007a50:	2303      	movs	r3, #3
 8007a52:	e013      	b.n	8007a7c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	9300      	str	r3, [sp, #0]
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	2180      	movs	r1, #128	@ 0x80
 8007a5e:	68f8      	ldr	r0, [r7, #12]
 8007a60:	f7ff ff36 	bl	80078d0 <SPI_WaitFlagStateUntilTimeout>
 8007a64:	4603      	mov	r3, r0
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d007      	beq.n	8007a7a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a6e:	f043 0220 	orr.w	r2, r3, #32
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007a76:	2303      	movs	r3, #3
 8007a78:	e000      	b.n	8007a7c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8007a7a:	2300      	movs	r3, #0
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3710      	adds	r7, #16
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}

08007a84 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b086      	sub	sp, #24
 8007a88:	af02      	add	r7, sp, #8
 8007a8a:	60f8      	str	r0, [r7, #12]
 8007a8c:	60b9      	str	r1, [r7, #8]
 8007a8e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	9300      	str	r3, [sp, #0]
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	2201      	movs	r2, #1
 8007a98:	2102      	movs	r1, #2
 8007a9a:	68f8      	ldr	r0, [r7, #12]
 8007a9c:	f7ff ff18 	bl	80078d0 <SPI_WaitFlagStateUntilTimeout>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d007      	beq.n	8007ab6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aaa:	f043 0220 	orr.w	r2, r3, #32
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007ab2:	2303      	movs	r3, #3
 8007ab4:	e013      	b.n	8007ade <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	9300      	str	r3, [sp, #0]
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	2200      	movs	r2, #0
 8007abe:	2180      	movs	r1, #128	@ 0x80
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f7ff ff05 	bl	80078d0 <SPI_WaitFlagStateUntilTimeout>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d007      	beq.n	8007adc <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ad0:	f043 0220 	orr.w	r2, r3, #32
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007ad8:	2303      	movs	r3, #3
 8007ada:	e000      	b.n	8007ade <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8007adc:	2300      	movs	r3, #0
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	3710      	adds	r7, #16
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}

08007ae6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007ae6:	b580      	push	{r7, lr}
 8007ae8:	b082      	sub	sp, #8
 8007aea:	af00      	add	r7, sp, #0
 8007aec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d101      	bne.n	8007af8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007af4:	2301      	movs	r3, #1
 8007af6:	e041      	b.n	8007b7c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007afe:	b2db      	uxtb	r3, r3
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d106      	bne.n	8007b12 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f7fb ff7f 	bl	8003a10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2202      	movs	r2, #2
 8007b16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681a      	ldr	r2, [r3, #0]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	3304      	adds	r3, #4
 8007b22:	4619      	mov	r1, r3
 8007b24:	4610      	mov	r0, r2
 8007b26:	f000 f93f 	bl	8007da8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2201      	movs	r2, #1
 8007b36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2201      	movs	r2, #1
 8007b46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2201      	movs	r2, #1
 8007b4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2201      	movs	r2, #1
 8007b56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2201      	movs	r2, #1
 8007b66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2201      	movs	r2, #1
 8007b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b7a:	2300      	movs	r3, #0
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	3708      	adds	r7, #8
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}

08007b84 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b085      	sub	sp, #20
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d001      	beq.n	8007b9c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	e032      	b.n	8007c02 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2202      	movs	r2, #2
 8007ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a18      	ldr	r2, [pc, #96]	@ (8007c0c <HAL_TIM_Base_Start+0x88>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d00e      	beq.n	8007bcc <HAL_TIM_Base_Start+0x48>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bb6:	d009      	beq.n	8007bcc <HAL_TIM_Base_Start+0x48>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4a14      	ldr	r2, [pc, #80]	@ (8007c10 <HAL_TIM_Base_Start+0x8c>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d004      	beq.n	8007bcc <HAL_TIM_Base_Start+0x48>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a13      	ldr	r2, [pc, #76]	@ (8007c14 <HAL_TIM_Base_Start+0x90>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d111      	bne.n	8007bf0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	f003 0307 	and.w	r3, r3, #7
 8007bd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2b06      	cmp	r3, #6
 8007bdc:	d010      	beq.n	8007c00 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	681a      	ldr	r2, [r3, #0]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f042 0201 	orr.w	r2, r2, #1
 8007bec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bee:	e007      	b.n	8007c00 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f042 0201 	orr.w	r2, r2, #1
 8007bfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3714      	adds	r7, #20
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bc80      	pop	{r7}
 8007c0a:	4770      	bx	lr
 8007c0c:	40012c00 	.word	0x40012c00
 8007c10:	40000400 	.word	0x40000400
 8007c14:	40000800 	.word	0x40000800

08007c18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b084      	sub	sp, #16
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
 8007c20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c22:	2300      	movs	r3, #0
 8007c24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c2c:	2b01      	cmp	r3, #1
 8007c2e:	d101      	bne.n	8007c34 <HAL_TIM_ConfigClockSource+0x1c>
 8007c30:	2302      	movs	r3, #2
 8007c32:	e0b4      	b.n	8007d9e <HAL_TIM_ConfigClockSource+0x186>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2201      	movs	r2, #1
 8007c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2202      	movs	r2, #2
 8007c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007c52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	68ba      	ldr	r2, [r7, #8]
 8007c62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c6c:	d03e      	beq.n	8007cec <HAL_TIM_ConfigClockSource+0xd4>
 8007c6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c72:	f200 8087 	bhi.w	8007d84 <HAL_TIM_ConfigClockSource+0x16c>
 8007c76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c7a:	f000 8086 	beq.w	8007d8a <HAL_TIM_ConfigClockSource+0x172>
 8007c7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c82:	d87f      	bhi.n	8007d84 <HAL_TIM_ConfigClockSource+0x16c>
 8007c84:	2b70      	cmp	r3, #112	@ 0x70
 8007c86:	d01a      	beq.n	8007cbe <HAL_TIM_ConfigClockSource+0xa6>
 8007c88:	2b70      	cmp	r3, #112	@ 0x70
 8007c8a:	d87b      	bhi.n	8007d84 <HAL_TIM_ConfigClockSource+0x16c>
 8007c8c:	2b60      	cmp	r3, #96	@ 0x60
 8007c8e:	d050      	beq.n	8007d32 <HAL_TIM_ConfigClockSource+0x11a>
 8007c90:	2b60      	cmp	r3, #96	@ 0x60
 8007c92:	d877      	bhi.n	8007d84 <HAL_TIM_ConfigClockSource+0x16c>
 8007c94:	2b50      	cmp	r3, #80	@ 0x50
 8007c96:	d03c      	beq.n	8007d12 <HAL_TIM_ConfigClockSource+0xfa>
 8007c98:	2b50      	cmp	r3, #80	@ 0x50
 8007c9a:	d873      	bhi.n	8007d84 <HAL_TIM_ConfigClockSource+0x16c>
 8007c9c:	2b40      	cmp	r3, #64	@ 0x40
 8007c9e:	d058      	beq.n	8007d52 <HAL_TIM_ConfigClockSource+0x13a>
 8007ca0:	2b40      	cmp	r3, #64	@ 0x40
 8007ca2:	d86f      	bhi.n	8007d84 <HAL_TIM_ConfigClockSource+0x16c>
 8007ca4:	2b30      	cmp	r3, #48	@ 0x30
 8007ca6:	d064      	beq.n	8007d72 <HAL_TIM_ConfigClockSource+0x15a>
 8007ca8:	2b30      	cmp	r3, #48	@ 0x30
 8007caa:	d86b      	bhi.n	8007d84 <HAL_TIM_ConfigClockSource+0x16c>
 8007cac:	2b20      	cmp	r3, #32
 8007cae:	d060      	beq.n	8007d72 <HAL_TIM_ConfigClockSource+0x15a>
 8007cb0:	2b20      	cmp	r3, #32
 8007cb2:	d867      	bhi.n	8007d84 <HAL_TIM_ConfigClockSource+0x16c>
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d05c      	beq.n	8007d72 <HAL_TIM_ConfigClockSource+0x15a>
 8007cb8:	2b10      	cmp	r3, #16
 8007cba:	d05a      	beq.n	8007d72 <HAL_TIM_ConfigClockSource+0x15a>
 8007cbc:	e062      	b.n	8007d84 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007cce:	f000 f950 	bl	8007f72 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007ce0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	68ba      	ldr	r2, [r7, #8]
 8007ce8:	609a      	str	r2, [r3, #8]
      break;
 8007cea:	e04f      	b.n	8007d8c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007cfc:	f000 f939 	bl	8007f72 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	689a      	ldr	r2, [r3, #8]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007d0e:	609a      	str	r2, [r3, #8]
      break;
 8007d10:	e03c      	b.n	8007d8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d1e:	461a      	mov	r2, r3
 8007d20:	f000 f8b0 	bl	8007e84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	2150      	movs	r1, #80	@ 0x50
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f000 f907 	bl	8007f3e <TIM_ITRx_SetConfig>
      break;
 8007d30:	e02c      	b.n	8007d8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d3e:	461a      	mov	r2, r3
 8007d40:	f000 f8ce 	bl	8007ee0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	2160      	movs	r1, #96	@ 0x60
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f000 f8f7 	bl	8007f3e <TIM_ITRx_SetConfig>
      break;
 8007d50:	e01c      	b.n	8007d8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d5e:	461a      	mov	r2, r3
 8007d60:	f000 f890 	bl	8007e84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	2140      	movs	r1, #64	@ 0x40
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f000 f8e7 	bl	8007f3e <TIM_ITRx_SetConfig>
      break;
 8007d70:	e00c      	b.n	8007d8c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681a      	ldr	r2, [r3, #0]
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4619      	mov	r1, r3
 8007d7c:	4610      	mov	r0, r2
 8007d7e:	f000 f8de 	bl	8007f3e <TIM_ITRx_SetConfig>
      break;
 8007d82:	e003      	b.n	8007d8c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007d84:	2301      	movs	r3, #1
 8007d86:	73fb      	strb	r3, [r7, #15]
      break;
 8007d88:	e000      	b.n	8007d8c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007d8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2200      	movs	r2, #0
 8007d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3710      	adds	r7, #16
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bd80      	pop	{r7, pc}
	...

08007da8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b085      	sub	sp, #20
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
 8007db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	4a2f      	ldr	r2, [pc, #188]	@ (8007e78 <TIM_Base_SetConfig+0xd0>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d00b      	beq.n	8007dd8 <TIM_Base_SetConfig+0x30>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dc6:	d007      	beq.n	8007dd8 <TIM_Base_SetConfig+0x30>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	4a2c      	ldr	r2, [pc, #176]	@ (8007e7c <TIM_Base_SetConfig+0xd4>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d003      	beq.n	8007dd8 <TIM_Base_SetConfig+0x30>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	4a2b      	ldr	r2, [pc, #172]	@ (8007e80 <TIM_Base_SetConfig+0xd8>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d108      	bne.n	8007dea <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	68fa      	ldr	r2, [r7, #12]
 8007de6:	4313      	orrs	r3, r2
 8007de8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	4a22      	ldr	r2, [pc, #136]	@ (8007e78 <TIM_Base_SetConfig+0xd0>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d00b      	beq.n	8007e0a <TIM_Base_SetConfig+0x62>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007df8:	d007      	beq.n	8007e0a <TIM_Base_SetConfig+0x62>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	4a1f      	ldr	r2, [pc, #124]	@ (8007e7c <TIM_Base_SetConfig+0xd4>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d003      	beq.n	8007e0a <TIM_Base_SetConfig+0x62>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	4a1e      	ldr	r2, [pc, #120]	@ (8007e80 <TIM_Base_SetConfig+0xd8>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d108      	bne.n	8007e1c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	68db      	ldr	r3, [r3, #12]
 8007e16:	68fa      	ldr	r2, [r7, #12]
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	695b      	ldr	r3, [r3, #20]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	68fa      	ldr	r2, [r7, #12]
 8007e2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	689a      	ldr	r2, [r3, #8]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	4a0d      	ldr	r2, [pc, #52]	@ (8007e78 <TIM_Base_SetConfig+0xd0>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d103      	bne.n	8007e50 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	691a      	ldr	r2, [r3, #16]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	691b      	ldr	r3, [r3, #16]
 8007e5a:	f003 0301 	and.w	r3, r3, #1
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d005      	beq.n	8007e6e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	691b      	ldr	r3, [r3, #16]
 8007e66:	f023 0201 	bic.w	r2, r3, #1
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	611a      	str	r2, [r3, #16]
  }
}
 8007e6e:	bf00      	nop
 8007e70:	3714      	adds	r7, #20
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bc80      	pop	{r7}
 8007e76:	4770      	bx	lr
 8007e78:	40012c00 	.word	0x40012c00
 8007e7c:	40000400 	.word	0x40000400
 8007e80:	40000800 	.word	0x40000800

08007e84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b087      	sub	sp, #28
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	60f8      	str	r0, [r7, #12]
 8007e8c:	60b9      	str	r1, [r7, #8]
 8007e8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	6a1b      	ldr	r3, [r3, #32]
 8007e94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	6a1b      	ldr	r3, [r3, #32]
 8007e9a:	f023 0201 	bic.w	r2, r3, #1
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	699b      	ldr	r3, [r3, #24]
 8007ea6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007eae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	011b      	lsls	r3, r3, #4
 8007eb4:	693a      	ldr	r2, [r7, #16]
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	f023 030a 	bic.w	r3, r3, #10
 8007ec0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ec2:	697a      	ldr	r2, [r7, #20]
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	693a      	ldr	r2, [r7, #16]
 8007ece:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	697a      	ldr	r2, [r7, #20]
 8007ed4:	621a      	str	r2, [r3, #32]
}
 8007ed6:	bf00      	nop
 8007ed8:	371c      	adds	r7, #28
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bc80      	pop	{r7}
 8007ede:	4770      	bx	lr

08007ee0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b087      	sub	sp, #28
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	60f8      	str	r0, [r7, #12]
 8007ee8:	60b9      	str	r1, [r7, #8]
 8007eea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6a1b      	ldr	r3, [r3, #32]
 8007ef0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	6a1b      	ldr	r3, [r3, #32]
 8007ef6:	f023 0210 	bic.w	r2, r3, #16
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	699b      	ldr	r3, [r3, #24]
 8007f02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007f0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	031b      	lsls	r3, r3, #12
 8007f10:	693a      	ldr	r2, [r7, #16]
 8007f12:	4313      	orrs	r3, r2
 8007f14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f1c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	011b      	lsls	r3, r3, #4
 8007f22:	697a      	ldr	r2, [r7, #20]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	693a      	ldr	r2, [r7, #16]
 8007f2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	697a      	ldr	r2, [r7, #20]
 8007f32:	621a      	str	r2, [r3, #32]
}
 8007f34:	bf00      	nop
 8007f36:	371c      	adds	r7, #28
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bc80      	pop	{r7}
 8007f3c:	4770      	bx	lr

08007f3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f3e:	b480      	push	{r7}
 8007f40:	b085      	sub	sp, #20
 8007f42:	af00      	add	r7, sp, #0
 8007f44:	6078      	str	r0, [r7, #4]
 8007f46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	689b      	ldr	r3, [r3, #8]
 8007f4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007f56:	683a      	ldr	r2, [r7, #0]
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	f043 0307 	orr.w	r3, r3, #7
 8007f60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	68fa      	ldr	r2, [r7, #12]
 8007f66:	609a      	str	r2, [r3, #8]
}
 8007f68:	bf00      	nop
 8007f6a:	3714      	adds	r7, #20
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bc80      	pop	{r7}
 8007f70:	4770      	bx	lr

08007f72 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f72:	b480      	push	{r7}
 8007f74:	b087      	sub	sp, #28
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	60f8      	str	r0, [r7, #12]
 8007f7a:	60b9      	str	r1, [r7, #8]
 8007f7c:	607a      	str	r2, [r7, #4]
 8007f7e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007f8c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	021a      	lsls	r2, r3, #8
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	431a      	orrs	r2, r3
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	697a      	ldr	r2, [r7, #20]
 8007f9c:	4313      	orrs	r3, r2
 8007f9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	697a      	ldr	r2, [r7, #20]
 8007fa4:	609a      	str	r2, [r3, #8]
}
 8007fa6:	bf00      	nop
 8007fa8:	371c      	adds	r7, #28
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bc80      	pop	{r7}
 8007fae:	4770      	bx	lr

08007fb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b085      	sub	sp, #20
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
 8007fb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d101      	bne.n	8007fc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007fc4:	2302      	movs	r3, #2
 8007fc6:	e046      	b.n	8008056 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2202      	movs	r2, #2
 8007fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	68fa      	ldr	r2, [r7, #12]
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	68fa      	ldr	r2, [r7, #12]
 8008000:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a16      	ldr	r2, [pc, #88]	@ (8008060 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d00e      	beq.n	800802a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008014:	d009      	beq.n	800802a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a12      	ldr	r2, [pc, #72]	@ (8008064 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d004      	beq.n	800802a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a10      	ldr	r2, [pc, #64]	@ (8008068 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d10c      	bne.n	8008044 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008030:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	68ba      	ldr	r2, [r7, #8]
 8008038:	4313      	orrs	r3, r2
 800803a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	68ba      	ldr	r2, [r7, #8]
 8008042:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2201      	movs	r2, #1
 8008048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2200      	movs	r2, #0
 8008050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008054:	2300      	movs	r3, #0
}
 8008056:	4618      	mov	r0, r3
 8008058:	3714      	adds	r7, #20
 800805a:	46bd      	mov	sp, r7
 800805c:	bc80      	pop	{r7}
 800805e:	4770      	bx	lr
 8008060:	40012c00 	.word	0x40012c00
 8008064:	40000400 	.word	0x40000400
 8008068:	40000800 	.word	0x40000800

0800806c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b082      	sub	sp, #8
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d101      	bne.n	800807e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800807a:	2301      	movs	r3, #1
 800807c:	e042      	b.n	8008104 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008084:	b2db      	uxtb	r3, r3
 8008086:	2b00      	cmp	r3, #0
 8008088:	d106      	bne.n	8008098 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f7fb fcda 	bl	8003a4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2224      	movs	r2, #36	@ 0x24
 800809c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	68da      	ldr	r2, [r3, #12]
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80080ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f000 f9cf 	bl	8008454 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	691a      	ldr	r2, [r3, #16]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80080c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	695a      	ldr	r2, [r3, #20]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80080d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	68da      	ldr	r2, [r3, #12]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80080e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2220      	movs	r2, #32
 80080f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2220      	movs	r2, #32
 80080f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2200      	movs	r2, #0
 8008100:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008102:	2300      	movs	r3, #0
}
 8008104:	4618      	mov	r0, r3
 8008106:	3708      	adds	r7, #8
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b08a      	sub	sp, #40	@ 0x28
 8008110:	af02      	add	r7, sp, #8
 8008112:	60f8      	str	r0, [r7, #12]
 8008114:	60b9      	str	r1, [r7, #8]
 8008116:	603b      	str	r3, [r7, #0]
 8008118:	4613      	mov	r3, r2
 800811a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800811c:	2300      	movs	r3, #0
 800811e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008126:	b2db      	uxtb	r3, r3
 8008128:	2b20      	cmp	r3, #32
 800812a:	d175      	bne.n	8008218 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d002      	beq.n	8008138 <HAL_UART_Transmit+0x2c>
 8008132:	88fb      	ldrh	r3, [r7, #6]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d101      	bne.n	800813c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008138:	2301      	movs	r3, #1
 800813a:	e06e      	b.n	800821a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2200      	movs	r2, #0
 8008140:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2221      	movs	r2, #33	@ 0x21
 8008146:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800814a:	f7fb fe8f 	bl	8003e6c <HAL_GetTick>
 800814e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	88fa      	ldrh	r2, [r7, #6]
 8008154:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	88fa      	ldrh	r2, [r7, #6]
 800815a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008164:	d108      	bne.n	8008178 <HAL_UART_Transmit+0x6c>
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	691b      	ldr	r3, [r3, #16]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d104      	bne.n	8008178 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800816e:	2300      	movs	r3, #0
 8008170:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	61bb      	str	r3, [r7, #24]
 8008176:	e003      	b.n	8008180 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800817c:	2300      	movs	r3, #0
 800817e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008180:	e02e      	b.n	80081e0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	9300      	str	r3, [sp, #0]
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	2200      	movs	r2, #0
 800818a:	2180      	movs	r1, #128	@ 0x80
 800818c:	68f8      	ldr	r0, [r7, #12]
 800818e:	f000 f86d 	bl	800826c <UART_WaitOnFlagUntilTimeout>
 8008192:	4603      	mov	r3, r0
 8008194:	2b00      	cmp	r3, #0
 8008196:	d005      	beq.n	80081a4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2220      	movs	r2, #32
 800819c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80081a0:	2303      	movs	r3, #3
 80081a2:	e03a      	b.n	800821a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80081a4:	69fb      	ldr	r3, [r7, #28]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d10b      	bne.n	80081c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80081aa:	69bb      	ldr	r3, [r7, #24]
 80081ac:	881b      	ldrh	r3, [r3, #0]
 80081ae:	461a      	mov	r2, r3
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80081ba:	69bb      	ldr	r3, [r7, #24]
 80081bc:	3302      	adds	r3, #2
 80081be:	61bb      	str	r3, [r7, #24]
 80081c0:	e007      	b.n	80081d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80081c2:	69fb      	ldr	r3, [r7, #28]
 80081c4:	781a      	ldrb	r2, [r3, #0]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80081cc:	69fb      	ldr	r3, [r7, #28]
 80081ce:	3301      	adds	r3, #1
 80081d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80081d6:	b29b      	uxth	r3, r3
 80081d8:	3b01      	subs	r3, #1
 80081da:	b29a      	uxth	r2, r3
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d1cb      	bne.n	8008182 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	9300      	str	r3, [sp, #0]
 80081ee:	697b      	ldr	r3, [r7, #20]
 80081f0:	2200      	movs	r2, #0
 80081f2:	2140      	movs	r1, #64	@ 0x40
 80081f4:	68f8      	ldr	r0, [r7, #12]
 80081f6:	f000 f839 	bl	800826c <UART_WaitOnFlagUntilTimeout>
 80081fa:	4603      	mov	r3, r0
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d005      	beq.n	800820c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2220      	movs	r2, #32
 8008204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008208:	2303      	movs	r3, #3
 800820a:	e006      	b.n	800821a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2220      	movs	r2, #32
 8008210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008214:	2300      	movs	r3, #0
 8008216:	e000      	b.n	800821a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008218:	2302      	movs	r3, #2
  }
}
 800821a:	4618      	mov	r0, r3
 800821c:	3720      	adds	r7, #32
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}

08008222 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008222:	b580      	push	{r7, lr}
 8008224:	b084      	sub	sp, #16
 8008226:	af00      	add	r7, sp, #0
 8008228:	60f8      	str	r0, [r7, #12]
 800822a:	60b9      	str	r1, [r7, #8]
 800822c:	4613      	mov	r3, r2
 800822e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008236:	b2db      	uxtb	r3, r3
 8008238:	2b20      	cmp	r3, #32
 800823a:	d112      	bne.n	8008262 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d002      	beq.n	8008248 <HAL_UART_Receive_IT+0x26>
 8008242:	88fb      	ldrh	r3, [r7, #6]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d101      	bne.n	800824c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008248:	2301      	movs	r3, #1
 800824a:	e00b      	b.n	8008264 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	2200      	movs	r2, #0
 8008250:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008252:	88fb      	ldrh	r3, [r7, #6]
 8008254:	461a      	mov	r2, r3
 8008256:	68b9      	ldr	r1, [r7, #8]
 8008258:	68f8      	ldr	r0, [r7, #12]
 800825a:	f000 f860 	bl	800831e <UART_Start_Receive_IT>
 800825e:	4603      	mov	r3, r0
 8008260:	e000      	b.n	8008264 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008262:	2302      	movs	r3, #2
  }
}
 8008264:	4618      	mov	r0, r3
 8008266:	3710      	adds	r7, #16
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}

0800826c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b086      	sub	sp, #24
 8008270:	af00      	add	r7, sp, #0
 8008272:	60f8      	str	r0, [r7, #12]
 8008274:	60b9      	str	r1, [r7, #8]
 8008276:	603b      	str	r3, [r7, #0]
 8008278:	4613      	mov	r3, r2
 800827a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800827c:	e03b      	b.n	80082f6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800827e:	6a3b      	ldr	r3, [r7, #32]
 8008280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008284:	d037      	beq.n	80082f6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008286:	f7fb fdf1 	bl	8003e6c <HAL_GetTick>
 800828a:	4602      	mov	r2, r0
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	1ad3      	subs	r3, r2, r3
 8008290:	6a3a      	ldr	r2, [r7, #32]
 8008292:	429a      	cmp	r2, r3
 8008294:	d302      	bcc.n	800829c <UART_WaitOnFlagUntilTimeout+0x30>
 8008296:	6a3b      	ldr	r3, [r7, #32]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d101      	bne.n	80082a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800829c:	2303      	movs	r3, #3
 800829e:	e03a      	b.n	8008316 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	68db      	ldr	r3, [r3, #12]
 80082a6:	f003 0304 	and.w	r3, r3, #4
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d023      	beq.n	80082f6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	2b80      	cmp	r3, #128	@ 0x80
 80082b2:	d020      	beq.n	80082f6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	2b40      	cmp	r3, #64	@ 0x40
 80082b8:	d01d      	beq.n	80082f6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f003 0308 	and.w	r3, r3, #8
 80082c4:	2b08      	cmp	r3, #8
 80082c6:	d116      	bne.n	80082f6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80082c8:	2300      	movs	r3, #0
 80082ca:	617b      	str	r3, [r7, #20]
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	617b      	str	r3, [r7, #20]
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	617b      	str	r3, [r7, #20]
 80082dc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80082de:	68f8      	ldr	r0, [r7, #12]
 80082e0:	f000 f856 	bl	8008390 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2208      	movs	r2, #8
 80082e8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2200      	movs	r2, #0
 80082ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80082f2:	2301      	movs	r3, #1
 80082f4:	e00f      	b.n	8008316 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	4013      	ands	r3, r2
 8008300:	68ba      	ldr	r2, [r7, #8]
 8008302:	429a      	cmp	r2, r3
 8008304:	bf0c      	ite	eq
 8008306:	2301      	moveq	r3, #1
 8008308:	2300      	movne	r3, #0
 800830a:	b2db      	uxtb	r3, r3
 800830c:	461a      	mov	r2, r3
 800830e:	79fb      	ldrb	r3, [r7, #7]
 8008310:	429a      	cmp	r2, r3
 8008312:	d0b4      	beq.n	800827e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3718      	adds	r7, #24
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}

0800831e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800831e:	b480      	push	{r7}
 8008320:	b085      	sub	sp, #20
 8008322:	af00      	add	r7, sp, #0
 8008324:	60f8      	str	r0, [r7, #12]
 8008326:	60b9      	str	r1, [r7, #8]
 8008328:	4613      	mov	r3, r2
 800832a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	68ba      	ldr	r2, [r7, #8]
 8008330:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	88fa      	ldrh	r2, [r7, #6]
 8008336:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	88fa      	ldrh	r2, [r7, #6]
 800833c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2200      	movs	r2, #0
 8008342:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	2222      	movs	r2, #34	@ 0x22
 8008348:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	691b      	ldr	r3, [r3, #16]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d007      	beq.n	8008364 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	68da      	ldr	r2, [r3, #12]
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008362:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	695a      	ldr	r2, [r3, #20]
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f042 0201 	orr.w	r2, r2, #1
 8008372:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	68da      	ldr	r2, [r3, #12]
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f042 0220 	orr.w	r2, r2, #32
 8008382:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008384:	2300      	movs	r3, #0
}
 8008386:	4618      	mov	r0, r3
 8008388:	3714      	adds	r7, #20
 800838a:	46bd      	mov	sp, r7
 800838c:	bc80      	pop	{r7}
 800838e:	4770      	bx	lr

08008390 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008390:	b480      	push	{r7}
 8008392:	b095      	sub	sp, #84	@ 0x54
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	330c      	adds	r3, #12
 800839e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083a2:	e853 3f00 	ldrex	r3, [r3]
 80083a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80083a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	330c      	adds	r3, #12
 80083b6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80083b8:	643a      	str	r2, [r7, #64]	@ 0x40
 80083ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80083be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80083c0:	e841 2300 	strex	r3, r2, [r1]
 80083c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80083c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d1e5      	bne.n	8008398 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	3314      	adds	r3, #20
 80083d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d4:	6a3b      	ldr	r3, [r7, #32]
 80083d6:	e853 3f00 	ldrex	r3, [r3]
 80083da:	61fb      	str	r3, [r7, #28]
   return(result);
 80083dc:	69fb      	ldr	r3, [r7, #28]
 80083de:	f023 0301 	bic.w	r3, r3, #1
 80083e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	3314      	adds	r3, #20
 80083ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80083ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80083ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083f4:	e841 2300 	strex	r3, r2, [r1]
 80083f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80083fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d1e5      	bne.n	80083cc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008404:	2b01      	cmp	r3, #1
 8008406:	d119      	bne.n	800843c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	330c      	adds	r3, #12
 800840e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	e853 3f00 	ldrex	r3, [r3]
 8008416:	60bb      	str	r3, [r7, #8]
   return(result);
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	f023 0310 	bic.w	r3, r3, #16
 800841e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	330c      	adds	r3, #12
 8008426:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008428:	61ba      	str	r2, [r7, #24]
 800842a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842c:	6979      	ldr	r1, [r7, #20]
 800842e:	69ba      	ldr	r2, [r7, #24]
 8008430:	e841 2300 	strex	r3, r2, [r1]
 8008434:	613b      	str	r3, [r7, #16]
   return(result);
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d1e5      	bne.n	8008408 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2220      	movs	r2, #32
 8008440:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2200      	movs	r2, #0
 8008448:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800844a:	bf00      	nop
 800844c:	3754      	adds	r7, #84	@ 0x54
 800844e:	46bd      	mov	sp, r7
 8008450:	bc80      	pop	{r7}
 8008452:	4770      	bx	lr

08008454 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b084      	sub	sp, #16
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	691b      	ldr	r3, [r3, #16]
 8008462:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	68da      	ldr	r2, [r3, #12]
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	430a      	orrs	r2, r1
 8008470:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	689a      	ldr	r2, [r3, #8]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	691b      	ldr	r3, [r3, #16]
 800847a:	431a      	orrs	r2, r3
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	695b      	ldr	r3, [r3, #20]
 8008480:	4313      	orrs	r3, r2
 8008482:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	68db      	ldr	r3, [r3, #12]
 800848a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800848e:	f023 030c 	bic.w	r3, r3, #12
 8008492:	687a      	ldr	r2, [r7, #4]
 8008494:	6812      	ldr	r2, [r2, #0]
 8008496:	68b9      	ldr	r1, [r7, #8]
 8008498:	430b      	orrs	r3, r1
 800849a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	695b      	ldr	r3, [r3, #20]
 80084a2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	699a      	ldr	r2, [r3, #24]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	430a      	orrs	r2, r1
 80084b0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a2c      	ldr	r2, [pc, #176]	@ (8008568 <UART_SetConfig+0x114>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d103      	bne.n	80084c4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80084bc:	f7fe fbac 	bl	8006c18 <HAL_RCC_GetPCLK2Freq>
 80084c0:	60f8      	str	r0, [r7, #12]
 80084c2:	e002      	b.n	80084ca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80084c4:	f7fe fb94 	bl	8006bf0 <HAL_RCC_GetPCLK1Freq>
 80084c8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80084ca:	68fa      	ldr	r2, [r7, #12]
 80084cc:	4613      	mov	r3, r2
 80084ce:	009b      	lsls	r3, r3, #2
 80084d0:	4413      	add	r3, r2
 80084d2:	009a      	lsls	r2, r3, #2
 80084d4:	441a      	add	r2, r3
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	685b      	ldr	r3, [r3, #4]
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80084e0:	4a22      	ldr	r2, [pc, #136]	@ (800856c <UART_SetConfig+0x118>)
 80084e2:	fba2 2303 	umull	r2, r3, r2, r3
 80084e6:	095b      	lsrs	r3, r3, #5
 80084e8:	0119      	lsls	r1, r3, #4
 80084ea:	68fa      	ldr	r2, [r7, #12]
 80084ec:	4613      	mov	r3, r2
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	4413      	add	r3, r2
 80084f2:	009a      	lsls	r2, r3, #2
 80084f4:	441a      	add	r2, r3
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	009b      	lsls	r3, r3, #2
 80084fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8008500:	4b1a      	ldr	r3, [pc, #104]	@ (800856c <UART_SetConfig+0x118>)
 8008502:	fba3 0302 	umull	r0, r3, r3, r2
 8008506:	095b      	lsrs	r3, r3, #5
 8008508:	2064      	movs	r0, #100	@ 0x64
 800850a:	fb00 f303 	mul.w	r3, r0, r3
 800850e:	1ad3      	subs	r3, r2, r3
 8008510:	011b      	lsls	r3, r3, #4
 8008512:	3332      	adds	r3, #50	@ 0x32
 8008514:	4a15      	ldr	r2, [pc, #84]	@ (800856c <UART_SetConfig+0x118>)
 8008516:	fba2 2303 	umull	r2, r3, r2, r3
 800851a:	095b      	lsrs	r3, r3, #5
 800851c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008520:	4419      	add	r1, r3
 8008522:	68fa      	ldr	r2, [r7, #12]
 8008524:	4613      	mov	r3, r2
 8008526:	009b      	lsls	r3, r3, #2
 8008528:	4413      	add	r3, r2
 800852a:	009a      	lsls	r2, r3, #2
 800852c:	441a      	add	r2, r3
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	fbb2 f2f3 	udiv	r2, r2, r3
 8008538:	4b0c      	ldr	r3, [pc, #48]	@ (800856c <UART_SetConfig+0x118>)
 800853a:	fba3 0302 	umull	r0, r3, r3, r2
 800853e:	095b      	lsrs	r3, r3, #5
 8008540:	2064      	movs	r0, #100	@ 0x64
 8008542:	fb00 f303 	mul.w	r3, r0, r3
 8008546:	1ad3      	subs	r3, r2, r3
 8008548:	011b      	lsls	r3, r3, #4
 800854a:	3332      	adds	r3, #50	@ 0x32
 800854c:	4a07      	ldr	r2, [pc, #28]	@ (800856c <UART_SetConfig+0x118>)
 800854e:	fba2 2303 	umull	r2, r3, r2, r3
 8008552:	095b      	lsrs	r3, r3, #5
 8008554:	f003 020f 	and.w	r2, r3, #15
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	440a      	add	r2, r1
 800855e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008560:	bf00      	nop
 8008562:	3710      	adds	r7, #16
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}
 8008568:	40013800 	.word	0x40013800
 800856c:	51eb851f 	.word	0x51eb851f

08008570 <sniprintf>:
 8008570:	b40c      	push	{r2, r3}
 8008572:	b530      	push	{r4, r5, lr}
 8008574:	4b18      	ldr	r3, [pc, #96]	@ (80085d8 <sniprintf+0x68>)
 8008576:	1e0c      	subs	r4, r1, #0
 8008578:	681d      	ldr	r5, [r3, #0]
 800857a:	b09d      	sub	sp, #116	@ 0x74
 800857c:	da08      	bge.n	8008590 <sniprintf+0x20>
 800857e:	238b      	movs	r3, #139	@ 0x8b
 8008580:	f04f 30ff 	mov.w	r0, #4294967295
 8008584:	602b      	str	r3, [r5, #0]
 8008586:	b01d      	add	sp, #116	@ 0x74
 8008588:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800858c:	b002      	add	sp, #8
 800858e:	4770      	bx	lr
 8008590:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008594:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008598:	f04f 0300 	mov.w	r3, #0
 800859c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800859e:	bf0c      	ite	eq
 80085a0:	4623      	moveq	r3, r4
 80085a2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80085a6:	9304      	str	r3, [sp, #16]
 80085a8:	9307      	str	r3, [sp, #28]
 80085aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80085ae:	9002      	str	r0, [sp, #8]
 80085b0:	9006      	str	r0, [sp, #24]
 80085b2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80085b6:	4628      	mov	r0, r5
 80085b8:	ab21      	add	r3, sp, #132	@ 0x84
 80085ba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80085bc:	a902      	add	r1, sp, #8
 80085be:	9301      	str	r3, [sp, #4]
 80085c0:	f000 f9b8 	bl	8008934 <_svfiprintf_r>
 80085c4:	1c43      	adds	r3, r0, #1
 80085c6:	bfbc      	itt	lt
 80085c8:	238b      	movlt	r3, #139	@ 0x8b
 80085ca:	602b      	strlt	r3, [r5, #0]
 80085cc:	2c00      	cmp	r4, #0
 80085ce:	d0da      	beq.n	8008586 <sniprintf+0x16>
 80085d0:	2200      	movs	r2, #0
 80085d2:	9b02      	ldr	r3, [sp, #8]
 80085d4:	701a      	strb	r2, [r3, #0]
 80085d6:	e7d6      	b.n	8008586 <sniprintf+0x16>
 80085d8:	20000068 	.word	0x20000068

080085dc <memset>:
 80085dc:	4603      	mov	r3, r0
 80085de:	4402      	add	r2, r0
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d100      	bne.n	80085e6 <memset+0xa>
 80085e4:	4770      	bx	lr
 80085e6:	f803 1b01 	strb.w	r1, [r3], #1
 80085ea:	e7f9      	b.n	80085e0 <memset+0x4>

080085ec <strncat>:
 80085ec:	b530      	push	{r4, r5, lr}
 80085ee:	4604      	mov	r4, r0
 80085f0:	7825      	ldrb	r5, [r4, #0]
 80085f2:	4623      	mov	r3, r4
 80085f4:	3401      	adds	r4, #1
 80085f6:	2d00      	cmp	r5, #0
 80085f8:	d1fa      	bne.n	80085f0 <strncat+0x4>
 80085fa:	3a01      	subs	r2, #1
 80085fc:	d304      	bcc.n	8008608 <strncat+0x1c>
 80085fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008602:	f803 4b01 	strb.w	r4, [r3], #1
 8008606:	b904      	cbnz	r4, 800860a <strncat+0x1e>
 8008608:	bd30      	pop	{r4, r5, pc}
 800860a:	2a00      	cmp	r2, #0
 800860c:	d1f5      	bne.n	80085fa <strncat+0xe>
 800860e:	701a      	strb	r2, [r3, #0]
 8008610:	e7f3      	b.n	80085fa <strncat+0xe>

08008612 <strncpy>:
 8008612:	4603      	mov	r3, r0
 8008614:	b510      	push	{r4, lr}
 8008616:	3901      	subs	r1, #1
 8008618:	b132      	cbz	r2, 8008628 <strncpy+0x16>
 800861a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800861e:	3a01      	subs	r2, #1
 8008620:	f803 4b01 	strb.w	r4, [r3], #1
 8008624:	2c00      	cmp	r4, #0
 8008626:	d1f7      	bne.n	8008618 <strncpy+0x6>
 8008628:	2100      	movs	r1, #0
 800862a:	441a      	add	r2, r3
 800862c:	4293      	cmp	r3, r2
 800862e:	d100      	bne.n	8008632 <strncpy+0x20>
 8008630:	bd10      	pop	{r4, pc}
 8008632:	f803 1b01 	strb.w	r1, [r3], #1
 8008636:	e7f9      	b.n	800862c <strncpy+0x1a>

08008638 <__errno>:
 8008638:	4b01      	ldr	r3, [pc, #4]	@ (8008640 <__errno+0x8>)
 800863a:	6818      	ldr	r0, [r3, #0]
 800863c:	4770      	bx	lr
 800863e:	bf00      	nop
 8008640:	20000068 	.word	0x20000068

08008644 <__libc_init_array>:
 8008644:	b570      	push	{r4, r5, r6, lr}
 8008646:	2600      	movs	r6, #0
 8008648:	4d0c      	ldr	r5, [pc, #48]	@ (800867c <__libc_init_array+0x38>)
 800864a:	4c0d      	ldr	r4, [pc, #52]	@ (8008680 <__libc_init_array+0x3c>)
 800864c:	1b64      	subs	r4, r4, r5
 800864e:	10a4      	asrs	r4, r4, #2
 8008650:	42a6      	cmp	r6, r4
 8008652:	d109      	bne.n	8008668 <__libc_init_array+0x24>
 8008654:	f000 fc76 	bl	8008f44 <_init>
 8008658:	2600      	movs	r6, #0
 800865a:	4d0a      	ldr	r5, [pc, #40]	@ (8008684 <__libc_init_array+0x40>)
 800865c:	4c0a      	ldr	r4, [pc, #40]	@ (8008688 <__libc_init_array+0x44>)
 800865e:	1b64      	subs	r4, r4, r5
 8008660:	10a4      	asrs	r4, r4, #2
 8008662:	42a6      	cmp	r6, r4
 8008664:	d105      	bne.n	8008672 <__libc_init_array+0x2e>
 8008666:	bd70      	pop	{r4, r5, r6, pc}
 8008668:	f855 3b04 	ldr.w	r3, [r5], #4
 800866c:	4798      	blx	r3
 800866e:	3601      	adds	r6, #1
 8008670:	e7ee      	b.n	8008650 <__libc_init_array+0xc>
 8008672:	f855 3b04 	ldr.w	r3, [r5], #4
 8008676:	4798      	blx	r3
 8008678:	3601      	adds	r6, #1
 800867a:	e7f2      	b.n	8008662 <__libc_init_array+0x1e>
 800867c:	080093a0 	.word	0x080093a0
 8008680:	080093a0 	.word	0x080093a0
 8008684:	080093a0 	.word	0x080093a0
 8008688:	080093a4 	.word	0x080093a4

0800868c <__retarget_lock_acquire_recursive>:
 800868c:	4770      	bx	lr

0800868e <__retarget_lock_release_recursive>:
 800868e:	4770      	bx	lr

08008690 <_free_r>:
 8008690:	b538      	push	{r3, r4, r5, lr}
 8008692:	4605      	mov	r5, r0
 8008694:	2900      	cmp	r1, #0
 8008696:	d040      	beq.n	800871a <_free_r+0x8a>
 8008698:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800869c:	1f0c      	subs	r4, r1, #4
 800869e:	2b00      	cmp	r3, #0
 80086a0:	bfb8      	it	lt
 80086a2:	18e4      	addlt	r4, r4, r3
 80086a4:	f000 f8de 	bl	8008864 <__malloc_lock>
 80086a8:	4a1c      	ldr	r2, [pc, #112]	@ (800871c <_free_r+0x8c>)
 80086aa:	6813      	ldr	r3, [r2, #0]
 80086ac:	b933      	cbnz	r3, 80086bc <_free_r+0x2c>
 80086ae:	6063      	str	r3, [r4, #4]
 80086b0:	6014      	str	r4, [r2, #0]
 80086b2:	4628      	mov	r0, r5
 80086b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086b8:	f000 b8da 	b.w	8008870 <__malloc_unlock>
 80086bc:	42a3      	cmp	r3, r4
 80086be:	d908      	bls.n	80086d2 <_free_r+0x42>
 80086c0:	6820      	ldr	r0, [r4, #0]
 80086c2:	1821      	adds	r1, r4, r0
 80086c4:	428b      	cmp	r3, r1
 80086c6:	bf01      	itttt	eq
 80086c8:	6819      	ldreq	r1, [r3, #0]
 80086ca:	685b      	ldreq	r3, [r3, #4]
 80086cc:	1809      	addeq	r1, r1, r0
 80086ce:	6021      	streq	r1, [r4, #0]
 80086d0:	e7ed      	b.n	80086ae <_free_r+0x1e>
 80086d2:	461a      	mov	r2, r3
 80086d4:	685b      	ldr	r3, [r3, #4]
 80086d6:	b10b      	cbz	r3, 80086dc <_free_r+0x4c>
 80086d8:	42a3      	cmp	r3, r4
 80086da:	d9fa      	bls.n	80086d2 <_free_r+0x42>
 80086dc:	6811      	ldr	r1, [r2, #0]
 80086de:	1850      	adds	r0, r2, r1
 80086e0:	42a0      	cmp	r0, r4
 80086e2:	d10b      	bne.n	80086fc <_free_r+0x6c>
 80086e4:	6820      	ldr	r0, [r4, #0]
 80086e6:	4401      	add	r1, r0
 80086e8:	1850      	adds	r0, r2, r1
 80086ea:	4283      	cmp	r3, r0
 80086ec:	6011      	str	r1, [r2, #0]
 80086ee:	d1e0      	bne.n	80086b2 <_free_r+0x22>
 80086f0:	6818      	ldr	r0, [r3, #0]
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	4408      	add	r0, r1
 80086f6:	6010      	str	r0, [r2, #0]
 80086f8:	6053      	str	r3, [r2, #4]
 80086fa:	e7da      	b.n	80086b2 <_free_r+0x22>
 80086fc:	d902      	bls.n	8008704 <_free_r+0x74>
 80086fe:	230c      	movs	r3, #12
 8008700:	602b      	str	r3, [r5, #0]
 8008702:	e7d6      	b.n	80086b2 <_free_r+0x22>
 8008704:	6820      	ldr	r0, [r4, #0]
 8008706:	1821      	adds	r1, r4, r0
 8008708:	428b      	cmp	r3, r1
 800870a:	bf01      	itttt	eq
 800870c:	6819      	ldreq	r1, [r3, #0]
 800870e:	685b      	ldreq	r3, [r3, #4]
 8008710:	1809      	addeq	r1, r1, r0
 8008712:	6021      	streq	r1, [r4, #0]
 8008714:	6063      	str	r3, [r4, #4]
 8008716:	6054      	str	r4, [r2, #4]
 8008718:	e7cb      	b.n	80086b2 <_free_r+0x22>
 800871a:	bd38      	pop	{r3, r4, r5, pc}
 800871c:	200005fc 	.word	0x200005fc

08008720 <sbrk_aligned>:
 8008720:	b570      	push	{r4, r5, r6, lr}
 8008722:	4e0f      	ldr	r6, [pc, #60]	@ (8008760 <sbrk_aligned+0x40>)
 8008724:	460c      	mov	r4, r1
 8008726:	6831      	ldr	r1, [r6, #0]
 8008728:	4605      	mov	r5, r0
 800872a:	b911      	cbnz	r1, 8008732 <sbrk_aligned+0x12>
 800872c:	f000 fba8 	bl	8008e80 <_sbrk_r>
 8008730:	6030      	str	r0, [r6, #0]
 8008732:	4621      	mov	r1, r4
 8008734:	4628      	mov	r0, r5
 8008736:	f000 fba3 	bl	8008e80 <_sbrk_r>
 800873a:	1c43      	adds	r3, r0, #1
 800873c:	d103      	bne.n	8008746 <sbrk_aligned+0x26>
 800873e:	f04f 34ff 	mov.w	r4, #4294967295
 8008742:	4620      	mov	r0, r4
 8008744:	bd70      	pop	{r4, r5, r6, pc}
 8008746:	1cc4      	adds	r4, r0, #3
 8008748:	f024 0403 	bic.w	r4, r4, #3
 800874c:	42a0      	cmp	r0, r4
 800874e:	d0f8      	beq.n	8008742 <sbrk_aligned+0x22>
 8008750:	1a21      	subs	r1, r4, r0
 8008752:	4628      	mov	r0, r5
 8008754:	f000 fb94 	bl	8008e80 <_sbrk_r>
 8008758:	3001      	adds	r0, #1
 800875a:	d1f2      	bne.n	8008742 <sbrk_aligned+0x22>
 800875c:	e7ef      	b.n	800873e <sbrk_aligned+0x1e>
 800875e:	bf00      	nop
 8008760:	200005f8 	.word	0x200005f8

08008764 <_malloc_r>:
 8008764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008768:	1ccd      	adds	r5, r1, #3
 800876a:	f025 0503 	bic.w	r5, r5, #3
 800876e:	3508      	adds	r5, #8
 8008770:	2d0c      	cmp	r5, #12
 8008772:	bf38      	it	cc
 8008774:	250c      	movcc	r5, #12
 8008776:	2d00      	cmp	r5, #0
 8008778:	4606      	mov	r6, r0
 800877a:	db01      	blt.n	8008780 <_malloc_r+0x1c>
 800877c:	42a9      	cmp	r1, r5
 800877e:	d904      	bls.n	800878a <_malloc_r+0x26>
 8008780:	230c      	movs	r3, #12
 8008782:	6033      	str	r3, [r6, #0]
 8008784:	2000      	movs	r0, #0
 8008786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800878a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008860 <_malloc_r+0xfc>
 800878e:	f000 f869 	bl	8008864 <__malloc_lock>
 8008792:	f8d8 3000 	ldr.w	r3, [r8]
 8008796:	461c      	mov	r4, r3
 8008798:	bb44      	cbnz	r4, 80087ec <_malloc_r+0x88>
 800879a:	4629      	mov	r1, r5
 800879c:	4630      	mov	r0, r6
 800879e:	f7ff ffbf 	bl	8008720 <sbrk_aligned>
 80087a2:	1c43      	adds	r3, r0, #1
 80087a4:	4604      	mov	r4, r0
 80087a6:	d158      	bne.n	800885a <_malloc_r+0xf6>
 80087a8:	f8d8 4000 	ldr.w	r4, [r8]
 80087ac:	4627      	mov	r7, r4
 80087ae:	2f00      	cmp	r7, #0
 80087b0:	d143      	bne.n	800883a <_malloc_r+0xd6>
 80087b2:	2c00      	cmp	r4, #0
 80087b4:	d04b      	beq.n	800884e <_malloc_r+0xea>
 80087b6:	6823      	ldr	r3, [r4, #0]
 80087b8:	4639      	mov	r1, r7
 80087ba:	4630      	mov	r0, r6
 80087bc:	eb04 0903 	add.w	r9, r4, r3
 80087c0:	f000 fb5e 	bl	8008e80 <_sbrk_r>
 80087c4:	4581      	cmp	r9, r0
 80087c6:	d142      	bne.n	800884e <_malloc_r+0xea>
 80087c8:	6821      	ldr	r1, [r4, #0]
 80087ca:	4630      	mov	r0, r6
 80087cc:	1a6d      	subs	r5, r5, r1
 80087ce:	4629      	mov	r1, r5
 80087d0:	f7ff ffa6 	bl	8008720 <sbrk_aligned>
 80087d4:	3001      	adds	r0, #1
 80087d6:	d03a      	beq.n	800884e <_malloc_r+0xea>
 80087d8:	6823      	ldr	r3, [r4, #0]
 80087da:	442b      	add	r3, r5
 80087dc:	6023      	str	r3, [r4, #0]
 80087de:	f8d8 3000 	ldr.w	r3, [r8]
 80087e2:	685a      	ldr	r2, [r3, #4]
 80087e4:	bb62      	cbnz	r2, 8008840 <_malloc_r+0xdc>
 80087e6:	f8c8 7000 	str.w	r7, [r8]
 80087ea:	e00f      	b.n	800880c <_malloc_r+0xa8>
 80087ec:	6822      	ldr	r2, [r4, #0]
 80087ee:	1b52      	subs	r2, r2, r5
 80087f0:	d420      	bmi.n	8008834 <_malloc_r+0xd0>
 80087f2:	2a0b      	cmp	r2, #11
 80087f4:	d917      	bls.n	8008826 <_malloc_r+0xc2>
 80087f6:	1961      	adds	r1, r4, r5
 80087f8:	42a3      	cmp	r3, r4
 80087fa:	6025      	str	r5, [r4, #0]
 80087fc:	bf18      	it	ne
 80087fe:	6059      	strne	r1, [r3, #4]
 8008800:	6863      	ldr	r3, [r4, #4]
 8008802:	bf08      	it	eq
 8008804:	f8c8 1000 	streq.w	r1, [r8]
 8008808:	5162      	str	r2, [r4, r5]
 800880a:	604b      	str	r3, [r1, #4]
 800880c:	4630      	mov	r0, r6
 800880e:	f000 f82f 	bl	8008870 <__malloc_unlock>
 8008812:	f104 000b 	add.w	r0, r4, #11
 8008816:	1d23      	adds	r3, r4, #4
 8008818:	f020 0007 	bic.w	r0, r0, #7
 800881c:	1ac2      	subs	r2, r0, r3
 800881e:	bf1c      	itt	ne
 8008820:	1a1b      	subne	r3, r3, r0
 8008822:	50a3      	strne	r3, [r4, r2]
 8008824:	e7af      	b.n	8008786 <_malloc_r+0x22>
 8008826:	6862      	ldr	r2, [r4, #4]
 8008828:	42a3      	cmp	r3, r4
 800882a:	bf0c      	ite	eq
 800882c:	f8c8 2000 	streq.w	r2, [r8]
 8008830:	605a      	strne	r2, [r3, #4]
 8008832:	e7eb      	b.n	800880c <_malloc_r+0xa8>
 8008834:	4623      	mov	r3, r4
 8008836:	6864      	ldr	r4, [r4, #4]
 8008838:	e7ae      	b.n	8008798 <_malloc_r+0x34>
 800883a:	463c      	mov	r4, r7
 800883c:	687f      	ldr	r7, [r7, #4]
 800883e:	e7b6      	b.n	80087ae <_malloc_r+0x4a>
 8008840:	461a      	mov	r2, r3
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	42a3      	cmp	r3, r4
 8008846:	d1fb      	bne.n	8008840 <_malloc_r+0xdc>
 8008848:	2300      	movs	r3, #0
 800884a:	6053      	str	r3, [r2, #4]
 800884c:	e7de      	b.n	800880c <_malloc_r+0xa8>
 800884e:	230c      	movs	r3, #12
 8008850:	4630      	mov	r0, r6
 8008852:	6033      	str	r3, [r6, #0]
 8008854:	f000 f80c 	bl	8008870 <__malloc_unlock>
 8008858:	e794      	b.n	8008784 <_malloc_r+0x20>
 800885a:	6005      	str	r5, [r0, #0]
 800885c:	e7d6      	b.n	800880c <_malloc_r+0xa8>
 800885e:	bf00      	nop
 8008860:	200005fc 	.word	0x200005fc

08008864 <__malloc_lock>:
 8008864:	4801      	ldr	r0, [pc, #4]	@ (800886c <__malloc_lock+0x8>)
 8008866:	f7ff bf11 	b.w	800868c <__retarget_lock_acquire_recursive>
 800886a:	bf00      	nop
 800886c:	200005f4 	.word	0x200005f4

08008870 <__malloc_unlock>:
 8008870:	4801      	ldr	r0, [pc, #4]	@ (8008878 <__malloc_unlock+0x8>)
 8008872:	f7ff bf0c 	b.w	800868e <__retarget_lock_release_recursive>
 8008876:	bf00      	nop
 8008878:	200005f4 	.word	0x200005f4

0800887c <__ssputs_r>:
 800887c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008880:	461f      	mov	r7, r3
 8008882:	688e      	ldr	r6, [r1, #8]
 8008884:	4682      	mov	sl, r0
 8008886:	42be      	cmp	r6, r7
 8008888:	460c      	mov	r4, r1
 800888a:	4690      	mov	r8, r2
 800888c:	680b      	ldr	r3, [r1, #0]
 800888e:	d82d      	bhi.n	80088ec <__ssputs_r+0x70>
 8008890:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008894:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008898:	d026      	beq.n	80088e8 <__ssputs_r+0x6c>
 800889a:	6965      	ldr	r5, [r4, #20]
 800889c:	6909      	ldr	r1, [r1, #16]
 800889e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80088a2:	eba3 0901 	sub.w	r9, r3, r1
 80088a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80088aa:	1c7b      	adds	r3, r7, #1
 80088ac:	444b      	add	r3, r9
 80088ae:	106d      	asrs	r5, r5, #1
 80088b0:	429d      	cmp	r5, r3
 80088b2:	bf38      	it	cc
 80088b4:	461d      	movcc	r5, r3
 80088b6:	0553      	lsls	r3, r2, #21
 80088b8:	d527      	bpl.n	800890a <__ssputs_r+0x8e>
 80088ba:	4629      	mov	r1, r5
 80088bc:	f7ff ff52 	bl	8008764 <_malloc_r>
 80088c0:	4606      	mov	r6, r0
 80088c2:	b360      	cbz	r0, 800891e <__ssputs_r+0xa2>
 80088c4:	464a      	mov	r2, r9
 80088c6:	6921      	ldr	r1, [r4, #16]
 80088c8:	f000 faf8 	bl	8008ebc <memcpy>
 80088cc:	89a3      	ldrh	r3, [r4, #12]
 80088ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80088d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088d6:	81a3      	strh	r3, [r4, #12]
 80088d8:	6126      	str	r6, [r4, #16]
 80088da:	444e      	add	r6, r9
 80088dc:	6026      	str	r6, [r4, #0]
 80088de:	463e      	mov	r6, r7
 80088e0:	6165      	str	r5, [r4, #20]
 80088e2:	eba5 0509 	sub.w	r5, r5, r9
 80088e6:	60a5      	str	r5, [r4, #8]
 80088e8:	42be      	cmp	r6, r7
 80088ea:	d900      	bls.n	80088ee <__ssputs_r+0x72>
 80088ec:	463e      	mov	r6, r7
 80088ee:	4632      	mov	r2, r6
 80088f0:	4641      	mov	r1, r8
 80088f2:	6820      	ldr	r0, [r4, #0]
 80088f4:	f000 faaa 	bl	8008e4c <memmove>
 80088f8:	2000      	movs	r0, #0
 80088fa:	68a3      	ldr	r3, [r4, #8]
 80088fc:	1b9b      	subs	r3, r3, r6
 80088fe:	60a3      	str	r3, [r4, #8]
 8008900:	6823      	ldr	r3, [r4, #0]
 8008902:	4433      	add	r3, r6
 8008904:	6023      	str	r3, [r4, #0]
 8008906:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800890a:	462a      	mov	r2, r5
 800890c:	f000 fae4 	bl	8008ed8 <_realloc_r>
 8008910:	4606      	mov	r6, r0
 8008912:	2800      	cmp	r0, #0
 8008914:	d1e0      	bne.n	80088d8 <__ssputs_r+0x5c>
 8008916:	4650      	mov	r0, sl
 8008918:	6921      	ldr	r1, [r4, #16]
 800891a:	f7ff feb9 	bl	8008690 <_free_r>
 800891e:	230c      	movs	r3, #12
 8008920:	f8ca 3000 	str.w	r3, [sl]
 8008924:	89a3      	ldrh	r3, [r4, #12]
 8008926:	f04f 30ff 	mov.w	r0, #4294967295
 800892a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800892e:	81a3      	strh	r3, [r4, #12]
 8008930:	e7e9      	b.n	8008906 <__ssputs_r+0x8a>
	...

08008934 <_svfiprintf_r>:
 8008934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008938:	4698      	mov	r8, r3
 800893a:	898b      	ldrh	r3, [r1, #12]
 800893c:	4607      	mov	r7, r0
 800893e:	061b      	lsls	r3, r3, #24
 8008940:	460d      	mov	r5, r1
 8008942:	4614      	mov	r4, r2
 8008944:	b09d      	sub	sp, #116	@ 0x74
 8008946:	d510      	bpl.n	800896a <_svfiprintf_r+0x36>
 8008948:	690b      	ldr	r3, [r1, #16]
 800894a:	b973      	cbnz	r3, 800896a <_svfiprintf_r+0x36>
 800894c:	2140      	movs	r1, #64	@ 0x40
 800894e:	f7ff ff09 	bl	8008764 <_malloc_r>
 8008952:	6028      	str	r0, [r5, #0]
 8008954:	6128      	str	r0, [r5, #16]
 8008956:	b930      	cbnz	r0, 8008966 <_svfiprintf_r+0x32>
 8008958:	230c      	movs	r3, #12
 800895a:	603b      	str	r3, [r7, #0]
 800895c:	f04f 30ff 	mov.w	r0, #4294967295
 8008960:	b01d      	add	sp, #116	@ 0x74
 8008962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008966:	2340      	movs	r3, #64	@ 0x40
 8008968:	616b      	str	r3, [r5, #20]
 800896a:	2300      	movs	r3, #0
 800896c:	9309      	str	r3, [sp, #36]	@ 0x24
 800896e:	2320      	movs	r3, #32
 8008970:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008974:	2330      	movs	r3, #48	@ 0x30
 8008976:	f04f 0901 	mov.w	r9, #1
 800897a:	f8cd 800c 	str.w	r8, [sp, #12]
 800897e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008b18 <_svfiprintf_r+0x1e4>
 8008982:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008986:	4623      	mov	r3, r4
 8008988:	469a      	mov	sl, r3
 800898a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800898e:	b10a      	cbz	r2, 8008994 <_svfiprintf_r+0x60>
 8008990:	2a25      	cmp	r2, #37	@ 0x25
 8008992:	d1f9      	bne.n	8008988 <_svfiprintf_r+0x54>
 8008994:	ebba 0b04 	subs.w	fp, sl, r4
 8008998:	d00b      	beq.n	80089b2 <_svfiprintf_r+0x7e>
 800899a:	465b      	mov	r3, fp
 800899c:	4622      	mov	r2, r4
 800899e:	4629      	mov	r1, r5
 80089a0:	4638      	mov	r0, r7
 80089a2:	f7ff ff6b 	bl	800887c <__ssputs_r>
 80089a6:	3001      	adds	r0, #1
 80089a8:	f000 80a7 	beq.w	8008afa <_svfiprintf_r+0x1c6>
 80089ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089ae:	445a      	add	r2, fp
 80089b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80089b2:	f89a 3000 	ldrb.w	r3, [sl]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	f000 809f 	beq.w	8008afa <_svfiprintf_r+0x1c6>
 80089bc:	2300      	movs	r3, #0
 80089be:	f04f 32ff 	mov.w	r2, #4294967295
 80089c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089c6:	f10a 0a01 	add.w	sl, sl, #1
 80089ca:	9304      	str	r3, [sp, #16]
 80089cc:	9307      	str	r3, [sp, #28]
 80089ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80089d4:	4654      	mov	r4, sl
 80089d6:	2205      	movs	r2, #5
 80089d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089dc:	484e      	ldr	r0, [pc, #312]	@ (8008b18 <_svfiprintf_r+0x1e4>)
 80089de:	f000 fa5f 	bl	8008ea0 <memchr>
 80089e2:	9a04      	ldr	r2, [sp, #16]
 80089e4:	b9d8      	cbnz	r0, 8008a1e <_svfiprintf_r+0xea>
 80089e6:	06d0      	lsls	r0, r2, #27
 80089e8:	bf44      	itt	mi
 80089ea:	2320      	movmi	r3, #32
 80089ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089f0:	0711      	lsls	r1, r2, #28
 80089f2:	bf44      	itt	mi
 80089f4:	232b      	movmi	r3, #43	@ 0x2b
 80089f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089fa:	f89a 3000 	ldrb.w	r3, [sl]
 80089fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a00:	d015      	beq.n	8008a2e <_svfiprintf_r+0xfa>
 8008a02:	4654      	mov	r4, sl
 8008a04:	2000      	movs	r0, #0
 8008a06:	f04f 0c0a 	mov.w	ip, #10
 8008a0a:	9a07      	ldr	r2, [sp, #28]
 8008a0c:	4621      	mov	r1, r4
 8008a0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a12:	3b30      	subs	r3, #48	@ 0x30
 8008a14:	2b09      	cmp	r3, #9
 8008a16:	d94b      	bls.n	8008ab0 <_svfiprintf_r+0x17c>
 8008a18:	b1b0      	cbz	r0, 8008a48 <_svfiprintf_r+0x114>
 8008a1a:	9207      	str	r2, [sp, #28]
 8008a1c:	e014      	b.n	8008a48 <_svfiprintf_r+0x114>
 8008a1e:	eba0 0308 	sub.w	r3, r0, r8
 8008a22:	fa09 f303 	lsl.w	r3, r9, r3
 8008a26:	4313      	orrs	r3, r2
 8008a28:	46a2      	mov	sl, r4
 8008a2a:	9304      	str	r3, [sp, #16]
 8008a2c:	e7d2      	b.n	80089d4 <_svfiprintf_r+0xa0>
 8008a2e:	9b03      	ldr	r3, [sp, #12]
 8008a30:	1d19      	adds	r1, r3, #4
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	9103      	str	r1, [sp, #12]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	bfbb      	ittet	lt
 8008a3a:	425b      	neglt	r3, r3
 8008a3c:	f042 0202 	orrlt.w	r2, r2, #2
 8008a40:	9307      	strge	r3, [sp, #28]
 8008a42:	9307      	strlt	r3, [sp, #28]
 8008a44:	bfb8      	it	lt
 8008a46:	9204      	strlt	r2, [sp, #16]
 8008a48:	7823      	ldrb	r3, [r4, #0]
 8008a4a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a4c:	d10a      	bne.n	8008a64 <_svfiprintf_r+0x130>
 8008a4e:	7863      	ldrb	r3, [r4, #1]
 8008a50:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a52:	d132      	bne.n	8008aba <_svfiprintf_r+0x186>
 8008a54:	9b03      	ldr	r3, [sp, #12]
 8008a56:	3402      	adds	r4, #2
 8008a58:	1d1a      	adds	r2, r3, #4
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	9203      	str	r2, [sp, #12]
 8008a5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a62:	9305      	str	r3, [sp, #20]
 8008a64:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008b1c <_svfiprintf_r+0x1e8>
 8008a68:	2203      	movs	r2, #3
 8008a6a:	4650      	mov	r0, sl
 8008a6c:	7821      	ldrb	r1, [r4, #0]
 8008a6e:	f000 fa17 	bl	8008ea0 <memchr>
 8008a72:	b138      	cbz	r0, 8008a84 <_svfiprintf_r+0x150>
 8008a74:	2240      	movs	r2, #64	@ 0x40
 8008a76:	9b04      	ldr	r3, [sp, #16]
 8008a78:	eba0 000a 	sub.w	r0, r0, sl
 8008a7c:	4082      	lsls	r2, r0
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	3401      	adds	r4, #1
 8008a82:	9304      	str	r3, [sp, #16]
 8008a84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a88:	2206      	movs	r2, #6
 8008a8a:	4825      	ldr	r0, [pc, #148]	@ (8008b20 <_svfiprintf_r+0x1ec>)
 8008a8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a90:	f000 fa06 	bl	8008ea0 <memchr>
 8008a94:	2800      	cmp	r0, #0
 8008a96:	d036      	beq.n	8008b06 <_svfiprintf_r+0x1d2>
 8008a98:	4b22      	ldr	r3, [pc, #136]	@ (8008b24 <_svfiprintf_r+0x1f0>)
 8008a9a:	bb1b      	cbnz	r3, 8008ae4 <_svfiprintf_r+0x1b0>
 8008a9c:	9b03      	ldr	r3, [sp, #12]
 8008a9e:	3307      	adds	r3, #7
 8008aa0:	f023 0307 	bic.w	r3, r3, #7
 8008aa4:	3308      	adds	r3, #8
 8008aa6:	9303      	str	r3, [sp, #12]
 8008aa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aaa:	4433      	add	r3, r6
 8008aac:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aae:	e76a      	b.n	8008986 <_svfiprintf_r+0x52>
 8008ab0:	460c      	mov	r4, r1
 8008ab2:	2001      	movs	r0, #1
 8008ab4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ab8:	e7a8      	b.n	8008a0c <_svfiprintf_r+0xd8>
 8008aba:	2300      	movs	r3, #0
 8008abc:	f04f 0c0a 	mov.w	ip, #10
 8008ac0:	4619      	mov	r1, r3
 8008ac2:	3401      	adds	r4, #1
 8008ac4:	9305      	str	r3, [sp, #20]
 8008ac6:	4620      	mov	r0, r4
 8008ac8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008acc:	3a30      	subs	r2, #48	@ 0x30
 8008ace:	2a09      	cmp	r2, #9
 8008ad0:	d903      	bls.n	8008ada <_svfiprintf_r+0x1a6>
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d0c6      	beq.n	8008a64 <_svfiprintf_r+0x130>
 8008ad6:	9105      	str	r1, [sp, #20]
 8008ad8:	e7c4      	b.n	8008a64 <_svfiprintf_r+0x130>
 8008ada:	4604      	mov	r4, r0
 8008adc:	2301      	movs	r3, #1
 8008ade:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ae2:	e7f0      	b.n	8008ac6 <_svfiprintf_r+0x192>
 8008ae4:	ab03      	add	r3, sp, #12
 8008ae6:	9300      	str	r3, [sp, #0]
 8008ae8:	462a      	mov	r2, r5
 8008aea:	4638      	mov	r0, r7
 8008aec:	4b0e      	ldr	r3, [pc, #56]	@ (8008b28 <_svfiprintf_r+0x1f4>)
 8008aee:	a904      	add	r1, sp, #16
 8008af0:	f3af 8000 	nop.w
 8008af4:	1c42      	adds	r2, r0, #1
 8008af6:	4606      	mov	r6, r0
 8008af8:	d1d6      	bne.n	8008aa8 <_svfiprintf_r+0x174>
 8008afa:	89ab      	ldrh	r3, [r5, #12]
 8008afc:	065b      	lsls	r3, r3, #25
 8008afe:	f53f af2d 	bmi.w	800895c <_svfiprintf_r+0x28>
 8008b02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b04:	e72c      	b.n	8008960 <_svfiprintf_r+0x2c>
 8008b06:	ab03      	add	r3, sp, #12
 8008b08:	9300      	str	r3, [sp, #0]
 8008b0a:	462a      	mov	r2, r5
 8008b0c:	4638      	mov	r0, r7
 8008b0e:	4b06      	ldr	r3, [pc, #24]	@ (8008b28 <_svfiprintf_r+0x1f4>)
 8008b10:	a904      	add	r1, sp, #16
 8008b12:	f000 f87d 	bl	8008c10 <_printf_i>
 8008b16:	e7ed      	b.n	8008af4 <_svfiprintf_r+0x1c0>
 8008b18:	08009362 	.word	0x08009362
 8008b1c:	08009368 	.word	0x08009368
 8008b20:	0800936c 	.word	0x0800936c
 8008b24:	00000000 	.word	0x00000000
 8008b28:	0800887d 	.word	0x0800887d

08008b2c <_printf_common>:
 8008b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b30:	4616      	mov	r6, r2
 8008b32:	4698      	mov	r8, r3
 8008b34:	688a      	ldr	r2, [r1, #8]
 8008b36:	690b      	ldr	r3, [r1, #16]
 8008b38:	4607      	mov	r7, r0
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	bfb8      	it	lt
 8008b3e:	4613      	movlt	r3, r2
 8008b40:	6033      	str	r3, [r6, #0]
 8008b42:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008b46:	460c      	mov	r4, r1
 8008b48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008b4c:	b10a      	cbz	r2, 8008b52 <_printf_common+0x26>
 8008b4e:	3301      	adds	r3, #1
 8008b50:	6033      	str	r3, [r6, #0]
 8008b52:	6823      	ldr	r3, [r4, #0]
 8008b54:	0699      	lsls	r1, r3, #26
 8008b56:	bf42      	ittt	mi
 8008b58:	6833      	ldrmi	r3, [r6, #0]
 8008b5a:	3302      	addmi	r3, #2
 8008b5c:	6033      	strmi	r3, [r6, #0]
 8008b5e:	6825      	ldr	r5, [r4, #0]
 8008b60:	f015 0506 	ands.w	r5, r5, #6
 8008b64:	d106      	bne.n	8008b74 <_printf_common+0x48>
 8008b66:	f104 0a19 	add.w	sl, r4, #25
 8008b6a:	68e3      	ldr	r3, [r4, #12]
 8008b6c:	6832      	ldr	r2, [r6, #0]
 8008b6e:	1a9b      	subs	r3, r3, r2
 8008b70:	42ab      	cmp	r3, r5
 8008b72:	dc2b      	bgt.n	8008bcc <_printf_common+0xa0>
 8008b74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008b78:	6822      	ldr	r2, [r4, #0]
 8008b7a:	3b00      	subs	r3, #0
 8008b7c:	bf18      	it	ne
 8008b7e:	2301      	movne	r3, #1
 8008b80:	0692      	lsls	r2, r2, #26
 8008b82:	d430      	bmi.n	8008be6 <_printf_common+0xba>
 8008b84:	4641      	mov	r1, r8
 8008b86:	4638      	mov	r0, r7
 8008b88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008b8c:	47c8      	blx	r9
 8008b8e:	3001      	adds	r0, #1
 8008b90:	d023      	beq.n	8008bda <_printf_common+0xae>
 8008b92:	6823      	ldr	r3, [r4, #0]
 8008b94:	6922      	ldr	r2, [r4, #16]
 8008b96:	f003 0306 	and.w	r3, r3, #6
 8008b9a:	2b04      	cmp	r3, #4
 8008b9c:	bf14      	ite	ne
 8008b9e:	2500      	movne	r5, #0
 8008ba0:	6833      	ldreq	r3, [r6, #0]
 8008ba2:	f04f 0600 	mov.w	r6, #0
 8008ba6:	bf08      	it	eq
 8008ba8:	68e5      	ldreq	r5, [r4, #12]
 8008baa:	f104 041a 	add.w	r4, r4, #26
 8008bae:	bf08      	it	eq
 8008bb0:	1aed      	subeq	r5, r5, r3
 8008bb2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008bb6:	bf08      	it	eq
 8008bb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	bfc4      	itt	gt
 8008bc0:	1a9b      	subgt	r3, r3, r2
 8008bc2:	18ed      	addgt	r5, r5, r3
 8008bc4:	42b5      	cmp	r5, r6
 8008bc6:	d11a      	bne.n	8008bfe <_printf_common+0xd2>
 8008bc8:	2000      	movs	r0, #0
 8008bca:	e008      	b.n	8008bde <_printf_common+0xb2>
 8008bcc:	2301      	movs	r3, #1
 8008bce:	4652      	mov	r2, sl
 8008bd0:	4641      	mov	r1, r8
 8008bd2:	4638      	mov	r0, r7
 8008bd4:	47c8      	blx	r9
 8008bd6:	3001      	adds	r0, #1
 8008bd8:	d103      	bne.n	8008be2 <_printf_common+0xb6>
 8008bda:	f04f 30ff 	mov.w	r0, #4294967295
 8008bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be2:	3501      	adds	r5, #1
 8008be4:	e7c1      	b.n	8008b6a <_printf_common+0x3e>
 8008be6:	2030      	movs	r0, #48	@ 0x30
 8008be8:	18e1      	adds	r1, r4, r3
 8008bea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008bee:	1c5a      	adds	r2, r3, #1
 8008bf0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008bf4:	4422      	add	r2, r4
 8008bf6:	3302      	adds	r3, #2
 8008bf8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008bfc:	e7c2      	b.n	8008b84 <_printf_common+0x58>
 8008bfe:	2301      	movs	r3, #1
 8008c00:	4622      	mov	r2, r4
 8008c02:	4641      	mov	r1, r8
 8008c04:	4638      	mov	r0, r7
 8008c06:	47c8      	blx	r9
 8008c08:	3001      	adds	r0, #1
 8008c0a:	d0e6      	beq.n	8008bda <_printf_common+0xae>
 8008c0c:	3601      	adds	r6, #1
 8008c0e:	e7d9      	b.n	8008bc4 <_printf_common+0x98>

08008c10 <_printf_i>:
 8008c10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c14:	7e0f      	ldrb	r7, [r1, #24]
 8008c16:	4691      	mov	r9, r2
 8008c18:	2f78      	cmp	r7, #120	@ 0x78
 8008c1a:	4680      	mov	r8, r0
 8008c1c:	460c      	mov	r4, r1
 8008c1e:	469a      	mov	sl, r3
 8008c20:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008c22:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008c26:	d807      	bhi.n	8008c38 <_printf_i+0x28>
 8008c28:	2f62      	cmp	r7, #98	@ 0x62
 8008c2a:	d80a      	bhi.n	8008c42 <_printf_i+0x32>
 8008c2c:	2f00      	cmp	r7, #0
 8008c2e:	f000 80d1 	beq.w	8008dd4 <_printf_i+0x1c4>
 8008c32:	2f58      	cmp	r7, #88	@ 0x58
 8008c34:	f000 80b8 	beq.w	8008da8 <_printf_i+0x198>
 8008c38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c3c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008c40:	e03a      	b.n	8008cb8 <_printf_i+0xa8>
 8008c42:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008c46:	2b15      	cmp	r3, #21
 8008c48:	d8f6      	bhi.n	8008c38 <_printf_i+0x28>
 8008c4a:	a101      	add	r1, pc, #4	@ (adr r1, 8008c50 <_printf_i+0x40>)
 8008c4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008c50:	08008ca9 	.word	0x08008ca9
 8008c54:	08008cbd 	.word	0x08008cbd
 8008c58:	08008c39 	.word	0x08008c39
 8008c5c:	08008c39 	.word	0x08008c39
 8008c60:	08008c39 	.word	0x08008c39
 8008c64:	08008c39 	.word	0x08008c39
 8008c68:	08008cbd 	.word	0x08008cbd
 8008c6c:	08008c39 	.word	0x08008c39
 8008c70:	08008c39 	.word	0x08008c39
 8008c74:	08008c39 	.word	0x08008c39
 8008c78:	08008c39 	.word	0x08008c39
 8008c7c:	08008dbb 	.word	0x08008dbb
 8008c80:	08008ce7 	.word	0x08008ce7
 8008c84:	08008d75 	.word	0x08008d75
 8008c88:	08008c39 	.word	0x08008c39
 8008c8c:	08008c39 	.word	0x08008c39
 8008c90:	08008ddd 	.word	0x08008ddd
 8008c94:	08008c39 	.word	0x08008c39
 8008c98:	08008ce7 	.word	0x08008ce7
 8008c9c:	08008c39 	.word	0x08008c39
 8008ca0:	08008c39 	.word	0x08008c39
 8008ca4:	08008d7d 	.word	0x08008d7d
 8008ca8:	6833      	ldr	r3, [r6, #0]
 8008caa:	1d1a      	adds	r2, r3, #4
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	6032      	str	r2, [r6, #0]
 8008cb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008cb4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008cb8:	2301      	movs	r3, #1
 8008cba:	e09c      	b.n	8008df6 <_printf_i+0x1e6>
 8008cbc:	6833      	ldr	r3, [r6, #0]
 8008cbe:	6820      	ldr	r0, [r4, #0]
 8008cc0:	1d19      	adds	r1, r3, #4
 8008cc2:	6031      	str	r1, [r6, #0]
 8008cc4:	0606      	lsls	r6, r0, #24
 8008cc6:	d501      	bpl.n	8008ccc <_printf_i+0xbc>
 8008cc8:	681d      	ldr	r5, [r3, #0]
 8008cca:	e003      	b.n	8008cd4 <_printf_i+0xc4>
 8008ccc:	0645      	lsls	r5, r0, #25
 8008cce:	d5fb      	bpl.n	8008cc8 <_printf_i+0xb8>
 8008cd0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008cd4:	2d00      	cmp	r5, #0
 8008cd6:	da03      	bge.n	8008ce0 <_printf_i+0xd0>
 8008cd8:	232d      	movs	r3, #45	@ 0x2d
 8008cda:	426d      	negs	r5, r5
 8008cdc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ce0:	230a      	movs	r3, #10
 8008ce2:	4858      	ldr	r0, [pc, #352]	@ (8008e44 <_printf_i+0x234>)
 8008ce4:	e011      	b.n	8008d0a <_printf_i+0xfa>
 8008ce6:	6821      	ldr	r1, [r4, #0]
 8008ce8:	6833      	ldr	r3, [r6, #0]
 8008cea:	0608      	lsls	r0, r1, #24
 8008cec:	f853 5b04 	ldr.w	r5, [r3], #4
 8008cf0:	d402      	bmi.n	8008cf8 <_printf_i+0xe8>
 8008cf2:	0649      	lsls	r1, r1, #25
 8008cf4:	bf48      	it	mi
 8008cf6:	b2ad      	uxthmi	r5, r5
 8008cf8:	2f6f      	cmp	r7, #111	@ 0x6f
 8008cfa:	6033      	str	r3, [r6, #0]
 8008cfc:	bf14      	ite	ne
 8008cfe:	230a      	movne	r3, #10
 8008d00:	2308      	moveq	r3, #8
 8008d02:	4850      	ldr	r0, [pc, #320]	@ (8008e44 <_printf_i+0x234>)
 8008d04:	2100      	movs	r1, #0
 8008d06:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008d0a:	6866      	ldr	r6, [r4, #4]
 8008d0c:	2e00      	cmp	r6, #0
 8008d0e:	60a6      	str	r6, [r4, #8]
 8008d10:	db05      	blt.n	8008d1e <_printf_i+0x10e>
 8008d12:	6821      	ldr	r1, [r4, #0]
 8008d14:	432e      	orrs	r6, r5
 8008d16:	f021 0104 	bic.w	r1, r1, #4
 8008d1a:	6021      	str	r1, [r4, #0]
 8008d1c:	d04b      	beq.n	8008db6 <_printf_i+0x1a6>
 8008d1e:	4616      	mov	r6, r2
 8008d20:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d24:	fb03 5711 	mls	r7, r3, r1, r5
 8008d28:	5dc7      	ldrb	r7, [r0, r7]
 8008d2a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d2e:	462f      	mov	r7, r5
 8008d30:	42bb      	cmp	r3, r7
 8008d32:	460d      	mov	r5, r1
 8008d34:	d9f4      	bls.n	8008d20 <_printf_i+0x110>
 8008d36:	2b08      	cmp	r3, #8
 8008d38:	d10b      	bne.n	8008d52 <_printf_i+0x142>
 8008d3a:	6823      	ldr	r3, [r4, #0]
 8008d3c:	07df      	lsls	r7, r3, #31
 8008d3e:	d508      	bpl.n	8008d52 <_printf_i+0x142>
 8008d40:	6923      	ldr	r3, [r4, #16]
 8008d42:	6861      	ldr	r1, [r4, #4]
 8008d44:	4299      	cmp	r1, r3
 8008d46:	bfde      	ittt	le
 8008d48:	2330      	movle	r3, #48	@ 0x30
 8008d4a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008d4e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008d52:	1b92      	subs	r2, r2, r6
 8008d54:	6122      	str	r2, [r4, #16]
 8008d56:	464b      	mov	r3, r9
 8008d58:	4621      	mov	r1, r4
 8008d5a:	4640      	mov	r0, r8
 8008d5c:	f8cd a000 	str.w	sl, [sp]
 8008d60:	aa03      	add	r2, sp, #12
 8008d62:	f7ff fee3 	bl	8008b2c <_printf_common>
 8008d66:	3001      	adds	r0, #1
 8008d68:	d14a      	bne.n	8008e00 <_printf_i+0x1f0>
 8008d6a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d6e:	b004      	add	sp, #16
 8008d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d74:	6823      	ldr	r3, [r4, #0]
 8008d76:	f043 0320 	orr.w	r3, r3, #32
 8008d7a:	6023      	str	r3, [r4, #0]
 8008d7c:	2778      	movs	r7, #120	@ 0x78
 8008d7e:	4832      	ldr	r0, [pc, #200]	@ (8008e48 <_printf_i+0x238>)
 8008d80:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008d84:	6823      	ldr	r3, [r4, #0]
 8008d86:	6831      	ldr	r1, [r6, #0]
 8008d88:	061f      	lsls	r7, r3, #24
 8008d8a:	f851 5b04 	ldr.w	r5, [r1], #4
 8008d8e:	d402      	bmi.n	8008d96 <_printf_i+0x186>
 8008d90:	065f      	lsls	r7, r3, #25
 8008d92:	bf48      	it	mi
 8008d94:	b2ad      	uxthmi	r5, r5
 8008d96:	6031      	str	r1, [r6, #0]
 8008d98:	07d9      	lsls	r1, r3, #31
 8008d9a:	bf44      	itt	mi
 8008d9c:	f043 0320 	orrmi.w	r3, r3, #32
 8008da0:	6023      	strmi	r3, [r4, #0]
 8008da2:	b11d      	cbz	r5, 8008dac <_printf_i+0x19c>
 8008da4:	2310      	movs	r3, #16
 8008da6:	e7ad      	b.n	8008d04 <_printf_i+0xf4>
 8008da8:	4826      	ldr	r0, [pc, #152]	@ (8008e44 <_printf_i+0x234>)
 8008daa:	e7e9      	b.n	8008d80 <_printf_i+0x170>
 8008dac:	6823      	ldr	r3, [r4, #0]
 8008dae:	f023 0320 	bic.w	r3, r3, #32
 8008db2:	6023      	str	r3, [r4, #0]
 8008db4:	e7f6      	b.n	8008da4 <_printf_i+0x194>
 8008db6:	4616      	mov	r6, r2
 8008db8:	e7bd      	b.n	8008d36 <_printf_i+0x126>
 8008dba:	6833      	ldr	r3, [r6, #0]
 8008dbc:	6825      	ldr	r5, [r4, #0]
 8008dbe:	1d18      	adds	r0, r3, #4
 8008dc0:	6961      	ldr	r1, [r4, #20]
 8008dc2:	6030      	str	r0, [r6, #0]
 8008dc4:	062e      	lsls	r6, r5, #24
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	d501      	bpl.n	8008dce <_printf_i+0x1be>
 8008dca:	6019      	str	r1, [r3, #0]
 8008dcc:	e002      	b.n	8008dd4 <_printf_i+0x1c4>
 8008dce:	0668      	lsls	r0, r5, #25
 8008dd0:	d5fb      	bpl.n	8008dca <_printf_i+0x1ba>
 8008dd2:	8019      	strh	r1, [r3, #0]
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	4616      	mov	r6, r2
 8008dd8:	6123      	str	r3, [r4, #16]
 8008dda:	e7bc      	b.n	8008d56 <_printf_i+0x146>
 8008ddc:	6833      	ldr	r3, [r6, #0]
 8008dde:	2100      	movs	r1, #0
 8008de0:	1d1a      	adds	r2, r3, #4
 8008de2:	6032      	str	r2, [r6, #0]
 8008de4:	681e      	ldr	r6, [r3, #0]
 8008de6:	6862      	ldr	r2, [r4, #4]
 8008de8:	4630      	mov	r0, r6
 8008dea:	f000 f859 	bl	8008ea0 <memchr>
 8008dee:	b108      	cbz	r0, 8008df4 <_printf_i+0x1e4>
 8008df0:	1b80      	subs	r0, r0, r6
 8008df2:	6060      	str	r0, [r4, #4]
 8008df4:	6863      	ldr	r3, [r4, #4]
 8008df6:	6123      	str	r3, [r4, #16]
 8008df8:	2300      	movs	r3, #0
 8008dfa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008dfe:	e7aa      	b.n	8008d56 <_printf_i+0x146>
 8008e00:	4632      	mov	r2, r6
 8008e02:	4649      	mov	r1, r9
 8008e04:	4640      	mov	r0, r8
 8008e06:	6923      	ldr	r3, [r4, #16]
 8008e08:	47d0      	blx	sl
 8008e0a:	3001      	adds	r0, #1
 8008e0c:	d0ad      	beq.n	8008d6a <_printf_i+0x15a>
 8008e0e:	6823      	ldr	r3, [r4, #0]
 8008e10:	079b      	lsls	r3, r3, #30
 8008e12:	d413      	bmi.n	8008e3c <_printf_i+0x22c>
 8008e14:	68e0      	ldr	r0, [r4, #12]
 8008e16:	9b03      	ldr	r3, [sp, #12]
 8008e18:	4298      	cmp	r0, r3
 8008e1a:	bfb8      	it	lt
 8008e1c:	4618      	movlt	r0, r3
 8008e1e:	e7a6      	b.n	8008d6e <_printf_i+0x15e>
 8008e20:	2301      	movs	r3, #1
 8008e22:	4632      	mov	r2, r6
 8008e24:	4649      	mov	r1, r9
 8008e26:	4640      	mov	r0, r8
 8008e28:	47d0      	blx	sl
 8008e2a:	3001      	adds	r0, #1
 8008e2c:	d09d      	beq.n	8008d6a <_printf_i+0x15a>
 8008e2e:	3501      	adds	r5, #1
 8008e30:	68e3      	ldr	r3, [r4, #12]
 8008e32:	9903      	ldr	r1, [sp, #12]
 8008e34:	1a5b      	subs	r3, r3, r1
 8008e36:	42ab      	cmp	r3, r5
 8008e38:	dcf2      	bgt.n	8008e20 <_printf_i+0x210>
 8008e3a:	e7eb      	b.n	8008e14 <_printf_i+0x204>
 8008e3c:	2500      	movs	r5, #0
 8008e3e:	f104 0619 	add.w	r6, r4, #25
 8008e42:	e7f5      	b.n	8008e30 <_printf_i+0x220>
 8008e44:	08009373 	.word	0x08009373
 8008e48:	08009384 	.word	0x08009384

08008e4c <memmove>:
 8008e4c:	4288      	cmp	r0, r1
 8008e4e:	b510      	push	{r4, lr}
 8008e50:	eb01 0402 	add.w	r4, r1, r2
 8008e54:	d902      	bls.n	8008e5c <memmove+0x10>
 8008e56:	4284      	cmp	r4, r0
 8008e58:	4623      	mov	r3, r4
 8008e5a:	d807      	bhi.n	8008e6c <memmove+0x20>
 8008e5c:	1e43      	subs	r3, r0, #1
 8008e5e:	42a1      	cmp	r1, r4
 8008e60:	d008      	beq.n	8008e74 <memmove+0x28>
 8008e62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e6a:	e7f8      	b.n	8008e5e <memmove+0x12>
 8008e6c:	4601      	mov	r1, r0
 8008e6e:	4402      	add	r2, r0
 8008e70:	428a      	cmp	r2, r1
 8008e72:	d100      	bne.n	8008e76 <memmove+0x2a>
 8008e74:	bd10      	pop	{r4, pc}
 8008e76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e7e:	e7f7      	b.n	8008e70 <memmove+0x24>

08008e80 <_sbrk_r>:
 8008e80:	b538      	push	{r3, r4, r5, lr}
 8008e82:	2300      	movs	r3, #0
 8008e84:	4d05      	ldr	r5, [pc, #20]	@ (8008e9c <_sbrk_r+0x1c>)
 8008e86:	4604      	mov	r4, r0
 8008e88:	4608      	mov	r0, r1
 8008e8a:	602b      	str	r3, [r5, #0]
 8008e8c:	f7fa fec0 	bl	8003c10 <_sbrk>
 8008e90:	1c43      	adds	r3, r0, #1
 8008e92:	d102      	bne.n	8008e9a <_sbrk_r+0x1a>
 8008e94:	682b      	ldr	r3, [r5, #0]
 8008e96:	b103      	cbz	r3, 8008e9a <_sbrk_r+0x1a>
 8008e98:	6023      	str	r3, [r4, #0]
 8008e9a:	bd38      	pop	{r3, r4, r5, pc}
 8008e9c:	200005f0 	.word	0x200005f0

08008ea0 <memchr>:
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	b510      	push	{r4, lr}
 8008ea4:	b2c9      	uxtb	r1, r1
 8008ea6:	4402      	add	r2, r0
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	4618      	mov	r0, r3
 8008eac:	d101      	bne.n	8008eb2 <memchr+0x12>
 8008eae:	2000      	movs	r0, #0
 8008eb0:	e003      	b.n	8008eba <memchr+0x1a>
 8008eb2:	7804      	ldrb	r4, [r0, #0]
 8008eb4:	3301      	adds	r3, #1
 8008eb6:	428c      	cmp	r4, r1
 8008eb8:	d1f6      	bne.n	8008ea8 <memchr+0x8>
 8008eba:	bd10      	pop	{r4, pc}

08008ebc <memcpy>:
 8008ebc:	440a      	add	r2, r1
 8008ebe:	4291      	cmp	r1, r2
 8008ec0:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ec4:	d100      	bne.n	8008ec8 <memcpy+0xc>
 8008ec6:	4770      	bx	lr
 8008ec8:	b510      	push	{r4, lr}
 8008eca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ece:	4291      	cmp	r1, r2
 8008ed0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ed4:	d1f9      	bne.n	8008eca <memcpy+0xe>
 8008ed6:	bd10      	pop	{r4, pc}

08008ed8 <_realloc_r>:
 8008ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008edc:	4607      	mov	r7, r0
 8008ede:	4614      	mov	r4, r2
 8008ee0:	460d      	mov	r5, r1
 8008ee2:	b921      	cbnz	r1, 8008eee <_realloc_r+0x16>
 8008ee4:	4611      	mov	r1, r2
 8008ee6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008eea:	f7ff bc3b 	b.w	8008764 <_malloc_r>
 8008eee:	b92a      	cbnz	r2, 8008efc <_realloc_r+0x24>
 8008ef0:	f7ff fbce 	bl	8008690 <_free_r>
 8008ef4:	4625      	mov	r5, r4
 8008ef6:	4628      	mov	r0, r5
 8008ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008efc:	f000 f81a 	bl	8008f34 <_malloc_usable_size_r>
 8008f00:	4284      	cmp	r4, r0
 8008f02:	4606      	mov	r6, r0
 8008f04:	d802      	bhi.n	8008f0c <_realloc_r+0x34>
 8008f06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008f0a:	d8f4      	bhi.n	8008ef6 <_realloc_r+0x1e>
 8008f0c:	4621      	mov	r1, r4
 8008f0e:	4638      	mov	r0, r7
 8008f10:	f7ff fc28 	bl	8008764 <_malloc_r>
 8008f14:	4680      	mov	r8, r0
 8008f16:	b908      	cbnz	r0, 8008f1c <_realloc_r+0x44>
 8008f18:	4645      	mov	r5, r8
 8008f1a:	e7ec      	b.n	8008ef6 <_realloc_r+0x1e>
 8008f1c:	42b4      	cmp	r4, r6
 8008f1e:	4622      	mov	r2, r4
 8008f20:	4629      	mov	r1, r5
 8008f22:	bf28      	it	cs
 8008f24:	4632      	movcs	r2, r6
 8008f26:	f7ff ffc9 	bl	8008ebc <memcpy>
 8008f2a:	4629      	mov	r1, r5
 8008f2c:	4638      	mov	r0, r7
 8008f2e:	f7ff fbaf 	bl	8008690 <_free_r>
 8008f32:	e7f1      	b.n	8008f18 <_realloc_r+0x40>

08008f34 <_malloc_usable_size_r>:
 8008f34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f38:	1f18      	subs	r0, r3, #4
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	bfbc      	itt	lt
 8008f3e:	580b      	ldrlt	r3, [r1, r0]
 8008f40:	18c0      	addlt	r0, r0, r3
 8008f42:	4770      	bx	lr

08008f44 <_init>:
 8008f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f46:	bf00      	nop
 8008f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f4a:	bc08      	pop	{r3}
 8008f4c:	469e      	mov	lr, r3
 8008f4e:	4770      	bx	lr

08008f50 <_fini>:
 8008f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f52:	bf00      	nop
 8008f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f56:	bc08      	pop	{r3}
 8008f58:	469e      	mov	lr, r3
 8008f5a:	4770      	bx	lr
