Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/OSwin7/RS232_RX/tes_Rs232RX_isim_beh.exe -prj /home/ise/OSwin7/RS232_RX/tes_Rs232RX_beh.prj work.tes_Rs232RX 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/OSwin7/RS232_RX/ShiftRegister.vhd" into library work
Parsing VHDL file "/home/ise/OSwin7/RS232_RX/mod_rx.vhd" into library work
Parsing VHDL file "/home/ise/OSwin7/RS232_RX/Baudios.vhd" into library work
Parsing VHDL file "/home/ise/OSwin7/RS232_RX/RS232_RX.vhd" into library work
Parsing VHDL file "/home/ise/OSwin7/RS232_RX/tes_Rs232RX.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96832 KB
Fuse CPU Usage: 1260 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Baudios [baudios_default]
Compiling architecture behavioral of entity mod_rx [mod_rx_default]
Compiling architecture behavioral of entity ShiftRegister [shiftregister_default]
Compiling architecture behavioral of entity RS232_RX [rs232_rx_default]
Compiling architecture behavior of entity tes_rs232rx
Time Resolution for simulation is 1ps.
Compiled 12 VHDL Units
Built simulation executable /home/ise/OSwin7/RS232_RX/tes_Rs232RX_isim_beh.exe
Fuse Memory Usage: 111616 KB
Fuse CPU Usage: 1460 ms
GCC CPU Usage: 2050 ms
