$date
  Thu Jun 27 00:45:42 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module adder32_tb $end
$var reg 32 ! i0[31:0] $end
$var reg 32 " i1[31:0] $end
$var reg 1 # ci[0:0] $end
$var reg 32 $ s[31:0] $end
$var reg 1 % co $end
$scope module uut $end
$var reg 32 & i0[31:0] $end
$var reg 32 ' i1[31:0] $end
$var reg 1 ( ci[0:0] $end
$var reg 32 ) s[31:0] $end
$var reg 1 * co $end
$var reg 33 + ts[32:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000000000000 !
b00000000000000000000000000000000 "
b0 #
b00000000000000000000000000000000 $
0%
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b0 (
b00000000000000000000000000000000 )
0*
b000000000000000000000000000000000 +
#10000000
b00000000000000000000000000000001 "
b00000000000000000000000000000001 $
b00000000000000000000000000000001 '
b00000000000000000000000000000001 )
b000000000000000000000000000000001 +
#20000000
b00000000000000000000000000000101 !
b11111111111111111111111111111100 "
b00000000000000000000000000000101 &
b11111111111111111111111111111100 '
#30000000
b11111111111111111111111111111011 "
b00000000000000000000000000000000 $
b11111111111111111111111111111011 '
b00000000000000000000000000000000 )
b000000000000000000000000000000000 +
