{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659024623283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659024623283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 13:10:23 2022 " "Processing started: Thu Jul 28 13:10:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659024623283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024623283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRONOMETRO -c CRONOMETRO " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRONOMETRO -c CRONOMETRO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024623283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659024623804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659024623804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRONOMETRO-Behavioral " "Found design unit 1: CRONOMETRO-Behavioral" {  } { { "CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/CRONOMETRO.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659024636773 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRONOMETRO " "Found entity 1: CRONOMETRO" {  } { { "CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/CRONOMETRO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659024636773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024636773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_CRONOMETRO-Behavioral " "Found design unit 1: TB_CRONOMETRO-Behavioral" {  } { { "TB_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TB_CRONOMETRO.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659024636774 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_CRONOMETRO " "Found entity 1: TB_CRONOMETRO" {  } { { "TB_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TB_CRONOMETRO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659024636774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024636774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_intel.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_intel.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_INTEL " "Found entity 1: PLL_INTEL" {  } { { "PLL_INTEL.v" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/PLL_INTEL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659024636777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024636777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_CRONOMETRO-Behavioral " "Found design unit 1: TOP_CRONOMETRO-Behavioral" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659024636780 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_CRONOMETRO " "Found entity 1: TOP_CRONOMETRO" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659024636780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024636780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sete_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SETE_SEGMENTOS-Behavioral " "Found design unit 1: SETE_SEGMENTOS-Behavioral" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659024636781 ""} { "Info" "ISGN_ENTITY_NAME" "1 SETE_SEGMENTOS " "Found entity 1: SETE_SEGMENTOS" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659024636781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024636781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR-Behavioral " "Found design unit 1: CONTADOR-Behavioral" {  } { { "CONTADOR.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/CONTADOR.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659024636783 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR " "Found entity 1: CONTADOR" {  } { { "CONTADOR.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/CONTADOR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659024636783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024636783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_CRONOMETRO " "Elaborating entity \"TOP_CRONOMETRO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659024636842 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_SEG_1 TOP_CRONOMETRO.vhd(15) " "VHDL Signal Declaration warning at TOP_CRONOMETRO.vhd(15): used implicit default value for signal \"o_SEG_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659024636843 "|TOP_CRONOMETRO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_SEG_2 TOP_CRONOMETRO.vhd(16) " "VHDL Signal Declaration warning at TOP_CRONOMETRO.vhd(16): used implicit default value for signal \"o_SEG_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659024636843 "|TOP_CRONOMETRO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_SEG_3 TOP_CRONOMETRO.vhd(17) " "VHDL Signal Declaration warning at TOP_CRONOMETRO.vhd(17): used implicit default value for signal \"o_SEG_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659024636843 "|TOP_CRONOMETRO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_SEG_4 TOP_CRONOMETRO.vhd(18) " "VHDL Signal Declaration warning at TOP_CRONOMETRO.vhd(18): used implicit default value for signal \"o_SEG_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659024636843 "|TOP_CRONOMETRO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_SEG_5 TOP_CRONOMETRO.vhd(19) " "VHDL Signal Declaration warning at TOP_CRONOMETRO.vhd(19): used implicit default value for signal \"o_SEG_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659024636843 "|TOP_CRONOMETRO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRONOMETRO CRONOMETRO:U01 " "Elaborating entity \"CRONOMETRO\" for hierarchy \"CRONOMETRO:U01\"" {  } { { "TOP_CRONOMETRO.vhd" "U01" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659024636844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_INTEL PLL_INTEL:U02 " "Elaborating entity \"PLL_INTEL\" for hierarchy \"PLL_INTEL:U02\"" {  } { { "TOP_CRONOMETRO.vhd" "U02" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659024636855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_INTEL:U02\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_INTEL:U02\|altpll:altpll_component\"" {  } { { "PLL_INTEL.v" "altpll_component" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/PLL_INTEL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659024636902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_INTEL:U02\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_INTEL:U02\|altpll:altpll_component\"" {  } { { "PLL_INTEL.v" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/PLL_INTEL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659024636904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_INTEL:U02\|altpll:altpll_component " "Instantiated megafunction \"PLL_INTEL:U02\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_INTEL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_INTEL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659024636905 ""}  } { { "PLL_INTEL.v" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/PLL_INTEL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659024636905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_intel_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_intel_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_INTEL_altpll " "Found entity 1: PLL_INTEL_altpll" {  } { { "db/pll_intel_altpll.v" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/db/pll_intel_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659024636973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024636973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_INTEL_altpll PLL_INTEL:U02\|altpll:altpll_component\|PLL_INTEL_altpll:auto_generated " "Elaborating entity \"PLL_INTEL_altpll\" for hierarchy \"PLL_INTEL:U02\|altpll:altpll_component\|PLL_INTEL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659024636973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR CONTADOR:U03 " "Elaborating entity \"CONTADOR\" for hierarchy \"CONTADOR:U03\"" {  } { { "TOP_CRONOMETRO.vhd" "U03" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659024636977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SETE_SEGMENTOS SETE_SEGMENTOS:U04 " "Elaborating entity \"SETE_SEGMENTOS\" for hierarchy \"SETE_SEGMENTOS:U04\"" {  } { { "TOP_CRONOMETRO.vhd" "U04" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659024636978 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_ON SETE_SEGMENTOS.vhd(20) " "VHDL Signal Declaration warning at SETE_SEGMENTOS.vhd(20): used explicit default value for signal \"w_ON\" because signal was never assigned a value" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659024636979 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_OFF SETE_SEGMENTOS.vhd(21) " "VHDL Signal Declaration warning at SETE_SEGMENTOS.vhd(21): used explicit default value for signal \"w_OFF\" because signal was never assigned a value" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659024636979 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_NUMERO SETE_SEGMENTOS.vhd(31) " "VHDL Process Statement warning at SETE_SEGMENTOS.vhd(31): signal \"i_NUMERO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659024636979 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_DISPLAY SETE_SEGMENTOS.vhd(25) " "VHDL Process Statement warning at SETE_SEGMENTOS.vhd(25): inferring latch(es) for signal or variable \"o_DISPLAY\", which holds its previous value in one or more paths through the process" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659024636979 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[0\] SETE_SEGMENTOS.vhd(25) " "Inferred latch for \"o_DISPLAY\[0\]\" at SETE_SEGMENTOS.vhd(25)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024636979 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[1\] SETE_SEGMENTOS.vhd(25) " "Inferred latch for \"o_DISPLAY\[1\]\" at SETE_SEGMENTOS.vhd(25)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024636979 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[2\] SETE_SEGMENTOS.vhd(25) " "Inferred latch for \"o_DISPLAY\[2\]\" at SETE_SEGMENTOS.vhd(25)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024636980 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[3\] SETE_SEGMENTOS.vhd(25) " "Inferred latch for \"o_DISPLAY\[3\]\" at SETE_SEGMENTOS.vhd(25)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024636980 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[4\] SETE_SEGMENTOS.vhd(25) " "Inferred latch for \"o_DISPLAY\[4\]\" at SETE_SEGMENTOS.vhd(25)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024636980 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[5\] SETE_SEGMENTOS.vhd(25) " "Inferred latch for \"o_DISPLAY\[5\]\" at SETE_SEGMENTOS.vhd(25)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024636980 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DISPLAY\[6\] SETE_SEGMENTOS.vhd(25) " "Inferred latch for \"o_DISPLAY\[6\]\" at SETE_SEGMENTOS.vhd(25)" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024636980 "|TOP_CRONOMETRO|SETE_SEGMENTOS:U04"}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|TOP_CRONOMETRO\|CRONOMETRO:U01\|w_STATE " "State machine \"\|TOP_CRONOMETRO\|CRONOMETRO:U01\|w_STATE\" will be implemented as a safe state machine." {  } { { "CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/CRONOMETRO.vhd" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1659024637288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SETE_SEGMENTOS:U04\|o_DISPLAY\[0\] " "Latch SETE_SEGMENTOS:U04\|o_DISPLAY\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTADOR:U03\|o_NUMERO\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTADOR:U03\|o_NUMERO\[1\]" {  } { { "CONTADOR.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/CONTADOR.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659024637556 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659024637556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SETE_SEGMENTOS:U04\|o_DISPLAY\[1\] " "Latch SETE_SEGMENTOS:U04\|o_DISPLAY\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTADOR:U03\|o_NUMERO\[2\] " "Ports D and ENA on the latch are fed by the same signal CONTADOR:U03\|o_NUMERO\[2\]" {  } { { "CONTADOR.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/CONTADOR.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659024637556 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659024637556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SETE_SEGMENTOS:U04\|o_DISPLAY\[2\] " "Latch SETE_SEGMENTOS:U04\|o_DISPLAY\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTADOR:U03\|o_NUMERO\[2\] " "Ports D and ENA on the latch are fed by the same signal CONTADOR:U03\|o_NUMERO\[2\]" {  } { { "CONTADOR.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/CONTADOR.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659024637557 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659024637557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SETE_SEGMENTOS:U04\|o_DISPLAY\[3\] " "Latch SETE_SEGMENTOS:U04\|o_DISPLAY\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTADOR:U03\|o_NUMERO\[2\] " "Ports D and ENA on the latch are fed by the same signal CONTADOR:U03\|o_NUMERO\[2\]" {  } { { "CONTADOR.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/CONTADOR.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659024637557 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659024637557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SETE_SEGMENTOS:U04\|o_DISPLAY\[4\] " "Latch SETE_SEGMENTOS:U04\|o_DISPLAY\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTADOR:U03\|o_NUMERO\[2\] " "Ports D and ENA on the latch are fed by the same signal CONTADOR:U03\|o_NUMERO\[2\]" {  } { { "CONTADOR.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/CONTADOR.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659024637557 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659024637557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SETE_SEGMENTOS:U04\|o_DISPLAY\[5\] " "Latch SETE_SEGMENTOS:U04\|o_DISPLAY\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTADOR:U03\|o_NUMERO\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTADOR:U03\|o_NUMERO\[1\]" {  } { { "CONTADOR.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/CONTADOR.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659024637557 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659024637557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SETE_SEGMENTOS:U04\|o_DISPLAY\[6\] " "Latch SETE_SEGMENTOS:U04\|o_DISPLAY\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTADOR:U03\|o_NUMERO\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTADOR:U03\|o_NUMERO\[1\]" {  } { { "CONTADOR.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/CONTADOR.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659024637557 ""}  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/SETE_SEGMENTOS.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659024637557 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_1\[0\] GND " "Pin \"o_SEG_1\[0\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_1\[1\] GND " "Pin \"o_SEG_1\[1\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_1\[2\] GND " "Pin \"o_SEG_1\[2\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_1\[3\] GND " "Pin \"o_SEG_1\[3\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_1\[4\] GND " "Pin \"o_SEG_1\[4\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_1\[5\] GND " "Pin \"o_SEG_1\[5\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_1\[6\] GND " "Pin \"o_SEG_1\[6\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_2\[0\] GND " "Pin \"o_SEG_2\[0\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_2\[1\] GND " "Pin \"o_SEG_2\[1\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_2\[2\] GND " "Pin \"o_SEG_2\[2\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_2\[3\] GND " "Pin \"o_SEG_2\[3\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_2\[4\] GND " "Pin \"o_SEG_2\[4\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_2\[5\] GND " "Pin \"o_SEG_2\[5\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_2\[6\] GND " "Pin \"o_SEG_2\[6\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_3\[0\] GND " "Pin \"o_SEG_3\[0\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_3\[1\] GND " "Pin \"o_SEG_3\[1\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_3\[2\] GND " "Pin \"o_SEG_3\[2\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_3\[3\] GND " "Pin \"o_SEG_3\[3\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_3\[4\] GND " "Pin \"o_SEG_3\[4\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_3\[5\] GND " "Pin \"o_SEG_3\[5\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_3\[6\] GND " "Pin \"o_SEG_3\[6\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_4\[0\] GND " "Pin \"o_SEG_4\[0\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_4\[1\] GND " "Pin \"o_SEG_4\[1\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_4\[2\] GND " "Pin \"o_SEG_4\[2\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_4\[3\] GND " "Pin \"o_SEG_4\[3\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_4\[4\] GND " "Pin \"o_SEG_4\[4\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_4\[5\] GND " "Pin \"o_SEG_4\[5\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_4\[6\] GND " "Pin \"o_SEG_4\[6\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_5\[0\] GND " "Pin \"o_SEG_5\[0\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_5\[1\] GND " "Pin \"o_SEG_5\[1\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_5\[2\] GND " "Pin \"o_SEG_5\[2\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_5\[3\] GND " "Pin \"o_SEG_5\[3\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_5\[4\] GND " "Pin \"o_SEG_5\[4\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_5\[5\] GND " "Pin \"o_SEG_5\[5\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_SEG_5\[6\] GND " "Pin \"o_SEG_5\[6\]\" is stuck at GND" {  } { { "TOP_CRONOMETRO.vhd" "" { Text "D:/UFSC/2022.1/VHDL/CRONOMETRO/TOP_CRONOMETRO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659024637597 "|TOP_CRONOMETRO|o_SEG_5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1659024637597 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659024637679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659024638316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659024638316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659024638383 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659024638383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659024638383 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1659024638383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659024638383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659024638407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 13:10:38 2022 " "Processing ended: Thu Jul 28 13:10:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659024638407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659024638407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659024638407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659024638407 ""}
