
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.0)' for IP 'xadc_wiz_0' (customized with software release 2015.1) has a newer minor version in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37232
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XADCdemo [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.runs/synth_1/.Xil/Vivado-30728-CTRL-ALT-DEL/realtime/XADCdemo_stub.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XADCdemo [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.runs/synth_1/.Xil/Vivado-30728-CTRL-ALT-DEL/realtime/XADCdemo_stub.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XADCdemo [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.runs/synth_1/.Xil/Vivado-30728-CTRL-ALT-DEL/realtime/XADCdemo_stub.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XADCdemo [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/XADCdemo.v:4]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1026.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/Top.v:14]
	Parameter CORDW bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'pal_spiderman.mem' is read successfully [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/Top.v:123]
INFO: [Synth 8-3876] $readmem data file 'pal_diamond.mem' is read successfully [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/Top.v:153]
INFO: [Synth 8-6157] synthesizing module 'VGA_Clock' [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.runs/synth_1/.Xil/Vivado-30728-CTRL-ALT-DEL/realtime/VGA_Clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Clock' (1#1) [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.runs/synth_1/.Xil/Vivado-30728-CTRL-ALT-DEL/realtime/VGA_Clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'VGA_Timing' [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/VGA_Timing.v:14]
	Parameter HA_END bound to: 639 - type: integer 
	Parameter HS_STA bound to: 655 - type: integer 
	Parameter HS_END bound to: 751 - type: integer 
	Parameter LINE bound to: 799 - type: integer 
	Parameter VA_END bound to: 479 - type: integer 
	Parameter VS_STA bound to: 489 - type: integer 
	Parameter VS_END bound to: 491 - type: integer 
	Parameter SCREEN bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_Timing' (2#1) [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/VGA_Timing.v:14]
INFO: [Synth 8-6157] synthesizing module 'Spiderman' [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/Spiderman.v:12]
	Parameter BeeWidth bound to: 20 - type: integer 
	Parameter BeeHeight bound to: 20 - type: integer 
	Parameter BeeSpeedX bound to: 2 - type: integer 
	Parameter BeeSpeedY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SpiderRom' [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/SpiderROM.v:13]
INFO: [Synth 8-3876] $readmem data file 'spiderman.mem' is read successfully [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/SpiderROM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SpiderRom' (3#1) [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/SpiderROM.v:13]
INFO: [Synth 8-6157] synthesizing module 'Debounce' [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/Debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Debounce' (4#1) [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/Debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Spiderman' (5#1) [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/Spiderman.v:12]
INFO: [Synth 8-6157] synthesizing module 'maze_draw' [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/maze_draw.v:22]
INFO: [Synth 8-6155] done synthesizing module 'maze_draw' (6#1) [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/maze_draw.v:22]
INFO: [Synth 8-6157] synthesizing module 'Diamond' [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/Diamond.v:12]
	Parameter BeeWidth bound to: 20 - type: integer 
	Parameter BeeHeight bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DiamondRom' [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/DiamondRom.v:13]
INFO: [Synth 8-3876] $readmem data file 'diamond.mem' is read successfully [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/DiamondRom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DiamondRom' (7#1) [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/DiamondRom.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Diamond' (8#1) [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/Diamond.v:12]
WARNING: [Synth 8-689] width (10) of port connection 'BeesX' does not match port width (1) of module 'Diamond' [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/Top.v:139]
WARNING: [Synth 8-689] width (9) of port connection 'BeesY' does not match port width (1) of module 'Diamond' [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/Top.v:140]
INFO: [Synth 8-6155] done synthesizing module 'Top' (9#1) [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/new/Top.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.359 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1026.359 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1026.359 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1026.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/ip/VGA_Clock/VGA_Clock/VGA_Clock_in_context.xdc] for cell 'clock_pix_inst'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/ip/VGA_Clock/VGA_Clock/VGA_Clock_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/sources_1/ip/VGA_Clock/VGA_Clock/VGA_Clock_in_context.xdc] for cell 'clock_pix_inst'
Parsing XDC File [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/maze_display.xdc]
Finished Parsing XDC File [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/maze_display.xdc]
Parsing XDC File [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'RESET'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc:111]
Finished Parsing XDC File [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:67]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:67]
Finished Parsing XDC File [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/joystick_stuff/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/before_joystick.xdc]
Finished Parsing XDC File [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/before_joystick.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/before_joystick.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.srcs/dungeon_display/new/before_joystick.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1073.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1073.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1073.414 ; gain = 47.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1073.414 ; gain = 47.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clock_pix_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1073.414 ; gain = 47.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1073.414 ; gain = 47.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 5     
	   3 Input    9 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 6     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Multipliers : 
	              32x32  Multipliers := 2     
+---ROMs : 
	                    ROMs := 4     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP square1, operation Mode is: A*B.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: Generating DSP square1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: Generating DSP square1, operation Mode is: A*B.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: Generating DSP square1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: Generating DSP square1, operation Mode is: A*B.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: Generating DSP square1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: Generating DSP square1, operation Mode is: A*B.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: Generating DSP square1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator square1 is absorbed into DSP square1.
DSP Report: operator square1 is absorbed into DSP square1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1073.414 ; gain = 47.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Top         | p_0_out    | 64x8          | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 64x8          | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 64x8          | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 64x8          | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 64x8          | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 64x8          | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|maze_draw   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|maze_draw   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|maze_draw   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|maze_draw   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|maze_draw   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|maze_draw   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|maze_draw   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|maze_draw   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 1091.840 ; gain = 65.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1095.664 ; gain = 69.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance SpidermanDisplay/BeeVRom/dataout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance DiamondDisplay1/diamond_rom_1/dataout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance DiamondDisplay1/diamond_rom_1/dataout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance DiamondDisplay1/diamond_rom_3/dataout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1159.824 ; gain = 133.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:17 . Memory (MB): peak = 1165.559 ; gain = 139.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:17 . Memory (MB): peak = 1165.559 ; gain = 139.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:17 . Memory (MB): peak = 1165.559 ; gain = 139.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:17 . Memory (MB): peak = 1165.559 ; gain = 139.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:17 . Memory (MB): peak = 1165.609 ; gain = 139.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:17 . Memory (MB): peak = 1165.609 ; gain = 139.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |VGA_Clock     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |VGA_Clock |     1|
|2     |CARRY4    |    85|
|3     |DSP48E1   |     6|
|4     |LUT1      |    22|
|5     |LUT2      |   306|
|6     |LUT3      |    73|
|7     |LUT4      |   169|
|8     |LUT5      |   161|
|9     |LUT6      |   653|
|10    |MUXF7     |     1|
|11    |RAMB18E1  |     3|
|13    |FDRE      |   213|
|14    |FDSE      |     4|
|15    |IBUF      |     8|
|16    |OBUF      |    14|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:17 . Memory (MB): peak = 1165.609 ; gain = 139.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:13 . Memory (MB): peak = 1165.609 ; gain = 92.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:17 . Memory (MB): peak = 1165.609 ; gain = 139.250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1177.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 106 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:43 . Memory (MB): peak = 1177.648 ; gain = 151.289
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dell/Documents/uni_docs/cs/dld/project_stuff/dld_final_project/dld_final_project.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 08:40:54 2023...
