-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_66_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 7; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 84
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of lenet_hls_fc_f6_Pipeline_F6_Output_Loop_p_ZL10f6_weights_66_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "1101001", 1 => "0001011", 2 => "0100001", 3 => "1011011", 
    4 => "0010010", 5 => "0100101", 6 => "1110110", 7 => "0101000", 
    8 => "1101100", 9 => "0100100", 10 => "1010100", 11 => "0011110", 
    12 => "1111110", 13 => "1010010", 14 => "1100011", 15 => "1010111", 
    16 => "1111000", 17 => "0010010", 18 => "0010110", 19 => "0111101", 
    20 => "0010111", 21 => "1011110", 22 => "1010000", 23 => "0110000", 
    24 => "1100010", 25 => "1101110", 26 => "0101011", 27 => "0101000", 
    28 => "0011111", 29 => "1101001", 30 => "1001101", 31 => "0011100", 
    32 => "1101011", 33 => "1010111", 34 => "1101111", 35 => "1011010", 
    36 => "0101000", 37 => "1000010", 38 => "0100110", 39 => "1101110", 
    40 => "1011101", 41 => "1110001", 42 => "1101000", 43 => "1111011", 
    44 => "1011100", 45 => "1101011", 46 => "1100011", 47 => "0100010", 
    48 => "1101001", 49 => "0001010", 50 => "0011111", 51 => "0100101", 
    52 => "0001010", 53 => "0011101", 54 => "0011111", 55 => "0011000", 
    56 => "0010110", 57 => "1101100", 58 => "0011100", 59 => "1010001", 
    60 => "0101110", 61 => "0011001", 62 => "0110000", 63 => "1101010", 
    64 => "0010000", 65 => "1110101", 66 => "1110110", 67 => "1010011", 
    68 => "0111001", 69 => "0101000", 70 => "1111000", 71 => "1110001", 
    72 => "0011110", 73 => "0011110", 74 => "0001000", 75 => "0110011", 
    76 => "1011111", 77 => "0000110", 78 => "1101011", 79 => "1001101", 
    80 => "0111011", 81 => "0110010", 82 => "1000011", 83 => "1110100");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

