{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658336976930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658336976930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 14:09:36 2022 " "Processing started: Wed Jul 20 14:09:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658336976930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658336976930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off estrutura -c estrutura " "Command: quartus_map --read_settings_files=on --write_settings_files=off estrutura -c estrutura" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658336976930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658336977185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658336977185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estrutura.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estrutura-test " "Found design unit 1: estrutura-test" {  } { { "estrutura.vhd" "" { Text "C:/Users/jLs/Documents/UFPE/Lab_SD/Julius Cesar e Jose Lucas/Anotacoes_aulas/aula5/estrutura1/estrutura.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658336984341 ""} { "Info" "ISGN_ENTITY_NAME" "1 estrutura " "Found entity 1: estrutura" {  } { { "estrutura.vhd" "" { Text "C:/Users/jLs/Documents/UFPE/Lab_SD/Julius Cesar e Jose Lucas/Anotacoes_aulas/aula5/estrutura1/estrutura.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658336984341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658336984341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_fixacao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_fixacao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_fixacao-behaviorOfTest " "Found design unit 1: ex_fixacao-behaviorOfTest" {  } { { "ex_fixacao.vhd" "" { Text "C:/Users/jLs/Documents/UFPE/Lab_SD/Julius Cesar e Jose Lucas/Anotacoes_aulas/aula5/estrutura1/ex_fixacao.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658336984342 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_fixacao " "Found entity 1: ex_fixacao" {  } { { "ex_fixacao.vhd" "" { Text "C:/Users/jLs/Documents/UFPE/Lab_SD/Julius Cesar e Jose Lucas/Anotacoes_aulas/aula5/estrutura1/ex_fixacao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658336984342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658336984342 ""}
{ "Error" "EVRFX_VHDL_INT_TYPE_MISMATCH" "std_logic ex_fixacao.vhd(18) " "VHDL type mismatch error at ex_fixacao.vhd(18): std_logic type does not match integer literal" {  } { { "ex_fixacao.vhd" "" { Text "C:/Users/jLs/Documents/UFPE/Lab_SD/Julius Cesar e Jose Lucas/Anotacoes_aulas/aula5/estrutura1/ex_fixacao.vhd" 18 0 0 } }  } 0 10517 "VHDL type mismatch error at %2!s!: %1!s! type does not match integer literal" 0 0 "Analysis & Synthesis" 0 -1 1658336984344 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658336984437 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 20 14:09:44 2022 " "Processing ended: Wed Jul 20 14:09:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658336984437 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658336984437 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658336984437 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658336984437 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658336985041 ""}
