------------------------------------------------
-- Design: decoder4_16
-- Entity: decoder4_16
-- Author: Diogo & George
-- Rev.  : 1.0
-- Date  : 06/19/2020
------------------------------------------------


library ieee;
use ieee.std_logic_1164.all;

entity decoder4_16 is
port ( i_SEL : in  std_logic;  -- selector
       i_A   : in  std_logic_Vector(15 downto 0);  -- data input
       i_B   : in  std_logic_Vector(15 downto 0);  -- data input
       o_Q   : out  std_logic_Vector(15 downto 0));  -- data input-- data output
end decoder4_16;


architecture arch_1 of decoder4_16 is
begin

  o_Q <= i_A when (i_SEL = '0') else i_B;
  
end arch_1;