<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3342' type='llvm::SDValue llvm::TargetLowering::SimplifyMultipleUseDemandedBits(llvm::SDValue Op, const llvm::APInt &amp; DemandedBits, llvm::SelectionDAG &amp; DAG, unsigned int Depth = 0) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3340'>/// Helper wrapper around SimplifyMultipleUseDemandedBits, demanding all
  /// elements.</doc>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='856' ll='865' type='llvm::SDValue llvm::TargetLowering::SimplifyMultipleUseDemandedBits(llvm::SDValue Op, const llvm::APInt &amp; DemandedBits, llvm::SelectionDAG &amp; DAG, unsigned int Depth = 0) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2810' u='c' c='_ZL11simplifyI24PN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2811' u='c' c='_ZL11simplifyI24PN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10624' u='c' c='_ZNK4llvm16SITargetLowering26performCvtF32UByteNCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='41040' u='c' c='_ZL22combineVSelectToBLENDVPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='41981' u='c' c='_ZL14combinePTESTCCN4llvm7SDValueERNS_3X868CondCodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45257' u='c' c='_ZL17combineMaskedLoadPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45332' u='c' c='_ZL18combineMaskedStorePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
