INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxData/ComputerOrganization/Experiment_04/Experiment04_SCPU_ctrl_Test/Experiment04_SCPU_ctrl_Test.srcs/sim_1/new/CSSTE_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_testbench
