--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml uart.twx uart.ncd -o uart.twr uart.pcf -ucf com.ucf

Design file:              uart.ncd
Physical constraint file: uart.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
TxD_start   |    2.807(R)|      SLOW  |    0.444(R)|      SLOW  |clk_BUFGP         |   0.000|
com_RxD     |    0.536(R)|      FAST  |    0.273(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<0>  |    0.535(R)|      FAST  |    0.193(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<1>  |    0.538(R)|      FAST  |    0.213(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<2>  |    0.528(R)|      FAST  |    0.227(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<3>  |    0.900(R)|      SLOW  |   -0.269(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<4>  |    0.448(R)|      FAST  |    0.370(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<5>  |    0.623(R)|      FAST  |    0.098(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<6>  |    0.507(R)|      FAST  |    0.275(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<7>  |    0.429(R)|      FAST  |    0.410(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    1.190(R)|      SLOW  |    0.709(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
RxD_data_ready|         9.080(R)|      SLOW  |         4.272(R)|      FAST  |clk_BUFGP         |   0.000|
TxD_busy      |         9.169(R)|      SLOW  |         4.833(R)|      FAST  |clk_BUFGP         |   0.000|
com_TxD       |         9.122(R)|      SLOW  |         4.401(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<0>   |         7.363(R)|      SLOW  |         3.799(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<1>   |         7.364(R)|      SLOW  |         3.844(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<2>   |         7.189(R)|      SLOW  |         3.718(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<3>   |         7.160(R)|      SLOW  |         3.701(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<4>   |         6.928(R)|      SLOW  |         3.566(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<5>   |         7.067(R)|      SLOW  |         3.664(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<6>   |         7.091(R)|      SLOW  |         3.650(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<7>   |         7.090(R)|      SLOW  |         3.649(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.883|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 27 12:17:55 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



