Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug 14 21:08:19 2021
| Host         : emerald running 64-bit Fedora release 33 (Thirty Three)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.462        0.000                      0                 5769        0.047        0.000                      0                 5769        0.345        0.000                       0                  2413  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  hs_clk_design_1_clk_wiz_0_1    {0.000 1.250}        2.500           400.000         
pll_in                           {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clk_out2_design_1_clk_wiz_0_0  {5.000 15.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             0.462        0.000                      0                 5769        0.047        0.000                      0                 5769        2.500        0.000                       0                  2398  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
  hs_clk_design_1_clk_wiz_0_1                                                                                                                                                      0.345        0.000                       0                     3  
pll_in                                                                                                                                                                             7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 0.456ns (5.160%)  route 8.381ns (94.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.836     3.130    design_1_i/pll/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y115        FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=237, routed)         8.381    11.967    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/E[0]
    SLICE_X45Y45         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.494    12.674    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/s_axi_aclk
    SLICE_X45Y45         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][11]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X45Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.429    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][11]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -11.967    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[31][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 0.456ns (5.160%)  route 8.381ns (94.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.836     3.130    design_1_i/pll/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y115        FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=237, routed)         8.381    11.967    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/E[0]
    SLICE_X45Y45         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[31][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.494    12.674    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/s_axi_aclk
    SLICE_X45Y45         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[31][7]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X45Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.429    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[31][7]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -11.967    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[31][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 0.456ns (5.211%)  route 8.294ns (94.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.836     3.130    design_1_i/pll/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y115        FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=237, routed)         8.294    11.880    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/E[0]
    SLICE_X50Y45         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[31][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.482    12.661    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/s_axi_aclk
    SLICE_X50Y45         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[31][6]/C
                         clock pessimism              0.115    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X50Y45         FDRE (Setup_fdre_C_CE)      -0.169    12.453    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[31][6]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 0.456ns (5.241%)  route 8.244ns (94.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.836     3.130    design_1_i/pll/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y115        FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=237, routed)         8.244    11.830    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/E[0]
    SLICE_X45Y48         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.495    12.675    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/s_axi_aclk
    SLICE_X45Y48         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][10]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X45Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.430    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][10]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 0.456ns (5.243%)  route 8.241ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.836     3.130    design_1_i/pll/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y115        FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=237, routed)         8.241    11.827    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/E[0]
    SLICE_X45Y46         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.494    12.674    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/s_axi_aclk
    SLICE_X45Y46         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][1]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X45Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.429    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][1]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 0.456ns (5.243%)  route 8.241ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.836     3.130    design_1_i/pll/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y115        FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=237, routed)         8.241    11.827    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/E[0]
    SLICE_X45Y46         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.494    12.674    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/s_axi_aclk
    SLICE_X45Y46         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][2]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X45Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.429    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][2]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 0.456ns (5.243%)  route 8.241ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.836     3.130    design_1_i/pll/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y115        FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=237, routed)         8.241    11.827    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/E[0]
    SLICE_X45Y46         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.494    12.674    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/s_axi_aclk
    SLICE_X45Y46         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][3]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X45Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.429    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][3]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 0.456ns (5.251%)  route 8.228ns (94.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.836     3.130    design_1_i/pll/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y115        FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=237, routed)         8.228    11.814    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/E[0]
    SLICE_X45Y47         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.495    12.675    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/s_axi_aclk
    SLICE_X45Y47         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][4]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X45Y47         FDRE (Setup_fdre_C_CE)      -0.205    12.430    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][4]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 0.456ns (5.251%)  route 8.228ns (94.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.836     3.130    design_1_i/pll/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y115        FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=237, routed)         8.228    11.814    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/E[0]
    SLICE_X45Y47         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.495    12.675    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/s_axi_aclk
    SLICE_X45Y47         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][5]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X45Y47         FDRE (Setup_fdre_C_CE)      -0.205    12.430    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][5]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 0.456ns (5.241%)  route 8.245ns (94.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.836     3.130    design_1_i/pll/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y115        FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.456     3.586 r  design_1_i/pll/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=237, routed)         8.245    11.831    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/E[0]
    SLICE_X42Y47         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        1.496    12.675    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/s_axi_aclk
    SLICE_X42Y47         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][9]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X42Y47         FDRE (Setup_fdre_C_CE)      -0.169    12.467    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_reg[30][9]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  0.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_do_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/DI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.507%)  route 0.137ns (42.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.719     1.055    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/s_axi_aclk
    SLICE_X111Y100       FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_do_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_do_reg[23]/Q
                         net (fo=2, routed)           0.137     1.333    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_do[23]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.045     1.378 r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/DI[7]_i_1/O
                         net (fo=1, routed)           0.000     1.378    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/DI[7]_i_1_n_0
    SLICE_X113Y99        FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/DI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.909     1.275    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/s_axi_aclk
    SLICE_X113Y99        FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/DI_reg[7]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.092     1.332    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/DI_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/acg/inst/accumulator_V_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acg/inst/accumulator_V_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.371ns (69.406%)  route 0.164ns (30.594%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.577     0.913    design_1_i/acg/inst/ap_clk
    SLICE_X30Y99         FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/acg/inst/accumulator_V_0_reg[5]/Q
                         net (fo=15, routed)          0.163     1.239    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[3]
    SLICE_X30Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.284 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0[2]_i_2/O
                         net (fo=1, routed)           0.000     1.284    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0[2]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.393 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.394    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[2]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.447 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[6]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.447    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U_n_7
    SLICE_X30Y100        FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.931     1.297    design_1_i/acg/inst/ap_clk
    SLICE_X30Y100        FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[6]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    design_1_i/acg/inst/accumulator_V_0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/acg/inst/accumulator_V_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acg/inst/accumulator_V_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.384ns (70.133%)  route 0.164ns (29.867%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.577     0.913    design_1_i/acg/inst/ap_clk
    SLICE_X30Y99         FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/acg/inst/accumulator_V_0_reg[5]/Q
                         net (fo=15, routed)          0.163     1.239    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[3]
    SLICE_X30Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.284 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0[2]_i_2/O
                         net (fo=1, routed)           0.000     1.284    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0[2]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.393 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.394    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[2]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.460 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.460    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U_n_5
    SLICE_X30Y100        FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.931     1.297    design_1_i/acg/inst/ap_clk
    SLICE_X30Y100        FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[8]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    design_1_i/acg/inst/accumulator_V_0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_do_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/DI_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.169%)  route 0.171ns (47.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.719     1.055    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/s_axi_aclk
    SLICE_X111Y100       FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_do_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_do_reg[30]/Q
                         net (fo=1, routed)           0.171     1.367    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/ram_do[30]
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.045     1.412 r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/DI[14]_i_1/O
                         net (fo=1, routed)           0.000     1.412    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/DI[14]_i_1_n_0
    SLICE_X111Y99        FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/DI_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.909     1.275    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/s_axi_aclk
    SLICE_X111Y99        FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/DI_reg[14]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X111Y99        FDRE (Hold_fdre_C_D)         0.091     1.331    design_1_i/pll/inst/CLK_CORE_DRP_I/pll_drp_inst/DI_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/pll/inst/CLK_CORE_DRP_I/clkout0_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pll/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.150%)  route 0.245ns (56.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.549     0.885    design_1_i/pll/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/clkout0_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/pll/inst/CLK_CORE_DRP_I/clkout0_reg_reg[21]/Q
                         net (fo=2, routed)           0.245     1.271    design_1_i/pll/inst/CLK_CORE_DRP_I/clkout0_reg_reg_n_0_[21]
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.045     1.316 r  design_1_i/pll/inst/CLK_CORE_DRP_I/ram_clk_config[2][10]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/pll/inst/CLK_CORE_DRP_I/ram_clk_config[2][10]_i_1_n_0
    SLICE_X51Y82         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.812     1.178    design_1_i/pll/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y82         FDRE                                         r  design_1_i/pll/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][10]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.091     1.234    design_1_i/pll/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.826%)  route 0.242ns (63.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.242     1.375    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.860%)  route 0.160ns (53.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.568     0.904    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.160     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X26Y81         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.834     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y81         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.936    
    SLICE_X26Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.119    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/acg/inst/accumulator_V_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acg/inst/accumulator_V_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.407ns (71.337%)  route 0.164ns (28.663%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.577     0.913    design_1_i/acg/inst/ap_clk
    SLICE_X30Y99         FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/acg/inst/accumulator_V_0_reg[5]/Q
                         net (fo=15, routed)          0.163     1.239    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[3]
    SLICE_X30Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.284 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0[2]_i_2/O
                         net (fo=1, routed)           0.000     1.284    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0[2]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.393 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.394    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[2]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.483 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.483    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U_n_6
    SLICE_X30Y100        FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.931     1.297    design_1_i/acg/inst/ap_clk
    SLICE_X30Y100        FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[7]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    design_1_i/acg/inst/accumulator_V_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/acg/inst/accumulator_V_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acg/inst/accumulator_V_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.409ns (71.437%)  route 0.164ns (28.563%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.577     0.913    design_1_i/acg/inst/ap_clk
    SLICE_X30Y99         FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/acg/inst/accumulator_V_0_reg[5]/Q
                         net (fo=15, routed)          0.163     1.239    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[3]
    SLICE_X30Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.284 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0[2]_i_2/O
                         net (fo=1, routed)           0.000     1.284    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0[2]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.393 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.394    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[2]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.485 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.485    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U_n_4
    SLICE_X30Y100        FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.931     1.297    design_1_i/acg/inst/ap_clk
    SLICE_X30Y100        FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[9]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    design_1_i/acg/inst/accumulator_V_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/acg/inst/accumulator_V_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/acg/inst/accumulator_V_0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.411ns (71.536%)  route 0.164ns (28.464%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.577     0.913    design_1_i/acg/inst/ap_clk
    SLICE_X30Y99         FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/acg/inst/accumulator_V_0_reg[5]/Q
                         net (fo=15, routed)          0.163     1.239    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[3]
    SLICE_X30Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.284 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0[2]_i_2/O
                         net (fo=1, routed)           0.000     1.284    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0[2]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.393 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.394    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[2]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.434 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.434    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[6]_i_1_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.487 r  design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U/accumulator_V_0_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.487    design_1_i/acg/inst/acg_top_AXILiteS_s_axi_U_n_11
    SLICE_X30Y101        FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2398, routed)        0.931     1.297    design_1_i/acg/inst/ap_clk
    SLICE_X30Y101        FDRE                                         r  design_1_i/acg/inst/accumulator_V_0_reg[10]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.134     1.396    design_1_i/acg/inst/accumulator_V_0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/DCLK    n/a            4.999         10.000      5.001      PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/DCLK
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y66    design_1_i/selectio_wiz_0/inst/pins[0].oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y65    design_1_i/selectio_wiz_1/inst/pins[0].oserdese2_master/CLKDIV
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X30Y101   design_1_i/acg/inst/accumulator_V_0_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X30Y101   design_1_i/acg/inst/accumulator_V_0_reg[11]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X30Y101   design_1_i/acg/inst/accumulator_V_0_reg[12]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X30Y101   design_1_i/acg/inst/accumulator_V_0_reg[13]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X30Y102   design_1_i/acg/inst/accumulator_V_0_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/DCLK    n/a            2.500         5.000       2.500      PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/DCLK
Low Pulse Width   Slow    PLLE2_ADV/DCLK    n/a            2.500         5.000       2.501      PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/DCLK
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK       n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK       n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK       n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK       n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK       n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK       n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    PLLE2_ADV/DCLK    n/a            2.500         5.000       2.501      PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/DCLK
High Pulse Width  Fast    PLLE2_ADV/DCLK    n/a            2.500         5.000       2.501      PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/DCLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    SRLC32E/CLK       n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK       n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK       n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK       n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK       n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK       n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  hs_clk_design_1_clk_wiz_0_1
  To Clock:  hs_clk_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hs_clk_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y0   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y66    design_1_i/selectio_wiz_0/inst/pins[0].oserdese2_master/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_in
  To Clock:  pll_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         20.000      18.333     OLOGIC_X1Y65    design_1_i/selectio_wiz_1/inst/pins[0].oserdese2_master/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 5.000 15.000 }
Period(ns):         20.000
Sources:            { design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y19  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  design_1_i/pll/inst/CLK_CORE_DRP_I/clk_inst/plle2_adv_inst/CLKFBOUT



