// Seed: 3584075968
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input uwire id_2,
    output uwire id_3,
    output tri id_4,
    input supply1 id_5,
    output supply1 id_6,
    output wand id_7,
    output tri0 id_8,
    output tri1 id_9,
    input supply0 id_10
);
  wire id_12;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6
);
  always @(negedge 1);
  wire id_8;
  tri0 id_9 = id_0;
  module_0(
      id_3, id_1, id_1, id_9, id_3, id_5, id_3, id_9, id_3, id_4, id_9
  );
endmodule
