-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_core is
port (
    input_layer_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    layer10_out_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_layer_TVALID : IN STD_LOGIC;
    input_layer_TREADY : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    layer10_out_TVALID : OUT STD_LOGIC;
    layer10_out_TREADY : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of cnn_core is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cnn_core_cnn_core,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku5p-ffvb676-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.650000,HLS_SYN_LAT=3218,HLS_SYN_TPT=3076,HLS_SYN_MEM=270,HLS_SYN_DSP=0,HLS_SYN_FF=64663,HLS_SYN_LUT=59402,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_ap_start : STD_LOGIC;
    signal transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_ap_done : STD_LOGIC;
    signal transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_ap_continue : STD_LOGIC;
    signal transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_ap_idle : STD_LOGIC;
    signal transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_ap_ready : STD_LOGIC;
    signal transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_start_out : STD_LOGIC;
    signal transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_start_write : STD_LOGIC;
    signal transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_input_layer_TREADY : STD_LOGIC;
    signal transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_layer2_out_din : STD_LOGIC_VECTOR (3071 downto 0);
    signal transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_layer2_out_write : STD_LOGIC;
    signal repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_ap_start : STD_LOGIC;
    signal repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_ap_done : STD_LOGIC;
    signal repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_ap_continue : STD_LOGIC;
    signal repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_ap_idle : STD_LOGIC;
    signal repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_ap_ready : STD_LOGIC;
    signal repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_start_out : STD_LOGIC;
    signal repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_start_write : STD_LOGIC;
    signal repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_layer2_out_read : STD_LOGIC;
    signal repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_layer11_out_din : STD_LOGIC_VECTOR (11 downto 0);
    signal repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_layer11_out_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_layer11_out_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_layer4_out_din : STD_LOGIC_VECTOR (118 downto 0);
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_layer4_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_layer4_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_layer5_out_din : STD_LOGIC_VECTOR (111 downto 0);
    signal relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_layer5_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_start_write : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_start : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_done : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_continue : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_idle : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_ready : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer6_out_din : STD_LOGIC_VECTOR (111 downto 0);
    signal pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer6_out_write : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer5_out_read : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_start_out : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_start_write : STD_LOGIC;
    signal repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_start : STD_LOGIC;
    signal repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_done : STD_LOGIC;
    signal repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_continue : STD_LOGIC;
    signal repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_idle : STD_LOGIC;
    signal repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_ready : STD_LOGIC;
    signal repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer6_out_read : STD_LOGIC;
    signal repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer12_out_din : STD_LOGIC_VECTOR (671 downto 0);
    signal repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer12_out_write : STD_LOGIC;
    signal repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_start_out : STD_LOGIC;
    signal repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_start_write : STD_LOGIC;
    signal repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_start : STD_LOGIC;
    signal repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_done : STD_LOGIC;
    signal repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_continue : STD_LOGIC;
    signal repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_idle : STD_LOGIC;
    signal repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_ready : STD_LOGIC;
    signal repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer12_out_read : STD_LOGIC;
    signal repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer13_out_din : STD_LOGIC_VECTOR (671 downto 0);
    signal repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer13_out_write : STD_LOGIC;
    signal repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_start_out : STD_LOGIC;
    signal repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_start_write : STD_LOGIC;
    signal dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_start : STD_LOGIC;
    signal dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_done : STD_LOGIC;
    signal dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_continue : STD_LOGIC;
    signal dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_idle : STD_LOGIC;
    signal dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_ready : STD_LOGIC;
    signal dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_layer13_out_read : STD_LOGIC;
    signal dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_layer10_out_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_layer10_out_TVALID : STD_LOGIC;
    signal layer2_out_full_n : STD_LOGIC;
    signal layer2_out_dout : STD_LOGIC_VECTOR (3071 downto 0);
    signal layer2_out_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_out_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_out_empty_n : STD_LOGIC;
    signal layer11_out_full_n : STD_LOGIC;
    signal layer11_out_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer11_out_num_data_valid : STD_LOGIC_VECTOR (10 downto 0);
    signal layer11_out_fifo_cap : STD_LOGIC_VECTOR (10 downto 0);
    signal layer11_out_empty_n : STD_LOGIC;
    signal layer4_out_full_n : STD_LOGIC;
    signal layer4_out_dout : STD_LOGIC_VECTOR (118 downto 0);
    signal layer4_out_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal layer4_out_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal layer4_out_empty_n : STD_LOGIC;
    signal layer5_out_full_n : STD_LOGIC;
    signal layer5_out_dout : STD_LOGIC_VECTOR (111 downto 0);
    signal layer5_out_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_empty_n : STD_LOGIC;
    signal layer6_out_full_n : STD_LOGIC;
    signal layer6_out_dout : STD_LOGIC_VECTOR (111 downto 0);
    signal layer6_out_num_data_valid : STD_LOGIC_VECTOR (8 downto 0);
    signal layer6_out_fifo_cap : STD_LOGIC_VECTOR (8 downto 0);
    signal layer6_out_empty_n : STD_LOGIC;
    signal layer12_out_full_n : STD_LOGIC;
    signal layer12_out_dout : STD_LOGIC_VECTOR (671 downto 0);
    signal layer12_out_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_empty_n : STD_LOGIC;
    signal layer13_out_full_n : STD_LOGIC;
    signal layer13_out_dout : STD_LOGIC_VECTOR (671 downto 0);
    signal layer13_out_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal layer13_out_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal layer13_out_empty_n : STD_LOGIC;
    signal start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_full_n : STD_LOGIC;
    signal start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_empty_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_full_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_empty_n : STD_LOGIC;
    signal start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_full_n : STD_LOGIC;
    signal start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_empty_n : STD_LOGIC;
    signal start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_full_n : STD_LOGIC;
    signal start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_empty_n : STD_LOGIC;
    signal start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_full_n : STD_LOGIC;
    signal start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_empty_n : STD_LOGIC;
    signal start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_full_n : STD_LOGIC;
    signal start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_empty_n : STD_LOGIC;

    component cnn_core_transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_layer_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        input_layer_TVALID : IN STD_LOGIC;
        input_layer_TREADY : OUT STD_LOGIC;
        layer2_out_din : OUT STD_LOGIC_VECTOR (3071 downto 0);
        layer2_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        layer2_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        layer2_out_full_n : IN STD_LOGIC;
        layer2_out_write : OUT STD_LOGIC );
    end component;


    component cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer2_out_dout : IN STD_LOGIC_VECTOR (3071 downto 0);
        layer2_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        layer2_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        layer2_out_empty_n : IN STD_LOGIC;
        layer2_out_read : OUT STD_LOGIC;
        layer11_out_din : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer11_out_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        layer11_out_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        layer11_out_full_n : IN STD_LOGIC;
        layer11_out_write : OUT STD_LOGIC );
    end component;


    component cnn_core_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer11_out_dout : IN STD_LOGIC_VECTOR (11 downto 0);
        layer11_out_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        layer11_out_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        layer11_out_empty_n : IN STD_LOGIC;
        layer11_out_read : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer4_out_din : OUT STD_LOGIC_VECTOR (118 downto 0);
        layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        layer4_out_full_n : IN STD_LOGIC;
        layer4_out_write : OUT STD_LOGIC );
    end component;


    component cnn_core_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer4_out_dout : IN STD_LOGIC_VECTOR (118 downto 0);
        layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        layer4_out_empty_n : IN STD_LOGIC;
        layer4_out_read : OUT STD_LOGIC;
        layer5_out_din : OUT STD_LOGIC_VECTOR (111 downto 0);
        layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        layer5_out_full_n : IN STD_LOGIC;
        layer5_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer6_out_din : OUT STD_LOGIC_VECTOR (111 downto 0);
        layer6_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer6_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer6_out_full_n : IN STD_LOGIC;
        layer6_out_write : OUT STD_LOGIC;
        layer5_out_dout : IN STD_LOGIC_VECTOR (111 downto 0);
        layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        layer5_out_empty_n : IN STD_LOGIC;
        layer5_out_read : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer6_out_dout : IN STD_LOGIC_VECTOR (111 downto 0);
        layer6_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer6_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer6_out_empty_n : IN STD_LOGIC;
        layer6_out_read : OUT STD_LOGIC;
        layer12_out_din : OUT STD_LOGIC_VECTOR (671 downto 0);
        layer12_out_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        layer12_out_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        layer12_out_full_n : IN STD_LOGIC;
        layer12_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer12_out_dout : IN STD_LOGIC_VECTOR (671 downto 0);
        layer12_out_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        layer12_out_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        layer12_out_empty_n : IN STD_LOGIC;
        layer12_out_read : OUT STD_LOGIC;
        layer13_out_din : OUT STD_LOGIC_VECTOR (671 downto 0);
        layer13_out_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        layer13_out_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        layer13_out_full_n : IN STD_LOGIC;
        layer13_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer13_out_dout : IN STD_LOGIC_VECTOR (671 downto 0);
        layer13_out_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        layer13_out_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        layer13_out_empty_n : IN STD_LOGIC;
        layer13_out_read : OUT STD_LOGIC;
        layer10_out_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer10_out_TVALID : OUT STD_LOGIC;
        layer10_out_TREADY : IN STD_LOGIC );
    end component;


    component cnn_core_fifo_w3072_d4_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (3071 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (3071 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cnn_core_fifo_w12_d1024_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cnn_core_fifo_w119_d336_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (118 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (118 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cnn_core_fifo_w112_d336_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (111 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (111 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cnn_core_fifo_w112_d168_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (111 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (111 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cnn_core_fifo_w672_d28_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (671 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (671 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0 : component cnn_core_transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_ap_start,
        start_full_n => start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_full_n,
        ap_done => transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_ap_done,
        ap_continue => transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_ap_continue,
        ap_idle => transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_ap_idle,
        ap_ready => transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_ap_ready,
        start_out => transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_start_out,
        start_write => transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_start_write,
        input_layer_TDATA => input_layer_TDATA,
        input_layer_TVALID => input_layer_TVALID,
        input_layer_TREADY => transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_input_layer_TREADY,
        layer2_out_din => transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_layer2_out_din,
        layer2_out_num_data_valid => layer2_out_num_data_valid,
        layer2_out_fifo_cap => layer2_out_fifo_cap,
        layer2_out_full_n => layer2_out_full_n,
        layer2_out_write => transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_layer2_out_write);

    repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0 : component cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_ap_start,
        start_full_n => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_full_n,
        ap_done => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_ap_done,
        ap_continue => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_ap_continue,
        ap_idle => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_ap_idle,
        ap_ready => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_ap_ready,
        start_out => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_start_out,
        start_write => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_start_write,
        layer2_out_dout => layer2_out_dout,
        layer2_out_num_data_valid => layer2_out_num_data_valid,
        layer2_out_fifo_cap => layer2_out_fifo_cap,
        layer2_out_empty_n => layer2_out_empty_n,
        layer2_out_read => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_layer2_out_read,
        layer11_out_din => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_layer11_out_din,
        layer11_out_num_data_valid => layer11_out_num_data_valid,
        layer11_out_fifo_cap => layer11_out_fifo_cap,
        layer11_out_full_n => layer11_out_full_n,
        layer11_out_write => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_layer11_out_write);

    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0 : component cnn_core_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ap_ready,
        layer11_out_dout => layer11_out_dout,
        layer11_out_num_data_valid => layer11_out_num_data_valid,
        layer11_out_fifo_cap => layer11_out_fifo_cap,
        layer11_out_empty_n => layer11_out_empty_n,
        layer11_out_read => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_layer11_out_read,
        start_out => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_start_write,
        layer4_out_din => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_layer4_out_din,
        layer4_out_num_data_valid => layer4_out_num_data_valid,
        layer4_out_fifo_cap => layer4_out_fifo_cap,
        layer4_out_full_n => layer4_out_full_n,
        layer4_out_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_layer4_out_write);

    relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0 : component cnn_core_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ap_start,
        start_full_n => start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_full_n,
        ap_done => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ap_done,
        ap_continue => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ap_ready,
        layer4_out_dout => layer4_out_dout,
        layer4_out_num_data_valid => layer4_out_num_data_valid,
        layer4_out_fifo_cap => layer4_out_fifo_cap,
        layer4_out_empty_n => layer4_out_empty_n,
        layer4_out_read => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_layer4_out_read,
        layer5_out_din => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_layer5_out_din,
        layer5_out_num_data_valid => layer5_out_num_data_valid,
        layer5_out_fifo_cap => layer5_out_fifo_cap,
        layer5_out_full_n => layer5_out_full_n,
        layer5_out_write => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_layer5_out_write,
        start_out => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_start_out,
        start_write => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_start_write);

    pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0 : component cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_start,
        start_full_n => start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_full_n,
        ap_done => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_done,
        ap_continue => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_continue,
        ap_idle => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_idle,
        ap_ready => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_ready,
        layer6_out_din => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer6_out_din,
        layer6_out_num_data_valid => layer6_out_num_data_valid,
        layer6_out_fifo_cap => layer6_out_fifo_cap,
        layer6_out_full_n => layer6_out_full_n,
        layer6_out_write => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer6_out_write,
        layer5_out_dout => layer5_out_dout,
        layer5_out_num_data_valid => layer5_out_num_data_valid,
        layer5_out_fifo_cap => layer5_out_fifo_cap,
        layer5_out_empty_n => layer5_out_empty_n,
        layer5_out_read => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer5_out_read,
        start_out => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_start_out,
        start_write => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_start_write);

    repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0 : component cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_start,
        start_full_n => start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_full_n,
        ap_done => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_done,
        ap_continue => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_continue,
        ap_idle => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_idle,
        ap_ready => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_ready,
        layer6_out_dout => layer6_out_dout,
        layer6_out_num_data_valid => layer6_out_num_data_valid,
        layer6_out_fifo_cap => layer6_out_fifo_cap,
        layer6_out_empty_n => layer6_out_empty_n,
        layer6_out_read => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer6_out_read,
        layer12_out_din => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer12_out_din,
        layer12_out_num_data_valid => layer12_out_num_data_valid,
        layer12_out_fifo_cap => layer12_out_fifo_cap,
        layer12_out_full_n => layer12_out_full_n,
        layer12_out_write => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer12_out_write,
        start_out => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_start_out,
        start_write => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_start_write);

    repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0 : component cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_start,
        start_full_n => start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_full_n,
        ap_done => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_done,
        ap_continue => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_continue,
        ap_idle => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_idle,
        ap_ready => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_ready,
        layer12_out_dout => layer12_out_dout,
        layer12_out_num_data_valid => layer12_out_num_data_valid,
        layer12_out_fifo_cap => layer12_out_fifo_cap,
        layer12_out_empty_n => layer12_out_empty_n,
        layer12_out_read => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer12_out_read,
        layer13_out_din => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer13_out_din,
        layer13_out_num_data_valid => layer13_out_num_data_valid,
        layer13_out_fifo_cap => layer13_out_fifo_cap,
        layer13_out_full_n => layer13_out_full_n,
        layer13_out_write => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer13_out_write,
        start_out => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_start_out,
        start_write => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_start_write);

    dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0 : component cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_start,
        ap_done => dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_done,
        ap_continue => dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_continue,
        ap_idle => dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_idle,
        ap_ready => dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_ready,
        layer13_out_dout => layer13_out_dout,
        layer13_out_num_data_valid => layer13_out_num_data_valid,
        layer13_out_fifo_cap => layer13_out_fifo_cap,
        layer13_out_empty_n => layer13_out_empty_n,
        layer13_out_read => dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_layer13_out_read,
        layer10_out_TDATA => dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_layer10_out_TDATA,
        layer10_out_TVALID => dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_layer10_out_TVALID,
        layer10_out_TREADY => layer10_out_TREADY);

    layer2_out_U : component cnn_core_fifo_w3072_d4_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_layer2_out_din,
        if_full_n => layer2_out_full_n,
        if_write => transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_layer2_out_write,
        if_dout => layer2_out_dout,
        if_num_data_valid => layer2_out_num_data_valid,
        if_fifo_cap => layer2_out_fifo_cap,
        if_empty_n => layer2_out_empty_n,
        if_read => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_layer2_out_read);

    layer11_out_U : component cnn_core_fifo_w12_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_layer11_out_din,
        if_full_n => layer11_out_full_n,
        if_write => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_layer11_out_write,
        if_dout => layer11_out_dout,
        if_num_data_valid => layer11_out_num_data_valid,
        if_fifo_cap => layer11_out_fifo_cap,
        if_empty_n => layer11_out_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_layer11_out_read);

    layer4_out_U : component cnn_core_fifo_w119_d336_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_layer4_out_din,
        if_full_n => layer4_out_full_n,
        if_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_layer4_out_write,
        if_dout => layer4_out_dout,
        if_num_data_valid => layer4_out_num_data_valid,
        if_fifo_cap => layer4_out_fifo_cap,
        if_empty_n => layer4_out_empty_n,
        if_read => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_layer4_out_read);

    layer5_out_U : component cnn_core_fifo_w112_d336_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_layer5_out_din,
        if_full_n => layer5_out_full_n,
        if_write => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_layer5_out_write,
        if_dout => layer5_out_dout,
        if_num_data_valid => layer5_out_num_data_valid,
        if_fifo_cap => layer5_out_fifo_cap,
        if_empty_n => layer5_out_empty_n,
        if_read => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer5_out_read);

    layer6_out_U : component cnn_core_fifo_w112_d168_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer6_out_din,
        if_full_n => layer6_out_full_n,
        if_write => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer6_out_write,
        if_dout => layer6_out_dout,
        if_num_data_valid => layer6_out_num_data_valid,
        if_fifo_cap => layer6_out_fifo_cap,
        if_empty_n => layer6_out_empty_n,
        if_read => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer6_out_read);

    layer12_out_U : component cnn_core_fifo_w672_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer12_out_din,
        if_full_n => layer12_out_full_n,
        if_write => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer12_out_write,
        if_dout => layer12_out_dout,
        if_num_data_valid => layer12_out_num_data_valid,
        if_fifo_cap => layer12_out_fifo_cap,
        if_empty_n => layer12_out_empty_n,
        if_read => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer12_out_read);

    layer13_out_U : component cnn_core_fifo_w672_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer13_out_din,
        if_full_n => layer13_out_full_n,
        if_write => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_layer13_out_write,
        if_dout => layer13_out_dout,
        if_num_data_valid => layer13_out_num_data_valid,
        if_fifo_cap => layer13_out_fifo_cap,
        if_empty_n => layer13_out_empty_n,
        if_read => dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_layer13_out_read);

    start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud_U : component cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_din,
        if_full_n => start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_full_n,
        if_write => transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_start_write,
        if_dout => start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_dout,
        if_empty_n => start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_empty_n,
        if_read => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_ap_ready);

    start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_U : component cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_din,
        if_full_n => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_full_n,
        if_write => repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_start_write,
        if_dout => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_dout,
        if_empty_n => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ap_ready);

    start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_U : component cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_empty_n,
        if_read => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ap_ready);

    start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe_U : component cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_din,
        if_full_n => start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_full_n,
        if_write => relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_start_write,
        if_dout => start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_dout,
        if_empty_n => start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_empty_n,
        if_read => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_ready);

    start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_U : component cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_din,
        if_full_n => start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_full_n,
        if_write => pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_start_write,
        if_dout => start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_dout,
        if_empty_n => start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_empty_n,
        if_read => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_ready);

    start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg_U : component cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_din,
        if_full_n => start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_full_n,
        if_write => repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_start_write,
        if_dout => start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_dout,
        if_empty_n => start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_empty_n,
        if_read => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_ready);

    start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_U : component cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_din,
        if_full_n => start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_full_n,
        if_write => repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_start_write,
        if_dout => start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_dout,
        if_empty_n => start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_empty_n,
        if_read => dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_ready);




    ap_done <= dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_done;
    ap_idle <= (transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_ap_idle and repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_idle and repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_idle and repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_ap_idle and relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ap_idle and pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_idle and dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_idle and conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ap_idle);
    ap_ready <= transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_ap_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ap_start <= start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_empty_n;
    dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_continue <= ap_const_logic_1;
    dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ap_start <= start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_empty_n;
    input_layer_TREADY <= transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_input_layer_TREADY;
    layer10_out_TDATA <= dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_layer10_out_TDATA;
    layer10_out_TVALID <= dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_layer10_out_TVALID;
    pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_continue <= ap_const_logic_1;
    pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_start <= start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_empty_n;
    relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ap_start <= start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_empty_n;
    repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_ap_continue <= ap_const_logic_1;
    repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_ap_start <= start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_empty_n;
    repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_continue <= ap_const_logic_1;
    repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_start <= start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_empty_n;
    repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_continue <= ap_const_logic_1;
    repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ap_start <= start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_empty_n;
    start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_din <= (0=>ap_const_logic_1, others=>'-');
    transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_ap_continue <= ap_const_logic_1;
    transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_ap_start <= ap_start;
end behav;
