// Seed: 3587633001
module module_0 ();
  assign id_1 = 1'h0 * id_1 - 1'h0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    output supply0 id_5,
    input wor id_6,
    input tri1 id_7,
    input uwire id_8,
    output logic id_9,
    output wire id_10,
    output wand id_11,
    input supply1 id_12,
    input wand id_13,
    input tri id_14,
    input uwire module_1,
    input supply1 id_16
    , id_20,
    input supply0 id_17,
    output wand id_18
);
  always @(negedge 1) begin
    id_9 <= 1;
  end
  module_0();
endmodule
