# To run simulation
1. `chmod +x sim.sh` to add run permissions
2. `./sim.sh` to compile and run simulation

# Files
`sim.sh` - script to compile and run simulation
`cache_sim.v` - testbench
`cache_sim` - compiled simulation
`cache_sim.vcd` - output of simulation
`required_modules.txt` - list of all the .v files in processor/verilog
`verilog` - link to processor/programs, must be present to compile properly as the instruction and data memory read from this path


