
INFO (TDA-005): Command Line Invocation: 
            create_logic_tests stepid=pd__create_logic_tests_113017124315-518783000 experiment=comb_exp testmode=FULLSCAN workdir=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 15.11 Jun 25, 2015 (linux26_64 ET151)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2015 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Thursday Nov 30 12:43:16 2017  EST
            Host machine is ece-gui-001.ece.cmu.edu, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 27428.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig
            TESTMODE=FULLSCAN
            EXPERIMENT=comb_exp

            logfile=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/testresults/logs/log_create_logic_tests_FULLSCAN_comb_exp_113017124315-518783000
            stepid=pd__create_logic_tests
[end TDA_009]


**************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
**************************************************************************************
**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589         0         0         0     16589   0.00   0.00

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589         0         0         0     16589   0.00   0.00
**************************************************************************************

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global    Aborted   Untested       Sim.        Total                      [end TDA_220] 
INFO (TDA-220):     16      16      11476    69.20%   69.20%          0       5109     00:00.02     00:00.31        00:01.33    [end TDA_220] 
INFO (TDA-220):     32      32       1661    79.23%   79.23%          0       3443     00:00.02     00:00.47        00:01.55    [end TDA_220] 
INFO (TDA-220):     48      48        729    83.65%   83.65%          0       2711     00:00.03     00:00.59        00:01.72    [end TDA_220] 
INFO (TDA-220):     64      64        383    86.08%   86.08%          0       2304     00:00.03     00:00.74        00:01.92    [end TDA_220] 
INFO (TDA-220):     80      80        413    89.35%   89.35%          0       1747     00:00.03     00:00.92        00:02.21    [end TDA_220] 
INFO (TDA-220):     96      96        264    92.43%   92.43%          0       1223     00:00.03     00:01.12        00:02.46    [end TDA_220] 
INFO (TDA-220):    112     112        222    96.93%   96.93%          4        479     00:00.04     00:01.62        00:03.40    [end TDA_220] 
INFO (TDA-220):    128     128        185    98.12%   98.12%          4        294     00:00.04     00:01.62        00:03.41    [end TDA_220] 
INFO (TDA-220):    144     144         97    98.74%   98.74%          4        197     00:00.04     00:01.62        00:03.43    [end TDA_220] 
INFO (TDA-220):    160     160         97    99.36%   99.36%          4        100     00:00.04     00:01.63        00:03.44    [end TDA_220] 
INFO (TDA-220):    176     175         39    99.61%   99.61%          4         61     00:00.05     00:01.63        00:03.45    [end TDA_220] 
INFO (TDA-220):    192     191         42    99.88%   99.88%          4         19     00:00.05     00:01.64        00:03.46    [end TDA_220] 
INFO (TDA-220):    202     200         15    99.97%   99.97%          4          4     00:00.05     00:01.64        00:03.47    [end TDA_220] 

**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589     15623         0       962         4  94.18  99.97

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               16589     15623         0       962         4  94.18  99.97
**************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Logic                                          200
----------------------------------------------------------
 Total                                          200

(I) File(s) generated (bytes and name):

         110592 /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/tbdata/faultStatus.FULLSCAN.comb_exp
         174257 /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/tbdata/TBDbin.FULLSCAN.comb_exp

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            9,582,992  bytes

                      CPU Time =    0:00:01.66
                  Elapsed Time =    0:00:03.70                    [end TDA_001]

     Date Ended:  Thursday Nov 30 12:43:20 2017  EST




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
     15 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -   

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

*******************************************************************************
