{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713305347488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713305347488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 16:09:07 2024 " "Processing started: Tue Apr 16 16:09:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713305347488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305347488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship " "Command: quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305347488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713305347739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713305347739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chargenrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chargenrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chargenrom " "Found entity 1: chargenrom" {  } { { "chargenrom.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/chargenrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353180 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Battleship.sv(97) " "Verilog HDL information at Battleship.sv(97): always construct contains both blocking and non-blocking assignments" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713305353181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Battleship " "Found entity 1: Battleship" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.sv 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/temporizador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/contador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.sv(44) " "Verilog HDL information at FSM.sv(44): always construct contains both blocking and non-blocking assignments" {  } { { "FSM.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/FSM.sv" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713305353183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "game_over GAME_OVER FSM.sv(13) " "Verilog HDL Declaration information at FSM.sv(13): object \"game_over\" differs only in case from object \"GAME_OVER\" in the same scope" {  } { { "FSM.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/FSM.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713305353184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contar_unos_operador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contar_unos_operador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contar_unos_operador " "Found entity 1: contar_unos_operador" {  } { { "contar_unos_operador.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/contar_unos_operador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement.sv 1 1 " "Found 1 design units, including 1 entities, in source file movement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "movement.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/movement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb_contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb_contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_contador " "Found entity 1: tb_contador" {  } { { "output_files/tb_contador.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/tb_contador.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "seven_segment_display.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/seven_segment_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_counter " "Found entity 1: time_counter" {  } { { "time_counter.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/time_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353189 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "position Battleship.sv(146) " "Verilog HDL Implicit Net warning at Battleship.sv(146): created implicit net for \"position\"" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Battleship " "Elaborating entity \"Battleship\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713305353215 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "position Battleship.sv(146) " "Verilog HDL or VHDL warning at Battleship.sv(146): object \"position\" assigned a value but never read" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713305353215 "|Battleship"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start Battleship.sv(51) " "Verilog HDL or VHDL warning at Battleship.sv(51): object \"start\" assigned a value but never read" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713305353215 "|Battleship"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "matriz_barcos Battleship.sv(63) " "Verilog HDL warning at Battleship.sv(63): object matriz_barcos used but never assigned" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 63 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1713305353216 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Battleship.sv(43) " "Verilog HDL assignment warning at Battleship.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353216 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Battleship.sv(44) " "Verilog HDL assignment warning at Battleship.sv(44): truncated value with size 32 to match size of target (4)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353216 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NUM_SHIPS Battleship.sv(101) " "Verilog HDL Always Construct warning at Battleship.sv(101): variable \"NUM_SHIPS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353216 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NUM_SHIPS Battleship.sv(102) " "Verilog HDL Always Construct warning at Battleship.sv(102): variable \"NUM_SHIPS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353216 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NUM_SHIPS_PC Battleship.sv(106) " "Verilog HDL Always Construct warning at Battleship.sv(106): variable \"NUM_SHIPS_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353216 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NUM_SHIPS_PLAYER Battleship.sv(107) " "Verilog HDL Always Construct warning at Battleship.sv(107): variable \"NUM_SHIPS_PLAYER\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353216 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y Battleship.sv(111) " "Verilog HDL Always Construct warning at Battleship.sv(111): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353216 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "down Battleship.sv(111) " "Verilog HDL Always Construct warning at Battleship.sv(111): variable \"down\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y Battleship.sv(112) " "Verilog HDL Always Construct warning at Battleship.sv(112): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "up Battleship.sv(112) " "Verilog HDL Always Construct warning at Battleship.sv(112): variable \"up\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x Battleship.sv(113) " "Verilog HDL Always Construct warning at Battleship.sv(113): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right Battleship.sv(113) " "Verilog HDL Always Construct warning at Battleship.sv(113): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x Battleship.sv(114) " "Verilog HDL Always Construct warning at Battleship.sv(114): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left Battleship.sv(114) " "Verilog HDL Always Construct warning at Battleship.sv(114): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "up Battleship.sv(116) " "Verilog HDL Always Construct warning at Battleship.sv(116): variable \"up\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y Battleship.sv(117) " "Verilog HDL Always Construct warning at Battleship.sv(117): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Battleship.sv(117) " "Verilog HDL assignment warning at Battleship.sv(117): truncated value with size 32 to match size of target (3)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Battleship.sv(118) " "Verilog HDL assignment warning at Battleship.sv(118): truncated value with size 2 to match size of target (1)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Battleship.sv(119) " "Verilog HDL assignment warning at Battleship.sv(119): truncated value with size 2 to match size of target (1)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "down Battleship.sv(121) " "Verilog HDL Always Construct warning at Battleship.sv(121): variable \"down\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Battleship.sv(122) " "Verilog HDL assignment warning at Battleship.sv(122): truncated value with size 32 to match size of target (3)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Battleship.sv(123) " "Verilog HDL assignment warning at Battleship.sv(123): truncated value with size 2 to match size of target (1)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Battleship.sv(124) " "Verilog HDL assignment warning at Battleship.sv(124): truncated value with size 2 to match size of target (1)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right Battleship.sv(125) " "Verilog HDL Always Construct warning at Battleship.sv(125): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x Battleship.sv(125) " "Verilog HDL Always Construct warning at Battleship.sv(125): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353217 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Battleship.sv(125) " "Verilog HDL assignment warning at Battleship.sv(125): truncated value with size 32 to match size of target (3)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353218 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left Battleship.sv(126) " "Verilog HDL Always Construct warning at Battleship.sv(126): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713305353218 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Battleship.sv(126) " "Verilog HDL assignment warning at Battleship.sv(126): truncated value with size 32 to match size of target (3)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353218 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x Battleship.sv(97) " "Verilog HDL Always Construct warning at Battleship.sv(97): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713305353218 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y Battleship.sv(97) " "Verilog HDL Always Construct warning at Battleship.sv(97): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713305353218 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NUM_SHIPS_PC Battleship.sv(97) " "Verilog HDL Always Construct warning at Battleship.sv(97): inferring latch(es) for variable \"NUM_SHIPS_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713305353218 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NUM_SHIPS_PLAYER Battleship.sv(97) " "Verilog HDL Always Construct warning at Battleship.sv(97): inferring latch(es) for variable \"NUM_SHIPS_PLAYER\", which holds its previous value in one or more paths through the always construct" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713305353218 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 1 Battleship.sv(146) " "Verilog HDL assignment warning at Battleship.sv(146): truncated value with size 64 to match size of target (1)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353218 "|Battleship"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matriz_barcos 0 Battleship.sv(63) " "Net \"matriz_barcos\" at Battleship.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713305353219 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "player Battleship.sv(11) " "Output port \"player\" at Battleship.sv(11) has no driver" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713305353219 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pc Battleship.sv(12) " "Output port \"pc\" at Battleship.sv(12) has no driver" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713305353219 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PLAYER\[0\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PLAYER\[0\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353220 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PLAYER\[1\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PLAYER\[1\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353220 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PLAYER\[2\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PLAYER\[2\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353220 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PLAYER\[3\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PLAYER\[3\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353220 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PC\[0\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PC\[0\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353220 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PC\[1\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PC\[1\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353220 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PC\[2\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PC\[2\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353220 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PC\[3\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PC\[3\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353220 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz\[0\] Battleship.sv(106) " "Inferred latch for \"matriz\[0\]\" at Battleship.sv(106)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353220 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz\[1\] Battleship.sv(106) " "Inferred latch for \"matriz\[1\]\" at Battleship.sv(106)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353220 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz\[2\] Battleship.sv(106) " "Inferred latch for \"matriz\[2\]\" at Battleship.sv(106)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353220 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz\[3\] Battleship.sv(106) " "Inferred latch for \"matriz\[3\]\" at Battleship.sv(106)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353221 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz\[4\] Battleship.sv(106) " "Inferred latch for \"matriz\[4\]\" at Battleship.sv(106)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353221 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] Battleship.sv(106) " "Inferred latch for \"y\[0\]\" at Battleship.sv(106)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353221 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] Battleship.sv(106) " "Inferred latch for \"y\[1\]\" at Battleship.sv(106)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353221 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] Battleship.sv(106) " "Inferred latch for \"y\[2\]\" at Battleship.sv(106)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353221 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] Battleship.sv(106) " "Inferred latch for \"x\[0\]\" at Battleship.sv(106)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353221 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] Battleship.sv(106) " "Inferred latch for \"x\[1\]\" at Battleship.sv(106)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353221 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] Battleship.sv(106) " "Inferred latch for \"x\[2\]\" at Battleship.sv(106)" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353221 "|Battleship"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_barcos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_barcos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353223 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_golpes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_golpes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353223 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_disparos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_disparos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divider\"" {  } { { "Battleship.sv" "divider" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter time_counter:counter " "Elaborating entity \"time_counter\" for hierarchy \"time_counter:counter\"" {  } { { "Battleship.sv" "counter" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_counter.sv(14) " "Verilog HDL assignment warning at time_counter.sv(14): truncated value with size 32 to match size of target (6)" {  } { { "time_counter.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/time_counter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353232 "|Battleship|time_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display seven_segment_display:disp_seconds_units " "Elaborating entity \"seven_segment_display\" for hierarchy \"seven_segment_display:disp_seconds_units\"" {  } { { "Battleship.sv" "disp_seconds_units" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contar_unos_operador contar_unos_operador:unos1 " "Elaborating entity \"contar_unos_operador\" for hierarchy \"contar_unos_operador:unos1\"" {  } { { "Battleship.sv" "unos1" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 contar_unos_operador.sv(4) " "Verilog HDL assignment warning at contar_unos_operador.sv(4): truncated value with size 5 to match size of target (4)" {  } { { "contar_unos_operador.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/contar_unos_operador.sv" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353234 "|Battleship|contar_unos_operador:unos1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentOutput segmentOutput:segment1 " "Elaborating entity \"segmentOutput\" for hierarchy \"segmentOutput:segment1\"" {  } { { "Battleship.sv" "segment1" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353234 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "segmentOutput.sv(10) " "Verilog HDL Case Statement warning at segmentOutput.sv(10): incomplete case statement has no default case item" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713305353234 "|Battleship|segmentOutput:segment1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments1 segmentOutput.sv(8) " "Verilog HDL Always Construct warning at segmentOutput.sv(8): inferring latch(es) for variable \"segments1\", which holds its previous value in one or more paths through the always construct" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713305353234 "|Battleship|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[0\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[0\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353235 "|Battleship|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[1\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[1\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353235 "|Battleship|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[2\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[2\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353235 "|Battleship|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[3\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[3\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353235 "|Battleship|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[4\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[4\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353235 "|Battleship|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[5\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[5\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353235 "|Battleship|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[6\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[6\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353235 "|Battleship|segmentOutput:segment1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_inst " "Elaborating entity \"vga\" for hierarchy \"vga:vga_inst\"" {  } { { "Battleship.sv" "vga_inst" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353235 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_barcos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_barcos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353236 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_golpes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_golpes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353236 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_disparos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_disparos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353236 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_barcos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_barcos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353236 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_golpes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_golpes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353236 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_disparos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_disparos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga:vga_inst\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga:vga_inst\|pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga:vga_inst\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga:vga_inst\|vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga:vga_inst\|videoGen:videoGen_inst " "Elaborating entity \"videoGen\" for hierarchy \"vga:vga_inst\|videoGen:videoGen_inst\"" {  } { { "vga.sv" "videoGen_inst" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 videoGen.sv(32) " "Verilog HDL assignment warning at videoGen.sv(32): truncated value with size 32 to match size of target (6)" {  } { { "videoGen.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353239 "|Battleship|vga:vga_inst|videoGen:videoGen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 videoGen.sv(33) " "Verilog HDL assignment warning at videoGen.sv(33): truncated value with size 32 to match size of target (6)" {  } { { "videoGen.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713305353239 "|Battleship|vga:vga_inst|videoGen:videoGen_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "videoGen.sv(49) " "Verilog HDL Case Statement warning at videoGen.sv(49): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "videoGen.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 49 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1713305353239 "|Battleship|vga:vga_inst|videoGen:videoGen_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "videoGen.sv(50) " "Verilog HDL Case Statement warning at videoGen.sv(50): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "videoGen.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 50 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1713305353239 "|Battleship|vga:vga_inst|videoGen:videoGen_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "videoGen.sv(55) " "Verilog HDL Case Statement information at videoGen.sv(55): all case item expressions in this case statement are onehot" {  } { { "videoGen.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1713305353239 "|Battleship|vga:vga_inst|videoGen:videoGen_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_barcos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_barcos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353239 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_golpes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_golpes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353239 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_disparos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_disparos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353239 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_barcos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_barcos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353239 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_golpes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_golpes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353239 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_disparos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_disparos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713305353239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[0\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[0\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713305353426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[1\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[1\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713305353426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[2\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[2\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713305353426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[3\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[3\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713305353426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[4\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[4\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713305353426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[5\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[5\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713305353426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[6\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[6\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713305353426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[0\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[0\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713305353426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[1\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[1\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713305353426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[2\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[2\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713305353426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[3\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[3\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713305353426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[4\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[4\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713305353426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[5\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[5\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713305353426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[6\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[6\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713305353426 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Battleship.sv" "Mod0" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713305353490 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Battleship.sv" "Div0" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713305353490 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga_inst\|videoGen:videoGen_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga_inst\|videoGen:videoGen_inst\|Div2\"" {  } { { "videoGen.sv" "Div2" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713305353490 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga_inst\|videoGen:videoGen_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga_inst\|videoGen:videoGen_inst\|Div1\"" {  } { { "videoGen.sv" "Div1" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713305353490 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga_inst\|videoGen:videoGen_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga_inst\|videoGen:videoGen_inst\|Div0\"" {  } { { "videoGen.sv" "Div0" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713305353490 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga_inst\|videoGen:videoGen_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga_inst\|videoGen:videoGen_inst\|Mod0\"" {  } { { "videoGen.sv" "Mod0" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713305353490 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga_inst\|videoGen:videoGen_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga_inst\|videoGen:videoGen_inst\|Mod1\"" {  } { { "videoGen.sv" "Mod1" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713305353490 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713305353490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353515 ""}  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713305353515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353561 ""}  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713305353561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/db/lpm_divide_3am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga_inst\|videoGen:videoGen_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga:vga_inst\|videoGen:videoGen_inst\|lpm_divide:Div2\"" {  } { { "videoGen.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga_inst\|videoGen:videoGen_inst\|lpm_divide:Div2 " "Instantiated megafunction \"vga:vga_inst\|videoGen:videoGen_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353594 ""}  } { { "videoGen.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713305353594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/db/lpm_divide_gbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga_inst\|videoGen:videoGen_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga:vga_inst\|videoGen:videoGen_inst\|lpm_divide:Div1\"" {  } { { "videoGen.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga_inst\|videoGen:videoGen_inst\|lpm_divide:Div1 " "Instantiated megafunction \"vga:vga_inst\|videoGen:videoGen_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353640 ""}  } { { "videoGen.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713305353640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/db/lpm_divide_kbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga_inst\|videoGen:videoGen_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga:vga_inst\|videoGen:videoGen_inst\|lpm_divide:Mod0\"" {  } { { "videoGen.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305353714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga_inst\|videoGen:videoGen_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"vga:vga_inst\|videoGen:videoGen_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353714 ""}  } { { "videoGen.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713305353714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/db/lpm_divide_j3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713305353741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305353741 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "NUM_SHIPS_PLAYER\[1\] NUM_SHIPS_PC\[1\] " "Duplicate LATCH primitive \"NUM_SHIPS_PLAYER\[1\]\" merged with LATCH primitive \"NUM_SHIPS_PC\[1\]\"" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353897 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "NUM_SHIPS_PLAYER\[2\] NUM_SHIPS_PC\[2\] " "Duplicate LATCH primitive \"NUM_SHIPS_PLAYER\[2\]\" merged with LATCH primitive \"NUM_SHIPS_PC\[2\]\"" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353897 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "NUM_SHIPS_PLAYER\[0\] NUM_SHIPS_PC\[0\] " "Duplicate LATCH primitive \"NUM_SHIPS_PLAYER\[0\]\" merged with LATCH primitive \"NUM_SHIPS_PC\[0\]\"" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713305353897 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1713305353897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "matriz\[0\]\$latch " "Latch matriz\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713305353898 ""}  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713305353898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "matriz\[1\]\$latch " "Latch matriz\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[2\] " "Ports D and ENA on the latch are fed by the same signal y\[2\]" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713305353898 ""}  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713305353898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "matriz\[2\]\$latch " "Latch matriz\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[2\] " "Ports D and ENA on the latch are fed by the same signal y\[2\]" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713305353898 ""}  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713305353898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "matriz\[3\]\$latch " "Latch matriz\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[2\] " "Ports D and ENA on the latch are fed by the same signal y\[2\]" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713305353898 ""}  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713305353898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "matriz\[4\]\$latch " "Latch matriz\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[2\] " "Ports D and ENA on the latch are fed by the same signal y\[2\]" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713305353898 ""}  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713305353898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[0\] " "Latch y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713305353898 ""}  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713305353898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[1\] " "Latch y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA down " "Ports D and ENA on the latch are fed by the same signal down" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713305353898 ""}  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713305353898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[2\] " "Latch y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA down " "Ports D and ENA on the latch are fed by the same signal down" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713305353898 ""}  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713305353898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[0\] " "Latch x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713305353898 ""}  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713305353898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[1\] " "Latch x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA left " "Ports D and ENA on the latch are fed by the same signal left" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713305353899 ""}  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713305353899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[2\] " "Latch x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA left " "Ports D and ENA on the latch are fed by the same signal left" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713305353899 ""}  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713305353899 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "player GND " "Pin \"player\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713305354027 "|Battleship|player"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc GND " "Pin \"pc\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713305354027 "|Battleship|pc"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[0\] GND " "Pin \"r\[0\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713305354027 "|Battleship|r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[1\] GND " "Pin \"r\[1\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713305354027 "|Battleship|r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[2\] GND " "Pin \"r\[2\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713305354027 "|Battleship|r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\] GND " "Pin \"r\[3\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713305354027 "|Battleship|r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[4\] GND " "Pin \"r\[4\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713305354027 "|Battleship|r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[5\] GND " "Pin \"r\[5\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713305354027 "|Battleship|r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[6\] GND " "Pin \"r\[6\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713305354027 "|Battleship|r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[7\] GND " "Pin \"r\[7\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713305354027 "|Battleship|r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[3\] GND " "Pin \"g\[3\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713305354027 "|Battleship|g[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713305354027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713305354083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/Battleship.map.smsg " "Generated suppressed messages file C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/Battleship.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305354334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713305354432 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713305354432 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disparo " "No output dependent on input pin \"disparo\"" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713305354478 "|Battleship|disparo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713305354478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "773 " "Implemented 773 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713305354480 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713305354480 ""} { "Info" "ICUT_CUT_TM_LCELLS" "697 " "Implemented 697 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713305354480 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713305354480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713305354499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 16:09:14 2024 " "Processing ended: Tue Apr 16 16:09:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713305354499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713305354499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713305354499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713305354499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713305355483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713305355484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 16:09:15 2024 " "Processing started: Tue Apr 16 16:09:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713305355484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713305355484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Battleship -c Battleship " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713305355484 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713305355545 ""}
{ "Info" "0" "" "Project  = Battleship" {  } {  } 0 0 "Project  = Battleship" 0 0 "Fitter" 0 0 1713305355545 ""}
{ "Info" "0" "" "Revision = Battleship" {  } {  } 0 0 "Revision = Battleship" 0 0 "Fitter" 0 0 1713305355545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713305355636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713305355637 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Battleship 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Battleship\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713305355644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713305355679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713305355679 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713305355964 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713305355976 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713305356039 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1713305364523 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 39 global CLKCTRL_G6 " "clk~inputCLKENA0 with 39 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1713305364628 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1713305364628 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713305364628 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713305364634 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713305364634 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713305364635 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713305364635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713305364635 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713305364635 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1713305365170 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Battleship.sdc " "Synopsys Design Constraints File file not found: 'Battleship.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713305365171 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713305365171 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[0\]~2  from: dataa  to: combout " "Cell: matriz\[0\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305365174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[1\]~5  from: dataa  to: combout " "Cell: matriz\[1\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305365174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[2\]~8  from: dataa  to: combout " "Cell: matriz\[2\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305365174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[3\]~11  from: dataa  to: combout " "Cell: matriz\[3\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305365174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~14  from: dataa  to: combout " "Cell: matriz\[4\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305365174 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1713305365174 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713305365176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713305365176 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713305365177 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713305365182 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713305365182 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713305365182 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713305365238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713305368915 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1713305369158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713305372282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713305378974 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713305380298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713305380298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713305381211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713305384282 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713305384282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713305387881 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713305387881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713305387885 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.62 " "Total time spent on timing analysis during the Fitter is 0.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713305389418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713305389450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713305389849 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713305389850 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713305390237 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713305393494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/Battleship.fit.smsg " "Generated suppressed messages file C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/Battleship.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713305393745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6773 " "Peak virtual memory: 6773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713305394220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 16:09:54 2024 " "Processing ended: Tue Apr 16 16:09:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713305394220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713305394220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713305394220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713305394220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713305395120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713305395121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 16:09:55 2024 " "Processing started: Tue Apr 16 16:09:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713305395121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713305395121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Battleship -c Battleship " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713305395121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713305395635 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713305399046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713305399373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 16:09:59 2024 " "Processing ended: Tue Apr 16 16:09:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713305399373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713305399373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713305399373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713305399373 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713305399977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713305400347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713305400347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 16:10:00 2024 " "Processing started: Tue Apr 16 16:10:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713305400347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713305400347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Battleship -c Battleship " "Command: quartus_sta Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713305400347 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713305400409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713305400817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713305400817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305400848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305400848 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713305401214 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Battleship.sdc " "Synopsys Design Constraints File file not found: 'Battleship.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713305401239 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305401240 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713305401241 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga_inst\|pll:vgapll\|toggle vga:vga_inst\|pll:vgapll\|toggle " "create_clock -period 1.000 -name vga:vga_inst\|pll:vgapll\|toggle vga:vga_inst\|pll:vgapll\|toggle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713305401241 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name down down " "create_clock -period 1.000 -name down down" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713305401241 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713305401241 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713305401241 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[0\]~2  from: datad  to: combout " "Cell: matriz\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305401243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[1\]~5  from: dataf  to: combout " "Cell: matriz\[1\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305401243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[2\]~8  from: dataf  to: combout " "Cell: matriz\[2\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305401243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[3\]~11  from: datad  to: combout " "Cell: matriz\[3\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305401243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~14  from: datae  to: combout " "Cell: matriz\[4\]~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305401243 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713305401243 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713305401244 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713305401246 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713305401247 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713305401254 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713305401277 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713305401277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.663 " "Worst-case setup slack is -6.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.663             -44.231 down  " "   -6.663             -44.231 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.647             -26.052 reset  " "   -5.647             -26.052 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.653            -154.224 clk  " "   -4.653            -154.224 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.260             -72.136 vga:vga_inst\|pll:vgapll\|toggle  " "   -3.260             -72.136 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305401278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 clk  " "    0.346               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 reset  " "    0.613               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.674               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.674               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 down  " "    1.168               0.000 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305401281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.669 " "Worst-case recovery slack is -5.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.669             -26.188 down  " "   -5.669             -26.188 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.514            -151.042 clk  " "   -2.514            -151.042 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305401284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.915 " "Worst-case removal slack is -0.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915              -0.915 down  " "   -0.915              -0.915 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 clk  " "    0.791               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305401286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.827 " "Worst-case minimum pulse width slack is -0.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827             -33.273 clk  " "   -0.827             -33.273 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670              -6.433 down  " "   -0.670              -6.433 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.172 vga:vga_inst\|pll:vgapll\|toggle  " "   -0.394             -12.172 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 reset  " "    0.098               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305401287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305401287 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713305401295 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713305401319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713305402068 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[0\]~2  from: datad  to: combout " "Cell: matriz\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305402128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[1\]~5  from: dataf  to: combout " "Cell: matriz\[1\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305402128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[2\]~8  from: dataf  to: combout " "Cell: matriz\[2\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305402128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[3\]~11  from: datad  to: combout " "Cell: matriz\[3\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305402128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~14  from: datae  to: combout " "Cell: matriz\[4\]~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305402128 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713305402128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713305402130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713305402138 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713305402138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.657 " "Worst-case setup slack is -6.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.657             -43.965 down  " "   -6.657             -43.965 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.506             -25.678 reset  " "   -5.506             -25.678 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.500            -151.510 clk  " "   -4.500            -151.510 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.232             -72.577 vga:vga_inst\|pll:vgapll\|toggle  " "   -3.232             -72.577 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305402140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk  " "    0.322               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 reset  " "    0.394               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.658               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.919               0.000 down  " "    0.919               0.000 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305402144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.594 " "Worst-case recovery slack is -5.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.594             -25.676 down  " "   -5.594             -25.676 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.283            -135.371 clk  " "   -2.283            -135.371 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305402146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.904 " "Worst-case removal slack is -0.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.904              -0.904 down  " "   -0.904              -0.904 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 clk  " "    0.507               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305402148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.835 " "Worst-case minimum pulse width slack is -0.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.835             -36.176 clk  " "   -0.835             -36.176 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723              -6.932 down  " "   -0.723              -6.932 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.041 vga:vga_inst\|pll:vgapll\|toggle  " "   -0.394             -12.041 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 reset  " "    0.084               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305402149 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713305402157 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713305402272 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713305402932 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[0\]~2  from: datad  to: combout " "Cell: matriz\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305402986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[1\]~5  from: dataf  to: combout " "Cell: matriz\[1\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305402986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[2\]~8  from: dataf  to: combout " "Cell: matriz\[2\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305402986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[3\]~11  from: datad  to: combout " "Cell: matriz\[3\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305402986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~14  from: datae  to: combout " "Cell: matriz\[4\]~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305402986 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713305402986 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713305402988 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713305402991 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713305402991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.257 " "Worst-case setup slack is -4.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.257             -23.267 down  " "   -4.257             -23.267 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.686             -63.637 clk  " "   -3.686             -63.637 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.467             -15.903 reset  " "   -3.467             -15.903 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.505             -32.929 vga:vga_inst\|pll:vgapll\|toggle  " "   -1.505             -32.929 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305402993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clk  " "    0.183               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 reset  " "    0.313               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.348               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 down  " "    0.635               0.000 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305402996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.811 " "Worst-case recovery slack is -3.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.811             -16.653 down  " "   -3.811             -16.653 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.917            -114.478 clk  " "   -1.917            -114.478 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305402999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305402999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.525 " "Worst-case removal slack is -0.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.525              -0.525 down  " "   -0.525              -0.525 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk  " "    0.353               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305403001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.731 " "Worst-case minimum pulse width slack is -0.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731              -6.403 clk  " "   -0.731              -6.403 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436             -10.266 down  " "   -0.436             -10.266 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147              -1.020 reset  " "   -0.147              -1.020 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.078               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305403003 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713305403010 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[0\]~2  from: datad  to: combout " "Cell: matriz\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305403139 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[1\]~5  from: dataf  to: combout " "Cell: matriz\[1\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305403139 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[2\]~8  from: dataf  to: combout " "Cell: matriz\[2\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305403139 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[3\]~11  from: datad  to: combout " "Cell: matriz\[3\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305403139 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~14  from: datae  to: combout " "Cell: matriz\[4\]~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713305403139 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713305403139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713305403141 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713305403143 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713305403143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.876 " "Worst-case setup slack is -3.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.876             -20.544 down  " "   -3.876             -20.544 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.192             -55.189 clk  " "   -3.192             -55.189 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.149             -14.518 reset  " "   -3.149             -14.518 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.359             -30.080 vga:vga_inst\|pll:vgapll\|toggle  " "   -1.359             -30.080 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305403145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clk  " "    0.175               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 reset  " "    0.215               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.313               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 down  " "    0.557               0.000 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305403149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.444 " "Worst-case recovery slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -14.669 down  " "   -3.444             -14.669 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.681             -99.485 clk  " "   -1.681             -99.485 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305403151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.515 " "Worst-case removal slack is -0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.515              -0.515 down  " "   -0.515              -0.515 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 clk  " "    0.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305403153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.702 " "Worst-case minimum pulse width slack is -0.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.702              -6.194 clk  " "   -0.702              -6.194 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.427              -9.925 down  " "   -0.427              -9.925 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -0.974 reset  " "   -0.137              -0.974 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.097               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713305403155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713305403155 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713305404443 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713305404446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5179 " "Peak virtual memory: 5179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713305404495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 16:10:04 2024 " "Processing ended: Tue Apr 16 16:10:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713305404495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713305404495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713305404495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713305404495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1713305405403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713305405403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 16:10:05 2024 " "Processing started: Tue Apr 16 16:10:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713305405403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713305405403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Battleship -c Battleship " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713305405403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1713305406000 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Battleship.svo C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/simulation/modelsim/ simulation " "Generated file Battleship.svo in folder \"C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713305406085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713305406120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 16:10:06 2024 " "Processing ended: Tue Apr 16 16:10:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713305406120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713305406120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713305406120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713305406120 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Quartus Prime Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713305406731 ""}
