# Duo-V
5-Stage SIMD RISC-V CPU (Vivado, SystemVerilog) using RV32I instruction set, and IF, ID, EX, MEM, WB pipeline stages. Also includes 4-lane VADD, VMUL, and 8 x 128-bit vector register file.
