<stg><name>load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="62" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln56_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln56

]]></Node>
<StgValue><ssdm name="sext_ln56_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:4 %mul_ln56_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln56_1

]]></Node>
<StgValue><ssdm name="mul_ln56_1_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:6 %sext_ln56_cast = sext i62 %sext_ln56_read

]]></Node>
<StgValue><ssdm name="sext_ln56_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_11, void @empty_17, void @empty_13, i32 16, i32 16, i32 256, i32 256, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i62 0, i62 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:13 %store_ln56 = store i31 0, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:14 %store_ln57 = store i31 0, i31 %c_1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.inc33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="62" op_0_bw="62" op_1_bw="0">
<![CDATA[
for.inc33:1 %indvar_flatten7_load = load i62 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="indvar_flatten7_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc33:4 %icmp_ln56 = icmp_eq  i62 %indvar_flatten7_load, i62 %mul_ln56_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc33:5 %add_ln56_1 = add i62 %indvar_flatten7_load, i62 1

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc33:6 %br_ln56 = br i1 %icmp_ln56, void %for.inc36, void %for.end38.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="62" op_1_bw="62" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx322.exit:1 %store_ln56 = store i62 %add_ln56_1, i62 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc33:0 %c = load i31 %c_1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="31">
<![CDATA[
for.inc33:2 %zext_ln57 = zext i31 %c

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc33:3 %icmp_ln57 = icmp_slt  i32 %zext_ln57, i32 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc36:0 %r_load = load i31 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc36:1 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln56_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc36:2 %add_ln56 = add i31 %r_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc36:4 %select_ln56 = select i1 %icmp_ln57, i31 %c, i31 0

]]></Node>
<StgValue><ssdm name="select_ln56"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc36:5 %select_ln56_1 = select i1 %icmp_ln57, i31 %r_load, i31 %add_ln56

]]></Node>
<StgValue><ssdm name="select_ln56_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc36:6 %shl_ln59 = shl i31 %select_ln56_1, i31 6

]]></Node>
<StgValue><ssdm name="shl_ln59"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc36:7 %shl_ln59_1 = shl i31 %select_ln56_1, i31 4

]]></Node>
<StgValue><ssdm name="shl_ln59_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc36:8 %add_ln59_1 = add i31 %shl_ln59, i31 %shl_ln59_1

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="31">
<![CDATA[
for.inc36:9 %trunc_ln59 = trunc i31 %add_ln59_1

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="31">
<![CDATA[
for.inc36:10 %trunc_ln57 = trunc i31 %select_ln56

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc36:12 %lshr_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %select_ln56, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc36:13 %add_ln59 = add i15 %trunc_ln59, i15 %lshr_ln1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc36:19 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc36:20 %switch_ln59 = switch i2 %trunc_ln57, void %arrayidx322.case.3, i2 0, void %arrayidx322.case.0, i2 1, void %arrayidx322.case.1, i2 2, void %arrayidx322.case.2

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx322.exit:0 %add_ln57 = add i31 %select_ln56, i31 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx322.exit:2 %store_ln56 = store i31 %select_ln56_1, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx322.exit:3 %store_ln57 = store i31 %add_ln57, i31 %c_1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx322.exit:4 %br_ln57 = br void %for.inc33

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
for.end38.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc36:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_56_3_VITIS_LOOP_57_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc36:11 %specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln57"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="15">
<![CDATA[
for.inc36:14 %zext_ln59 = zext i15 %add_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36:15 %M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="M_e_0_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36:16 %M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="M_e_1_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36:17 %M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="M_e_2_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36:18 %M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="M_e_3_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
arrayidx322.case.2:0 %store_ln59 = store i32 %gmem_addr_read, i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx322.case.2:1 %br_ln59 = br void %arrayidx322.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
arrayidx322.case.1:0 %store_ln59 = store i32 %gmem_addr_read, i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx322.case.1:1 %br_ln59 = br void %arrayidx322.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
arrayidx322.case.0:0 %store_ln59 = store i32 %gmem_addr_read, i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx322.case.0:1 %br_ln59 = br void %arrayidx322.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
arrayidx322.case.3:0 %store_ln59 = store i32 %gmem_addr_read, i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx322.case.3:1 %br_ln59 = br void %arrayidx322.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="cols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cols"/></StgValue>
</port>
<port id="78" name="mul_ln56_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln56_1"/></StgValue>
</port>
<port id="79" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="sext_ln56" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln56"/></StgValue>
</port>
<port id="81" name="M_e_0" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="M_e_1" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="M_e_2" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="M_e_3" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="86" from="StgValue_85" to="c_1" fromId="85" toId="6">
</dataflow>
<dataflow id="87" from="StgValue_85" to="r" fromId="85" toId="7">
</dataflow>
<dataflow id="88" from="StgValue_85" to="indvar_flatten7" fromId="85" toId="8">
</dataflow>
<dataflow id="90" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln56_read" fromId="89" toId="9">
</dataflow>
<dataflow id="91" from="sext_ln56" to="sext_ln56_read" fromId="80" toId="9">
</dataflow>
<dataflow id="92" from="_ssdm_op_Read.ap_auto.i62" to="mul_ln56_1_read" fromId="89" toId="10">
</dataflow>
<dataflow id="93" from="mul_ln56_1" to="mul_ln56_1_read" fromId="78" toId="10">
</dataflow>
<dataflow id="95" from="_ssdm_op_Read.ap_auto.i32" to="cols_read" fromId="94" toId="11">
</dataflow>
<dataflow id="96" from="cols" to="cols_read" fromId="77" toId="11">
</dataflow>
<dataflow id="97" from="sext_ln56_read" to="sext_ln56_cast" fromId="9" toId="12">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="100" from="M_e_0" to="specmemcore_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specmemcore_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="98" toId="14">
</dataflow>
<dataflow id="108" from="M_e_1" to="specmemcore_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_101" to="specmemcore_ln0" fromId="101" toId="14">
</dataflow>
<dataflow id="110" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="111" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="113" from="M_e_2" to="specmemcore_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="114" from="StgValue_101" to="specmemcore_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="115" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="15">
</dataflow>
<dataflow id="116" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="15">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="118" from="M_e_3" to="specmemcore_ln0" fromId="84" toId="16">
</dataflow>
<dataflow id="119" from="StgValue_101" to="specmemcore_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="16">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="122" toId="17">
</dataflow>
<dataflow id="124" from="gmem" to="specinterface_ln0" fromId="79" toId="17">
</dataflow>
<dataflow id="126" from="empty_12" to="specinterface_ln0" fromId="125" toId="17">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="129" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="131" from="empty_13" to="specinterface_ln0" fromId="130" toId="17">
</dataflow>
<dataflow id="132" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="17">
</dataflow>
<dataflow id="136" from="empty_11" to="specinterface_ln0" fromId="135" toId="17">
</dataflow>
<dataflow id="138" from="empty_17" to="specinterface_ln0" fromId="137" toId="17">
</dataflow>
<dataflow id="139" from="empty_13" to="specinterface_ln0" fromId="130" toId="17">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="17">
</dataflow>
<dataflow id="142" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="17">
</dataflow>
<dataflow id="144" from="StgValue_143" to="specinterface_ln0" fromId="143" toId="17">
</dataflow>
<dataflow id="145" from="StgValue_143" to="specinterface_ln0" fromId="143" toId="17">
</dataflow>
<dataflow id="146" from="empty_13" to="specinterface_ln0" fromId="130" toId="17">
</dataflow>
<dataflow id="147" from="empty_13" to="specinterface_ln0" fromId="130" toId="17">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="17">
</dataflow>
<dataflow id="150" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="151" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="153" from="StgValue_152" to="store_ln0" fromId="152" toId="18">
</dataflow>
<dataflow id="154" from="indvar_flatten7" to="store_ln0" fromId="8" toId="18">
</dataflow>
<dataflow id="156" from="StgValue_155" to="store_ln56" fromId="155" toId="19">
</dataflow>
<dataflow id="157" from="r" to="store_ln56" fromId="7" toId="19">
</dataflow>
<dataflow id="158" from="StgValue_155" to="store_ln57" fromId="155" toId="20">
</dataflow>
<dataflow id="159" from="c_1" to="store_ln57" fromId="6" toId="20">
</dataflow>
<dataflow id="160" from="indvar_flatten7" to="indvar_flatten7_load" fromId="8" toId="22">
</dataflow>
<dataflow id="161" from="indvar_flatten7_load" to="icmp_ln56" fromId="22" toId="23">
</dataflow>
<dataflow id="162" from="mul_ln56_1_read" to="icmp_ln56" fromId="10" toId="23">
</dataflow>
<dataflow id="163" from="indvar_flatten7_load" to="add_ln56_1" fromId="22" toId="24">
</dataflow>
<dataflow id="165" from="StgValue_164" to="add_ln56_1" fromId="164" toId="24">
</dataflow>
<dataflow id="166" from="icmp_ln56" to="br_ln56" fromId="23" toId="25">
</dataflow>
<dataflow id="167" from="add_ln56_1" to="store_ln56" fromId="24" toId="26">
</dataflow>
<dataflow id="168" from="indvar_flatten7" to="store_ln56" fromId="8" toId="26">
</dataflow>
<dataflow id="169" from="c_1" to="c" fromId="6" toId="27">
</dataflow>
<dataflow id="170" from="c" to="zext_ln57" fromId="27" toId="28">
</dataflow>
<dataflow id="171" from="zext_ln57" to="icmp_ln57" fromId="28" toId="29">
</dataflow>
<dataflow id="172" from="cols_read" to="icmp_ln57" fromId="11" toId="29">
</dataflow>
<dataflow id="173" from="r" to="r_load" fromId="7" toId="30">
</dataflow>
<dataflow id="174" from="gmem" to="gmem_addr" fromId="79" toId="31">
</dataflow>
<dataflow id="175" from="sext_ln56_cast" to="gmem_addr" fromId="12" toId="31">
</dataflow>
<dataflow id="176" from="r_load" to="add_ln56" fromId="30" toId="32">
</dataflow>
<dataflow id="178" from="StgValue_177" to="add_ln56" fromId="177" toId="32">
</dataflow>
<dataflow id="179" from="icmp_ln57" to="select_ln56" fromId="29" toId="33">
</dataflow>
<dataflow id="180" from="c" to="select_ln56" fromId="27" toId="33">
</dataflow>
<dataflow id="181" from="StgValue_155" to="select_ln56" fromId="155" toId="33">
</dataflow>
<dataflow id="182" from="icmp_ln57" to="select_ln56_1" fromId="29" toId="34">
</dataflow>
<dataflow id="183" from="r_load" to="select_ln56_1" fromId="30" toId="34">
</dataflow>
<dataflow id="184" from="add_ln56" to="select_ln56_1" fromId="32" toId="34">
</dataflow>
<dataflow id="185" from="select_ln56_1" to="shl_ln59" fromId="34" toId="35">
</dataflow>
<dataflow id="187" from="StgValue_186" to="shl_ln59" fromId="186" toId="35">
</dataflow>
<dataflow id="188" from="select_ln56_1" to="shl_ln59_1" fromId="34" toId="36">
</dataflow>
<dataflow id="190" from="StgValue_189" to="shl_ln59_1" fromId="189" toId="36">
</dataflow>
<dataflow id="191" from="shl_ln59" to="add_ln59_1" fromId="35" toId="37">
</dataflow>
<dataflow id="192" from="shl_ln59_1" to="add_ln59_1" fromId="36" toId="37">
</dataflow>
<dataflow id="193" from="add_ln59_1" to="trunc_ln59" fromId="37" toId="38">
</dataflow>
<dataflow id="194" from="select_ln56" to="trunc_ln57" fromId="33" toId="39">
</dataflow>
<dataflow id="196" from="_ssdm_op_PartSelect.i15.i31.i32.i32" to="lshr_ln1" fromId="195" toId="40">
</dataflow>
<dataflow id="197" from="select_ln56" to="lshr_ln1" fromId="33" toId="40">
</dataflow>
<dataflow id="199" from="StgValue_198" to="lshr_ln1" fromId="198" toId="40">
</dataflow>
<dataflow id="200" from="StgValue_140" to="lshr_ln1" fromId="140" toId="40">
</dataflow>
<dataflow id="201" from="trunc_ln59" to="add_ln59" fromId="38" toId="41">
</dataflow>
<dataflow id="202" from="lshr_ln1" to="add_ln59" fromId="40" toId="41">
</dataflow>
<dataflow id="204" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_read" fromId="203" toId="42">
</dataflow>
<dataflow id="205" from="gmem_addr" to="gmem_addr_read" fromId="31" toId="42">
</dataflow>
<dataflow id="206" from="trunc_ln57" to="switch_ln59" fromId="39" toId="43">
</dataflow>
<dataflow id="208" from="StgValue_207" to="switch_ln59" fromId="207" toId="43">
</dataflow>
<dataflow id="210" from="StgValue_209" to="switch_ln59" fromId="209" toId="43">
</dataflow>
<dataflow id="212" from="StgValue_211" to="switch_ln59" fromId="211" toId="43">
</dataflow>
<dataflow id="213" from="select_ln56" to="add_ln57" fromId="33" toId="44">
</dataflow>
<dataflow id="214" from="StgValue_177" to="add_ln57" fromId="177" toId="44">
</dataflow>
<dataflow id="215" from="select_ln56_1" to="store_ln56" fromId="34" toId="45">
</dataflow>
<dataflow id="216" from="r" to="store_ln56" fromId="7" toId="45">
</dataflow>
<dataflow id="217" from="add_ln57" to="store_ln57" fromId="44" toId="46">
</dataflow>
<dataflow id="218" from="c_1" to="store_ln57" fromId="6" toId="46">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="219" toId="48">
</dataflow>
<dataflow id="222" from="VITIS_LOOP_56_3_VITIS_LOOP_57_4_str" to="specloopname_ln0" fromId="221" toId="48">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecPipeline" to="specpipeline_ln57" fromId="223" toId="49">
</dataflow>
<dataflow id="225" from="StgValue_148" to="specpipeline_ln57" fromId="148" toId="49">
</dataflow>
<dataflow id="226" from="StgValue_127" to="specpipeline_ln57" fromId="127" toId="49">
</dataflow>
<dataflow id="227" from="StgValue_127" to="specpipeline_ln57" fromId="127" toId="49">
</dataflow>
<dataflow id="228" from="StgValue_127" to="specpipeline_ln57" fromId="127" toId="49">
</dataflow>
<dataflow id="229" from="empty_13" to="specpipeline_ln57" fromId="130" toId="49">
</dataflow>
<dataflow id="230" from="add_ln59" to="zext_ln59" fromId="41" toId="50">
</dataflow>
<dataflow id="231" from="M_e_0" to="M_e_0_addr" fromId="81" toId="51">
</dataflow>
<dataflow id="233" from="StgValue_232" to="M_e_0_addr" fromId="232" toId="51">
</dataflow>
<dataflow id="234" from="zext_ln59" to="M_e_0_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="235" from="M_e_1" to="M_e_1_addr" fromId="82" toId="52">
</dataflow>
<dataflow id="236" from="StgValue_232" to="M_e_1_addr" fromId="232" toId="52">
</dataflow>
<dataflow id="237" from="zext_ln59" to="M_e_1_addr" fromId="50" toId="52">
</dataflow>
<dataflow id="238" from="M_e_2" to="M_e_2_addr" fromId="83" toId="53">
</dataflow>
<dataflow id="239" from="StgValue_232" to="M_e_2_addr" fromId="232" toId="53">
</dataflow>
<dataflow id="240" from="zext_ln59" to="M_e_2_addr" fromId="50" toId="53">
</dataflow>
<dataflow id="241" from="M_e_3" to="M_e_3_addr" fromId="84" toId="54">
</dataflow>
<dataflow id="242" from="StgValue_232" to="M_e_3_addr" fromId="232" toId="54">
</dataflow>
<dataflow id="243" from="zext_ln59" to="M_e_3_addr" fromId="50" toId="54">
</dataflow>
<dataflow id="244" from="gmem_addr_read" to="store_ln59" fromId="42" toId="55">
</dataflow>
<dataflow id="245" from="M_e_2_addr" to="store_ln59" fromId="53" toId="55">
</dataflow>
<dataflow id="246" from="gmem_addr_read" to="store_ln59" fromId="42" toId="57">
</dataflow>
<dataflow id="247" from="M_e_1_addr" to="store_ln59" fromId="52" toId="57">
</dataflow>
<dataflow id="248" from="gmem_addr_read" to="store_ln59" fromId="42" toId="59">
</dataflow>
<dataflow id="249" from="M_e_0_addr" to="store_ln59" fromId="51" toId="59">
</dataflow>
<dataflow id="250" from="gmem_addr_read" to="store_ln59" fromId="42" toId="61">
</dataflow>
<dataflow id="251" from="M_e_3_addr" to="store_ln59" fromId="54" toId="61">
</dataflow>
<dataflow id="252" from="icmp_ln56" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="253" from="icmp_ln56" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="254" from="trunc_ln57" to="StgValue_4" fromId="39" toId="4">
</dataflow>
</dataflows>


</stg>
