## Features

* Track timing information to determine whether registers could be placed
  more optimally.

## Enhancements

* Macro providing lexical binding of inputs wire names.
* Prevent multiple logic blocks from outputting to same wire.

## Cleanup

* Rename "wires" to "outputs" in API and docs.
