module not_gate (a,clk, y);
input [15:0] a, b;
output [15:0]y;
always @(posedge clk)
assign y = ~a ;
endmodule
