/*
Developer   - Sriram Venkata Krishna
Date        - 11-08-2025
Platform    - HDL Bits
*/

//018. Vector 4

module top_module 
    (
        input [7:0] in,
        output [31:0] out 
    );

    assign out = {{24{in[7]}}, in[7:0]};

endmodule
