library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

entity	translator	is
	port(
		l :				in	std_logic_vector(1 downto 0);
		r :				in	std_logic_vector(1 downto 0);
		moto_s :		out	std_logic_vector(3 downto 0) );
end	translator;

architecture	beh	of	translator	is
begin
	process(l,r)
	begin
		if l = "10" and r = "10" then
			moto_s	<=	"1010"	;
		elsif l = "10" and r = "01" then
			moto_s	<=	"1001"	;
		elsif l = "10" and (r = "00" or r = "11") then
			moto_s	<=	"1000"	;
		elsif l = "01" and r = "10" then
			moto_s	<=	"0110"	;
		elsif l = "01" and r = "01" then
			moto_s	<=	"0101"	;
		elsif l = "01" and (r = "00" or r = "11") then
			moto_s	<=	"0100"	;
		elsif (l = "00" or l = "11") and r = "10" then
			moto_s	<=	"0010"	;
		elsif (l = "00" or l = "11") and r = "01" then
			moto_s	<=	"0001"	;
		else 
			moto_s	<=	"0000"	;
		end if;
	end process;
end beh;