# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner -DCOCOTB_SIM=1 --top-module and_gate --vpi --public-flat-rw --prefix Vtop -o and_gate -LDFLAGS -Wl,-rpath,/Users/mwd/Developer/HDL/template_verilog_cocotb/.venv/lib/python3.13/site-packages/cocotb/libs -L/Users/mwd/Developer/HDL/template_verilog_cocotb/.venv/lib/python3.13/site-packages/cocotb/libs -lcocotbvpi_verilator -I/Users/mwd/Developer/HDL/template_verilog_cocotb/lib/utils -I/Users/mwd/Developer/HDL/template_verilog_cocotb/src /Users/mwd/Developer/HDL/template_verilog_cocotb/.venv/lib/python3.13/site-packages/cocotb/share/lib/verilator/verilator.cpp /Users/mwd/Developer/HDL/template_verilog_cocotb/lib/utils/utils_pkg.sv /Users/mwd/Developer/HDL/template_verilog_cocotb/src/and_gate.sv"
T      2948 30415898  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop.cpp"
T      3478 30415897  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop.h"
T      2394 30415907  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop.mk"
T       669 30415896  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop__Dpi.cpp"
T       520 30415895  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop__Dpi.h"
T      1938 30415893  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop__Syms.cpp"
T      1113 30415894  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop__Syms.h"
T      1114 30415900  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop___024root.h"
T      1369 30415904  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop___024root__DepSet_h4b98a05d__0.cpp"
T       845 30415902  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop___024root__DepSet_h4b98a05d__0__Slow.cpp"
T      6758 30415905  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop___024root__DepSet_h6944321b__0.cpp"
T      6286 30415903  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop___024root__DepSet_h6944321b__0__Slow.cpp"
T       620 30415901  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop___024root__Slow.cpp"
T       773 30415899  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop__pch.h"
T      1739 30415908  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop__ver.d"
T         0        0  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop__verFiles.dat"
T      1781 30415906  1757282390           0  1757282390           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/build/runner/Vtop_classes.mk"
S       671 30394373  1757213957           0  1757213957           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/lib/utils/utils_pkg.sv"
S       130 30394385  1757214932           0  1757214932           0 "/Users/mwd/Developer/HDL/template_verilog_cocotb/src/and_gate.sv"
S  11034320 17094831  1752632753           0  1752030146           0 "/opt/homebrew/Cellar/verilator/5.038/bin/verilator_bin"
S      6525 17094950  1752632753           0  1752030146           0 "/opt/homebrew/Cellar/verilator/5.038/share/verilator/include/verilated_std.sv"
S      2787 17094951  1752632753           0  1752030146           0 "/opt/homebrew/Cellar/verilator/5.038/share/verilator/include/verilated_std_waiver.vlt"
