digraph "CFG for 'add_uint_with_neg_flag' function" {
	label="CFG for 'add_uint_with_neg_flag' function";

	Node0xd320c0 [shape=record,label="{%4:\l  %5 = alloca i64*, align 8\l  %6 = alloca i8*, align 8\l  %7 = alloca i64, align 8\l  %8 = alloca i8, align 1\l  store i64* %0, i64** %5, align 8, !tbaa !235\l  call void @llvm.dbg.declare(metadata i64** %5, metadata !231, metadata\l... !DIExpression()), !dbg !239\l  store i8* %1, i8** %6, align 8, !tbaa !235\l  call void @llvm.dbg.declare(metadata i8** %6, metadata !232, metadata\l... !DIExpression()), !dbg !240\l  store i64 %2, i64* %7, align 8, !tbaa !241\l  call void @llvm.dbg.declare(metadata i64* %7, metadata !233, metadata\l... !DIExpression()), !dbg !243\l  %9 = zext i1 %3 to i8\l  store i8 %9, i8* %8, align 1, !tbaa !244\l  call void @llvm.dbg.declare(metadata i8* %8, metadata !234, metadata\l... !DIExpression()), !dbg !246\l  %10 = load i8*, i8** %6, align 8, !dbg !247, !tbaa !235\l  %11 = load i8, i8* %10, align 1, !dbg !247, !tbaa !244, !range !249\l  %12 = trunc i8 %11 to i1, !dbg !247\l  %13 = xor i1 %12, true, !dbg !247\l  %14 = zext i1 %13 to i32, !dbg !247\l  %15 = load i8, i8* %8, align 1, !dbg !247, !tbaa !244, !range !249\l  %16 = trunc i8 %15 to i1, !dbg !247\l  %17 = xor i1 %16, true, !dbg !247\l  %18 = zext i1 %17 to i32, !dbg !247\l  %19 = icmp eq i32 %14, %18, !dbg !247\l  br i1 %19, label %20, label %25, !dbg !250\l|{<s0>T|<s1>F}}"];
	Node0xd320c0:s0 -> Node0xd327d0;
	Node0xd320c0:s1 -> Node0xd32820;
	Node0xd327d0 [shape=record,label="{%20:\l\l  %21 = load i64, i64* %7, align 8, !dbg !251, !tbaa !241\l  %22 = load i64*, i64** %5, align 8, !dbg !253, !tbaa !235\l  %23 = load i64, i64* %22, align 8, !dbg !254, !tbaa !241\l  %24 = add i64 %23, %21, !dbg !254\l  store i64 %24, i64* %22, align 8, !dbg !254, !tbaa !241\l  br label %69, !dbg !255\l}"];
	Node0xd327d0 -> Node0xd32af0;
	Node0xd32820 [shape=record,label="{%25:\l\l  %26 = load i8*, i8** %6, align 8, !dbg !256, !tbaa !235\l  %27 = load i8, i8* %26, align 1, !dbg !258, !tbaa !244, !range !249\l  %28 = trunc i8 %27 to i1, !dbg !258\l  br i1 %28, label %29, label %34, !dbg !259\l|{<s0>T|<s1>F}}"];
	Node0xd32820:s0 -> Node0xd32870;
	Node0xd32820:s1 -> Node0xd328c0;
	Node0xd32870 [shape=record,label="{%29:\l\l  %30 = load i64*, i64** %5, align 8, !dbg !260, !tbaa !235\l  %31 = load i64, i64* %30, align 8, !dbg !261, !tbaa !241\l  %32 = sub i64 0, %31, !dbg !262\l  %33 = load i64*, i64** %5, align 8, !dbg !263, !tbaa !235\l  store i64 %32, i64* %33, align 8, !dbg !264, !tbaa !241\l  br label %34, !dbg !265\l}"];
	Node0xd32870 -> Node0xd328c0;
	Node0xd328c0 [shape=record,label="{%34:\l\l  %35 = load i8, i8* %8, align 1, !dbg !266, !tbaa !244, !range !249\l  %36 = trunc i8 %35 to i1, !dbg !266\l  br i1 %36, label %37, label %40, !dbg !268\l|{<s0>T|<s1>F}}"];
	Node0xd328c0:s0 -> Node0xd32910;
	Node0xd328c0:s1 -> Node0xd32960;
	Node0xd32910 [shape=record,label="{%37:\l\l  %38 = load i64, i64* %7, align 8, !dbg !269, !tbaa !241\l  %39 = sub i64 0, %38, !dbg !270\l  store i64 %39, i64* %7, align 8, !dbg !271, !tbaa !241\l  br label %40, !dbg !272\l}"];
	Node0xd32910 -> Node0xd32960;
	Node0xd32960 [shape=record,label="{%40:\l\l  %41 = load i64, i64* %7, align 8, !dbg !273, !tbaa !241\l  %42 = load i64*, i64** %5, align 8, !dbg !275, !tbaa !235\l  %43 = load i64, i64* %42, align 8, !dbg !276, !tbaa !241\l  %44 = icmp ult i64 %41, %43, !dbg !277\l  br i1 %44, label %45, label %50, !dbg !278\l|{<s0>T|<s1>F}}"];
	Node0xd32960:s0 -> Node0xd329b0;
	Node0xd32960:s1 -> Node0xd32a00;
	Node0xd329b0 [shape=record,label="{%45:\l\l  %46 = load i64, i64* %7, align 8, !dbg !279, !tbaa !241\l  %47 = load i64*, i64** %5, align 8, !dbg !280, !tbaa !235\l  %48 = load i64, i64* %47, align 8, !dbg !281, !tbaa !241\l  %49 = sub i64 %48, %46, !dbg !281\l  store i64 %49, i64* %47, align 8, !dbg !281, !tbaa !241\l  br label %60, !dbg !282\l}"];
	Node0xd329b0 -> Node0xd32a50;
	Node0xd32a00 [shape=record,label="{%50:\l\l  %51 = load i64, i64* %7, align 8, !dbg !283, !tbaa !241\l  %52 = load i64*, i64** %5, align 8, !dbg !285, !tbaa !235\l  %53 = load i64, i64* %52, align 8, !dbg !286, !tbaa !241\l  %54 = sub i64 %51, %53, !dbg !287\l  %55 = load i64*, i64** %5, align 8, !dbg !288, !tbaa !235\l  store i64 %54, i64* %55, align 8, !dbg !289, !tbaa !241\l  %56 = load i8, i8* %8, align 1, !dbg !290, !tbaa !244, !range !249\l  %57 = trunc i8 %56 to i1, !dbg !290\l  %58 = load i8*, i8** %6, align 8, !dbg !291, !tbaa !235\l  %59 = zext i1 %57 to i8, !dbg !292\l  store i8 %59, i8* %58, align 1, !dbg !292, !tbaa !244\l  br label %60\l}"];
	Node0xd32a00 -> Node0xd32a50;
	Node0xd32a50 [shape=record,label="{%60:\l\l  %61 = load i8*, i8** %6, align 8, !dbg !293, !tbaa !235\l  %62 = load i8, i8* %61, align 1, !dbg !295, !tbaa !244, !range !249\l  %63 = trunc i8 %62 to i1, !dbg !295\l  br i1 %63, label %64, label %69, !dbg !296\l|{<s0>T|<s1>F}}"];
	Node0xd32a50:s0 -> Node0xd32aa0;
	Node0xd32a50:s1 -> Node0xd32af0;
	Node0xd32aa0 [shape=record,label="{%64:\l\l  %65 = load i64*, i64** %5, align 8, !dbg !297, !tbaa !235\l  %66 = load i64, i64* %65, align 8, !dbg !298, !tbaa !241\l  %67 = sub i64 0, %66, !dbg !299\l  %68 = load i64*, i64** %5, align 8, !dbg !300, !tbaa !235\l  store i64 %67, i64* %68, align 8, !dbg !301, !tbaa !241\l  br label %69, !dbg !302\l}"];
	Node0xd32aa0 -> Node0xd32af0;
	Node0xd32af0 [shape=record,label="{%69:\l\l  ret void, !dbg !303\l}"];
}
