// Seed: 1189144975
module module_0 (
    input uwire id_0,
    input wor id_1,
    output supply0 id_2,
    input tri1 id_3,
    output uwire id_4,
    input uwire id_5,
    input tri1 id_6,
    output tri1 id_7
);
  assign id_4 = 1'b0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    output uwire id_2,
    input supply1 id_3
);
  parameter id_5 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1
  );
  logic id_6;
  ;
  parameter id_7 = id_5;
  always id_0 = new[id_6];
  assign id_6 = id_6;
  assign id_2 = id_3;
  assign id_0 = (id_7[-1'h0]);
endmodule
