design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/farag/open_design_environment/tools/OpenLane-2022.09.08/designs/DSM,DSM,RUN_2022.09.14_15.30.40,flow completed,0h0m34s0ms,0h0m14s0ms,-6.666666666666667,0.0165839025,-1,15.83,501.5,-1,0,0,0,0,0,0,0,-1,0,-1,-1,4195,1127,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,3091526.0,0.0,8.0,8.33,0.0,0.0,0.0,162,322,44,204,0,0,0,173,3,25,19,12,10,31,21,0,32,30,12,82,172,0,254,12517.004800000002,2.59e-05,3.76e-05,1.02e-06,3.21e-05,4.79e-05,1.96e-09,3.53e-05,5.64e-05,2.5e-09,4.25,26.0,38.46153846153846,25,AREA 0,8,15,1,28.060,27.880,0.25,0.3,sky130_fd_sc_hd,3
