//  ----------------------------------------------------------------------
//  File Name   : GenCFold/aon_iomux_reg_venusa.h
//  Description : C header file generated by Python script.
//  Author      : dlchang
//  Script Ver  : LS.AUTO_REG.2024.12.12
//  SVN Revision: Can't find <<VenusA_SoC_Memory_Mapping.xlsx>> SVN detail info,pls chk£¡£¡
//  Create Time : 2025-04-18 09:52:08
//  Comments    : 
//  ----------------------------------------------------------------------

#ifndef __AON_IOMUX_REGFILE_H__
#define __AON_IOMUX_REGFILE_H__

#include <stdint.h>

#define AON_IOMUX_PAD_AON_GPIOB_00_OFFSET           0x000
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_SR_Pos    29
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_SR_Msk    0x20000000
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_ST_Pos    28
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_ST_Msk    0x10000000
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_DRV_Pos    25
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_DRV_Msk    0x6000000
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_OUT_FRC_Pos    24
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_OUT_FRC_Msk    0x1000000
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_OUT_REG_Pos    23
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_OUT_REG_Msk    0x800000
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_OEN_FRC_Pos    22
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_OEN_FRC_Msk    0x400000
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_OEN_REG_Pos    21
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_OEN_REG_Msk    0x200000
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_IE_FRC_Pos    20
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_IE_FRC_Msk    0x100000
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_IE_REG_Pos    19
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_IE_REG_Msk    0x80000
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_PULL_FRC_Pos    18
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_PULL_FRC_Msk    0x40000
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_PULL_UP_Pos    17
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_PULL_UP_Msk    0x20000
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_PULL_DN_Pos    16
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_PULL_DN_Msk    0x10000
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_OD_EN_Pos    9
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_OD_EN_Msk    0x200
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_ANA_SEL_Pos    5
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_ANA_SEL_Msk    0x1e0
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_FSEL_Pos    0
#define AON_IOMUX_PAD_AON_GPIOB_00_PAD_AON_GPIOB_00_FSEL_Msk    0x1f

#define AON_IOMUX_PAD_AON_GPIOB_01_OFFSET           0x004
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_SR_Pos    29
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_SR_Msk    0x20000000
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_ST_Pos    28
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_ST_Msk    0x10000000
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_DRV_Pos    25
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_DRV_Msk    0x6000000
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_OUT_FRC_Pos    24
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_OUT_FRC_Msk    0x1000000
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_OUT_REG_Pos    23
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_OUT_REG_Msk    0x800000
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_OEN_FRC_Pos    22
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_OEN_FRC_Msk    0x400000
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_OEN_REG_Pos    21
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_OEN_REG_Msk    0x200000
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_IE_FRC_Pos    20
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_IE_FRC_Msk    0x100000
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_IE_REG_Pos    19
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_IE_REG_Msk    0x80000
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_PULL_FRC_Pos    18
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_PULL_FRC_Msk    0x40000
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_PULL_UP_Pos    17
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_PULL_UP_Msk    0x20000
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_PULL_DN_Pos    16
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_PULL_DN_Msk    0x10000
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_OD_EN_Pos    9
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_OD_EN_Msk    0x200
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_ANA_SEL_Pos    5
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_ANA_SEL_Msk    0x1e0
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_FSEL_Pos    0
#define AON_IOMUX_PAD_AON_GPIOB_01_PAD_AON_GPIOB_01_FSEL_Msk    0x1f

#define AON_IOMUX_PAD_AON_GPIOB_02_OFFSET           0x008
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_SR_Pos    29
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_SR_Msk    0x20000000
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_ST_Pos    28
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_ST_Msk    0x10000000
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_DRV_Pos    25
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_DRV_Msk    0x6000000
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_OUT_FRC_Pos    24
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_OUT_FRC_Msk    0x1000000
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_OUT_REG_Pos    23
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_OUT_REG_Msk    0x800000
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_OEN_FRC_Pos    22
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_OEN_FRC_Msk    0x400000
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_OEN_REG_Pos    21
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_OEN_REG_Msk    0x200000
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_IE_FRC_Pos    20
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_IE_FRC_Msk    0x100000
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_IE_REG_Pos    19
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_IE_REG_Msk    0x80000
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_PULL_FRC_Pos    18
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_PULL_FRC_Msk    0x40000
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_PULL_UP_Pos    17
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_PULL_UP_Msk    0x20000
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_PULL_DN_Pos    16
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_PULL_DN_Msk    0x10000
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_OD_EN_Pos    9
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_OD_EN_Msk    0x200
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_ANA_SEL_Pos    5
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_ANA_SEL_Msk    0x1e0
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_FSEL_Pos    0
#define AON_IOMUX_PAD_AON_GPIOB_02_PAD_AON_GPIOB_02_FSEL_Msk    0x1f

#define AON_IOMUX_PAD_AON_GPIOB_03_OFFSET           0x00C
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_SR_Pos    29
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_SR_Msk    0x20000000
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_ST_Pos    28
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_ST_Msk    0x10000000
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_DRV_Pos    25
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_DRV_Msk    0x6000000
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_OUT_FRC_Pos    24
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_OUT_FRC_Msk    0x1000000
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_OUT_REG_Pos    23
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_OUT_REG_Msk    0x800000
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_OEN_FRC_Pos    22
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_OEN_FRC_Msk    0x400000
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_OEN_REG_Pos    21
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_OEN_REG_Msk    0x200000
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_IE_FRC_Pos    20
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_IE_FRC_Msk    0x100000
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_IE_REG_Pos    19
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_IE_REG_Msk    0x80000
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_PULL_FRC_Pos    18
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_PULL_FRC_Msk    0x40000
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_PULL_UP_Pos    17
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_PULL_UP_Msk    0x20000
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_PULL_DN_Pos    16
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_PULL_DN_Msk    0x10000
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_OD_EN_Pos    9
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_OD_EN_Msk    0x200
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_ANA_SEL_Pos    5
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_ANA_SEL_Msk    0x1e0
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_FSEL_Pos    0
#define AON_IOMUX_PAD_AON_GPIOB_03_PAD_AON_GPIOB_03_FSEL_Msk    0x1f

#define AON_IOMUX_PAD_AON_GPIOB_04_OFFSET           0x010
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_SR_Pos    29
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_SR_Msk    0x20000000
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_ST_Pos    28
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_ST_Msk    0x10000000
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_DRV_Pos    25
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_DRV_Msk    0x6000000
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_OUT_FRC_Pos    24
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_OUT_FRC_Msk    0x1000000
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_OUT_REG_Pos    23
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_OUT_REG_Msk    0x800000
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_OEN_FRC_Pos    22
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_OEN_FRC_Msk    0x400000
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_OEN_REG_Pos    21
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_OEN_REG_Msk    0x200000
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_IE_FRC_Pos    20
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_IE_FRC_Msk    0x100000
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_IE_REG_Pos    19
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_IE_REG_Msk    0x80000
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_PULL_FRC_Pos    18
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_PULL_FRC_Msk    0x40000
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_PULL_UP_Pos    17
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_PULL_UP_Msk    0x20000
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_PULL_DN_Pos    16
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_PULL_DN_Msk    0x10000
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_OD_EN_Pos    9
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_OD_EN_Msk    0x200
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_ANA_SEL_Pos    5
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_ANA_SEL_Msk    0x1e0
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_FSEL_Pos    0
#define AON_IOMUX_PAD_AON_GPIOB_04_PAD_AON_GPIOB_04_FSEL_Msk    0x1f

#define AON_IOMUX_PAD_AON_GPIOB_05_OFFSET           0x014
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_SR_Pos    29
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_SR_Msk    0x20000000
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_ST_Pos    28
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_ST_Msk    0x10000000
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_DRV_Pos    25
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_DRV_Msk    0x6000000
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_OUT_FRC_Pos    24
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_OUT_FRC_Msk    0x1000000
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_OUT_REG_Pos    23
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_OUT_REG_Msk    0x800000
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_OEN_FRC_Pos    22
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_OEN_FRC_Msk    0x400000
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_OEN_REG_Pos    21
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_OEN_REG_Msk    0x200000
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_IE_FRC_Pos    20
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_IE_FRC_Msk    0x100000
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_IE_REG_Pos    19
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_IE_REG_Msk    0x80000
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_PULL_FRC_Pos    18
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_PULL_FRC_Msk    0x40000
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_PULL_UP_Pos    17
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_PULL_UP_Msk    0x20000
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_PULL_DN_Pos    16
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_PULL_DN_Msk    0x10000
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_OD_EN_Pos    9
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_OD_EN_Msk    0x200
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_ANA_SEL_Pos    5
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_ANA_SEL_Msk    0x1e0
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_FSEL_Pos    0
#define AON_IOMUX_PAD_AON_GPIOB_05_PAD_AON_GPIOB_05_FSEL_Msk    0x1f

struct AON_IOMUX_REG_PAD_AON_GPIOB_00_BITS
{
    volatile uint32_t PAD_AON_GPIOB_00_FSEL         : 5; // bit 0~4
    volatile uint32_t PAD_AON_GPIOB_00_ANA_SEL      : 4; // bit 5~8
    volatile uint32_t PAD_AON_GPIOB_00_OD_EN        : 1; // bit 9~9
    volatile uint32_t RESV_10_15                    : 6; // bit 10~15
    volatile uint32_t PAD_AON_GPIOB_00_PULL_DN      : 1; // bit 16~16
    volatile uint32_t PAD_AON_GPIOB_00_PULL_UP      : 1; // bit 17~17
    volatile uint32_t PAD_AON_GPIOB_00_PULL_FRC     : 1; // bit 18~18
    volatile uint32_t PAD_AON_GPIOB_00_IE_REG       : 1; // bit 19~19
    volatile uint32_t PAD_AON_GPIOB_00_IE_FRC       : 1; // bit 20~20
    volatile uint32_t PAD_AON_GPIOB_00_OEN_REG      : 1; // bit 21~21
    volatile uint32_t PAD_AON_GPIOB_00_OEN_FRC      : 1; // bit 22~22
    volatile uint32_t PAD_AON_GPIOB_00_OUT_REG      : 1; // bit 23~23
    volatile uint32_t PAD_AON_GPIOB_00_OUT_FRC      : 1; // bit 24~24
    volatile uint32_t PAD_AON_GPIOB_00_DRV          : 2; // bit 25~26
    volatile uint32_t RESV_27_27                    : 1; // bit 27~27
    volatile uint32_t PAD_AON_GPIOB_00_ST           : 1; // bit 28~28
    volatile uint32_t PAD_AON_GPIOB_00_SR           : 1; // bit 29~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union AON_IOMUX_REG_PAD_AON_GPIOB_00 {
    volatile uint32_t                               all;
    struct AON_IOMUX_REG_PAD_AON_GPIOB_00_BITS      bit;
};

struct AON_IOMUX_REG_PAD_AON_GPIOB_01_BITS
{
    volatile uint32_t PAD_AON_GPIOB_01_FSEL         : 5; // bit 0~4
    volatile uint32_t PAD_AON_GPIOB_01_ANA_SEL      : 4; // bit 5~8
    volatile uint32_t PAD_AON_GPIOB_01_OD_EN        : 1; // bit 9~9
    volatile uint32_t RESV_10_15                    : 6; // bit 10~15
    volatile uint32_t PAD_AON_GPIOB_01_PULL_DN      : 1; // bit 16~16
    volatile uint32_t PAD_AON_GPIOB_01_PULL_UP      : 1; // bit 17~17
    volatile uint32_t PAD_AON_GPIOB_01_PULL_FRC     : 1; // bit 18~18
    volatile uint32_t PAD_AON_GPIOB_01_IE_REG       : 1; // bit 19~19
    volatile uint32_t PAD_AON_GPIOB_01_IE_FRC       : 1; // bit 20~20
    volatile uint32_t PAD_AON_GPIOB_01_OEN_REG      : 1; // bit 21~21
    volatile uint32_t PAD_AON_GPIOB_01_OEN_FRC      : 1; // bit 22~22
    volatile uint32_t PAD_AON_GPIOB_01_OUT_REG      : 1; // bit 23~23
    volatile uint32_t PAD_AON_GPIOB_01_OUT_FRC      : 1; // bit 24~24
    volatile uint32_t PAD_AON_GPIOB_01_DRV          : 2; // bit 25~26
    volatile uint32_t RESV_27_27                    : 1; // bit 27~27
    volatile uint32_t PAD_AON_GPIOB_01_ST           : 1; // bit 28~28
    volatile uint32_t PAD_AON_GPIOB_01_SR           : 1; // bit 29~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union AON_IOMUX_REG_PAD_AON_GPIOB_01 {
    volatile uint32_t                               all;
    struct AON_IOMUX_REG_PAD_AON_GPIOB_01_BITS      bit;
};

struct AON_IOMUX_REG_PAD_AON_GPIOB_02_BITS
{
    volatile uint32_t PAD_AON_GPIOB_02_FSEL         : 5; // bit 0~4
    volatile uint32_t PAD_AON_GPIOB_02_ANA_SEL      : 4; // bit 5~8
    volatile uint32_t PAD_AON_GPIOB_02_OD_EN        : 1; // bit 9~9
    volatile uint32_t RESV_10_15                    : 6; // bit 10~15
    volatile uint32_t PAD_AON_GPIOB_02_PULL_DN      : 1; // bit 16~16
    volatile uint32_t PAD_AON_GPIOB_02_PULL_UP      : 1; // bit 17~17
    volatile uint32_t PAD_AON_GPIOB_02_PULL_FRC     : 1; // bit 18~18
    volatile uint32_t PAD_AON_GPIOB_02_IE_REG       : 1; // bit 19~19
    volatile uint32_t PAD_AON_GPIOB_02_IE_FRC       : 1; // bit 20~20
    volatile uint32_t PAD_AON_GPIOB_02_OEN_REG      : 1; // bit 21~21
    volatile uint32_t PAD_AON_GPIOB_02_OEN_FRC      : 1; // bit 22~22
    volatile uint32_t PAD_AON_GPIOB_02_OUT_REG      : 1; // bit 23~23
    volatile uint32_t PAD_AON_GPIOB_02_OUT_FRC      : 1; // bit 24~24
    volatile uint32_t PAD_AON_GPIOB_02_DRV          : 2; // bit 25~26
    volatile uint32_t RESV_27_27                    : 1; // bit 27~27
    volatile uint32_t PAD_AON_GPIOB_02_ST           : 1; // bit 28~28
    volatile uint32_t PAD_AON_GPIOB_02_SR           : 1; // bit 29~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union AON_IOMUX_REG_PAD_AON_GPIOB_02 {
    volatile uint32_t                               all;
    struct AON_IOMUX_REG_PAD_AON_GPIOB_02_BITS      bit;
};

struct AON_IOMUX_REG_PAD_AON_GPIOB_03_BITS
{
    volatile uint32_t PAD_AON_GPIOB_03_FSEL         : 5; // bit 0~4
    volatile uint32_t PAD_AON_GPIOB_03_ANA_SEL      : 4; // bit 5~8
    volatile uint32_t PAD_AON_GPIOB_03_OD_EN        : 1; // bit 9~9
    volatile uint32_t RESV_10_15                    : 6; // bit 10~15
    volatile uint32_t PAD_AON_GPIOB_03_PULL_DN      : 1; // bit 16~16
    volatile uint32_t PAD_AON_GPIOB_03_PULL_UP      : 1; // bit 17~17
    volatile uint32_t PAD_AON_GPIOB_03_PULL_FRC     : 1; // bit 18~18
    volatile uint32_t PAD_AON_GPIOB_03_IE_REG       : 1; // bit 19~19
    volatile uint32_t PAD_AON_GPIOB_03_IE_FRC       : 1; // bit 20~20
    volatile uint32_t PAD_AON_GPIOB_03_OEN_REG      : 1; // bit 21~21
    volatile uint32_t PAD_AON_GPIOB_03_OEN_FRC      : 1; // bit 22~22
    volatile uint32_t PAD_AON_GPIOB_03_OUT_REG      : 1; // bit 23~23
    volatile uint32_t PAD_AON_GPIOB_03_OUT_FRC      : 1; // bit 24~24
    volatile uint32_t PAD_AON_GPIOB_03_DRV          : 2; // bit 25~26
    volatile uint32_t RESV_27_27                    : 1; // bit 27~27
    volatile uint32_t PAD_AON_GPIOB_03_ST           : 1; // bit 28~28
    volatile uint32_t PAD_AON_GPIOB_03_SR           : 1; // bit 29~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union AON_IOMUX_REG_PAD_AON_GPIOB_03 {
    volatile uint32_t                               all;
    struct AON_IOMUX_REG_PAD_AON_GPIOB_03_BITS      bit;
};

struct AON_IOMUX_REG_PAD_AON_GPIOB_04_BITS
{
    volatile uint32_t PAD_AON_GPIOB_04_FSEL         : 5; // bit 0~4
    volatile uint32_t PAD_AON_GPIOB_04_ANA_SEL      : 4; // bit 5~8
    volatile uint32_t PAD_AON_GPIOB_04_OD_EN        : 1; // bit 9~9
    volatile uint32_t RESV_10_15                    : 6; // bit 10~15
    volatile uint32_t PAD_AON_GPIOB_04_PULL_DN      : 1; // bit 16~16
    volatile uint32_t PAD_AON_GPIOB_04_PULL_UP      : 1; // bit 17~17
    volatile uint32_t PAD_AON_GPIOB_04_PULL_FRC     : 1; // bit 18~18
    volatile uint32_t PAD_AON_GPIOB_04_IE_REG       : 1; // bit 19~19
    volatile uint32_t PAD_AON_GPIOB_04_IE_FRC       : 1; // bit 20~20
    volatile uint32_t PAD_AON_GPIOB_04_OEN_REG      : 1; // bit 21~21
    volatile uint32_t PAD_AON_GPIOB_04_OEN_FRC      : 1; // bit 22~22
    volatile uint32_t PAD_AON_GPIOB_04_OUT_REG      : 1; // bit 23~23
    volatile uint32_t PAD_AON_GPIOB_04_OUT_FRC      : 1; // bit 24~24
    volatile uint32_t PAD_AON_GPIOB_04_DRV          : 2; // bit 25~26
    volatile uint32_t RESV_27_27                    : 1; // bit 27~27
    volatile uint32_t PAD_AON_GPIOB_04_ST           : 1; // bit 28~28
    volatile uint32_t PAD_AON_GPIOB_04_SR           : 1; // bit 29~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union AON_IOMUX_REG_PAD_AON_GPIOB_04 {
    volatile uint32_t                               all;
    struct AON_IOMUX_REG_PAD_AON_GPIOB_04_BITS      bit;
};

struct AON_IOMUX_REG_PAD_AON_GPIOB_05_BITS
{
    volatile uint32_t PAD_AON_GPIOB_05_FSEL         : 5; // bit 0~4
    volatile uint32_t PAD_AON_GPIOB_05_ANA_SEL      : 4; // bit 5~8
    volatile uint32_t PAD_AON_GPIOB_05_OD_EN        : 1; // bit 9~9
    volatile uint32_t RESV_10_15                    : 6; // bit 10~15
    volatile uint32_t PAD_AON_GPIOB_05_PULL_DN      : 1; // bit 16~16
    volatile uint32_t PAD_AON_GPIOB_05_PULL_UP      : 1; // bit 17~17
    volatile uint32_t PAD_AON_GPIOB_05_PULL_FRC     : 1; // bit 18~18
    volatile uint32_t PAD_AON_GPIOB_05_IE_REG       : 1; // bit 19~19
    volatile uint32_t PAD_AON_GPIOB_05_IE_FRC       : 1; // bit 20~20
    volatile uint32_t PAD_AON_GPIOB_05_OEN_REG      : 1; // bit 21~21
    volatile uint32_t PAD_AON_GPIOB_05_OEN_FRC      : 1; // bit 22~22
    volatile uint32_t PAD_AON_GPIOB_05_OUT_REG      : 1; // bit 23~23
    volatile uint32_t PAD_AON_GPIOB_05_OUT_FRC      : 1; // bit 24~24
    volatile uint32_t PAD_AON_GPIOB_05_DRV          : 2; // bit 25~26
    volatile uint32_t RESV_27_27                    : 1; // bit 27~27
    volatile uint32_t PAD_AON_GPIOB_05_ST           : 1; // bit 28~28
    volatile uint32_t PAD_AON_GPIOB_05_SR           : 1; // bit 29~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union AON_IOMUX_REG_PAD_AON_GPIOB_05 {
    volatile uint32_t                               all;
    struct AON_IOMUX_REG_PAD_AON_GPIOB_05_BITS      bit;
};

typedef struct
{
    union AON_IOMUX_REG_PAD_AON_GPIOB_00            REG_PAD_AON_GPIOB_00; // 0x000
    union AON_IOMUX_REG_PAD_AON_GPIOB_01            REG_PAD_AON_GPIOB_01; // 0x004
    union AON_IOMUX_REG_PAD_AON_GPIOB_02            REG_PAD_AON_GPIOB_02; // 0x008
    union AON_IOMUX_REG_PAD_AON_GPIOB_03            REG_PAD_AON_GPIOB_03; // 0x00C
    union AON_IOMUX_REG_PAD_AON_GPIOB_04            REG_PAD_AON_GPIOB_04; // 0x010
    union AON_IOMUX_REG_PAD_AON_GPIOB_05            REG_PAD_AON_GPIOB_05; // 0x014
} AON_IOMUX_RegDef;


#endif // __AON_IOMUX_REGFILE_H__

