`timescale 1ns / 1ps

module slidingWindowAXIBRAM
    parameter int DATA_WIDTH = 8,
    parameter int ROW_LENGTH = 640,
    parameter bit PADDING = 0
) (
    input logic clk,
    input logic rstn,

    input logic [DATA_WIDTH-1:0] s_axis_tdata,
    input logic s_axis_tvalid,
    input logic s_axis_tuser,
    output logic s_axis_tready,

    output logic [DATA_WIDTH-1:0] m_axis_tdata [0:2] [0:2],
    output logic m_axis_tvalid,
    input logic m_axis_tready

);

    logic [31:0] pixel_count;


    logic pending;
    logic en;
    logic [$clog2(ROW_LENGTH)-1 : 0] live_col;
    logic [$clog2(ROW_LENGTH)-1 : 0] live_row;
    logic window_valid;
    logic interior;

    assign s_axis_tready = m_axis_tready;
    assign en = s_axis_tvalid && s_axis_tready;

    always_ff @(posedge clk or negedge rstn) begin
        if (!rstn) begin
            pending <= 1'b0;
        end else if (en) begin
            pending <= 1'b1;
        end else if (m_axis_tvalid && m_axis_tready) begin
            pending <= 1'b0;
        end
    end




    always_ff @(posedge clk or negedge rstn) begin
        if (!rstn) begin
            pixel_count <= '0;
        end else begin
            if (en && s_axis_tuser) begin
                pixel_count <= 1;
            end else if (en && ~s_axis_tuser) begin
                pixel_count <= pixel_count + 1'b1;
            end
        end
    end


    assign m_axis_tvalid = window_valid && pending && (PADDING || interior);
    always_ff @(posedge clk or negedge rstn) begin
        if (!rstn) begin
            live_row <= '0;
        end else begin
            if (en) begin
                if (live_col == ROW_LENGTH-1) begin
                    live_row <= live_row + 1;
                end
            end
        end
    end

    assign window_valid = (pixel_count >= ROW_LENGTH + 4);

    always_ff @(posedge clk or negedge rstn) begin
        if (!rstn) begin
            live_col <= '0;
        end else begin
            if (en) begin
                if (live_col == ROW_LENGTH - 1) begin
                    live_col <= '0;
                end else begin
                    live_col <= live_col + 1;
                end
            end
        end
    end

    logic [DATA_WIDTH-1:0] line_out_1;
    logic [DATA_WIDTH-1:0] line_out_2;

    lineBufferAXIBRAM
        .DATA_WIDTH(DATA_WIDTH),
        .ROW_LENGTH(ROW_LENGTH)
    ) buffer1 (
        .clk(clk),
        .rstn(rstn),
        .wr_en(en),
        .data_in(s_axis_tdata),
        .data_out(line_out_1)
    );

    lineBufferAXIBRAM
        .DATA_WIDTH(DATA_WIDTH),
        .ROW_LENGTH(ROW_LENGTH)
    ) buffer2 (
        .clk(clk),
        .rstn(rstn),
        .wr_en(en),
        .data_in(line_out_1),
        .data_out(line_out_2)
    );

    logic [DATA_WIDTH-1:0] reg_row_1 [0:2];
    logic [DATA_WIDTH-1:0] reg_row_2 [0:2];
    logic [DATA_WIDTH-1:0] reg_row_3 [0:2];

    logic [DATA_WIDTH-1:0] s_axis_tdata_delay;
    logic [DATA_WIDTH-1:0] s_axis_tdata_delay2;
    logic [DATA_WIDTH-1:0] line_out_1_delay;
    always_ff @(posedge clk or negedge rstn) begin
        if (!rstn) begin
            s_axis_tdata_delay <= '0;
            s_axis_tdata_delay2 <= '0;
            line_out_1_delay <= '0;
        end else if (en) begin
            s_axis_tdata_delay <= s_axis_tdata;
            s_axis_tdata_delay2 <= s_axis_tdata_delay;
            line_out_1_delay <= line_out_1;
        end
    end


    always_ff @(posedge clk or negedge rstn) begin
        if (!rstn) begin
            for (int i = 0; i < 3; i++) begin
                reg_row_1[i] <= '0;
                reg_row_2[i] <= '0;
                reg_row_3[i] <= '0;
            end
        end else if (en) begin
            reg_row_1[0] <= s_axis_tdata_delay2;
            reg_row_1[1] <= reg_row_1[0];
            reg_row_1[2] <= reg_row_1[1];

            reg_row_2[0] <= line_out_1_delay;
            reg_row_2[1] <= reg_row_2[0];
            reg_row_2[2] <= reg_row_2[1];

            reg_row_3[0] <= line_out_2;
            reg_row_3[1] <= reg_row_3[0];
            reg_row_3[2] <= reg_row_3[1];
        end
    end

    int center_index;
    logic [$clog2(ROW_LENGTH)-1:0] center_row, center_col;
    logic right_ok, left_ok, top_ok, bottom_ok;
    always_comb begin
        center_index = pixel_count - (ROW_LENGTH + 4);
        if (center_index >= 0) begin
            center_row = center_index / ROW_LENGTH;
            center_col = center_index % ROW_LENGTH;
        end else begin
            center_row = '0;
            center_col = '0;
        end
    end


    assign right_ok = (center_col <= ROW_LENGTH - 2);
    assign left_ok  = (center_col >= 1);
    assign top_ok   = (center_row >= 1);
    assign bottom_ok = (center_row <= ROW_LENGTH - 2);
    assign interior = (top_ok && bottom_ok && left_ok && right_ok);
    always_comb begin
        m_axis_tdata[0][0] = (top_ok && left_ok)  ? reg_row_3[2] : '0;
        m_axis_tdata[0][1] = (top_ok)             ? reg_row_3[1] : '0;
        m_axis_tdata[0][2] = (top_ok && right_ok) ? reg_row_3[0] : '0;

        m_axis_tdata[1][0] = (left_ok)  ? reg_row_2[2] : '0;
        m_axis_tdata[1][1] = reg_row_2[1];
        m_axis_tdata[1][2] = (right_ok) ? reg_row_2[0] : '0;

        m_axis_tdata[2][0] = (left_ok && bottom_ok)  ? reg_row_1[2] : '0;
        m_axis_tdata[2][1] = (bottom_ok)             ? reg_row_1[1] : '0;
        m_axis_tdata[2][2] = (right_ok && bottom_ok) ? reg_row_1[0] : '0;
    end
endmodule
