

================================================================
== Vitis HLS Report for 'accelerator_controller_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Thu Mar  6 16:55:24 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xor_distributed_hyw
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.699 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        4|        4|  40.000 ns|  40.000 ns|    3|    3|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    126|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     90|    -|
|Register         |        -|    -|     102|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     102|    216|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_206_p2       |         +|   0|  0|   9|           2|           1|
    |icmp_ln26_fu_200_p2      |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln27_fu_245_p2      |      icmp|   0|  0|   9|           2|           1|
    |select_ln27_1_fu_281_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln27_2_fu_288_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln27_3_fu_295_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln27_4_fu_302_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln27_5_fu_309_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln27_fu_274_p3    |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 126|          13|         103|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_1             |   9|          2|    2|          4|
    |array_back1_bias_change_1_fu_62  |   9|          2|   16|         32|
    |array_back1_bias_change_fu_58    |   9|          2|   16|         32|
    |n_fu_54                          |   9|          2|    2|          4|
    |w1_local_4_fu_78                 |   9|          2|   16|         32|
    |w1_local_5_fu_66                 |   9|          2|   16|         32|
    |w1_local_6_fu_70                 |   9|          2|   16|         32|
    |w1_local_fu_74                   |   9|          2|   16|         32|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  90|         20|  102|        204|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |array_back1_bias_change_1_fu_62  |  16|   0|   16|          0|
    |array_back1_bias_change_fu_58    |  16|   0|   16|          0|
    |icmp_ln27_reg_443                |   1|   0|    1|          0|
    |n_fu_54                          |   2|   0|    2|          0|
    |w1_local_4_fu_78                 |  16|   0|   16|          0|
    |w1_local_5_fu_66                 |  16|   0|   16|          0|
    |w1_local_6_fu_70                 |  16|   0|   16|          0|
    |w1_local_fu_74                   |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 102|   0|  102|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_26_1|  return value|
|w1_address0                           |  out|    2|   ap_memory|                                               w1|         array|
|w1_ce0                                |  out|    1|   ap_memory|                                               w1|         array|
|w1_q0                                 |   in|   16|   ap_memory|                                               w1|         array|
|w1_address1                           |  out|    2|   ap_memory|                                               w1|         array|
|w1_ce1                                |  out|    1|   ap_memory|                                               w1|         array|
|w1_q1                                 |   in|   16|   ap_memory|                                               w1|         array|
|bias_1_address0                       |  out|    1|   ap_memory|                                           bias_1|         array|
|bias_1_ce0                            |  out|    1|   ap_memory|                                           bias_1|         array|
|bias_1_q0                             |   in|   16|   ap_memory|                                           bias_1|         array|
|w1_local_4_out                        |  out|   16|      ap_vld|                                   w1_local_4_out|       pointer|
|w1_local_4_out_ap_vld                 |  out|    1|      ap_vld|                                   w1_local_4_out|       pointer|
|w1_local_out                          |  out|   16|      ap_vld|                                     w1_local_out|       pointer|
|w1_local_out_ap_vld                   |  out|    1|      ap_vld|                                     w1_local_out|       pointer|
|w1_local_6_out                        |  out|   16|      ap_vld|                                   w1_local_6_out|       pointer|
|w1_local_6_out_ap_vld                 |  out|    1|      ap_vld|                                   w1_local_6_out|       pointer|
|w1_local_5_out                        |  out|   16|      ap_vld|                                   w1_local_5_out|       pointer|
|w1_local_5_out_ap_vld                 |  out|    1|      ap_vld|                                   w1_local_5_out|       pointer|
|array_back1_bias_change_1_out         |  out|   16|      ap_vld|                    array_back1_bias_change_1_out|       pointer|
|array_back1_bias_change_1_out_ap_vld  |  out|    1|      ap_vld|                    array_back1_bias_change_1_out|       pointer|
|array_back1_bias_change_out           |  out|   16|      ap_vld|                      array_back1_bias_change_out|       pointer|
|array_back1_bias_change_out_ap_vld    |  out|    1|      ap_vld|                      array_back1_bias_change_out|       pointer|
+--------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

