# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"decoder_fast_tb_time_synth.v" \
"../../../../../pdp_test_proj.srcs/sources_1/new/decoder_fast_32b.v" \
"../../../../../pdp_test_proj.srcs/sim_1/new/decoder_fast_tb.v" \

# Do not sort compile order
nosort
