

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_readImg'
================================================================
* Date:           Thu Apr 11 18:16:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       pipeline_unroll_2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.956 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readImg  |        8|        8|         2|          1|          1|     8|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2D0.cpp:12]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%img_inT = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 6 'alloca' 'img_inT' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%img_inT_1 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 7 'alloca' 'img_inT_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%img_inT_2 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 8 'alloca' 'img_inT_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%img_inT_3 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 9 'alloca' 'img_inT_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%img_inT_4 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 10 'alloca' 'img_inT_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%img_inT_5 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 11 'alloca' 'img_inT_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%img_inT_6 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 12 'alloca' 'img_inT_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%img_inT_7 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 13 'alloca' 'img_inT_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%img_inT_8 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 14 'alloca' 'img_inT_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_inT_9 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 15 'alloca' 'img_inT_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%img_inT_10 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 16 'alloca' 'img_inT_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%img_inT_11 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 17 'alloca' 'img_inT_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%img_inT_12 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 18 'alloca' 'img_inT_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img_inT_13 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 19 'alloca' 'img_inT_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%img_inT_14 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 20 'alloca' 'img_inT_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_inT_15 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 21 'alloca' 'img_inT_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln12 = store i5 0, i5 %i" [conv2D0.cpp:12]   --->   Operation 23 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [conv2D0.cpp:12]   --->   Operation 25 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_2, i32 4" [conv2D0.cpp:12]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %tmp, void %for.inc.split, void %for.inc12.0.preheader.exitStub" [conv2D0.cpp:12]   --->   Operation 27 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i5 %i_2" [conv2D0.cpp:12]   --->   Operation 28 'zext' 'zext_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i5 %i_2" [conv2D0.cpp:12]   --->   Operation 29 'trunc' 'trunc_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln12 = or i4 %trunc_ln12, i4 1" [conv2D0.cpp:12]   --->   Operation 30 'or' 'or_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i4 %or_ln12" [conv2D0.cpp:12]   --->   Operation 31 'zext' 'zext_ln12_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%img_in_addr = getelementptr i8 %img_in, i64 0, i64 %zext_ln12" [conv2D0.cpp:15]   --->   Operation 32 'getelementptr' 'img_in_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%img_inT_16 = load i4 %img_in_addr" [conv2D0.cpp:15]   --->   Operation 33 'load' 'img_inT_16' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%img_in_addr_1 = getelementptr i8 %img_in, i64 0, i64 %zext_ln12_1" [conv2D0.cpp:15]   --->   Operation 34 'getelementptr' 'img_in_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%img_inT_17 = load i4 %img_in_addr_1" [conv2D0.cpp:15]   --->   Operation 35 'load' 'img_inT_17' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (1.88ns)   --->   "%switch_ln15 = switch i4 %trunc_ln12, void %arrayidx2.1.case.15, i4 0, void %for.inc.split.arrayidx2.1.exit_crit_edge4, i4 2, void %arrayidx2.1.case.3, i4 4, void %arrayidx2.1.case.5, i4 6, void %arrayidx2.1.case.7, i4 8, void %arrayidx2.1.case.9, i4 10, void %arrayidx2.1.case.11, i4 12, void %for.inc.split.arrayidx2.1.exit_crit_edge" [conv2D0.cpp:15]   --->   Operation 36 'switch' 'switch_ln15' <Predicate = (!tmp)> <Delay = 1.88>
ST_1 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln12 = add i5 %i_2, i5 2" [conv2D0.cpp:12]   --->   Operation 37 'add' 'add_ln12' <Predicate = (!tmp)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln12 = store i5 %add_ln12, i5 %i" [conv2D0.cpp:12]   --->   Operation 38 'store' 'store_ln12' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [conv2D0.cpp:12]   --->   Operation 39 'br' 'br_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%img_inT_load = load i8 %img_inT"   --->   Operation 69 'load' 'img_inT_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%img_inT_1_load = load i8 %img_inT_1"   --->   Operation 70 'load' 'img_inT_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%img_inT_2_load = load i8 %img_inT_2"   --->   Operation 71 'load' 'img_inT_2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%img_inT_3_load = load i8 %img_inT_3"   --->   Operation 72 'load' 'img_inT_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%img_inT_4_load = load i8 %img_inT_4"   --->   Operation 73 'load' 'img_inT_4_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%img_inT_5_load = load i8 %img_inT_5"   --->   Operation 74 'load' 'img_inT_5_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%img_inT_6_load = load i8 %img_inT_6"   --->   Operation 75 'load' 'img_inT_6_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%img_inT_7_load = load i8 %img_inT_7"   --->   Operation 76 'load' 'img_inT_7_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%img_inT_8_load = load i8 %img_inT_8"   --->   Operation 77 'load' 'img_inT_8_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%img_inT_9_load = load i8 %img_inT_9"   --->   Operation 78 'load' 'img_inT_9_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%img_inT_10_load = load i8 %img_inT_10"   --->   Operation 79 'load' 'img_inT_10_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%img_inT_11_load = load i8 %img_inT_11"   --->   Operation 80 'load' 'img_inT_11_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%img_inT_12_load = load i8 %img_inT_12"   --->   Operation 81 'load' 'img_inT_12_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%img_inT_13_load = load i8 %img_inT_13"   --->   Operation 82 'load' 'img_inT_13_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%img_inT_14_load = load i8 %img_inT_14"   --->   Operation 83 'load' 'img_inT_14_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%img_inT_15_load = load i8 %img_inT_15"   --->   Operation 84 'load' 'img_inT_15_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_15_out, i8 %img_inT_15_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_14_out, i8 %img_inT_14_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_13_out, i8 %img_inT_13_load"   --->   Operation 87 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_12_out, i8 %img_inT_12_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_11_out, i8 %img_inT_11_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_10_out, i8 %img_inT_10_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_9_out, i8 %img_inT_9_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_8_out, i8 %img_inT_8_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_7_out, i8 %img_inT_7_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_6_out, i8 %img_inT_6_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_5_out, i8 %img_inT_5_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_4_out, i8 %img_inT_4_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_3_out, i8 %img_inT_3_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_2_out, i8 %img_inT_2_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_1_out, i8 %img_inT_1_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_out, i8 %img_inT_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:13]   --->   Operation 40 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [conv2D0.cpp:8]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [conv2D0.cpp:12]   --->   Operation 42 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (2.32ns)   --->   "%img_inT_16 = load i4 %img_in_addr" [conv2D0.cpp:15]   --->   Operation 43 'load' 'img_inT_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 44 [1/2] (2.32ns)   --->   "%img_inT_17 = load i4 %img_in_addr_1" [conv2D0.cpp:15]   --->   Operation 44 'load' 'img_inT_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_13" [conv2D0.cpp:8]   --->   Operation 45 'store' 'store_ln8' <Predicate = (trunc_ln12 == 12)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_12" [conv2D0.cpp:8]   --->   Operation 46 'store' 'store_ln8' <Predicate = (trunc_ln12 == 12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 47 'br' 'br_ln15' <Predicate = (trunc_ln12 == 12)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_11" [conv2D0.cpp:8]   --->   Operation 48 'store' 'store_ln8' <Predicate = (trunc_ln12 == 10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_10" [conv2D0.cpp:8]   --->   Operation 49 'store' 'store_ln8' <Predicate = (trunc_ln12 == 10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 50 'br' 'br_ln15' <Predicate = (trunc_ln12 == 10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_9" [conv2D0.cpp:8]   --->   Operation 51 'store' 'store_ln8' <Predicate = (trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_8" [conv2D0.cpp:8]   --->   Operation 52 'store' 'store_ln8' <Predicate = (trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 53 'br' 'br_ln15' <Predicate = (trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_7" [conv2D0.cpp:8]   --->   Operation 54 'store' 'store_ln8' <Predicate = (trunc_ln12 == 6)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_6" [conv2D0.cpp:8]   --->   Operation 55 'store' 'store_ln8' <Predicate = (trunc_ln12 == 6)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 56 'br' 'br_ln15' <Predicate = (trunc_ln12 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_5" [conv2D0.cpp:8]   --->   Operation 57 'store' 'store_ln8' <Predicate = (trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_4" [conv2D0.cpp:8]   --->   Operation 58 'store' 'store_ln8' <Predicate = (trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 59 'br' 'br_ln15' <Predicate = (trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_3" [conv2D0.cpp:8]   --->   Operation 60 'store' 'store_ln8' <Predicate = (trunc_ln12 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_2" [conv2D0.cpp:8]   --->   Operation 61 'store' 'store_ln8' <Predicate = (trunc_ln12 == 2)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 62 'br' 'br_ln15' <Predicate = (trunc_ln12 == 2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_1" [conv2D0.cpp:8]   --->   Operation 63 'store' 'store_ln8' <Predicate = (trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT" [conv2D0.cpp:8]   --->   Operation 64 'store' 'store_ln8' <Predicate = (trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 65 'br' 'br_ln15' <Predicate = (trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_17, i8 %img_inT_15" [conv2D0.cpp:8]   --->   Operation 66 'store' 'store_ln8' <Predicate = (trunc_ln12 != 0 & trunc_ln12 != 2 & trunc_ln12 != 4 & trunc_ln12 != 6 & trunc_ln12 != 8 & trunc_ln12 != 10 & trunc_ln12 != 12)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_14" [conv2D0.cpp:8]   --->   Operation 67 'store' 'store_ln8' <Predicate = (trunc_ln12 != 0 & trunc_ln12 != 2 & trunc_ln12 != 4 & trunc_ln12 != 6 & trunc_ln12 != 8 & trunc_ln12 != 10 & trunc_ln12 != 12)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.1.exit" [conv2D0.cpp:15]   --->   Operation 68 'br' 'br_ln15' <Predicate = (trunc_ln12 != 0 & trunc_ln12 != 2 & trunc_ln12 != 4 & trunc_ln12 != 6 & trunc_ln12 != 8 & trunc_ln12 != 10 & trunc_ln12 != 12)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln12', conv2D0.cpp:12) of constant 0 on local variable 'i', conv2D0.cpp:12 [36]  (1.588 ns)
	'load' operation 5 bit ('i', conv2D0.cpp:12) on local variable 'i', conv2D0.cpp:12 [39]  (0.000 ns)
	'add' operation 5 bit ('add_ln12', conv2D0.cpp:12) [88]  (1.780 ns)
	'store' operation 0 bit ('store_ln12', conv2D0.cpp:12) of variable 'add_ln12', conv2D0.cpp:12 on local variable 'i', conv2D0.cpp:12 [89]  (1.588 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('img_inT', conv2D0.cpp:15) on array 'img_in' [53]  (2.322 ns)
	'store' operation 0 bit ('store_ln8', conv2D0.cpp:8) of variable 'img_inT', conv2D0.cpp:15 on local variable 'img_inT', conv2D0.cpp:8 [72]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
