###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.188.128)
#  Generated on:      Fri Oct  6 01:32:00 2023
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: scan_clk
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 14
Nr. of Sinks                   : 353
Nr. of Buffer                  : 72
Nr. of Level (including gates) : 16
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): rx/deserial/parity_reg/CK 1578.5(ps)
Min trig. edge delay at sink(R): fifo/fifo_rd/bin_cnt_reg[3]/CK 1444(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1444~1578.5(ps)        0~0(ps)             
Fall Phase Delay               : 1497.5~1711.7(ps)      0~0(ps)             
Trig. Edge Skew                : 134.5(ps)              200(ps)             
Rise Skew                      : 134.5(ps)              
Fall Skew                      : 214.2(ps)              
Max. Rise Buffer Tran          : 172.1(ps)              50(ps)              
Max. Fall Buffer Tran          : 125(ps)                50(ps)              
Max. Rise Sink Tran            : 59.1(ps)               50(ps)              
Max. Fall Sink Tran            : 57.1(ps)               50(ps)              
Min. Rise Buffer Tran          : 20.4(ps)               0(ps)               
Min. Fall Buffer Tran          : 18(ps)                 0(ps)               
Min. Rise Sink Tran            : 38.3(ps)               0(ps)               
Min. Fall Sink Tran            : 34.9(ps)               0(ps)               

view setup1_analysis_view : skew = 134.5ps (required = 200ps)
view setup2_analysis_view : skew = 134.5ps (required = 200ps)
view setup3_analysis_view : skew = 134.5ps (required = 200ps)
view hold1_analysis_view : skew = 33.4ps (required = 200ps)
view hold2_analysis_view : skew = 33.4ps (required = 200ps)
view hold3_analysis_view : skew = 33.4ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
uart_clock__L1_I0/A              [118.5 106.4](ps)      50(ps)              
scan_clk__L5_I1/A                [59.2 54.6](ps)        50(ps)              
scan_clk__L5_I0/A                [59.2 54.6](ps)        50(ps)              
uart_clock__L2_I0/A              [91.7 90.4](ps)        50(ps)              
uart_clock__L3_I2/A              [70.4 68.2](ps)        50(ps)              
uart_clock__L3_I1/A              [70.4 68.2](ps)        50(ps)              
uart_clock__L3_I0/A              [70.4 68.2](ps)        50(ps)              
uart_clock__L4_I0/A              [51.9 51.4](ps)        50(ps)              
uart_clock__L5_I1/A              [82.5 81.7](ps)        50(ps)              
uart_clock__L5_I0/A              [82.5 81.7](ps)        50(ps)              
u1/U35/A                         [147.8 113.2](ps)      50(ps)              
u0/U34/A                         [172.1 125](ps)        50(ps)              
uart_clock__L6_I0/A              [52.3 49.7](ps)        50(ps)              
rxmux/U1/A                       [104.4 87.4](ps)       50(ps)              
txmux/U1/A                       [76.3 72.7](ps)        50(ps)              
uart_clock__L7_I2/A              [51 50.6](ps)          50(ps)              
uart_clock__L7_I1/A              [51.2 46.8](ps)        50(ps)              
uart_clock__L7_I0/A              [51.2 46.8](ps)        50(ps)              
rx_clock__L1_I0/A                [138.8 104.6](ps)      50(ps)              
tx_clock__L1_I0/A                [104.2 87.4](ps)       50(ps)              
scan_clk__L11_I0/A               [63.1 56.8](ps)        50(ps)              
ref_clock__L1_I0/A               [115.9 120.7](ps)      50(ps)              
uart_clock__L8_I0/A              [51.8 51.3](ps)        50(ps)              
rx_clock__L2_I0/A                [80.4 79.4](ps)        50(ps)              
tx_clock__L2_I0/A                [99 93.9](ps)          50(ps)              
ref_clock__L2_I1/A               [68.3 63.4](ps)        50(ps)              
ref_clock__L2_I0/A               [68.3 63.4](ps)        50(ps)              
uart_clock__L9_I0/A              [50.8 50.3](ps)        50(ps)              
txmux/U1/A                       [80.1 84.8](ps)        50(ps)              
rxmux/U1/A                       [107.9 100.5](ps)      50(ps)              
rx_clock__L3_I3/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I2/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I1/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I0/A                [78.9 72.6](ps)        50(ps)              
tx_clock__L3_I3/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I2/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I1/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I0/A                [80.5 74.3](ps)        50(ps)              
clkGate/u0/CK                    [51.6 47.5](ps)        50(ps)              
ref_clock__L3_I0/A               [88.8 80.9](ps)        50(ps)              
uart_clock__L10_I0/A             [62.3 56.1](ps)        50(ps)              
tx_clock__L1_I0/A                [104.3 87.4](ps)       50(ps)              
rx_clock__L1_I0/A                [138.8 104.6](ps)      50(ps)              
busy_faling/internal_reg/CK      [54.2 50.3](ps)        50(ps)              
fifo/fifo_rd/bin_cnt_reg[0]/CK   [54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[0]/CK[54.2 50.3](ps)        50(ps)              
busy_faling/PULSE_SIG_reg/CK     [54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[1]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[2]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[0]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[3]/CK[54.2 50.3](ps)        50(ps)              
u7/PULSE_SIG_reg/CK              [54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[1]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[2]/CK[54.2 50.3](ps)        50(ps)              
tx_clock__L1_I0/A                [107.9 100.5](ps)      50(ps)              
rx_clock__L1_I0/A                [141.8 118.7](ps)      50(ps)              
gated_clk__L1_I0/A               [93.4 73.3](ps)        50(ps)              
ref_clock__L4_I2/A               [96.1 88.9](ps)        50(ps)              
ref_clock__L4_I1/A               [96.1 88.9](ps)        50(ps)              
ref_clock__L4_I0/A               [96.1 88.9](ps)        50(ps)              
tx_clock__L2_I0/A                [99 93.9](ps)          50(ps)              
rx_clock__L2_I0/A                [80.4 79.4](ps)        50(ps)              
tx_clock__L2_I0/A                [99 93.9](ps)          50(ps)              
rx_clock__L2_I0/A                [80.4 79.4](ps)        50(ps)              
gated_clk__L2_I0/A               [60.2 62.2](ps)        50(ps)              
ref_clock__L5_I13/A              [122.6 113.5](ps)      50(ps)              
ref_clock__L5_I12/A              [122.6 113.5](ps)      50(ps)              
ref_clock__L5_I11/A              [122.6 113.5](ps)      50(ps)              
ref_clock__L5_I10/A              [122.6 113.5](ps)      50(ps)              
ref_clock__L5_I9/A               [122.6 113.5](ps)      50(ps)              
ref_clock__L5_I8/A               [117 108.3](ps)        50(ps)              
ref_clock__L5_I7/A               [117 108.3](ps)        50(ps)              
ref_clock__L5_I6/A               [117 108.3](ps)        50(ps)              
ref_clock__L5_I5/A               [117 108.3](ps)        50(ps)              
ref_clock__L5_I4/A               [117 108.3](ps)        50(ps)              
ref_clock__L5_I3/A               [106.7 99.4](ps)       50(ps)              
ref_clock__L5_I2/A               [106.6 99](ps)         50(ps)              
ref_clock__L5_I1/A               [106.7 99](ps)         50(ps)              
ref_clock__L5_I0/A               [106.7 99.1](ps)       50(ps)              
uart_clock__L12_I1/A             [54.2 49.8](ps)        50(ps)              
uart_clock__L12_I0/A             [54.2 49.8](ps)        50(ps)              
tx_clock__L3_I3/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I2/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I1/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I0/A                [80.5 74.3](ps)        50(ps)              
rx_clock__L3_I3/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I2/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I1/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I0/A                [78.9 72.6](ps)        50(ps)              
tx_clock__L3_I3/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I2/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I1/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I0/A                [80.5 74.3](ps)        50(ps)              
rx_clock__L3_I3/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I2/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I1/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I0/A                [78.9 72.6](ps)        50(ps)              
gated_clk__L3_I0/A               [71.2 49.6](ps)        50(ps)              
fifo/mem/mem_reg[3][1]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[0][5]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[0][6]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[0][7]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[1][0]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[1][3]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[1][4]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[1][5]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[1][6]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[1][7]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[2][0]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[2][5]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[2][6]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[3][4]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[3][6]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[3][5]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[1][1]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[4][2]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[5][3]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[5][2]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[5][1]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[4][1]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[3][2]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[2][4]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[2][3]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[2][2]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[2][1]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[1][2]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[0][4]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[0][3]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[0][2]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[0][1]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[3][3]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[0][0]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[4][3]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[6][2]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[7][2]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[4][5]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[5][4]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[6][0]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[6][1]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[6][3]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[6][4]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[6][5]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[7][1]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[7][3]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[7][4]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[7][5]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[4][4]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[5][0]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[4][0]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[4][6]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[5][5]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[5][6]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[5][7]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[6][6]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[6][7]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[7][0]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[7][7]/CK        [57.2 55.1](ps)        50(ps)              
fifo/read_synch/internal_pointer_reg[1]/CK[57.2 55.1](ps)        50(ps)              
fifo/read_synch/internal_pointer_reg[0]/CK[57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[4][7]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[3][7]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[2][7]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[3][0]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[7][6]/CK        [56 53.9](ps)          50(ps)              
fifo/fifo_w/bin_cnt_reg[0]/CK    [56 53.9](ps)          50(ps)              
fifo/read_synch/synchronized_pointer_reg[3]/CK[56 53.9](ps)          50(ps)              
u2/internal_reg/CK               [56 53.9](ps)          50(ps)              
u2/SYNC_RST_reg/CK               [56 53.9](ps)          50(ps)              
fifo/read_synch/synchronized_pointer_reg[2]/CK[56 53.9](ps)          50(ps)              
fifo/read_synch/synchronized_pointer_reg[1]/CK[56 53.9](ps)          50(ps)              
fifo/read_synch/synchronized_pointer_reg[0]/CK[56 53.9](ps)          50(ps)              
fifo/read_synch/internal_pointer_reg[3]/CK[56 53.9](ps)          50(ps)              
fifo/read_synch/internal_pointer_reg[2]/CK[56 53.9](ps)          50(ps)              
data_synch/exx_en_reg/CK         [56 53.9](ps)          50(ps)              
data_synch/ex_enable_reg/CK      [56 53.9](ps)          50(ps)              
data_synch/enable_reg/CK         [56 53.9](ps)          50(ps)              
data_synch/enable_pulse_reg/CK   [56 53.9](ps)          50(ps)              
RegFile/mem_reg[6][5]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[8][6]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[8][5]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[7][5]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[6][6]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[6][4]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[6][0]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[5][6]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[5][5]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[5][4]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[5][3]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[5][2]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[5][1]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[4][6]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[4][5]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[10][5]/CK        [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[10][6]/CK        [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[7][0]/CK         [59.1 57.1](ps)        50(ps)              
FSM/address__reg[0]/CK           [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][0]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][2]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[2][2]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[2][1]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/RdData_reg[4]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/RdData_reg[3]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/RdData_reg[2]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/RdData_reg[1]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/RdData_reg[0]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/RdData_Valid_reg/CK      [59.1 57.1](ps)        50(ps)              
FSM/address__reg[3]/CK           [59.1 57.1](ps)        50(ps)              
FSM/address__reg[2]/CK           [59.1 57.1](ps)        50(ps)              
FSM/address__reg[1]/CK           [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][1]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][3]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][5]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][4]/CK         [59.1 57.1](ps)        50(ps)              
fifo/fifo_w/full_reg/CK          [55.4 53.2](ps)        50(ps)              
FSM/current_state_reg[1]/CK      [55.4 53.2](ps)        50(ps)              
FSM/current_state_reg[2]/CK      [55.4 53.2](ps)        50(ps)              
FSM/current_state_reg[3]/CK      [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[0]/CK    [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[1]/CK    [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[2]/CK    [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[3]/CK    [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[4]/CK    [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[5]/CK    [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[6]/CK    [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[7]/CK    [55.4 53.2](ps)        50(ps)              
FSM/current_state_reg[0]/CK      [55.4 53.2](ps)        50(ps)              
fifo/fifo_w/bin_cnt_reg[3]/CK    [55.4 53.2](ps)        50(ps)              
fifo/fifo_w/bin_cnt_reg[2]/CK    [55.4 53.2](ps)        50(ps)              
fifo/fifo_w/bin_cnt_reg[1]/CK    [55.4 53.2](ps)        50(ps)              
RegFile/mem_reg[7][2]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[7][1]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[6][1]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[4][0]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][7]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][6]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[2][3]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[2][5]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[2][6]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[2][7]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[4][1]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[4][2]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[4][3]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[4][4]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[7][3]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[7][4]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[2][4]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[6][2]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[6][3]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[1][5]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/RdData_reg[6]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[14][7]/CK        [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[2][0]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[1][0]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[1][7]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[1][6]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[1][4]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[1][3]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[1][2]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[15][7]/CK        [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[0][7]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[0][0]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/RdData_reg[5]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/RdData_reg[7]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[13][7]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[7][6]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[4][7]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[14][0]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[9][7]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[8][7]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[8][0]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[7][7]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[5][7]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[5][0]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[15][1]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[15][0]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[13][0]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[11][7]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[10][7]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[6][7]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[12][7]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[13][1]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[11][5]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[12][0]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[9][6]/CK         [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[10][0]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[11][6]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[12][1]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[11][2]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[11][1]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[11][0]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[10][4]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[10][3]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[10][2]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[10][1]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[11][3]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[11][4]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[9][5]/CK         [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[12][2]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[14][1]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[0][4]/CK         [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[15][4]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[14][4]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[0][2]/CK         [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[0][1]/CK         [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[0][5]/CK         [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[12][5]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[12][6]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[13][6]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[14][5]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[14][6]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[15][5]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[15][6]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[1][1]/CK         [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[0][6]/CK         [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[12][4]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[0][3]/CK         [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[8][1]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[14][2]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[9][1]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[15][2]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[14][3]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[13][2]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[12][3]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[13][3]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[13][4]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[15][3]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[8][2]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[9][0]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[9][2]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[9][3]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[9][4]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[8][3]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[13][5]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[8][4]/CK         [56.6 54.2](ps)        50(ps)              
busy_faling/internal_reg/CK      [54.2 50.3](ps)        50(ps)              
fifo/fifo_rd/bin_cnt_reg[0]/CK   [54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[0]/CK[54.2 50.3](ps)        50(ps)              
busy_faling/PULSE_SIG_reg/CK     [54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[1]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[2]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[0]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[3]/CK[54.2 50.3](ps)        50(ps)              
u7/PULSE_SIG_reg/CK              [54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[1]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[2]/CK[54.2 50.3](ps)        50(ps)              
busy_faling/internal_reg/CK      [54.2 50.3](ps)        50(ps)              
fifo/fifo_rd/bin_cnt_reg[0]/CK   [54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[0]/CK[54.2 50.3](ps)        50(ps)              
busy_faling/PULSE_SIG_reg/CK     [54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[1]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[2]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[0]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[3]/CK[54.2 50.3](ps)        50(ps)              
u7/PULSE_SIG_reg/CK              [54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[1]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[2]/CK[54.2 50.3](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: scan_clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 353
     Rise Delay	   : [1444(ps)  1578.5(ps)]
     Rise Skew	   : 134.5(ps)
     Fall Delay	   : [1497.5(ps)  1711.7(ps)]
     Fall Skew	   : 214.2(ps)


  Child Tree 1 from uartmux/U1/B: 
     nrSink : 100
     Rise Delay [1495.8(ps)  1578.5(ps)] Skew [82.7(ps)]
     Fall Delay[1497.5(ps)  1711.7(ps)] Skew=[214.2(ps)]


  Child Tree 2 from refmux/U1/B: 
     nrSink : 253
     Rise Delay [1474.2(ps)  1515.6(ps)] Skew [41.4(ps)]
     Fall Delay[1579.5(ps)  1611.9(ps)] Skew=[32.4(ps)]


  Child Tree 3 from txmux/U1/B: 
     nrSink : 43
     Rise Delay [1444(ps)  1455.8(ps)] Skew [11.8(ps)]
     Fall Delay[1557.7(ps)  1569.5(ps)] Skew=[11.8(ps)]


  Child Tree 4 from rxmux/U1/B: 
     nrSink : 39
     Rise Delay [1454.2(ps)  1459.4(ps)] Skew [5.2(ps)]
     Fall Delay[1565.8(ps)  1571(ps)] Skew=[5.2(ps)]


  Main Tree from scan_clk w/o tracing through gates: 
     nrSink : 0
     nrGate : 4


**** Sub Tree Report ****
INPUT_TERM: uartmux/U1/B [61.1(ps) 62.5(ps)]
OUTPUT_TERM: uartmux/U1/Y [238.5(ps) 302.7(ps)]

Main Tree: 
     nrSink         : 100
     Rise Delay	   : [1495.8(ps)  1578.5(ps)]
     Rise Skew	   : 82.7(ps)
     Fall Delay	   : [1497.5(ps)  1711.7(ps)]
     Fall Skew	   : 214.2(ps)


  Child Tree 1 from u1/o_div_clk__reg/CK: 
     nrSink : 39
     Rise Delay [1573.3(ps)  1578.5(ps)] Skew [5.2(ps)]
     Fall Delay[1706.5(ps)  1711.7(ps)] Skew=[5.2(ps)]


  Child Tree 2 from u0/o_div_clk__reg/CK: 
     nrSink : 43
     Rise Delay [1558.1(ps)  1569.9(ps)] Skew [11.8(ps)]
     Fall Delay[1694.5(ps)  1706.3(ps)] Skew=[11.8(ps)]


  Child Tree 3 from u0/U34/B: 
     nrSink : 43
     Rise Delay [1495.8(ps)  1507.6(ps)] Skew [11.8(ps)]
     Fall Delay[1659.9(ps)  1671.7(ps)] Skew=[11.8(ps)]


  Child Tree 4 from u1/U35/B: 
     nrSink : 39
     Rise Delay [1528.9(ps)  1534.1(ps)] Skew [5.2(ps)]
     Fall Delay[1685.2(ps)  1690.4(ps)] Skew=[5.2(ps)]


  Main Tree from uartmux/U1/Y w/o tracing through gates: 
     nrSink : 18
     nrGate : 4
     Rise Delay [1496.7(ps)  1500.8(ps)] Skew [4.1(ps)]
     Fall Delay [1497.5(ps)  1501.6(ps)] Skew=[4.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: u1/o_div_clk__reg/CK [514(ps) 587.6(ps)]
OUTPUT_TERM: u1/o_div_clk__reg/Q [917.6(ps) 979(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1573.3(ps)  1578.5(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1706.5(ps)  1711.7(ps)]
     Fall Skew	   : 5.2(ps)


  Child Tree 1 from u1/U35/A: 
     nrSink : 39
     Rise Delay [1573.3(ps)  1578.5(ps)] Skew [5.2(ps)]
     Fall Delay[1706.5(ps)  1711.7(ps)] Skew=[5.2(ps)]


  Main Tree from u1/o_div_clk__reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u0/o_div_clk__reg/CK [513.6(ps) 587.2(ps)]
OUTPUT_TERM: u0/o_div_clk__reg/Q [932.2(ps) 989.1(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1558.1(ps)  1569.9(ps)]
     Rise Skew	   : 11.8(ps)
     Fall Delay	   : [1694.5(ps)  1706.3(ps)]
     Fall Skew	   : 11.8(ps)


  Child Tree 1 from u0/U34/A: 
     nrSink : 43
     Rise Delay [1558.1(ps)  1569.9(ps)] Skew [11.8(ps)]
     Fall Delay[1694.5(ps)  1706.3(ps)] Skew=[11.8(ps)]


  Main Tree from u0/o_div_clk__reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u1/U35/A [918(ps) 979.4(ps)]
OUTPUT_TERM: u1/U35/Y [1101.2(ps) 1196(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1573.3(ps)  1578.5(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1706.5(ps)  1711.7(ps)]
     Fall Skew	   : 5.2(ps)


  Child Tree 1 from rxmux/U1/A: 
     nrSink : 39
     Rise Delay [1573.3(ps)  1578.5(ps)] Skew [5.2(ps)]
     Fall Delay[1706.5(ps)  1711.7(ps)] Skew=[5.2(ps)]


  Main Tree from u1/U35/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u0/U34/A [932.6(ps) 989.6(ps)]
OUTPUT_TERM: u0/U34/Y [1103(ps) 1194.4(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1558.1(ps)  1569.9(ps)]
     Rise Skew	   : 11.8(ps)
     Fall Delay	   : [1694.5(ps)  1706.3(ps)]
     Fall Skew	   : 11.8(ps)


  Child Tree 1 from txmux/U1/A: 
     nrSink : 43
     Rise Delay [1558.1(ps)  1569.9(ps)] Skew [11.8(ps)]
     Fall Delay[1694.5(ps)  1706.3(ps)] Skew=[11.8(ps)]


  Main Tree from u0/U34/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: rxmux/U1/A [1101.5(ps) 1196.3(ps)]
OUTPUT_TERM: rxmux/U1/Y [1296.2(ps) 1422.4(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1573.3(ps)  1578.5(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1706.5(ps)  1711.7(ps)]
     Fall Skew	   : 5.2(ps)


  Main Tree from rxmux/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [1573.3(ps)  1578.5(ps)] Skew [5.2(ps)]
     Fall Delay [1706.5(ps)  1711.7(ps)] Skew=[5.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: txmux/U1/A [1103.1(ps) 1194.5(ps)]
OUTPUT_TERM: txmux/U1/Y [1269.3(ps) 1399.3(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1558.1(ps)  1569.9(ps)]
     Rise Skew	   : 11.8(ps)
     Fall Delay	   : [1694.5(ps)  1706.3(ps)]
     Fall Skew	   : 11.8(ps)


  Main Tree from txmux/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [1558.1(ps)  1569.9(ps)] Skew [11.8(ps)]
     Fall Delay [1694.5(ps)  1706.3(ps)] Skew=[11.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: refmux/U1/B [807.2(ps) 848.3(ps)]
OUTPUT_TERM: refmux/U1/Y [996.1(ps) 1101.8(ps)]

Main Tree: 
     nrSink         : 253
     Rise Delay	   : [1474.2(ps)  1515.6(ps)]
     Rise Skew	   : 41.4(ps)
     Fall Delay	   : [1579.5(ps)  1611.9(ps)]
     Fall Skew	   : 32.4(ps)


  Child Tree 1 from clkGate/u0/CK: 
     nrSink : 17
     Rise Delay [1514.3(ps)  1515.6(ps)] Skew [1.3(ps)]
     Fall Delay[1610.6(ps)  1611.9(ps)] Skew=[1.3(ps)]


  Main Tree from refmux/U1/Y w/o tracing through gates: 
     nrSink : 236
     nrGate : 1
     Rise Delay [1474.2(ps)  1489.9(ps)] Skew [15.7(ps)]
     Fall Delay [1579.5(ps)  1595.1(ps)] Skew=[15.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: u0/U34/B [892.1(ps) 943.9(ps)]
OUTPUT_TERM: u0/U34/Y [1039.7(ps) 1156.3(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1495.8(ps)  1507.6(ps)]
     Rise Skew	   : 11.8(ps)
     Fall Delay	   : [1659.9(ps)  1671.7(ps)]
     Fall Skew	   : 11.8(ps)


  Child Tree 1 from txmux/U1/A: 
     nrSink : 43
     Rise Delay [1495.8(ps)  1507.6(ps)] Skew [11.8(ps)]
     Fall Delay[1659.9(ps)  1671.7(ps)] Skew=[11.8(ps)]


  Main Tree from u0/U34/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u1/U35/B [889.6(ps) 941.4(ps)]
OUTPUT_TERM: u1/U35/Y [1055.9(ps) 1170.9(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1528.9(ps)  1534.1(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1685.2(ps)  1690.4(ps)]
     Fall Skew	   : 5.2(ps)


  Child Tree 1 from rxmux/U1/A: 
     nrSink : 39
     Rise Delay [1528.9(ps)  1534.1(ps)] Skew [5.2(ps)]
     Fall Delay[1685.2(ps)  1690.4(ps)] Skew=[5.2(ps)]


  Main Tree from u1/U35/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: txmux/U1/A [1039.8(ps) 1156.4(ps)]
OUTPUT_TERM: txmux/U1/Y [1207(ps) 1364.7(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1495.8(ps)  1507.6(ps)]
     Rise Skew	   : 11.8(ps)
     Fall Delay	   : [1659.9(ps)  1671.7(ps)]
     Fall Skew	   : 11.8(ps)


  Main Tree from txmux/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [1495.8(ps)  1507.6(ps)] Skew [11.8(ps)]
     Fall Delay [1659.9(ps)  1671.7(ps)] Skew=[11.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: rxmux/U1/A [1056.2(ps) 1171.2(ps)]
OUTPUT_TERM: rxmux/U1/Y [1251.8(ps) 1401.1(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1528.9(ps)  1534.1(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1685.2(ps)  1690.4(ps)]
     Fall Skew	   : 5.2(ps)


  Main Tree from rxmux/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [1528.9(ps)  1534.1(ps)] Skew [5.2(ps)]
     Fall Delay [1685.2(ps)  1690.4(ps)] Skew=[5.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: txmux/U1/B [987.4(ps) 1028.2(ps)]
OUTPUT_TERM: txmux/U1/Y [1154.2(ps) 1258.6(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1444(ps)  1455.8(ps)]
     Rise Skew	   : 11.8(ps)
     Fall Delay	   : [1557.7(ps)  1569.5(ps)]
     Fall Skew	   : 11.8(ps)


  Main Tree from txmux/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [1444(ps)  1455.8(ps)] Skew [11.8(ps)]
     Fall Delay [1557.7(ps)  1569.5(ps)] Skew=[11.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: rxmux/U1/B [987.4(ps) 1028.2(ps)]
OUTPUT_TERM: rxmux/U1/Y [1176.3(ps) 1277.6(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1454.2(ps)  1459.4(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1565.8(ps)  1571(ps)]
     Fall Skew	   : 5.2(ps)


  Main Tree from rxmux/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [1454.2(ps)  1459.4(ps)] Skew [5.2(ps)]
     Fall Delay [1565.8(ps)  1571(ps)] Skew=[5.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: clkGate/u0/CK [1126.4(ps) 1233.5(ps)]
OUTPUT_TERM: clkGate/u0/ECK [1278.4(ps) 1395.6(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [1514.3(ps)  1515.6(ps)]
     Rise Skew	   : 1.3(ps)
     Fall Delay	   : [1610.6(ps)  1611.9(ps)]
     Fall Skew	   : 1.3(ps)


  Main Tree from clkGate/u0/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [1514.3(ps)  1515.6(ps)] Skew [1.3(ps)]
     Fall Delay [1610.6(ps)  1611.9(ps)] Skew=[1.3(ps)]


scan_clk (0 0) load=0.0470253(pf) 

scan_clk__L1_I0/A (0.0011 0.0011) 
scan_clk__L1_I0/Y (0.0259 0.0275) load=0.025056(pf) 

scan_clk__L2_I0/A (0.0276 0.0292) 
scan_clk__L2_I0/Y (0.0609 0.0623) load=0.016011(pf) 

scan_clk__L3_I0/A (0.0613 0.0627) 
scan_clk__L3_I0/Y (0.1636 0.171) load=0.0159549(pf) 

uartmux/U1/B (0.0611 0.0625) 
uartmux/U1/Y (0.2385 0.3027) load=0.00834585(pf) 

scan_clk__L4_I0/A (0.1646 0.172) 
scan_clk__L4_I0/Y (0.2779 0.2907) load=0.0273748(pf) 

uart_clock__L1_I0/A (0.2386 0.3028) 
uart_clock__L1_I0/Y (0.3928 0.4677) load=0.0617881(pf) 

scan_clk__L5_I1/A (0.2784 0.2912) 
scan_clk__L5_I1/Y (0.3832 0.4007) load=0.0197469(pf) 

scan_clk__L5_I0/A (0.2787 0.2915) 
scan_clk__L5_I0/Y (0.3851 0.4035) load=0.0124616(pf) 

uart_clock__L2_I0/A (0.4049 0.4798) 
uart_clock__L2_I0/Y (0.5493 0.4773) load=0.0817621(pf) 

scan_clk__L6_I1/A (0.3845 0.402) 
scan_clk__L6_I1/Y (0.4841 0.5065) load=0.0154086(pf) 

scan_clk__L6_I0/A (0.3857 0.4041) 
scan_clk__L6_I0/Y (0.491 0.5151) load=0.0161009(pf) 

uart_clock__L3_I2/A (0.5516 0.4796) 
uart_clock__L3_I2/Y (0.6646 0.6038) load=0.0187112(pf) 

uart_clock__L3_I1/A (0.552 0.48) 
uart_clock__L3_I1/Y (0.5139 0.5875) load=0.0028896(pf) 

uart_clock__L3_I0/A (0.5514 0.4794) 
uart_clock__L3_I0/Y (0.5135 0.5871) load=0.00322854(pf) 

scan_clk__L7_I1/A (0.4847 0.5071) 
scan_clk__L7_I1/Y (0.5874 0.6145) load=0.0247211(pf) 

scan_clk__L7_I0/A (0.492 0.5161) 
scan_clk__L7_I0/Y (0.5982 0.6279) load=0.0162365(pf) 

uart_clock__L4_I0/A (0.6662 0.6054) 
uart_clock__L4_I0/Y (0.7971 0.7486) load=0.0525151(pf) 

u1/o_div_clk__reg/CK (0.514 0.5876) 
u1/o_div_clk__reg/Q (0.9176 0.979) load=0.0110046(pf) 

u0/o_div_clk__reg/CK (0.5136 0.5872) 
u0/o_div_clk__reg/Q (0.9322 0.9891) load=0.0137733(pf) 

scan_clk__L8_I1/A (0.5897 0.6168) 
scan_clk__L8_I1/Y (0.6907 0.7226) load=0.0171033(pf) 

scan_clk__L8_I0/A (0.5993 0.629) 
scan_clk__L8_I0/Y (0.7055 0.7408) load=0.0161479(pf) 

uart_clock__L5_I1/A (0.7985 0.75) 
uart_clock__L5_I1/Y (0.9126 0.8759) load=0.015635(pf) 

uart_clock__L5_I0/A (0.7994 0.7509) 
uart_clock__L5_I0/Y (0.8058 0.8566) load=0.0491839(pf) 

u1/U35/A (0.918 0.9794) 
u1/U35/Y (1.1012 1.196) load=0.00713939(pf) 

u0/U34/A (0.9326 0.9896) 
u0/U34/Y (1.103 1.1944) load=0.00397438(pf) 

scan_clk__L9_I1/A (0.6915 0.7234) 
scan_clk__L9_I1/Y (0.7918 0.8286) load=0.0181878(pf) 

scan_clk__L9_I0/A (0.7065 0.7418) 
scan_clk__L9_I0/Y (0.8069 0.848) load=0.0070474(pf) 

uart_clock__L6_I1/A (0.9136 0.8769) 
uart_clock__L6_I1/Y (1.0203 0.9948) load=0.0177727(pf) 

uart_clock__L6_I0/A (0.8085 0.8593) 
uart_clock__L6_I0/Y (0.9081 0.8587) load=0.0654962(pf) 

rxmux/U1/A (1.1015 1.1963) 
rxmux/U1/Y (1.2962 1.4224) load=0.0109581(pf) 

txmux/U1/A (1.1031 1.1945) 
txmux/U1/Y (1.2693 1.3993) load=0.00713438(pf) 

scan_clk__L10_I0/A (0.7928 0.8296) 
scan_clk__L10_I0/Y (0.9063 0.947) load=0.0505083(pf) 

refmux/U1/B (0.8072 0.8483) 
refmux/U1/Y (0.9961 1.1018) load=0.0220058(pf) 

uart_clock__L7_I2/A (1.0217 0.9962) 
uart_clock__L7_I2/Y (1.1295 1.1153) load=0.0186278(pf) 

uart_clock__L7_I1/A (0.9126 0.8632) 
uart_clock__L7_I1/Y (0.892 0.9438) load=0.00347126(pf) 

uart_clock__L7_I0/A (0.9103 0.8609) 
uart_clock__L7_I0/Y (0.8895 0.9413) load=0.00309584(pf) 

rx_clock__L1_I0/A (1.2967 1.4229) 
rx_clock__L1_I0/Y (1.4491 1.5799) load=0.0498668(pf) 

tx_clock__L1_I0/A (1.2696 1.3995) 
tx_clock__L1_I0/Y (1.4247 1.5595) load=0.0524895(pf) 

scan_clk__L11_I0/A (0.9096 0.9503) 
scan_clk__L11_I0/Y (0.9942 0.9557) load=0.0418127(pf) 

ref_clock__L1_I0/A (0.9972 1.1029) 
ref_clock__L1_I0/Y (1.1754 1.07) load=0.0357802(pf) 

uart_clock__L8_I0/A (1.131 1.1168) 
uart_clock__L8_I0/Y (1.2382 1.2353) load=0.0175047(pf) 

u0/U34/B (0.8921 0.9439) 
u0/U34/Y (1.0397 1.1563) load=0.00397438(pf) 

u1/U35/B (0.8896 0.9414) 
u1/U35/Y (1.0559 1.1709) load=0.00713939(pf) 

rx_clock__L2_I0/A (1.452 1.5828) 
rx_clock__L2_I0/Y (1.6551 1.5247) load=0.117947(pf) 

tx_clock__L2_I0/A (1.4287 1.5635) 
tx_clock__L2_I0/Y (1.6404 1.5068) load=0.119333(pf) 

scan_clk__L12_I0/A (0.997 0.9585) 
scan_clk__L12_I0/Y (0.987 1.0278) load=0.00915324(pf) 

ref_clock__L2_I1/A (1.1767 1.0713) 
ref_clock__L2_I1/Y (1.1219 1.229) load=0.0320721(pf) 

ref_clock__L2_I0/A (1.1767 1.0713) 
ref_clock__L2_I0/Y (1.3162 1.2153) load=0.0616873(pf) 

uart_clock__L9_I0/A (1.2391 1.2362) 
uart_clock__L9_I0/Y (1.3535 1.3554) load=0.0490275(pf) 

txmux/U1/A (1.0398 1.1564) 
txmux/U1/Y (1.207 1.3647) load=0.00713438(pf) 

rxmux/U1/A (1.0562 1.1712) 
rxmux/U1/Y (1.2518 1.4011) load=0.0109581(pf) 

rx_clock__L3_I3/A (1.6565 1.5261) 
rx_clock__L3_I3/Y (1.5732 1.7064) load=0.0267927(pf) 

rx_clock__L3_I2/A (1.6556 1.5252) 
rx_clock__L3_I2/Y (1.5742 1.7074) load=0.0304028(pf) 

rx_clock__L3_I1/A (1.657 1.5266) 
rx_clock__L3_I1/Y (1.5769 1.7101) load=0.0329028(pf) 

rx_clock__L3_I0/A (1.6577 1.5273) 
rx_clock__L3_I0/Y (1.5754 1.7086) load=0.0287343(pf) 

tx_clock__L3_I3/A (1.6447 1.5111) 
tx_clock__L3_I3/Y (1.5603 1.6967) load=0.0300336(pf) 

tx_clock__L3_I2/A (1.645 1.5114) 
tx_clock__L3_I2/Y (1.5614 1.6979) load=0.0316134(pf) 

tx_clock__L3_I1/A (1.6428 1.5092) 
tx_clock__L3_I1/Y (1.5576 1.694) load=0.0284593(pf) 

tx_clock__L3_I0/A (1.6457 1.5121) 
tx_clock__L3_I0/Y (1.5662 1.7026) load=0.039372(pf) 

txmux/U1/B (0.9874 1.0282) 
txmux/U1/Y (1.1542 1.2586) load=0.00713438(pf) 

rxmux/U1/B (0.9874 1.0282) 
rxmux/U1/Y (1.1763 1.2776) load=0.0109581(pf) 

clkGate/u0/CK (1.1264 1.2335) 
clkGate/u0/ECK (1.2784 1.3956) load=0.00820653(pf) 

ref_clock__L3_I0/A (1.3247 1.2238) 
ref_clock__L3_I0/Y (1.3064 1.4093) load=0.15239(pf) 

uart_clock__L10_I0/A (1.3557 1.3576) 
uart_clock__L10_I0/Y (1.4026 1.4028) load=0.0461493(pf) 

tx_clock__L1_I0/A (1.2073 1.3649) 
tx_clock__L1_I0/Y (1.3624 1.5249) load=0.0524895(pf) 

rx_clock__L1_I0/A (1.2523 1.4016) 
rx_clock__L1_I0/Y (1.4047 1.5586) load=0.0498668(pf) 

rx/controller/current_state_reg[2]/CK (1.5733 1.7065) 

rx/EDGE_U0/bit_count_reg[2]/CK (1.575 1.7082) 

rx/EDGE_U0/edge_count_reg[0]/CK (1.575 1.7082) 

rx/EDGE_U0/edge_count_reg[1]/CK (1.5749 1.7081) 

rx/EDGE_U0/edge_count_reg[2]/CK (1.5746 1.7078) 

rx/EDGE_U0/edge_count_reg[3]/CK (1.5741 1.7073) 

rx/EDGE_U0/edge_count_reg[4]/CK (1.5749 1.7081) 

rx/EDGE_U0/edge_count_reg[5]/CK (1.5748 1.708) 

rx/EDGE_U0/prescale_reg_reg[0]/CK (1.5755 1.7087) 

rx/EDGE_U0/prescale_reg_reg[1]/CK (1.5756 1.7088) 

rx/EDGE_U0/prescale_reg_reg[3]/CK (1.5756 1.7088) 

rx/EDGE_U0/prescale_reg_reg[4]/CK (1.575 1.7082) 

rx/EDGE_U0/prescale_reg_reg[5]/CK (1.5752 1.7084) 

rx/controller/current_state_reg[0]/CK (1.5752 1.7084) 

rx/sampling/sampled_count_reg[1]/CK (1.575 1.7082) 

rx/EDGE_U0/prescale_reg_reg[2]/CK (1.5756 1.7088) 

rx/EDGE_U0/bit_count_reg[0]/CK (1.5753 1.7085) 

rx/EDGE_U0/bit_count_reg[1]/CK (1.5755 1.7087) 

rx/deserial/parity_reg/CK (1.5785 1.7117) 

rx/deserial/P_data_reg[7]/CK (1.5782 1.7114) 

rx/deserial/P_data_reg[6]/CK (1.5783 1.7115) 

rx/controller/current_state_reg[1]/CK (1.5779 1.7111) 

rx/controller/flag_reg/CK (1.5772 1.7104) 

rx/sampling/sampled_bit_reg/CK (1.5778 1.711) 

rx/sampling/sampled_count_reg[0]/CK (1.5779 1.7111) 

rx/controller/prescale_reg_reg[0]/CK (1.5785 1.7117) 

rx/par_checker/par_err_reg/CK (1.5783 1.7115) 

rx/sampling/conseq_sampled_bit_reg/CK (1.578 1.7112) 

rx/deserial/P_data_reg[5]/CK (1.5784 1.7116) 

rx/deserial/P_data_reg[4]/CK (1.5766 1.7098) 

rx/deserial/P_data_reg[3]/CK (1.5766 1.7098) 

rx/deserial/P_data_reg[2]/CK (1.5765 1.7097) 

rx/deserial/P_data_reg[1]/CK (1.5765 1.7097) 

rx/deserial/P_data_reg[0]/CK (1.5764 1.7096) 

rx/controller/prescale_reg_reg[5]/CK (1.5766 1.7098) 

rx/controller/prescale_reg_reg[4]/CK (1.5765 1.7097) 

rx/controller/prescale_reg_reg[3]/CK (1.5767 1.7099) 

rx/controller/prescale_reg_reg[2]/CK (1.5767 1.7099) 

rx/controller/prescale_reg_reg[1]/CK (1.5767 1.7099) 

tx/parity/DATA_reg_reg[2]/CK (1.5611 1.6975) 

tx/parity/DATA_reg_reg[1]/CK (1.5611 1.6975) 

tx/parity/DATA_reg_reg[3]/CK (1.5611 1.6975) 

tx/ser/count_reg[0]/CK (1.5613 1.6977) 

tx/ser/count_reg[1]/CK (1.5613 1.6977) 

tx/ser/count_reg[2]/CK (1.5615 1.6979) 

tx/ser/data_reg_reg[0]/CK (1.5615 1.6979) 

tx/ser/data_reg_reg[2]/CK (1.5615 1.6979) 

tx/ser/data_reg_reg[3]/CK (1.5612 1.6976) 

tx/ser/data_reg_reg[4]/CK (1.5612 1.6976) 

tx/ser/data_reg_reg[1]/CK (1.5615 1.6979) 

tx/parity/DATA_reg_reg[0]/CK (1.5624 1.6989) 

fifo/fifo_rd/bin_cnt_reg[1]/CK (1.5622 1.6987) 

tx/ser/data_reg_reg[7]/CK (1.5622 1.6987) 

tx/ser/data_reg_reg[6]/CK (1.5624 1.6989) 

tx/ser/data_reg_reg[5]/CK (1.5624 1.6989) 

tx/parity/DATA_reg_reg[7]/CK (1.5621 1.6986) 

tx/parity/DATA_reg_reg[6]/CK (1.5621 1.6986) 

tx/parity/DATA_reg_reg[5]/CK (1.5623 1.6988) 

fifo/fifo_rd/bin_cnt_reg[2]/CK (1.5622 1.6987) 

tx/parity/DATA_reg_reg[4]/CK (1.5624 1.6989) 

tx/parity/parity_bit_reg/CK (1.5623 1.6988) 

tx/controller/current_state_reg[2]/CK (1.5582 1.6946) 

tx/controller/current_state_reg[1]/CK (1.5585 1.6949) 

fifo/fifo_rd/bin_cnt_reg[3]/CK (1.5581 1.6945) 

pulse_en/internal_reg/CK (1.5582 1.6946) 

tx/controller/current_state_reg[0]/CK (1.5585 1.6949) 

pulse_valid/internal_reg/CK (1.5583 1.6947) 

pulse_valid/PULSE_SIG_reg/CK (1.5584 1.6948) 

pulse_en/PULSE_SIG_reg/CK (1.5581 1.6945) 

fifo/write_synch/synchronized_pointer_reg[3]/CK (1.5581 1.6945) 

fifo/fifo_rd/empty_reg/CK (1.5582 1.6946) 

busy_faling/internal_reg/CK (1.5699 1.7063) 

fifo/fifo_rd/bin_cnt_reg[0]/CK (1.5683 1.7047) 

fifo/write_synch/internal_pointer_reg[0]/CK (1.5698 1.7062) 

busy_faling/PULSE_SIG_reg/CK (1.5699 1.7063) 

fifo/write_synch/internal_pointer_reg[1]/CK (1.5696 1.706) 

fifo/write_synch/internal_pointer_reg[2]/CK (1.5693 1.7057) 

fifo/write_synch/synchronized_pointer_reg[0]/CK (1.5692 1.7056) 

fifo/write_synch/internal_pointer_reg[3]/CK (1.569 1.7054) 

u7/PULSE_SIG_reg/CK (1.5695 1.7059) 

fifo/write_synch/synchronized_pointer_reg[1]/CK (1.5692 1.7056) 

fifo/write_synch/synchronized_pointer_reg[2]/CK (1.5691 1.7055) 

tx_clock__L1_I0/A (1.1545 1.2589) 
tx_clock__L1_I0/Y (1.3106 1.4227) load=0.0524895(pf) 

rx_clock__L1_I0/A (1.1768 1.2781) 
rx_clock__L1_I0/Y (1.33 1.4392) load=0.0498668(pf) 

gated_clk__L1_I0/A (1.2787 1.3959) 
gated_clk__L1_I0/Y (1.4537 1.3468) load=0.0131778(pf) 

ref_clock__L4_I2/A (1.3139 1.4168) 
ref_clock__L4_I2/Y (1.5168 1.4156) load=0.205821(pf) 

ref_clock__L4_I1/A (1.3133 1.4162) 
ref_clock__L4_I1/Y (1.513 1.4117) load=0.194328(pf) 

ref_clock__L4_I0/A (1.3081 1.411) 
ref_clock__L4_I0/Y (1.5008 1.3997) load=0.169956(pf) 

uart_clock__L11_I0/A (1.4036 1.4038) 
uart_clock__L11_I0/Y (1.4514 1.4531) load=0.07241(pf) 

tx_clock__L2_I0/A (1.3664 1.5289) 
tx_clock__L2_I0/Y (1.6058 1.4445) load=0.119333(pf) 

rx_clock__L2_I0/A (1.4076 1.5615) 
rx_clock__L2_I0/Y (1.6338 1.4803) load=0.117947(pf) 

tx_clock__L2_I0/A (1.3146 1.4267) 
tx_clock__L2_I0/Y (1.5036 1.3927) load=0.119333(pf) 

rx_clock__L2_I0/A (1.3329 1.4421) 
rx_clock__L2_I0/Y (1.5144 1.4056) load=0.117947(pf) 

gated_clk__L2_I0/A (1.4542 1.3473) 
gated_clk__L2_I0/Y (1.555 1.4666) load=0.0387207(pf) 

ref_clock__L5_I13/A (1.5246 1.4234) 
ref_clock__L5_I13/Y (1.4859 1.5912) load=0.0482165(pf) 

ref_clock__L5_I12/A (1.519 1.4178) 
ref_clock__L5_I12/Y (1.4798 1.585) load=0.0468613(pf) 

ref_clock__L5_I11/A (1.5174 1.4162) 
ref_clock__L5_I11/Y (1.4778 1.5831) load=0.046048(pf) 

ref_clock__L5_I10/A (1.5243 1.4231) 
ref_clock__L5_I10/Y (1.4851 1.5904) load=0.0469546(pf) 

ref_clock__L5_I9/A (1.5256 1.4244) 
ref_clock__L5_I9/Y (1.4852 1.5904) load=0.0441151(pf) 

ref_clock__L5_I8/A (1.5213 1.42) 
ref_clock__L5_I8/Y (1.4822 1.5876) load=0.0500825(pf) 

ref_clock__L5_I7/A (1.5172 1.4159) 
ref_clock__L5_I7/Y (1.4799 1.5853) load=0.0542876(pf) 

ref_clock__L5_I6/A (1.5146 1.4133) 
ref_clock__L5_I6/Y (1.4735 1.5788) load=0.0453524(pf) 

ref_clock__L5_I5/A (1.5195 1.4182) 
ref_clock__L5_I5/Y (1.4822 1.5876) load=0.0543762(pf) 

ref_clock__L5_I4/A (1.5212 1.4199) 
ref_clock__L5_I4/Y (1.4825 1.5879) load=0.0510257(pf) 

ref_clock__L5_I3/A (1.5153 1.4142) 
ref_clock__L5_I3/Y (1.4744 1.5796) load=0.0508802(pf) 

ref_clock__L5_I2/A (1.5208 1.4196) 
ref_clock__L5_I2/Y (1.481 1.5864) load=0.0541462(pf) 

ref_clock__L5_I1/A (1.5219 1.4206) 
ref_clock__L5_I1/Y (1.4809 1.5864) load=0.0513976(pf) 

ref_clock__L5_I0/A (1.5222 1.421) 
ref_clock__L5_I0/Y (1.4815 1.5869) load=0.0519554(pf) 

uart_clock__L12_I1/A (1.4552 1.4569) 
uart_clock__L12_I1/Y (1.4966 1.4974) load=0.0236862(pf) 

uart_clock__L12_I0/A (1.4537 1.4554) 
uart_clock__L12_I0/Y (1.4998 1.5006) load=0.0332678(pf) 

tx_clock__L3_I3/A (1.6101 1.4488) 
tx_clock__L3_I3/Y (1.498 1.6621) load=0.0300336(pf) 

tx_clock__L3_I2/A (1.6104 1.4491) 
tx_clock__L3_I2/Y (1.4991 1.6633) load=0.0316134(pf) 

tx_clock__L3_I1/A (1.6082 1.4469) 
tx_clock__L3_I1/Y (1.4953 1.6594) load=0.0284593(pf) 

tx_clock__L3_I0/A (1.6111 1.4498) 
tx_clock__L3_I0/Y (1.5039 1.668) load=0.039372(pf) 

rx_clock__L3_I3/A (1.6352 1.4817) 
rx_clock__L3_I3/Y (1.5288 1.6851) load=0.0267927(pf) 

rx_clock__L3_I2/A (1.6343 1.4808) 
rx_clock__L3_I2/Y (1.5298 1.6861) load=0.0304028(pf) 

rx_clock__L3_I1/A (1.6357 1.4822) 
rx_clock__L3_I1/Y (1.5325 1.6888) load=0.0329028(pf) 

rx_clock__L3_I0/A (1.6364 1.4829) 
rx_clock__L3_I0/Y (1.531 1.6873) load=0.0287343(pf) 

tx_clock__L3_I3/A (1.5079 1.397) 
tx_clock__L3_I3/Y (1.4462 1.5599) load=0.0300336(pf) 

tx_clock__L3_I2/A (1.5082 1.3973) 
tx_clock__L3_I2/Y (1.4473 1.5611) load=0.0316134(pf) 

tx_clock__L3_I1/A (1.506 1.3951) 
tx_clock__L3_I1/Y (1.4435 1.5572) load=0.0284593(pf) 

tx_clock__L3_I0/A (1.5089 1.398) 
tx_clock__L3_I0/Y (1.4521 1.5658) load=0.039372(pf) 

rx_clock__L3_I3/A (1.5158 1.407) 
rx_clock__L3_I3/Y (1.4541 1.5657) load=0.0267927(pf) 

rx_clock__L3_I2/A (1.5149 1.4061) 
rx_clock__L3_I2/Y (1.4551 1.5667) load=0.0304028(pf) 

rx_clock__L3_I1/A (1.5163 1.4075) 
rx_clock__L3_I1/Y (1.4578 1.5694) load=0.0329028(pf) 

rx_clock__L3_I0/A (1.517 1.4082) 
rx_clock__L3_I0/Y (1.4563 1.5679) load=0.0287343(pf) 

gated_clk__L3_I0/A (1.5568 1.4684) 
gated_clk__L3_I0/Y (1.514 1.6103) load=0.0473246(pf) 

fifo/mem/mem_reg[3][1]/CK (1.488 1.5933) 

fifo/mem/mem_reg[0][5]/CK (1.488 1.5933) 

fifo/mem/mem_reg[0][6]/CK (1.4878 1.5931) 

fifo/mem/mem_reg[0][7]/CK (1.4869 1.5922) 

fifo/mem/mem_reg[1][0]/CK (1.487 1.5923) 

fifo/mem/mem_reg[1][3]/CK (1.4879 1.5932) 

fifo/mem/mem_reg[1][4]/CK (1.488 1.5933) 

fifo/mem/mem_reg[1][5]/CK (1.4881 1.5934) 

fifo/mem/mem_reg[1][6]/CK (1.486 1.5913) 

fifo/mem/mem_reg[1][7]/CK (1.4876 1.5929) 

fifo/mem/mem_reg[2][0]/CK (1.4873 1.5926) 

fifo/mem/mem_reg[2][5]/CK (1.4882 1.5935) 

fifo/mem/mem_reg[2][6]/CK (1.4882 1.5935) 

fifo/mem/mem_reg[3][4]/CK (1.488 1.5933) 

fifo/mem/mem_reg[3][6]/CK (1.486 1.5913) 

fifo/mem/mem_reg[3][5]/CK (1.4883 1.5936) 

fifo/mem/mem_reg[1][1]/CK (1.488 1.5933) 

fifo/mem/mem_reg[4][2]/CK (1.4809 1.5861) 

fifo/mem/mem_reg[5][3]/CK (1.4809 1.5861) 

fifo/mem/mem_reg[5][2]/CK (1.4809 1.5861) 

fifo/mem/mem_reg[5][1]/CK (1.4809 1.5861) 

fifo/mem/mem_reg[4][1]/CK (1.4809 1.5861) 

fifo/mem/mem_reg[3][2]/CK (1.481 1.5862) 

fifo/mem/mem_reg[2][4]/CK (1.481 1.5862) 

fifo/mem/mem_reg[2][3]/CK (1.4812 1.5864) 

fifo/mem/mem_reg[2][2]/CK (1.4811 1.5863) 

fifo/mem/mem_reg[2][1]/CK (1.4807 1.5859) 

fifo/mem/mem_reg[1][2]/CK (1.4798 1.585) 

fifo/mem/mem_reg[0][4]/CK (1.4813 1.5865) 

fifo/mem/mem_reg[0][3]/CK (1.4811 1.5863) 

fifo/mem/mem_reg[0][2]/CK (1.4808 1.586) 

fifo/mem/mem_reg[0][1]/CK (1.4808 1.586) 

fifo/mem/mem_reg[3][3]/CK (1.4813 1.5865) 

fifo/mem/mem_reg[0][0]/CK (1.4783 1.5836) 

fifo/mem/mem_reg[4][3]/CK (1.4783 1.5836) 

fifo/mem/mem_reg[6][2]/CK (1.4783 1.5836) 

fifo/mem/mem_reg[7][2]/CK (1.4782 1.5835) 

fifo/mem/mem_reg[4][5]/CK (1.4779 1.5832) 

fifo/mem/mem_reg[5][4]/CK (1.4779 1.5832) 

fifo/mem/mem_reg[6][0]/CK (1.4782 1.5835) 

fifo/mem/mem_reg[6][1]/CK (1.4782 1.5835) 

fifo/mem/mem_reg[6][3]/CK (1.478 1.5833) 

fifo/mem/mem_reg[6][4]/CK (1.4783 1.5836) 

fifo/mem/mem_reg[6][5]/CK (1.4784 1.5837) 

fifo/mem/mem_reg[7][1]/CK (1.4781 1.5834) 

fifo/mem/mem_reg[7][3]/CK (1.4782 1.5835) 

fifo/mem/mem_reg[7][4]/CK (1.4784 1.5836) 

fifo/mem/mem_reg[7][5]/CK (1.4784 1.5837) 

fifo/mem/mem_reg[4][4]/CK (1.4784 1.5837) 

fifo/mem/mem_reg[5][0]/CK (1.4867 1.592) 

fifo/mem/mem_reg[4][0]/CK (1.4867 1.592) 

fifo/mem/mem_reg[4][6]/CK (1.4867 1.592) 

fifo/mem/mem_reg[5][5]/CK (1.4869 1.5922) 

fifo/mem/mem_reg[5][6]/CK (1.4867 1.592) 

fifo/mem/mem_reg[5][7]/CK (1.4864 1.5917) 

fifo/mem/mem_reg[6][6]/CK (1.4869 1.5922) 

fifo/mem/mem_reg[6][7]/CK (1.4868 1.5921) 

fifo/mem/mem_reg[7][0]/CK (1.4869 1.5922) 

fifo/mem/mem_reg[7][7]/CK (1.487 1.5923) 

fifo/read_synch/internal_pointer_reg[1]/CK (1.4869 1.5922) 

fifo/read_synch/internal_pointer_reg[0]/CK (1.4868 1.5921) 

fifo/mem/mem_reg[4][7]/CK (1.4863 1.5916) 

fifo/mem/mem_reg[3][7]/CK (1.486 1.5913) 

fifo/mem/mem_reg[2][7]/CK (1.486 1.5913) 

fifo/mem/mem_reg[3][0]/CK (1.4868 1.5921) 

fifo/mem/mem_reg[7][6]/CK (1.4882 1.5934) 

fifo/fifo_w/bin_cnt_reg[0]/CK (1.4886 1.5938) 

fifo/read_synch/synchronized_pointer_reg[3]/CK (1.489 1.5942) 

u2/internal_reg/CK (1.4899 1.5951) 

u2/SYNC_RST_reg/CK (1.4899 1.5951) 

fifo/read_synch/synchronized_pointer_reg[2]/CK (1.4865 1.5917) 

fifo/read_synch/synchronized_pointer_reg[1]/CK (1.4871 1.5923) 

fifo/read_synch/synchronized_pointer_reg[0]/CK (1.4875 1.5927) 

fifo/read_synch/internal_pointer_reg[3]/CK (1.4876 1.5928) 

fifo/read_synch/internal_pointer_reg[2]/CK (1.4879 1.5931) 

data_synch/exx_en_reg/CK (1.4895 1.5947) 

data_synch/ex_enable_reg/CK (1.4898 1.595) 

data_synch/enable_reg/CK (1.4897 1.5949) 

data_synch/enable_pulse_reg/CK (1.4895 1.5947) 

RegFile/mem_reg[6][5]/CK (1.4863 1.5917) 

RegFile/mem_reg[8][6]/CK (1.4868 1.5922) 

RegFile/mem_reg[8][5]/CK (1.4868 1.5922) 

RegFile/mem_reg[7][5]/CK (1.4868 1.5922) 

RegFile/mem_reg[6][6]/CK (1.4852 1.5906) 

RegFile/mem_reg[6][4]/CK (1.4866 1.592) 

RegFile/mem_reg[6][0]/CK (1.4836 1.589) 

RegFile/mem_reg[5][6]/CK (1.4868 1.5922) 

RegFile/mem_reg[5][5]/CK (1.4866 1.592) 

RegFile/mem_reg[5][4]/CK (1.4865 1.5919) 

RegFile/mem_reg[5][3]/CK (1.4866 1.592) 

RegFile/mem_reg[5][2]/CK (1.4845 1.5899) 

RegFile/mem_reg[5][1]/CK (1.4841 1.5895) 

RegFile/mem_reg[4][6]/CK (1.4857 1.5911) 

RegFile/mem_reg[4][5]/CK (1.4865 1.5919) 

RegFile/mem_reg[10][5]/CK (1.4868 1.5922) 

RegFile/mem_reg[10][6]/CK (1.4868 1.5922) 

RegFile/mem_reg[7][0]/CK (1.4819 1.5873) 

FSM/address__reg[0]/CK (1.4813 1.5867) 

RegFile/mem_reg[3][0]/CK (1.4819 1.5873) 

RegFile/mem_reg[3][2]/CK (1.4822 1.5876) 

RegFile/mem_reg[2][2]/CK (1.4821 1.5875) 

RegFile/mem_reg[2][1]/CK (1.4816 1.587) 

RegFile/RdData_reg[4]/CK (1.481 1.5864) 

RegFile/RdData_reg[3]/CK (1.4812 1.5866) 

RegFile/RdData_reg[2]/CK (1.4815 1.5869) 

RegFile/RdData_reg[1]/CK (1.4812 1.5866) 

RegFile/RdData_reg[0]/CK (1.4812 1.5866) 

RegFile/RdData_Valid_reg/CK (1.4813 1.5867) 

FSM/address__reg[3]/CK (1.4821 1.5875) 

FSM/address__reg[2]/CK (1.4821 1.5875) 

FSM/address__reg[1]/CK (1.4813 1.5867) 

RegFile/mem_reg[3][1]/CK (1.4817 1.5871) 

RegFile/mem_reg[3][3]/CK (1.4818 1.5872) 

RegFile/mem_reg[3][5]/CK (1.4823 1.5877) 

RegFile/mem_reg[3][4]/CK (1.4822 1.5876) 

fifo/fifo_w/full_reg/CK (1.4759 1.5812) 

FSM/current_state_reg[1]/CK (1.476 1.5813) 

FSM/current_state_reg[2]/CK (1.4759 1.5812) 

FSM/current_state_reg[3]/CK (1.476 1.5813) 

data_synch/sync_bus_reg[0]/CK (1.4757 1.581) 

data_synch/sync_bus_reg[1]/CK (1.4753 1.5806) 

data_synch/sync_bus_reg[2]/CK (1.4745 1.5798) 

data_synch/sync_bus_reg[3]/CK (1.4745 1.5798) 

data_synch/sync_bus_reg[4]/CK (1.4757 1.581) 

data_synch/sync_bus_reg[5]/CK (1.4756 1.5809) 

data_synch/sync_bus_reg[6]/CK (1.4756 1.5809) 

data_synch/sync_bus_reg[7]/CK (1.4757 1.581) 

FSM/current_state_reg[0]/CK (1.4742 1.5795) 

fifo/fifo_w/bin_cnt_reg[3]/CK (1.4759 1.5812) 

fifo/fifo_w/bin_cnt_reg[2]/CK (1.4757 1.581) 

fifo/fifo_w/bin_cnt_reg[1]/CK (1.476 1.5813) 

RegFile/mem_reg[7][2]/CK (1.4873 1.5927) 

RegFile/mem_reg[7][1]/CK (1.4873 1.5927) 

RegFile/mem_reg[6][1]/CK (1.4874 1.5928) 

RegFile/mem_reg[4][0]/CK (1.4847 1.5901) 

RegFile/mem_reg[3][7]/CK (1.4841 1.5895) 

RegFile/mem_reg[3][6]/CK (1.4836 1.589) 

RegFile/mem_reg[2][3]/CK (1.4852 1.5906) 

RegFile/mem_reg[2][5]/CK (1.4864 1.5918) 

RegFile/mem_reg[2][6]/CK (1.4869 1.5923) 

RegFile/mem_reg[2][7]/CK (1.4869 1.5923) 

RegFile/mem_reg[4][1]/CK (1.4859 1.5913) 

RegFile/mem_reg[4][2]/CK (1.4864 1.5918) 

RegFile/mem_reg[4][3]/CK (1.4865 1.5919) 

RegFile/mem_reg[4][4]/CK (1.4867 1.5921) 

RegFile/mem_reg[7][3]/CK (1.4872 1.5926) 

RegFile/mem_reg[7][4]/CK (1.4868 1.5922) 

RegFile/mem_reg[2][4]/CK (1.4869 1.5923) 

RegFile/mem_reg[6][2]/CK (1.4872 1.5926) 

RegFile/mem_reg[6][3]/CK (1.487 1.5924) 

RegFile/mem_reg[1][5]/CK (1.487 1.5924) 

RegFile/RdData_reg[6]/CK (1.4847 1.5901) 

RegFile/mem_reg[14][7]/CK (1.4868 1.5922) 

RegFile/mem_reg[2][0]/CK (1.4835 1.5889) 

RegFile/mem_reg[1][0]/CK (1.4861 1.5915) 

RegFile/mem_reg[1][7]/CK (1.4863 1.5917) 

RegFile/mem_reg[1][6]/CK (1.4863 1.5917) 

RegFile/mem_reg[1][4]/CK (1.4869 1.5923) 

RegFile/mem_reg[1][3]/CK (1.4865 1.5919) 

RegFile/mem_reg[1][2]/CK (1.4866 1.592) 

RegFile/mem_reg[15][7]/CK (1.4866 1.592) 

RegFile/mem_reg[0][7]/CK (1.4861 1.5915) 

RegFile/mem_reg[0][0]/CK (1.4855 1.5909) 

RegFile/RdData_reg[5]/CK (1.4847 1.5901) 

RegFile/RdData_reg[7]/CK (1.4843 1.5897) 

RegFile/mem_reg[13][7]/CK (1.4766 1.5818) 

RegFile/mem_reg[7][6]/CK (1.4754 1.5806) 

RegFile/mem_reg[4][7]/CK (1.4756 1.5808) 

RegFile/mem_reg[14][0]/CK (1.4761 1.5813) 

RegFile/mem_reg[9][7]/CK (1.476 1.5812) 

RegFile/mem_reg[8][7]/CK (1.4757 1.5809) 

RegFile/mem_reg[8][0]/CK (1.4759 1.5811) 

RegFile/mem_reg[7][7]/CK (1.4755 1.5807) 

RegFile/mem_reg[5][7]/CK (1.4756 1.5808) 

RegFile/mem_reg[5][0]/CK (1.4757 1.5809) 

RegFile/mem_reg[15][1]/CK (1.4764 1.5816) 

RegFile/mem_reg[15][0]/CK (1.4765 1.5817) 

RegFile/mem_reg[13][0]/CK (1.4753 1.5805) 

RegFile/mem_reg[11][7]/CK (1.476 1.5812) 

RegFile/mem_reg[10][7]/CK (1.4756 1.5808) 

RegFile/mem_reg[6][7]/CK (1.4756 1.5808) 

RegFile/mem_reg[12][7]/CK (1.4766 1.5818) 

RegFile/mem_reg[13][1]/CK (1.4818 1.5872) 

RegFile/mem_reg[11][5]/CK (1.4821 1.5875) 

RegFile/mem_reg[12][0]/CK (1.4817 1.5871) 

RegFile/mem_reg[9][6]/CK (1.4822 1.5876) 

RegFile/mem_reg[10][0]/CK (1.4819 1.5873) 

RegFile/mem_reg[11][6]/CK (1.4821 1.5875) 

RegFile/mem_reg[12][1]/CK (1.4827 1.5881) 

RegFile/mem_reg[11][2]/CK (1.4829 1.5883) 

RegFile/mem_reg[11][1]/CK (1.4828 1.5882) 

RegFile/mem_reg[11][0]/CK (1.4827 1.5881) 

RegFile/mem_reg[10][4]/CK (1.4827 1.5881) 

RegFile/mem_reg[10][3]/CK (1.4827 1.5881) 

RegFile/mem_reg[10][2]/CK (1.4825 1.5879) 

RegFile/mem_reg[10][1]/CK (1.4827 1.5881) 

RegFile/mem_reg[11][3]/CK (1.4828 1.5882) 

RegFile/mem_reg[11][4]/CK (1.4828 1.5882) 

RegFile/mem_reg[9][5]/CK (1.4821 1.5875) 

RegFile/mem_reg[12][2]/CK (1.4829 1.5883) 

RegFile/mem_reg[14][1]/CK (1.4818 1.5872) 

RegFile/mem_reg[0][4]/CK (1.4834 1.5889) 

RegFile/mem_reg[15][4]/CK (1.4832 1.5887) 

RegFile/mem_reg[14][4]/CK (1.483 1.5885) 

RegFile/mem_reg[0][2]/CK (1.4833 1.5888) 

RegFile/mem_reg[0][1]/CK (1.4829 1.5884) 

RegFile/mem_reg[0][5]/CK (1.483 1.5885) 

RegFile/mem_reg[12][5]/CK (1.4824 1.5879) 

RegFile/mem_reg[12][6]/CK (1.4825 1.588) 

RegFile/mem_reg[13][6]/CK (1.4825 1.588) 

RegFile/mem_reg[14][5]/CK (1.4824 1.5879) 

RegFile/mem_reg[14][6]/CK (1.4823 1.5878) 

RegFile/mem_reg[15][5]/CK (1.4829 1.5884) 

RegFile/mem_reg[15][6]/CK (1.4813 1.5868) 

RegFile/mem_reg[1][1]/CK (1.4823 1.5878) 

RegFile/mem_reg[0][6]/CK (1.4821 1.5876) 

RegFile/mem_reg[12][4]/CK (1.4831 1.5886) 

RegFile/mem_reg[0][3]/CK (1.4834 1.5889) 

RegFile/mem_reg[8][1]/CK (1.4815 1.5869) 

RegFile/mem_reg[14][2]/CK (1.484 1.5894) 

RegFile/mem_reg[9][1]/CK (1.4825 1.5879) 

RegFile/mem_reg[15][2]/CK (1.4839 1.5893) 

RegFile/mem_reg[14][3]/CK (1.4839 1.5893) 

RegFile/mem_reg[13][2]/CK (1.4832 1.5886) 

RegFile/mem_reg[12][3]/CK (1.4832 1.5886) 

RegFile/mem_reg[13][3]/CK (1.4833 1.5887) 

RegFile/mem_reg[13][4]/CK (1.4834 1.5888) 

RegFile/mem_reg[15][3]/CK (1.4837 1.5891) 

RegFile/mem_reg[8][2]/CK (1.4833 1.5887) 

RegFile/mem_reg[9][0]/CK (1.4831 1.5885) 

RegFile/mem_reg[9][2]/CK (1.4831 1.5885) 

RegFile/mem_reg[9][3]/CK (1.4833 1.5887) 

RegFile/mem_reg[9][4]/CK (1.4833 1.5887) 

RegFile/mem_reg[8][3]/CK (1.4834 1.5888) 

RegFile/mem_reg[13][5]/CK (1.4839 1.5893) 

RegFile/mem_reg[8][4]/CK (1.4834 1.5888) 

u0/count_reg[0]/CK (1.4971 1.4979) 

u0/count_reg[1]/CK (1.497 1.4978) 

u0/count_reg[2]/CK (1.4969 1.4977) 

u0/count_reg[3]/CK (1.4967 1.4975) 

u0/count_reg[4]/CK (1.4968 1.4976) 

u0/count_reg[5]/CK (1.4969 1.4977) 

u0/flag_reg/CK (1.4971 1.4979) 

u0/count_reg[6]/CK (1.4969 1.4977) 

u1/count_reg[0]/CK (1.5007 1.5015) 

u1/count_reg[1]/CK (1.5008 1.5016) 

u1/count_reg[2]/CK (1.5001 1.5009) 

u1/count_reg[3]/CK (1.5007 1.5015) 

u1/count_reg[4]/CK (1.5008 1.5016) 

u1/count_reg[6]/CK (1.5001 1.5009) 

u1/flag_reg/CK (1.5 1.5008) 

u3/SYNC_RST_reg/CK (1.5007 1.5015) 

u3/internal_reg/CK (1.5007 1.5015) 

u1/count_reg[5]/CK (1.5008 1.5016) 

tx/parity/DATA_reg_reg[2]/CK (1.4988 1.6629) 

tx/parity/DATA_reg_reg[1]/CK (1.4988 1.6629) 

tx/parity/DATA_reg_reg[3]/CK (1.4988 1.6629) 

tx/ser/count_reg[0]/CK (1.499 1.6631) 

tx/ser/count_reg[1]/CK (1.499 1.6631) 

tx/ser/count_reg[2]/CK (1.4992 1.6633) 

tx/ser/data_reg_reg[0]/CK (1.4992 1.6633) 

tx/ser/data_reg_reg[2]/CK (1.4992 1.6633) 

tx/ser/data_reg_reg[3]/CK (1.4989 1.663) 

tx/ser/data_reg_reg[4]/CK (1.4989 1.663) 

tx/ser/data_reg_reg[1]/CK (1.4992 1.6633) 

tx/parity/DATA_reg_reg[0]/CK (1.5001 1.6643) 

fifo/fifo_rd/bin_cnt_reg[1]/CK (1.4999 1.6641) 

tx/ser/data_reg_reg[7]/CK (1.4999 1.6641) 

tx/ser/data_reg_reg[6]/CK (1.5001 1.6643) 

tx/ser/data_reg_reg[5]/CK (1.5001 1.6643) 

tx/parity/DATA_reg_reg[7]/CK (1.4998 1.664) 

tx/parity/DATA_reg_reg[6]/CK (1.4998 1.664) 

tx/parity/DATA_reg_reg[5]/CK (1.5 1.6642) 

fifo/fifo_rd/bin_cnt_reg[2]/CK (1.4999 1.6641) 

tx/parity/DATA_reg_reg[4]/CK (1.5001 1.6643) 

tx/parity/parity_bit_reg/CK (1.5 1.6642) 

tx/controller/current_state_reg[2]/CK (1.4959 1.66) 

tx/controller/current_state_reg[1]/CK (1.4962 1.6603) 

fifo/fifo_rd/bin_cnt_reg[3]/CK (1.4958 1.6599) 

pulse_en/internal_reg/CK (1.4959 1.66) 

tx/controller/current_state_reg[0]/CK (1.4962 1.6603) 

pulse_valid/internal_reg/CK (1.496 1.6601) 

pulse_valid/PULSE_SIG_reg/CK (1.4961 1.6602) 

pulse_en/PULSE_SIG_reg/CK (1.4958 1.6599) 

fifo/write_synch/synchronized_pointer_reg[3]/CK (1.4958 1.6599) 

fifo/fifo_rd/empty_reg/CK (1.4959 1.66) 

busy_faling/internal_reg/CK (1.5076 1.6717) 

fifo/fifo_rd/bin_cnt_reg[0]/CK (1.506 1.6701) 

fifo/write_synch/internal_pointer_reg[0]/CK (1.5075 1.6716) 

busy_faling/PULSE_SIG_reg/CK (1.5076 1.6717) 

fifo/write_synch/internal_pointer_reg[1]/CK (1.5073 1.6714) 

fifo/write_synch/internal_pointer_reg[2]/CK (1.507 1.6711) 

fifo/write_synch/synchronized_pointer_reg[0]/CK (1.5069 1.671) 

fifo/write_synch/internal_pointer_reg[3]/CK (1.5067 1.6708) 

u7/PULSE_SIG_reg/CK (1.5072 1.6713) 

fifo/write_synch/synchronized_pointer_reg[1]/CK (1.5069 1.671) 

fifo/write_synch/synchronized_pointer_reg[2]/CK (1.5068 1.6709) 

rx/controller/current_state_reg[2]/CK (1.5289 1.6852) 

rx/EDGE_U0/bit_count_reg[2]/CK (1.5306 1.6869) 

rx/EDGE_U0/edge_count_reg[0]/CK (1.5306 1.6869) 

rx/EDGE_U0/edge_count_reg[1]/CK (1.5305 1.6868) 

rx/EDGE_U0/edge_count_reg[2]/CK (1.5302 1.6865) 

rx/EDGE_U0/edge_count_reg[3]/CK (1.5297 1.686) 

rx/EDGE_U0/edge_count_reg[4]/CK (1.5305 1.6868) 

rx/EDGE_U0/edge_count_reg[5]/CK (1.5304 1.6867) 

rx/EDGE_U0/prescale_reg_reg[0]/CK (1.5311 1.6874) 

rx/EDGE_U0/prescale_reg_reg[1]/CK (1.5312 1.6875) 

rx/EDGE_U0/prescale_reg_reg[3]/CK (1.5312 1.6875) 

rx/EDGE_U0/prescale_reg_reg[4]/CK (1.5306 1.6869) 

rx/EDGE_U0/prescale_reg_reg[5]/CK (1.5308 1.6871) 

rx/controller/current_state_reg[0]/CK (1.5308 1.6871) 

rx/sampling/sampled_count_reg[1]/CK (1.5306 1.6869) 

rx/EDGE_U0/prescale_reg_reg[2]/CK (1.5312 1.6875) 

rx/EDGE_U0/bit_count_reg[0]/CK (1.5309 1.6872) 

rx/EDGE_U0/bit_count_reg[1]/CK (1.5311 1.6874) 

rx/deserial/parity_reg/CK (1.5341 1.6904) 

rx/deserial/P_data_reg[7]/CK (1.5338 1.6901) 

rx/deserial/P_data_reg[6]/CK (1.5339 1.6902) 

rx/controller/current_state_reg[1]/CK (1.5335 1.6898) 

rx/controller/flag_reg/CK (1.5328 1.6891) 

rx/sampling/sampled_bit_reg/CK (1.5334 1.6897) 

rx/sampling/sampled_count_reg[0]/CK (1.5335 1.6898) 

rx/controller/prescale_reg_reg[0]/CK (1.5341 1.6904) 

rx/par_checker/par_err_reg/CK (1.5339 1.6902) 

rx/sampling/conseq_sampled_bit_reg/CK (1.5336 1.6899) 

rx/deserial/P_data_reg[5]/CK (1.534 1.6903) 

rx/deserial/P_data_reg[4]/CK (1.5322 1.6885) 

rx/deserial/P_data_reg[3]/CK (1.5322 1.6885) 

rx/deserial/P_data_reg[2]/CK (1.5321 1.6884) 

rx/deserial/P_data_reg[1]/CK (1.5321 1.6884) 

rx/deserial/P_data_reg[0]/CK (1.532 1.6883) 

rx/controller/prescale_reg_reg[5]/CK (1.5322 1.6885) 

rx/controller/prescale_reg_reg[4]/CK (1.5321 1.6884) 

rx/controller/prescale_reg_reg[3]/CK (1.5323 1.6886) 

rx/controller/prescale_reg_reg[2]/CK (1.5323 1.6886) 

rx/controller/prescale_reg_reg[1]/CK (1.5323 1.6886) 

tx/parity/DATA_reg_reg[2]/CK (1.447 1.5607) 

tx/parity/DATA_reg_reg[1]/CK (1.447 1.5607) 

tx/parity/DATA_reg_reg[3]/CK (1.447 1.5607) 

tx/ser/count_reg[0]/CK (1.4472 1.5609) 

tx/ser/count_reg[1]/CK (1.4472 1.5609) 

tx/ser/count_reg[2]/CK (1.4474 1.5611) 

tx/ser/data_reg_reg[0]/CK (1.4474 1.5611) 

tx/ser/data_reg_reg[2]/CK (1.4474 1.5611) 

tx/ser/data_reg_reg[3]/CK (1.4471 1.5608) 

tx/ser/data_reg_reg[4]/CK (1.4471 1.5608) 

tx/ser/data_reg_reg[1]/CK (1.4474 1.5611) 

tx/parity/DATA_reg_reg[0]/CK (1.4483 1.5621) 

fifo/fifo_rd/bin_cnt_reg[1]/CK (1.4481 1.5619) 

tx/ser/data_reg_reg[7]/CK (1.4481 1.5619) 

tx/ser/data_reg_reg[6]/CK (1.4483 1.5621) 

tx/ser/data_reg_reg[5]/CK (1.4483 1.5621) 

tx/parity/DATA_reg_reg[7]/CK (1.448 1.5618) 

tx/parity/DATA_reg_reg[6]/CK (1.448 1.5618) 

tx/parity/DATA_reg_reg[5]/CK (1.4482 1.562) 

fifo/fifo_rd/bin_cnt_reg[2]/CK (1.4481 1.5619) 

tx/parity/DATA_reg_reg[4]/CK (1.4483 1.5621) 

tx/parity/parity_bit_reg/CK (1.4482 1.562) 

tx/controller/current_state_reg[2]/CK (1.4441 1.5578) 

tx/controller/current_state_reg[1]/CK (1.4444 1.5581) 

fifo/fifo_rd/bin_cnt_reg[3]/CK (1.444 1.5577) 

pulse_en/internal_reg/CK (1.4441 1.5578) 

tx/controller/current_state_reg[0]/CK (1.4444 1.5581) 

pulse_valid/internal_reg/CK (1.4442 1.5579) 

pulse_valid/PULSE_SIG_reg/CK (1.4443 1.558) 

pulse_en/PULSE_SIG_reg/CK (1.444 1.5577) 

fifo/write_synch/synchronized_pointer_reg[3]/CK (1.444 1.5577) 

fifo/fifo_rd/empty_reg/CK (1.4441 1.5578) 

busy_faling/internal_reg/CK (1.4558 1.5695) 

fifo/fifo_rd/bin_cnt_reg[0]/CK (1.4542 1.5679) 

fifo/write_synch/internal_pointer_reg[0]/CK (1.4557 1.5694) 

busy_faling/PULSE_SIG_reg/CK (1.4558 1.5695) 

fifo/write_synch/internal_pointer_reg[1]/CK (1.4555 1.5692) 

fifo/write_synch/internal_pointer_reg[2]/CK (1.4552 1.5689) 

fifo/write_synch/synchronized_pointer_reg[0]/CK (1.4551 1.5688) 

fifo/write_synch/internal_pointer_reg[3]/CK (1.4549 1.5686) 

u7/PULSE_SIG_reg/CK (1.4554 1.5691) 

fifo/write_synch/synchronized_pointer_reg[1]/CK (1.4551 1.5688) 

fifo/write_synch/synchronized_pointer_reg[2]/CK (1.455 1.5687) 

rx/controller/current_state_reg[2]/CK (1.4542 1.5658) 

rx/EDGE_U0/bit_count_reg[2]/CK (1.4559 1.5675) 

rx/EDGE_U0/edge_count_reg[0]/CK (1.4559 1.5675) 

rx/EDGE_U0/edge_count_reg[1]/CK (1.4558 1.5674) 

rx/EDGE_U0/edge_count_reg[2]/CK (1.4555 1.5671) 

rx/EDGE_U0/edge_count_reg[3]/CK (1.455 1.5666) 

rx/EDGE_U0/edge_count_reg[4]/CK (1.4558 1.5674) 

rx/EDGE_U0/edge_count_reg[5]/CK (1.4557 1.5673) 

rx/EDGE_U0/prescale_reg_reg[0]/CK (1.4564 1.568) 

rx/EDGE_U0/prescale_reg_reg[1]/CK (1.4565 1.5681) 

rx/EDGE_U0/prescale_reg_reg[3]/CK (1.4565 1.5681) 

rx/EDGE_U0/prescale_reg_reg[4]/CK (1.4559 1.5675) 

rx/EDGE_U0/prescale_reg_reg[5]/CK (1.4561 1.5677) 

rx/controller/current_state_reg[0]/CK (1.4561 1.5677) 

rx/sampling/sampled_count_reg[1]/CK (1.4559 1.5675) 

rx/EDGE_U0/prescale_reg_reg[2]/CK (1.4565 1.5681) 

rx/EDGE_U0/bit_count_reg[0]/CK (1.4562 1.5678) 

rx/EDGE_U0/bit_count_reg[1]/CK (1.4564 1.568) 

rx/deserial/parity_reg/CK (1.4594 1.571) 

rx/deserial/P_data_reg[7]/CK (1.4591 1.5707) 

rx/deserial/P_data_reg[6]/CK (1.4592 1.5708) 

rx/controller/current_state_reg[1]/CK (1.4588 1.5704) 

rx/controller/flag_reg/CK (1.4581 1.5697) 

rx/sampling/sampled_bit_reg/CK (1.4587 1.5703) 

rx/sampling/sampled_count_reg[0]/CK (1.4588 1.5704) 

rx/controller/prescale_reg_reg[0]/CK (1.4594 1.571) 

rx/par_checker/par_err_reg/CK (1.4592 1.5708) 

rx/sampling/conseq_sampled_bit_reg/CK (1.4589 1.5705) 

rx/deserial/P_data_reg[5]/CK (1.4593 1.5709) 

rx/deserial/P_data_reg[4]/CK (1.4575 1.5691) 

rx/deserial/P_data_reg[3]/CK (1.4575 1.5691) 

rx/deserial/P_data_reg[2]/CK (1.4574 1.569) 

rx/deserial/P_data_reg[1]/CK (1.4574 1.569) 

rx/deserial/P_data_reg[0]/CK (1.4573 1.5689) 

rx/controller/prescale_reg_reg[5]/CK (1.4575 1.5691) 

rx/controller/prescale_reg_reg[4]/CK (1.4574 1.569) 

rx/controller/prescale_reg_reg[3]/CK (1.4576 1.5692) 

rx/controller/prescale_reg_reg[2]/CK (1.4576 1.5692) 

rx/controller/prescale_reg_reg[1]/CK (1.4576 1.5692) 

alu/ALU_OUT_reg[13]/CK (1.5145 1.6108) 

alu/ALU_OUT_reg[15]/CK (1.5144 1.6107) 

alu/ALU_OUT_reg[7]/CK (1.5143 1.6106) 

alu/ALU_OUT_reg[6]/CK (1.5143 1.6106) 

alu/ALU_OUT_reg[14]/CK (1.5145 1.6108) 

alu/OUT_VALID_reg/CK (1.5146 1.6109) 

alu/ALU_OUT_reg[12]/CK (1.5156 1.6119) 

alu/ALU_OUT_reg[8]/CK (1.5156 1.6119) 

alu/ALU_OUT_reg[2]/CK (1.515 1.6113) 

alu/ALU_OUT_reg[4]/CK (1.5154 1.6117) 

alu/ALU_OUT_reg[10]/CK (1.5156 1.6119) 

alu/ALU_OUT_reg[1]/CK (1.5153 1.6116) 

alu/ALU_OUT_reg[0]/CK (1.5154 1.6117) 

alu/ALU_OUT_reg[5]/CK (1.5155 1.6118) 

alu/ALU_OUT_reg[11]/CK (1.5156 1.6119) 

alu/ALU_OUT_reg[9]/CK (1.5156 1.6119) 

alu/ALU_OUT_reg[3]/CK (1.5154 1.6117) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: UART_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 10
Nr. of Sinks                   : 100
Nr. of Buffer                  : 33
Nr. of Level (including gates) : 15
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): rx/deserial/parity_reg/CK 1547(ps)
Min trig. edge delay at sink(R): fifo/fifo_rd/bin_cnt_reg[3]/CK 1464.3(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1464.3~1547(ps)        0~0(ps)             
Fall Phase Delay               : 1438.3~1680.2(ps)      0~0(ps)             
Trig. Edge Skew                : 82.7(ps)               200(ps)             
Rise Skew                      : 82.7(ps)               
Fall Skew                      : 241.9(ps)              
Max. Rise Buffer Tran          : 172.1(ps)              50(ps)              
Max. Fall Buffer Tran          : 125(ps)                50(ps)              
Max. Rise Sink Tran            : 54.2(ps)               50(ps)              
Max. Fall Sink Tran            : 50.3(ps)               50(ps)              
Min. Rise Buffer Tran          : 18.3(ps)               0(ps)               
Min. Fall Buffer Tran          : 17.6(ps)               0(ps)               
Min. Rise Sink Tran            : 38.3(ps)               0(ps)               
Min. Fall Sink Tran            : 34.9(ps)               0(ps)               

view setup1_analysis_view : skew = 82.7ps (required = 200ps)
view setup2_analysis_view : skew = 82.7ps (required = 200ps)
view setup3_analysis_view : skew = 82.7ps (required = 200ps)
view hold1_analysis_view : skew = 14.2ps (required = 200ps)
view hold2_analysis_view : skew = 14.2ps (required = 200ps)
view hold3_analysis_view : skew = 14.2ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
uart_clock__L1_I0/A              [115.2 92.9](ps)       50(ps)              
uart_clock__L2_I0/A              [91.7 90.3](ps)        50(ps)              
uart_clock__L3_I2/A              [70.4 68.2](ps)        50(ps)              
uart_clock__L3_I1/A              [70.4 68.2](ps)        50(ps)              
uart_clock__L3_I0/A              [70.4 68.2](ps)        50(ps)              
uart_clock__L4_I0/A              [51.9 51.4](ps)        50(ps)              
uart_clock__L5_I1/A              [82.5 81.7](ps)        50(ps)              
uart_clock__L5_I0/A              [82.5 81.7](ps)        50(ps)              
u1/U35/A                         [147.8 113.2](ps)      50(ps)              
u0/U34/A                         [172.1 125](ps)        50(ps)              
uart_clock__L6_I0/A              [52.3 49.7](ps)        50(ps)              
rxmux/U1/A                       [104.4 87.4](ps)       50(ps)              
txmux/U1/A                       [76.3 72.7](ps)        50(ps)              
uart_clock__L7_I2/A              [51 50.6](ps)          50(ps)              
uart_clock__L7_I1/A              [51.2 46.8](ps)        50(ps)              
uart_clock__L7_I0/A              [51.2 46.8](ps)        50(ps)              
rx_clock__L1_I0/A                [138.8 104.6](ps)      50(ps)              
tx_clock__L1_I0/A                [104.2 87.4](ps)       50(ps)              
uart_clock__L8_I0/A              [51.8 51.3](ps)        50(ps)              
rx_clock__L2_I0/A                [80.4 79.4](ps)        50(ps)              
tx_clock__L2_I0/A                [99 93.9](ps)          50(ps)              
uart_clock__L9_I0/A              [50.8 50.3](ps)        50(ps)              
txmux/U1/A                       [80.1 84.8](ps)        50(ps)              
rxmux/U1/A                       [107.9 100.5](ps)      50(ps)              
rx_clock__L3_I3/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I2/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I1/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I0/A                [78.9 72.6](ps)        50(ps)              
tx_clock__L3_I3/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I2/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I1/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I0/A                [80.5 74.3](ps)        50(ps)              
uart_clock__L10_I0/A             [62.3 56.1](ps)        50(ps)              
tx_clock__L1_I0/A                [104.3 87.4](ps)       50(ps)              
rx_clock__L1_I0/A                [138.8 104.6](ps)      50(ps)              
busy_faling/internal_reg/CK      [54.2 50.3](ps)        50(ps)              
fifo/fifo_rd/bin_cnt_reg[0]/CK   [54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[0]/CK[54.2 50.3](ps)        50(ps)              
busy_faling/PULSE_SIG_reg/CK     [54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[1]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[2]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[0]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[3]/CK[54.2 50.3](ps)        50(ps)              
u7/PULSE_SIG_reg/CK              [54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[1]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[2]/CK[54.2 50.3](ps)        50(ps)              
tx_clock__L2_I0/A                [99 93.9](ps)          50(ps)              
rx_clock__L2_I0/A                [80.4 79.4](ps)        50(ps)              
uart_clock__L12_I1/A             [54.2 49.8](ps)        50(ps)              
uart_clock__L12_I0/A             [54.2 49.8](ps)        50(ps)              
tx_clock__L3_I3/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I2/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I1/A                [80.5 74.3](ps)        50(ps)              
tx_clock__L3_I0/A                [80.5 74.3](ps)        50(ps)              
rx_clock__L3_I3/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I2/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I1/A                [78.9 72.6](ps)        50(ps)              
rx_clock__L3_I0/A                [78.9 72.6](ps)        50(ps)              
busy_faling/internal_reg/CK      [54.2 50.3](ps)        50(ps)              
fifo/fifo_rd/bin_cnt_reg[0]/CK   [54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[0]/CK[54.2 50.3](ps)        50(ps)              
busy_faling/PULSE_SIG_reg/CK     [54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[1]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[2]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[0]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/internal_pointer_reg[3]/CK[54.2 50.3](ps)        50(ps)              
u7/PULSE_SIG_reg/CK              [54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[1]/CK[54.2 50.3](ps)        50(ps)              
fifo/write_synch/synchronized_pointer_reg[2]/CK[54.2 50.3](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: UART_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 100
     Rise Delay	   : [1464.3(ps)  1547(ps)]
     Rise Skew	   : 82.7(ps)
     Fall Delay	   : [1438.3(ps)  1680.2(ps)]
     Fall Skew	   : 241.9(ps)


  Child Tree 1 from uartmux/U1/A: 
     nrSink : 100
     Rise Delay [1464.3(ps)  1547(ps)] Skew [82.7(ps)]
     Fall Delay[1438.3(ps)  1680.2(ps)] Skew=[241.9(ps)]


  Main Tree from UART_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: uartmux/U1/A [48.3(ps) 50.1(ps)]
OUTPUT_TERM: uartmux/U1/Y [207.9(ps) 247.4(ps)]

Main Tree: 
     nrSink         : 100
     Rise Delay	   : [1464.3(ps)  1547(ps)]
     Rise Skew	   : 82.7(ps)
     Fall Delay	   : [1438.3(ps)  1680.2(ps)]
     Fall Skew	   : 241.9(ps)


  Child Tree 1 from u1/o_div_clk__reg/CK: 
     nrSink : 39
     Rise Delay [1541.8(ps)  1547(ps)] Skew [5.2(ps)]
     Fall Delay[1675(ps)  1680.2(ps)] Skew=[5.2(ps)]


  Child Tree 2 from u0/o_div_clk__reg/CK: 
     nrSink : 43
     Rise Delay [1526.6(ps)  1538.4(ps)] Skew [11.8(ps)]
     Fall Delay[1663(ps)  1674.8(ps)] Skew=[11.8(ps)]


  Child Tree 3 from u0/U34/B: 
     nrSink : 43
     Rise Delay [1464.3(ps)  1476.1(ps)] Skew [11.8(ps)]
     Fall Delay[1600.7(ps)  1612.5(ps)] Skew=[11.8(ps)]


  Child Tree 4 from u1/U35/B: 
     nrSink : 39
     Rise Delay [1497.4(ps)  1502.6(ps)] Skew [5.2(ps)]
     Fall Delay[1626(ps)  1631.2(ps)] Skew=[5.2(ps)]


  Main Tree from uartmux/U1/Y w/o tracing through gates: 
     nrSink : 18
     nrGate : 4
     Rise Delay [1465.2(ps)  1469.3(ps)] Skew [4.1(ps)]
     Fall Delay [1438.3(ps)  1442.4(ps)] Skew=[4.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: u1/o_div_clk__reg/CK [482.5(ps) 528.4(ps)]
OUTPUT_TERM: u1/o_div_clk__reg/Q [886.1(ps) 947.5(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1541.8(ps)  1547(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1675(ps)  1680.2(ps)]
     Fall Skew	   : 5.2(ps)


  Child Tree 1 from u1/U35/A: 
     nrSink : 39
     Rise Delay [1541.8(ps)  1547(ps)] Skew [5.2(ps)]
     Fall Delay[1675(ps)  1680.2(ps)] Skew=[5.2(ps)]


  Main Tree from u1/o_div_clk__reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u0/o_div_clk__reg/CK [482.1(ps) 528(ps)]
OUTPUT_TERM: u0/o_div_clk__reg/Q [900.7(ps) 957.6(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1526.6(ps)  1538.4(ps)]
     Rise Skew	   : 11.8(ps)
     Fall Delay	   : [1663(ps)  1674.8(ps)]
     Fall Skew	   : 11.8(ps)


  Child Tree 1 from u0/U34/A: 
     nrSink : 43
     Rise Delay [1526.6(ps)  1538.4(ps)] Skew [11.8(ps)]
     Fall Delay[1663(ps)  1674.8(ps)] Skew=[11.8(ps)]


  Main Tree from u0/o_div_clk__reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u1/U35/A [886.5(ps) 947.9(ps)]
OUTPUT_TERM: u1/U35/Y [1069.7(ps) 1164.5(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1541.8(ps)  1547(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1675(ps)  1680.2(ps)]
     Fall Skew	   : 5.2(ps)


  Child Tree 1 from rxmux/U1/A: 
     nrSink : 39
     Rise Delay [1541.8(ps)  1547(ps)] Skew [5.2(ps)]
     Fall Delay[1675(ps)  1680.2(ps)] Skew=[5.2(ps)]


  Main Tree from u1/U35/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u0/U34/A [901.1(ps) 958.1(ps)]
OUTPUT_TERM: u0/U34/Y [1071.5(ps) 1162.9(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1526.6(ps)  1538.4(ps)]
     Rise Skew	   : 11.8(ps)
     Fall Delay	   : [1663(ps)  1674.8(ps)]
     Fall Skew	   : 11.8(ps)


  Child Tree 1 from txmux/U1/A: 
     nrSink : 43
     Rise Delay [1526.6(ps)  1538.4(ps)] Skew [11.8(ps)]
     Fall Delay[1663(ps)  1674.8(ps)] Skew=[11.8(ps)]


  Main Tree from u0/U34/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: rxmux/U1/A [1070(ps) 1164.8(ps)]
OUTPUT_TERM: rxmux/U1/Y [1264.7(ps) 1390.9(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1541.8(ps)  1547(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1675(ps)  1680.2(ps)]
     Fall Skew	   : 5.2(ps)


  Main Tree from rxmux/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [1541.8(ps)  1547(ps)] Skew [5.2(ps)]
     Fall Delay [1675(ps)  1680.2(ps)] Skew=[5.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: txmux/U1/A [1071.6(ps) 1163(ps)]
OUTPUT_TERM: txmux/U1/Y [1237.8(ps) 1367.8(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1526.6(ps)  1538.4(ps)]
     Rise Skew	   : 11.8(ps)
     Fall Delay	   : [1663(ps)  1674.8(ps)]
     Fall Skew	   : 11.8(ps)


  Main Tree from txmux/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [1526.6(ps)  1538.4(ps)] Skew [11.8(ps)]
     Fall Delay [1663(ps)  1674.8(ps)] Skew=[11.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: u0/U34/B [860.6(ps) 884.7(ps)]
OUTPUT_TERM: u0/U34/Y [1008.2(ps) 1097.1(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1464.3(ps)  1476.1(ps)]
     Rise Skew	   : 11.8(ps)
     Fall Delay	   : [1600.7(ps)  1612.5(ps)]
     Fall Skew	   : 11.8(ps)


  Child Tree 1 from txmux/U1/A: 
     nrSink : 43
     Rise Delay [1464.3(ps)  1476.1(ps)] Skew [11.8(ps)]
     Fall Delay[1600.7(ps)  1612.5(ps)] Skew=[11.8(ps)]


  Main Tree from u0/U34/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u1/U35/B [858.1(ps) 882.2(ps)]
OUTPUT_TERM: u1/U35/Y [1024.4(ps) 1111.7(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1497.4(ps)  1502.6(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1626(ps)  1631.2(ps)]
     Fall Skew	   : 5.2(ps)


  Child Tree 1 from rxmux/U1/A: 
     nrSink : 39
     Rise Delay [1497.4(ps)  1502.6(ps)] Skew [5.2(ps)]
     Fall Delay[1626(ps)  1631.2(ps)] Skew=[5.2(ps)]


  Main Tree from u1/U35/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: txmux/U1/A [1008.3(ps) 1097.2(ps)]
OUTPUT_TERM: txmux/U1/Y [1175.5(ps) 1305.5(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [1464.3(ps)  1476.1(ps)]
     Rise Skew	   : 11.8(ps)
     Fall Delay	   : [1600.7(ps)  1612.5(ps)]
     Fall Skew	   : 11.8(ps)


  Main Tree from txmux/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [1464.3(ps)  1476.1(ps)] Skew [11.8(ps)]
     Fall Delay [1600.7(ps)  1612.5(ps)] Skew=[11.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: rxmux/U1/A [1024.7(ps) 1112(ps)]
OUTPUT_TERM: rxmux/U1/Y [1220.3(ps) 1341.9(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1497.4(ps)  1502.6(ps)]
     Rise Skew	   : 5.2(ps)
     Fall Delay	   : [1626(ps)  1631.2(ps)]
     Fall Skew	   : 5.2(ps)


  Main Tree from rxmux/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [1497.4(ps)  1502.6(ps)] Skew [5.2(ps)]
     Fall Delay [1626(ps)  1631.2(ps)] Skew=[5.2(ps)]


UART_CLK (0 0) load=0.0480527(pf) 

UART_CLK__L1_I0/A (0.0019 0.0019) 
UART_CLK__L1_I0/Y (0.0223 0.0239) load=0.00981036(pf) 

UART_CLK__L2_I0/A (0.0224 0.024) 
UART_CLK__L2_I0/Y (0.0481 0.0499) load=0.00475127(pf) 

uartmux/U1/A (0.0483 0.0501) 
uartmux/U1/Y (0.2079 0.2474) load=0.00834585(pf) 

uart_clock__L1_I0/A (0.208 0.2475) 
uart_clock__L1_I0/Y (0.3613 0.4085) load=0.0617881(pf) 

uart_clock__L2_I0/A (0.3734 0.4206) 
uart_clock__L2_I0/Y (0.4901 0.4458) load=0.0817621(pf) 

uart_clock__L3_I2/A (0.4924 0.4481) 
uart_clock__L3_I2/Y (0.6054 0.5723) load=0.0187112(pf) 

uart_clock__L3_I1/A (0.4928 0.4485) 
uart_clock__L3_I1/Y (0.4824 0.5283) load=0.0028896(pf) 

uart_clock__L3_I0/A (0.4922 0.4479) 
uart_clock__L3_I0/Y (0.482 0.5279) load=0.00322854(pf) 

uart_clock__L4_I0/A (0.607 0.5739) 
uart_clock__L4_I0/Y (0.7379 0.7171) load=0.0525151(pf) 

u1/o_div_clk__reg/CK (0.4825 0.5284) 
u1/o_div_clk__reg/Q (0.8861 0.9475) load=0.0110046(pf) 

u0/o_div_clk__reg/CK (0.4821 0.528) 
u0/o_div_clk__reg/Q (0.9007 0.9576) load=0.0137733(pf) 

uart_clock__L5_I1/A (0.7393 0.7185) 
uart_clock__L5_I1/Y (0.8534 0.8444) load=0.015635(pf) 

uart_clock__L5_I0/A (0.7402 0.7194) 
uart_clock__L5_I0/Y (0.7743 0.7974) load=0.0491839(pf) 

u1/U35/A (0.8865 0.9479) 
u1/U35/Y (1.0697 1.1645) load=0.00713939(pf) 

u0/U34/A (0.9011 0.9581) 
u0/U34/Y (1.0715 1.1629) load=0.00397438(pf) 

uart_clock__L6_I1/A (0.8544 0.8454) 
uart_clock__L6_I1/Y (0.9611 0.9633) load=0.0177727(pf) 

uart_clock__L6_I0/A (0.777 0.8001) 
uart_clock__L6_I0/Y (0.8489 0.8272) load=0.0654962(pf) 

rxmux/U1/A (1.07 1.1648) 
rxmux/U1/Y (1.2647 1.3909) load=0.0109581(pf) 

txmux/U1/A (1.0716 1.163) 
txmux/U1/Y (1.2378 1.3678) load=0.00713438(pf) 

uart_clock__L7_I2/A (0.9625 0.9647) 
uart_clock__L7_I2/Y (1.0703 1.0838) load=0.0186278(pf) 

uart_clock__L7_I1/A (0.8534 0.8317) 
uart_clock__L7_I1/Y (0.8605 0.8846) load=0.00347126(pf) 

uart_clock__L7_I0/A (0.8511 0.8294) 
uart_clock__L7_I0/Y (0.858 0.8821) load=0.00309584(pf) 

rx_clock__L1_I0/A (1.2652 1.3914) 
rx_clock__L1_I0/Y (1.4176 1.5484) load=0.0498668(pf) 

tx_clock__L1_I0/A (1.2381 1.368) 
tx_clock__L1_I0/Y (1.3932 1.528) load=0.0524895(pf) 

uart_clock__L8_I0/A (1.0718 1.0853) 
uart_clock__L8_I0/Y (1.179 1.2038) load=0.0175047(pf) 

u0/U34/B (0.8606 0.8847) 
u0/U34/Y (1.0082 1.0971) load=0.00397438(pf) 

u1/U35/B (0.8581 0.8822) 
u1/U35/Y (1.0244 1.1117) load=0.00713939(pf) 

rx_clock__L2_I0/A (1.4205 1.5513) 
rx_clock__L2_I0/Y (1.6236 1.4932) load=0.117947(pf) 

tx_clock__L2_I0/A (1.3972 1.532) 
tx_clock__L2_I0/Y (1.6089 1.4753) load=0.119333(pf) 

uart_clock__L9_I0/A (1.1799 1.2047) 
uart_clock__L9_I0/Y (1.2943 1.3239) load=0.0490275(pf) 

txmux/U1/A (1.0083 1.0972) 
txmux/U1/Y (1.1755 1.3055) load=0.00713438(pf) 

rxmux/U1/A (1.0247 1.112) 
rxmux/U1/Y (1.2203 1.3419) load=0.0109581(pf) 

rx_clock__L3_I3/A (1.625 1.4946) 
rx_clock__L3_I3/Y (1.5417 1.6749) load=0.0267927(pf) 

rx_clock__L3_I2/A (1.6241 1.4937) 
rx_clock__L3_I2/Y (1.5427 1.6759) load=0.0304028(pf) 

rx_clock__L3_I1/A (1.6255 1.4951) 
rx_clock__L3_I1/Y (1.5454 1.6786) load=0.0329028(pf) 

rx_clock__L3_I0/A (1.6262 1.4958) 
rx_clock__L3_I0/Y (1.5439 1.6771) load=0.0287343(pf) 

tx_clock__L3_I3/A (1.6132 1.4796) 
tx_clock__L3_I3/Y (1.5288 1.6652) load=0.0300336(pf) 

tx_clock__L3_I2/A (1.6135 1.4799) 
tx_clock__L3_I2/Y (1.5299 1.6664) load=0.0316134(pf) 

tx_clock__L3_I1/A (1.6113 1.4777) 
tx_clock__L3_I1/Y (1.5261 1.6625) load=0.0284593(pf) 

tx_clock__L3_I0/A (1.6142 1.4806) 
tx_clock__L3_I0/Y (1.5347 1.6711) load=0.039372(pf) 

uart_clock__L10_I0/A (1.2965 1.3261) 
uart_clock__L10_I0/Y (1.3711 1.3436) load=0.0461493(pf) 

tx_clock__L1_I0/A (1.1758 1.3057) 
tx_clock__L1_I0/Y (1.3309 1.4657) load=0.0524895(pf) 

rx_clock__L1_I0/A (1.2208 1.3424) 
rx_clock__L1_I0/Y (1.3732 1.4994) load=0.0498668(pf) 

rx/controller/current_state_reg[2]/CK (1.5418 1.675) 

rx/EDGE_U0/bit_count_reg[2]/CK (1.5435 1.6767) 

rx/EDGE_U0/edge_count_reg[0]/CK (1.5435 1.6767) 

rx/EDGE_U0/edge_count_reg[1]/CK (1.5434 1.6766) 

rx/EDGE_U0/edge_count_reg[2]/CK (1.5431 1.6763) 

rx/EDGE_U0/edge_count_reg[3]/CK (1.5426 1.6758) 

rx/EDGE_U0/edge_count_reg[4]/CK (1.5434 1.6766) 

rx/EDGE_U0/edge_count_reg[5]/CK (1.5433 1.6765) 

rx/EDGE_U0/prescale_reg_reg[0]/CK (1.544 1.6772) 

rx/EDGE_U0/prescale_reg_reg[1]/CK (1.5441 1.6773) 

rx/EDGE_U0/prescale_reg_reg[3]/CK (1.5441 1.6773) 

rx/EDGE_U0/prescale_reg_reg[4]/CK (1.5435 1.6767) 

rx/EDGE_U0/prescale_reg_reg[5]/CK (1.5437 1.6769) 

rx/controller/current_state_reg[0]/CK (1.5437 1.6769) 

rx/sampling/sampled_count_reg[1]/CK (1.5435 1.6767) 

rx/EDGE_U0/prescale_reg_reg[2]/CK (1.5441 1.6773) 

rx/EDGE_U0/bit_count_reg[0]/CK (1.5438 1.677) 

rx/EDGE_U0/bit_count_reg[1]/CK (1.544 1.6772) 

rx/deserial/parity_reg/CK (1.547 1.6802) 

rx/deserial/P_data_reg[7]/CK (1.5467 1.6799) 

rx/deserial/P_data_reg[6]/CK (1.5468 1.68) 

rx/controller/current_state_reg[1]/CK (1.5464 1.6796) 

rx/controller/flag_reg/CK (1.5457 1.6789) 

rx/sampling/sampled_bit_reg/CK (1.5463 1.6795) 

rx/sampling/sampled_count_reg[0]/CK (1.5464 1.6796) 

rx/controller/prescale_reg_reg[0]/CK (1.547 1.6802) 

rx/par_checker/par_err_reg/CK (1.5468 1.68) 

rx/sampling/conseq_sampled_bit_reg/CK (1.5465 1.6797) 

rx/deserial/P_data_reg[5]/CK (1.5469 1.6801) 

rx/deserial/P_data_reg[4]/CK (1.5451 1.6783) 

rx/deserial/P_data_reg[3]/CK (1.5451 1.6783) 

rx/deserial/P_data_reg[2]/CK (1.545 1.6782) 

rx/deserial/P_data_reg[1]/CK (1.545 1.6782) 

rx/deserial/P_data_reg[0]/CK (1.5449 1.6781) 

rx/controller/prescale_reg_reg[5]/CK (1.5451 1.6783) 

rx/controller/prescale_reg_reg[4]/CK (1.545 1.6782) 

rx/controller/prescale_reg_reg[3]/CK (1.5452 1.6784) 

rx/controller/prescale_reg_reg[2]/CK (1.5452 1.6784) 

rx/controller/prescale_reg_reg[1]/CK (1.5452 1.6784) 

tx/parity/DATA_reg_reg[2]/CK (1.5296 1.666) 

tx/parity/DATA_reg_reg[1]/CK (1.5296 1.666) 

tx/parity/DATA_reg_reg[3]/CK (1.5296 1.666) 

tx/ser/count_reg[0]/CK (1.5298 1.6662) 

tx/ser/count_reg[1]/CK (1.5298 1.6662) 

tx/ser/count_reg[2]/CK (1.53 1.6664) 

tx/ser/data_reg_reg[0]/CK (1.53 1.6664) 

tx/ser/data_reg_reg[2]/CK (1.53 1.6664) 

tx/ser/data_reg_reg[3]/CK (1.5297 1.6661) 

tx/ser/data_reg_reg[4]/CK (1.5297 1.6661) 

tx/ser/data_reg_reg[1]/CK (1.53 1.6664) 

tx/parity/DATA_reg_reg[0]/CK (1.5309 1.6674) 

fifo/fifo_rd/bin_cnt_reg[1]/CK (1.5307 1.6672) 

tx/ser/data_reg_reg[7]/CK (1.5307 1.6672) 

tx/ser/data_reg_reg[6]/CK (1.5309 1.6674) 

tx/ser/data_reg_reg[5]/CK (1.5309 1.6674) 

tx/parity/DATA_reg_reg[7]/CK (1.5306 1.6671) 

tx/parity/DATA_reg_reg[6]/CK (1.5306 1.6671) 

tx/parity/DATA_reg_reg[5]/CK (1.5308 1.6673) 

fifo/fifo_rd/bin_cnt_reg[2]/CK (1.5307 1.6672) 

tx/parity/DATA_reg_reg[4]/CK (1.5309 1.6674) 

tx/parity/parity_bit_reg/CK (1.5308 1.6673) 

tx/controller/current_state_reg[2]/CK (1.5267 1.6631) 

tx/controller/current_state_reg[1]/CK (1.527 1.6634) 

fifo/fifo_rd/bin_cnt_reg[3]/CK (1.5266 1.663) 

pulse_en/internal_reg/CK (1.5267 1.6631) 

tx/controller/current_state_reg[0]/CK (1.527 1.6634) 

pulse_valid/internal_reg/CK (1.5268 1.6632) 

pulse_valid/PULSE_SIG_reg/CK (1.5269 1.6633) 

pulse_en/PULSE_SIG_reg/CK (1.5266 1.663) 

fifo/write_synch/synchronized_pointer_reg[3]/CK (1.5266 1.663) 

fifo/fifo_rd/empty_reg/CK (1.5267 1.6631) 

busy_faling/internal_reg/CK (1.5384 1.6748) 

fifo/fifo_rd/bin_cnt_reg[0]/CK (1.5368 1.6732) 

fifo/write_synch/internal_pointer_reg[0]/CK (1.5383 1.6747) 

busy_faling/PULSE_SIG_reg/CK (1.5384 1.6748) 

fifo/write_synch/internal_pointer_reg[1]/CK (1.5381 1.6745) 

fifo/write_synch/internal_pointer_reg[2]/CK (1.5378 1.6742) 

fifo/write_synch/synchronized_pointer_reg[0]/CK (1.5377 1.6741) 

fifo/write_synch/internal_pointer_reg[3]/CK (1.5375 1.6739) 

u7/PULSE_SIG_reg/CK (1.538 1.6744) 

fifo/write_synch/synchronized_pointer_reg[1]/CK (1.5377 1.6741) 

fifo/write_synch/synchronized_pointer_reg[2]/CK (1.5376 1.674) 

uart_clock__L11_I0/A (1.3721 1.3446) 
uart_clock__L11_I0/Y (1.3922 1.4216) load=0.07241(pf) 

tx_clock__L2_I0/A (1.3349 1.4697) 
tx_clock__L2_I0/Y (1.5466 1.413) load=0.119333(pf) 

rx_clock__L2_I0/A (1.3761 1.5023) 
rx_clock__L2_I0/Y (1.5746 1.4488) load=0.117947(pf) 

uart_clock__L12_I1/A (1.396 1.4254) 
uart_clock__L12_I1/Y (1.4651 1.4382) load=0.0236862(pf) 

uart_clock__L12_I0/A (1.3945 1.4239) 
uart_clock__L12_I0/Y (1.4683 1.4414) load=0.0332678(pf) 

tx_clock__L3_I3/A (1.5509 1.4173) 
tx_clock__L3_I3/Y (1.4665 1.6029) load=0.0300336(pf) 

tx_clock__L3_I2/A (1.5512 1.4176) 
tx_clock__L3_I2/Y (1.4676 1.6041) load=0.0316134(pf) 

tx_clock__L3_I1/A (1.549 1.4154) 
tx_clock__L3_I1/Y (1.4638 1.6002) load=0.0284593(pf) 

tx_clock__L3_I0/A (1.5519 1.4183) 
tx_clock__L3_I0/Y (1.4724 1.6088) load=0.039372(pf) 

rx_clock__L3_I3/A (1.576 1.4502) 
rx_clock__L3_I3/Y (1.4973 1.6259) load=0.0267927(pf) 

rx_clock__L3_I2/A (1.5751 1.4493) 
rx_clock__L3_I2/Y (1.4983 1.6269) load=0.0304028(pf) 

rx_clock__L3_I1/A (1.5765 1.4507) 
rx_clock__L3_I1/Y (1.501 1.6296) load=0.0329028(pf) 

rx_clock__L3_I0/A (1.5772 1.4514) 
rx_clock__L3_I0/Y (1.4995 1.6281) load=0.0287343(pf) 

u0/count_reg[0]/CK (1.4656 1.4387) 

u0/count_reg[1]/CK (1.4655 1.4386) 

u0/count_reg[2]/CK (1.4654 1.4385) 

u0/count_reg[3]/CK (1.4652 1.4383) 

u0/count_reg[4]/CK (1.4653 1.4384) 

u0/count_reg[5]/CK (1.4654 1.4385) 

u0/flag_reg/CK (1.4656 1.4387) 

u0/count_reg[6]/CK (1.4654 1.4385) 

u1/count_reg[0]/CK (1.4692 1.4423) 

u1/count_reg[1]/CK (1.4693 1.4424) 

u1/count_reg[2]/CK (1.4686 1.4417) 

u1/count_reg[3]/CK (1.4692 1.4423) 

u1/count_reg[4]/CK (1.4693 1.4424) 

u1/count_reg[6]/CK (1.4686 1.4417) 

u1/flag_reg/CK (1.4685 1.4416) 

u3/SYNC_RST_reg/CK (1.4692 1.4423) 

u3/internal_reg/CK (1.4692 1.4423) 

u1/count_reg[5]/CK (1.4693 1.4424) 

tx/parity/DATA_reg_reg[2]/CK (1.4673 1.6037) 

tx/parity/DATA_reg_reg[1]/CK (1.4673 1.6037) 

tx/parity/DATA_reg_reg[3]/CK (1.4673 1.6037) 

tx/ser/count_reg[0]/CK (1.4675 1.6039) 

tx/ser/count_reg[1]/CK (1.4675 1.6039) 

tx/ser/count_reg[2]/CK (1.4677 1.6041) 

tx/ser/data_reg_reg[0]/CK (1.4677 1.6041) 

tx/ser/data_reg_reg[2]/CK (1.4677 1.6041) 

tx/ser/data_reg_reg[3]/CK (1.4674 1.6038) 

tx/ser/data_reg_reg[4]/CK (1.4674 1.6038) 

tx/ser/data_reg_reg[1]/CK (1.4677 1.6041) 

tx/parity/DATA_reg_reg[0]/CK (1.4686 1.6051) 

fifo/fifo_rd/bin_cnt_reg[1]/CK (1.4684 1.6049) 

tx/ser/data_reg_reg[7]/CK (1.4684 1.6049) 

tx/ser/data_reg_reg[6]/CK (1.4686 1.6051) 

tx/ser/data_reg_reg[5]/CK (1.4686 1.6051) 

tx/parity/DATA_reg_reg[7]/CK (1.4683 1.6048) 

tx/parity/DATA_reg_reg[6]/CK (1.4683 1.6048) 

tx/parity/DATA_reg_reg[5]/CK (1.4685 1.605) 

fifo/fifo_rd/bin_cnt_reg[2]/CK (1.4684 1.6049) 

tx/parity/DATA_reg_reg[4]/CK (1.4686 1.6051) 

tx/parity/parity_bit_reg/CK (1.4685 1.605) 

tx/controller/current_state_reg[2]/CK (1.4644 1.6008) 

tx/controller/current_state_reg[1]/CK (1.4647 1.6011) 

fifo/fifo_rd/bin_cnt_reg[3]/CK (1.4643 1.6007) 

pulse_en/internal_reg/CK (1.4644 1.6008) 

tx/controller/current_state_reg[0]/CK (1.4647 1.6011) 

pulse_valid/internal_reg/CK (1.4645 1.6009) 

pulse_valid/PULSE_SIG_reg/CK (1.4646 1.601) 

pulse_en/PULSE_SIG_reg/CK (1.4643 1.6007) 

fifo/write_synch/synchronized_pointer_reg[3]/CK (1.4643 1.6007) 

fifo/fifo_rd/empty_reg/CK (1.4644 1.6008) 

busy_faling/internal_reg/CK (1.4761 1.6125) 

fifo/fifo_rd/bin_cnt_reg[0]/CK (1.4745 1.6109) 

fifo/write_synch/internal_pointer_reg[0]/CK (1.476 1.6124) 

busy_faling/PULSE_SIG_reg/CK (1.4761 1.6125) 

fifo/write_synch/internal_pointer_reg[1]/CK (1.4758 1.6122) 

fifo/write_synch/internal_pointer_reg[2]/CK (1.4755 1.6119) 

fifo/write_synch/synchronized_pointer_reg[0]/CK (1.4754 1.6118) 

fifo/write_synch/internal_pointer_reg[3]/CK (1.4752 1.6116) 

u7/PULSE_SIG_reg/CK (1.4757 1.6121) 

fifo/write_synch/synchronized_pointer_reg[1]/CK (1.4754 1.6118) 

fifo/write_synch/synchronized_pointer_reg[2]/CK (1.4753 1.6117) 

rx/controller/current_state_reg[2]/CK (1.4974 1.626) 

rx/EDGE_U0/bit_count_reg[2]/CK (1.4991 1.6277) 

rx/EDGE_U0/edge_count_reg[0]/CK (1.4991 1.6277) 

rx/EDGE_U0/edge_count_reg[1]/CK (1.499 1.6276) 

rx/EDGE_U0/edge_count_reg[2]/CK (1.4987 1.6273) 

rx/EDGE_U0/edge_count_reg[3]/CK (1.4982 1.6268) 

rx/EDGE_U0/edge_count_reg[4]/CK (1.499 1.6276) 

rx/EDGE_U0/edge_count_reg[5]/CK (1.4989 1.6275) 

rx/EDGE_U0/prescale_reg_reg[0]/CK (1.4996 1.6282) 

rx/EDGE_U0/prescale_reg_reg[1]/CK (1.4997 1.6283) 

rx/EDGE_U0/prescale_reg_reg[3]/CK (1.4997 1.6283) 

rx/EDGE_U0/prescale_reg_reg[4]/CK (1.4991 1.6277) 

rx/EDGE_U0/prescale_reg_reg[5]/CK (1.4993 1.6279) 

rx/controller/current_state_reg[0]/CK (1.4993 1.6279) 

rx/sampling/sampled_count_reg[1]/CK (1.4991 1.6277) 

rx/EDGE_U0/prescale_reg_reg[2]/CK (1.4997 1.6283) 

rx/EDGE_U0/bit_count_reg[0]/CK (1.4994 1.628) 

rx/EDGE_U0/bit_count_reg[1]/CK (1.4996 1.6282) 

rx/deserial/parity_reg/CK (1.5026 1.6312) 

rx/deserial/P_data_reg[7]/CK (1.5023 1.6309) 

rx/deserial/P_data_reg[6]/CK (1.5024 1.631) 

rx/controller/current_state_reg[1]/CK (1.502 1.6306) 

rx/controller/flag_reg/CK (1.5013 1.6299) 

rx/sampling/sampled_bit_reg/CK (1.5019 1.6305) 

rx/sampling/sampled_count_reg[0]/CK (1.502 1.6306) 

rx/controller/prescale_reg_reg[0]/CK (1.5026 1.6312) 

rx/par_checker/par_err_reg/CK (1.5024 1.631) 

rx/sampling/conseq_sampled_bit_reg/CK (1.5021 1.6307) 

rx/deserial/P_data_reg[5]/CK (1.5025 1.6311) 

rx/deserial/P_data_reg[4]/CK (1.5007 1.6293) 

rx/deserial/P_data_reg[3]/CK (1.5007 1.6293) 

rx/deserial/P_data_reg[2]/CK (1.5006 1.6292) 

rx/deserial/P_data_reg[1]/CK (1.5006 1.6292) 

rx/deserial/P_data_reg[0]/CK (1.5005 1.6291) 

rx/controller/prescale_reg_reg[5]/CK (1.5007 1.6293) 

rx/controller/prescale_reg_reg[4]/CK (1.5006 1.6292) 

rx/controller/prescale_reg_reg[3]/CK (1.5008 1.6294) 

rx/controller/prescale_reg_reg[2]/CK (1.5008 1.6294) 

rx/controller/prescale_reg_reg[1]/CK (1.5008 1.6294) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: REF_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 3
Nr. of Sinks                   : 253
Nr. of Buffer                  : 26
Nr. of Level (including gates) : 9
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): alu/ALU_OUT_reg[12]/CK 758.1(ps)
Min trig. edge delay at sink(R): FSM/current_state_reg[0]/CK 716.6(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 716.6~758.1(ps)        0~0(ps)             
Fall Phase Delay               : 763.5~795.8(ps)        0~0(ps)             
Trig. Edge Skew                : 41.5(ps)               200(ps)             
Rise Skew                      : 41.5(ps)               
Fall Skew                      : 32.3(ps)               
Max. Rise Buffer Tran          : 122.6(ps)              50(ps)              
Max. Fall Buffer Tran          : 113.5(ps)              50(ps)              
Max. Rise Sink Tran            : 59.1(ps)               50(ps)              
Max. Fall Sink Tran            : 57.1(ps)               50(ps)              
Min. Rise Buffer Tran          : 21.3(ps)               0(ps)               
Min. Fall Buffer Tran          : 21.1(ps)               0(ps)               
Min. Rise Sink Tran            : 46.9(ps)               0(ps)               
Min. Fall Sink Tran            : 47.1(ps)               0(ps)               

view setup1_analysis_view : skew = 41.5ps (required = 200ps)
view setup2_analysis_view : skew = 41.5ps (required = 200ps)
view setup3_analysis_view : skew = 41.5ps (required = 200ps)
view hold1_analysis_view : skew = 14.2ps (required = 200ps)
view hold2_analysis_view : skew = 14.2ps (required = 200ps)
view hold3_analysis_view : skew = 14.2ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
ref_clock__L1_I0/A               [116.3 111.3](ps)      50(ps)              
ref_clock__L2_I1/A               [66 63.5](ps)          50(ps)              
ref_clock__L2_I0/A               [66 63.5](ps)          50(ps)              
clkGate/u0/CK                    [51.6 47.2](ps)        50(ps)              
ref_clock__L3_I0/A               [88.8 80.9](ps)        50(ps)              
gated_clk__L1_I0/A               [93.4 73.3](ps)        50(ps)              
ref_clock__L4_I2/A               [96.1 88.9](ps)        50(ps)              
ref_clock__L4_I1/A               [96.1 88.9](ps)        50(ps)              
ref_clock__L4_I0/A               [96.1 88.9](ps)        50(ps)              
gated_clk__L2_I0/A               [60.2 62.2](ps)        50(ps)              
ref_clock__L5_I13/A              [122.6 113.5](ps)      50(ps)              
ref_clock__L5_I12/A              [122.6 113.5](ps)      50(ps)              
ref_clock__L5_I11/A              [122.6 113.5](ps)      50(ps)              
ref_clock__L5_I10/A              [122.6 113.5](ps)      50(ps)              
ref_clock__L5_I9/A               [122.6 113.5](ps)      50(ps)              
ref_clock__L5_I8/A               [117 108.3](ps)        50(ps)              
ref_clock__L5_I7/A               [117 108.3](ps)        50(ps)              
ref_clock__L5_I6/A               [117 108.3](ps)        50(ps)              
ref_clock__L5_I5/A               [117 108.3](ps)        50(ps)              
ref_clock__L5_I4/A               [117 108.3](ps)        50(ps)              
ref_clock__L5_I3/A               [106.7 99.4](ps)       50(ps)              
ref_clock__L5_I2/A               [106.6 99](ps)         50(ps)              
ref_clock__L5_I1/A               [106.7 99](ps)         50(ps)              
ref_clock__L5_I0/A               [106.7 99.1](ps)       50(ps)              
gated_clk__L3_I0/A               [71.2 49.6](ps)        50(ps)              
fifo/mem/mem_reg[3][1]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[0][5]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[0][6]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[0][7]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[1][0]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[1][3]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[1][4]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[1][5]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[1][6]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[1][7]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[2][0]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[2][5]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[2][6]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[3][4]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[3][6]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[3][5]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[1][1]/CK        [57.7 55.7](ps)        50(ps)              
fifo/mem/mem_reg[4][2]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[5][3]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[5][2]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[5][1]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[4][1]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[3][2]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[2][4]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[2][3]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[2][2]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[2][1]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[1][2]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[0][4]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[0][3]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[0][2]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[0][1]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[3][3]/CK        [57.1 55.1](ps)        50(ps)              
fifo/mem/mem_reg[0][0]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[4][3]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[6][2]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[7][2]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[4][5]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[5][4]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[6][0]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[6][1]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[6][3]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[6][4]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[6][5]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[7][1]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[7][3]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[7][4]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[7][5]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[4][4]/CK        [56.8 54.7](ps)        50(ps)              
fifo/mem/mem_reg[5][0]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[4][0]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[4][6]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[5][5]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[5][6]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[5][7]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[6][6]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[6][7]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[7][0]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[7][7]/CK        [57.2 55.1](ps)        50(ps)              
fifo/read_synch/internal_pointer_reg[1]/CK[57.2 55.1](ps)        50(ps)              
fifo/read_synch/internal_pointer_reg[0]/CK[57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[4][7]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[3][7]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[2][7]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[3][0]/CK        [57.2 55.1](ps)        50(ps)              
fifo/mem/mem_reg[7][6]/CK        [56 53.9](ps)          50(ps)              
fifo/fifo_w/bin_cnt_reg[0]/CK    [56 53.9](ps)          50(ps)              
fifo/read_synch/synchronized_pointer_reg[3]/CK[56 53.9](ps)          50(ps)              
u2/internal_reg/CK               [56 53.9](ps)          50(ps)              
u2/SYNC_RST_reg/CK               [56 53.9](ps)          50(ps)              
fifo/read_synch/synchronized_pointer_reg[2]/CK[56 53.9](ps)          50(ps)              
fifo/read_synch/synchronized_pointer_reg[1]/CK[56 53.9](ps)          50(ps)              
fifo/read_synch/synchronized_pointer_reg[0]/CK[56 53.9](ps)          50(ps)              
fifo/read_synch/internal_pointer_reg[3]/CK[56 53.9](ps)          50(ps)              
fifo/read_synch/internal_pointer_reg[2]/CK[56 53.9](ps)          50(ps)              
data_synch/exx_en_reg/CK         [56 53.9](ps)          50(ps)              
data_synch/ex_enable_reg/CK      [56 53.9](ps)          50(ps)              
data_synch/enable_reg/CK         [56 53.9](ps)          50(ps)              
data_synch/enable_pulse_reg/CK   [56 53.9](ps)          50(ps)              
RegFile/mem_reg[6][5]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[8][6]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[8][5]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[7][5]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[6][6]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[6][4]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[6][0]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[5][6]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[5][5]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[5][4]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[5][3]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[5][2]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[5][1]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[4][6]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[4][5]/CK         [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[10][5]/CK        [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[10][6]/CK        [57.3 55.3](ps)        50(ps)              
RegFile/mem_reg[7][0]/CK         [59.1 57.1](ps)        50(ps)              
FSM/address__reg[0]/CK           [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][0]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][2]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[2][2]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[2][1]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/RdData_reg[4]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/RdData_reg[3]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/RdData_reg[2]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/RdData_reg[1]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/RdData_reg[0]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/RdData_Valid_reg/CK      [59.1 57.1](ps)        50(ps)              
FSM/address__reg[3]/CK           [59.1 57.1](ps)        50(ps)              
FSM/address__reg[2]/CK           [59.1 57.1](ps)        50(ps)              
FSM/address__reg[1]/CK           [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][1]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][3]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][5]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][4]/CK         [59.1 57.1](ps)        50(ps)              
fifo/fifo_w/full_reg/CK          [55.4 53.2](ps)        50(ps)              
FSM/current_state_reg[1]/CK      [55.4 53.2](ps)        50(ps)              
FSM/current_state_reg[2]/CK      [55.4 53.2](ps)        50(ps)              
FSM/current_state_reg[3]/CK      [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[0]/CK    [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[1]/CK    [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[2]/CK    [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[3]/CK    [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[4]/CK    [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[5]/CK    [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[6]/CK    [55.4 53.2](ps)        50(ps)              
data_synch/sync_bus_reg[7]/CK    [55.4 53.2](ps)        50(ps)              
FSM/current_state_reg[0]/CK      [55.4 53.2](ps)        50(ps)              
fifo/fifo_w/bin_cnt_reg[3]/CK    [55.4 53.2](ps)        50(ps)              
fifo/fifo_w/bin_cnt_reg[2]/CK    [55.4 53.2](ps)        50(ps)              
fifo/fifo_w/bin_cnt_reg[1]/CK    [55.4 53.2](ps)        50(ps)              
RegFile/mem_reg[7][2]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[7][1]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[6][1]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[4][0]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][7]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[3][6]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[2][3]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[2][5]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[2][6]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[2][7]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[4][1]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[4][2]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[4][3]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[4][4]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[7][3]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[7][4]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[2][4]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[6][2]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[6][3]/CK         [59.1 57.1](ps)        50(ps)              
RegFile/mem_reg[1][5]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/RdData_reg[6]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[14][7]/CK        [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[2][0]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[1][0]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[1][7]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[1][6]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[1][4]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[1][3]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[1][2]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[15][7]/CK        [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[0][7]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[0][0]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/RdData_reg[5]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/RdData_reg[7]/CK         [57.7 55.7](ps)        50(ps)              
RegFile/mem_reg[13][7]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[7][6]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[4][7]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[14][0]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[9][7]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[8][7]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[8][0]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[7][7]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[5][7]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[5][0]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[15][1]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[15][0]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[13][0]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[11][7]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[10][7]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[6][7]/CK         [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[12][7]/CK        [56.2 53.7](ps)        50(ps)              
RegFile/mem_reg[13][1]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[11][5]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[12][0]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[9][6]/CK         [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[10][0]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[11][6]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[12][1]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[11][2]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[11][1]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[11][0]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[10][4]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[10][3]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[10][2]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[10][1]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[11][3]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[11][4]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[9][5]/CK         [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[12][2]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[14][1]/CK        [57.5 55.1](ps)        50(ps)              
RegFile/mem_reg[0][4]/CK         [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[15][4]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[14][4]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[0][2]/CK         [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[0][1]/CK         [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[0][5]/CK         [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[12][5]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[12][6]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[13][6]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[14][5]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[14][6]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[15][5]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[15][6]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[1][1]/CK         [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[0][6]/CK         [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[12][4]/CK        [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[0][3]/CK         [56.3 53.9](ps)        50(ps)              
RegFile/mem_reg[8][1]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[14][2]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[9][1]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[15][2]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[14][3]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[13][2]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[12][3]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[13][3]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[13][4]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[15][3]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[8][2]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[9][0]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[9][2]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[9][3]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[9][4]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[8][3]/CK         [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[13][5]/CK        [56.6 54.2](ps)        50(ps)              
RegFile/mem_reg[8][4]/CK         [56.6 54.2](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: REF_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 253
     Rise Delay	   : [716.6(ps)  758.1(ps)]
     Rise Skew	   : 41.5(ps)
     Fall Delay	   : [763.5(ps)  795.8(ps)]
     Fall Skew	   : 32.3(ps)


  Child Tree 1 from refmux/U1/A: 
     nrSink : 253
     Rise Delay [716.6(ps)  758.1(ps)] Skew [41.5(ps)]
     Fall Delay[763.5(ps)  795.8(ps)] Skew=[32.3(ps)]


  Main Tree from REF_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: refmux/U1/A [52.5(ps) 53.5(ps)]
OUTPUT_TERM: refmux/U1/Y [238.4(ps) 288.6(ps)]

Main Tree: 
     nrSink         : 253
     Rise Delay	   : [716.6(ps)  758.1(ps)]
     Rise Skew	   : 41.5(ps)
     Fall Delay	   : [763.5(ps)  795.8(ps)]
     Fall Skew	   : 32.3(ps)


  Child Tree 1 from clkGate/u0/CK: 
     nrSink : 17
     Rise Delay [756.8(ps)  758.1(ps)] Skew [1.3(ps)]
     Fall Delay[794.5(ps)  795.8(ps)] Skew=[1.3(ps)]


  Main Tree from refmux/U1/Y w/o tracing through gates: 
     nrSink : 236
     nrGate : 1
     Rise Delay [716.6(ps)  732.3(ps)] Skew [15.7(ps)]
     Fall Delay [763.5(ps)  779.1(ps)] Skew=[15.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: clkGate/u0/CK [368.9(ps) 417.5(ps)]
OUTPUT_TERM: clkGate/u0/ECK [520.9(ps) 579.5(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [756.8(ps)  758.1(ps)]
     Rise Skew	   : 1.3(ps)
     Fall Delay	   : [794.5(ps)  795.8(ps)]
     Fall Skew	   : 1.3(ps)


  Main Tree from clkGate/u0/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [756.8(ps)  758.1(ps)] Skew [1.3(ps)]
     Fall Delay [794.5(ps)  795.8(ps)] Skew=[1.3(ps)]


REF_CLK (0 0) load=0.0486089(pf) 

REF_CLK__L1_I0/A (0.0021 0.0021) 
REF_CLK__L1_I0/Y (0.0259 0.0275) load=0.0213697(pf) 

REF_CLK__L2_I0/A (0.0269 0.0285) 
REF_CLK__L2_I0/Y (0.0523 0.0533) load=0.00545137(pf) 

refmux/U1/A (0.0525 0.0535) 
refmux/U1/Y (0.2384 0.2886) load=0.0220058(pf) 

ref_clock__L1_I0/A (0.2395 0.2897) 
ref_clock__L1_I0/Y (0.36 0.3124) load=0.0357802(pf) 

ref_clock__L2_I1/A (0.3613 0.3137) 
ref_clock__L2_I1/Y (0.3644 0.413) load=0.0320721(pf) 

ref_clock__L2_I0/A (0.3613 0.3137) 
ref_clock__L2_I0/Y (0.5002 0.4577) load=0.0616873(pf) 

clkGate/u0/CK (0.3689 0.4175) 
clkGate/u0/ECK (0.5209 0.5795) load=0.00820653(pf) 

ref_clock__L3_I0/A (0.5087 0.4662) 
ref_clock__L3_I0/Y (0.5488 0.5933) load=0.15239(pf) 

gated_clk__L1_I0/A (0.5212 0.5798) 
gated_clk__L1_I0/Y (0.6376 0.5893) load=0.0131778(pf) 

ref_clock__L4_I2/A (0.5563 0.6008) 
ref_clock__L4_I2/Y (0.7008 0.658) load=0.205821(pf) 

ref_clock__L4_I1/A (0.5557 0.6002) 
ref_clock__L4_I1/Y (0.697 0.6541) load=0.194328(pf) 

ref_clock__L4_I0/A (0.5505 0.595) 
ref_clock__L4_I0/Y (0.6848 0.6421) load=0.169956(pf) 

gated_clk__L2_I0/A (0.6381 0.5898) 
gated_clk__L2_I0/Y (0.7389 0.7091) load=0.0387207(pf) 

ref_clock__L5_I13/A (0.7086 0.6658) 
ref_clock__L5_I13/Y (0.7283 0.7752) load=0.0482165(pf) 

ref_clock__L5_I12/A (0.703 0.6602) 
ref_clock__L5_I12/Y (0.7222 0.769) load=0.0468613(pf) 

ref_clock__L5_I11/A (0.7014 0.6586) 
ref_clock__L5_I11/Y (0.7202 0.7671) load=0.046048(pf) 

ref_clock__L5_I10/A (0.7083 0.6655) 
ref_clock__L5_I10/Y (0.7275 0.7744) load=0.0469546(pf) 

ref_clock__L5_I9/A (0.7096 0.6668) 
ref_clock__L5_I9/Y (0.7276 0.7744) load=0.0441151(pf) 

ref_clock__L5_I8/A (0.7053 0.6624) 
ref_clock__L5_I8/Y (0.7246 0.7716) load=0.0500825(pf) 

ref_clock__L5_I7/A (0.7012 0.6583) 
ref_clock__L5_I7/Y (0.7223 0.7693) load=0.0542876(pf) 

ref_clock__L5_I6/A (0.6986 0.6557) 
ref_clock__L5_I6/Y (0.7159 0.7628) load=0.0453524(pf) 

ref_clock__L5_I5/A (0.7035 0.6606) 
ref_clock__L5_I5/Y (0.7246 0.7716) load=0.0543762(pf) 

ref_clock__L5_I4/A (0.7052 0.6623) 
ref_clock__L5_I4/Y (0.7249 0.7719) load=0.0510257(pf) 

ref_clock__L5_I3/A (0.6993 0.6566) 
ref_clock__L5_I3/Y (0.7168 0.7636) load=0.0508802(pf) 

ref_clock__L5_I2/A (0.7048 0.662) 
ref_clock__L5_I2/Y (0.7234 0.7704) load=0.0541462(pf) 

ref_clock__L5_I1/A (0.7059 0.663) 
ref_clock__L5_I1/Y (0.7233 0.7704) load=0.0513976(pf) 

ref_clock__L5_I0/A (0.7062 0.6634) 
ref_clock__L5_I0/Y (0.7239 0.7709) load=0.0519554(pf) 

gated_clk__L3_I0/A (0.7407 0.7109) 
gated_clk__L3_I0/Y (0.7565 0.7942) load=0.0473246(pf) 

fifo/mem/mem_reg[3][1]/CK (0.7304 0.7773) 

fifo/mem/mem_reg[0][5]/CK (0.7304 0.7773) 

fifo/mem/mem_reg[0][6]/CK (0.7302 0.7771) 

fifo/mem/mem_reg[0][7]/CK (0.7293 0.7762) 

fifo/mem/mem_reg[1][0]/CK (0.7294 0.7763) 

fifo/mem/mem_reg[1][3]/CK (0.7303 0.7772) 

fifo/mem/mem_reg[1][4]/CK (0.7304 0.7773) 

fifo/mem/mem_reg[1][5]/CK (0.7305 0.7774) 

fifo/mem/mem_reg[1][6]/CK (0.7284 0.7753) 

fifo/mem/mem_reg[1][7]/CK (0.73 0.7769) 

fifo/mem/mem_reg[2][0]/CK (0.7297 0.7766) 

fifo/mem/mem_reg[2][5]/CK (0.7306 0.7775) 

fifo/mem/mem_reg[2][6]/CK (0.7306 0.7775) 

fifo/mem/mem_reg[3][4]/CK (0.7304 0.7773) 

fifo/mem/mem_reg[3][6]/CK (0.7284 0.7753) 

fifo/mem/mem_reg[3][5]/CK (0.7307 0.7776) 

fifo/mem/mem_reg[1][1]/CK (0.7304 0.7773) 

fifo/mem/mem_reg[4][2]/CK (0.7233 0.7701) 

fifo/mem/mem_reg[5][3]/CK (0.7233 0.7701) 

fifo/mem/mem_reg[5][2]/CK (0.7233 0.7701) 

fifo/mem/mem_reg[5][1]/CK (0.7233 0.7701) 

fifo/mem/mem_reg[4][1]/CK (0.7233 0.7701) 

fifo/mem/mem_reg[3][2]/CK (0.7234 0.7702) 

fifo/mem/mem_reg[2][4]/CK (0.7234 0.7702) 

fifo/mem/mem_reg[2][3]/CK (0.7236 0.7704) 

fifo/mem/mem_reg[2][2]/CK (0.7235 0.7703) 

fifo/mem/mem_reg[2][1]/CK (0.7231 0.7699) 

fifo/mem/mem_reg[1][2]/CK (0.7222 0.769) 

fifo/mem/mem_reg[0][4]/CK (0.7237 0.7705) 

fifo/mem/mem_reg[0][3]/CK (0.7235 0.7703) 

fifo/mem/mem_reg[0][2]/CK (0.7232 0.77) 

fifo/mem/mem_reg[0][1]/CK (0.7232 0.77) 

fifo/mem/mem_reg[3][3]/CK (0.7237 0.7705) 

fifo/mem/mem_reg[0][0]/CK (0.7207 0.7676) 

fifo/mem/mem_reg[4][3]/CK (0.7207 0.7676) 

fifo/mem/mem_reg[6][2]/CK (0.7207 0.7676) 

fifo/mem/mem_reg[7][2]/CK (0.7206 0.7675) 

fifo/mem/mem_reg[4][5]/CK (0.7203 0.7672) 

fifo/mem/mem_reg[5][4]/CK (0.7203 0.7672) 

fifo/mem/mem_reg[6][0]/CK (0.7206 0.7675) 

fifo/mem/mem_reg[6][1]/CK (0.7206 0.7675) 

fifo/mem/mem_reg[6][3]/CK (0.7204 0.7673) 

fifo/mem/mem_reg[6][4]/CK (0.7207 0.7676) 

fifo/mem/mem_reg[6][5]/CK (0.7208 0.7677) 

fifo/mem/mem_reg[7][1]/CK (0.7205 0.7674) 

fifo/mem/mem_reg[7][3]/CK (0.7206 0.7675) 

fifo/mem/mem_reg[7][4]/CK (0.7208 0.7676) 

fifo/mem/mem_reg[7][5]/CK (0.7208 0.7677) 

fifo/mem/mem_reg[4][4]/CK (0.7208 0.7677) 

fifo/mem/mem_reg[5][0]/CK (0.7291 0.776) 

fifo/mem/mem_reg[4][0]/CK (0.7291 0.776) 

fifo/mem/mem_reg[4][6]/CK (0.7291 0.776) 

fifo/mem/mem_reg[5][5]/CK (0.7293 0.7762) 

fifo/mem/mem_reg[5][6]/CK (0.7291 0.776) 

fifo/mem/mem_reg[5][7]/CK (0.7288 0.7757) 

fifo/mem/mem_reg[6][6]/CK (0.7293 0.7762) 

fifo/mem/mem_reg[6][7]/CK (0.7292 0.7761) 

fifo/mem/mem_reg[7][0]/CK (0.7293 0.7762) 

fifo/mem/mem_reg[7][7]/CK (0.7294 0.7763) 

fifo/read_synch/internal_pointer_reg[1]/CK (0.7293 0.7762) 

fifo/read_synch/internal_pointer_reg[0]/CK (0.7292 0.7761) 

fifo/mem/mem_reg[4][7]/CK (0.7287 0.7756) 

fifo/mem/mem_reg[3][7]/CK (0.7284 0.7753) 

fifo/mem/mem_reg[2][7]/CK (0.7284 0.7753) 

fifo/mem/mem_reg[3][0]/CK (0.7292 0.7761) 

fifo/mem/mem_reg[7][6]/CK (0.7306 0.7774) 

fifo/fifo_w/bin_cnt_reg[0]/CK (0.731 0.7778) 

fifo/read_synch/synchronized_pointer_reg[3]/CK (0.7314 0.7782) 

u2/internal_reg/CK (0.7323 0.7791) 

u2/SYNC_RST_reg/CK (0.7323 0.7791) 

fifo/read_synch/synchronized_pointer_reg[2]/CK (0.7289 0.7757) 

fifo/read_synch/synchronized_pointer_reg[1]/CK (0.7295 0.7763) 

fifo/read_synch/synchronized_pointer_reg[0]/CK (0.7299 0.7767) 

fifo/read_synch/internal_pointer_reg[3]/CK (0.73 0.7768) 

fifo/read_synch/internal_pointer_reg[2]/CK (0.7303 0.7771) 

data_synch/exx_en_reg/CK (0.7319 0.7787) 

data_synch/ex_enable_reg/CK (0.7322 0.779) 

data_synch/enable_reg/CK (0.7321 0.7789) 

data_synch/enable_pulse_reg/CK (0.7319 0.7787) 

RegFile/mem_reg[6][5]/CK (0.7287 0.7757) 

RegFile/mem_reg[8][6]/CK (0.7292 0.7762) 

RegFile/mem_reg[8][5]/CK (0.7292 0.7762) 

RegFile/mem_reg[7][5]/CK (0.7292 0.7762) 

RegFile/mem_reg[6][6]/CK (0.7276 0.7746) 

RegFile/mem_reg[6][4]/CK (0.729 0.776) 

RegFile/mem_reg[6][0]/CK (0.726 0.773) 

RegFile/mem_reg[5][6]/CK (0.7292 0.7762) 

RegFile/mem_reg[5][5]/CK (0.729 0.776) 

RegFile/mem_reg[5][4]/CK (0.7289 0.7759) 

RegFile/mem_reg[5][3]/CK (0.729 0.776) 

RegFile/mem_reg[5][2]/CK (0.7269 0.7739) 

RegFile/mem_reg[5][1]/CK (0.7265 0.7735) 

RegFile/mem_reg[4][6]/CK (0.7281 0.7751) 

RegFile/mem_reg[4][5]/CK (0.7289 0.7759) 

RegFile/mem_reg[10][5]/CK (0.7292 0.7762) 

RegFile/mem_reg[10][6]/CK (0.7292 0.7762) 

RegFile/mem_reg[7][0]/CK (0.7243 0.7713) 

FSM/address__reg[0]/CK (0.7237 0.7707) 

RegFile/mem_reg[3][0]/CK (0.7243 0.7713) 

RegFile/mem_reg[3][2]/CK (0.7246 0.7716) 

RegFile/mem_reg[2][2]/CK (0.7245 0.7715) 

RegFile/mem_reg[2][1]/CK (0.724 0.771) 

RegFile/RdData_reg[4]/CK (0.7234 0.7704) 

RegFile/RdData_reg[3]/CK (0.7236 0.7706) 

RegFile/RdData_reg[2]/CK (0.7239 0.7709) 

RegFile/RdData_reg[1]/CK (0.7236 0.7706) 

RegFile/RdData_reg[0]/CK (0.7236 0.7706) 

RegFile/RdData_Valid_reg/CK (0.7237 0.7707) 

FSM/address__reg[3]/CK (0.7245 0.7715) 

FSM/address__reg[2]/CK (0.7245 0.7715) 

FSM/address__reg[1]/CK (0.7237 0.7707) 

RegFile/mem_reg[3][1]/CK (0.7241 0.7711) 

RegFile/mem_reg[3][3]/CK (0.7242 0.7712) 

RegFile/mem_reg[3][5]/CK (0.7247 0.7717) 

RegFile/mem_reg[3][4]/CK (0.7246 0.7716) 

fifo/fifo_w/full_reg/CK (0.7183 0.7652) 

FSM/current_state_reg[1]/CK (0.7184 0.7653) 

FSM/current_state_reg[2]/CK (0.7183 0.7652) 

FSM/current_state_reg[3]/CK (0.7184 0.7653) 

data_synch/sync_bus_reg[0]/CK (0.7181 0.765) 

data_synch/sync_bus_reg[1]/CK (0.7177 0.7646) 

data_synch/sync_bus_reg[2]/CK (0.7169 0.7638) 

data_synch/sync_bus_reg[3]/CK (0.7169 0.7638) 

data_synch/sync_bus_reg[4]/CK (0.7181 0.765) 

data_synch/sync_bus_reg[5]/CK (0.718 0.7649) 

data_synch/sync_bus_reg[6]/CK (0.718 0.7649) 

data_synch/sync_bus_reg[7]/CK (0.7181 0.765) 

FSM/current_state_reg[0]/CK (0.7166 0.7635) 

fifo/fifo_w/bin_cnt_reg[3]/CK (0.7183 0.7652) 

fifo/fifo_w/bin_cnt_reg[2]/CK (0.7181 0.765) 

fifo/fifo_w/bin_cnt_reg[1]/CK (0.7184 0.7653) 

RegFile/mem_reg[7][2]/CK (0.7297 0.7767) 

RegFile/mem_reg[7][1]/CK (0.7297 0.7767) 

RegFile/mem_reg[6][1]/CK (0.7298 0.7768) 

RegFile/mem_reg[4][0]/CK (0.7271 0.7741) 

RegFile/mem_reg[3][7]/CK (0.7265 0.7735) 

RegFile/mem_reg[3][6]/CK (0.726 0.773) 

RegFile/mem_reg[2][3]/CK (0.7276 0.7746) 

RegFile/mem_reg[2][5]/CK (0.7288 0.7758) 

RegFile/mem_reg[2][6]/CK (0.7293 0.7763) 

RegFile/mem_reg[2][7]/CK (0.7293 0.7763) 

RegFile/mem_reg[4][1]/CK (0.7283 0.7753) 

RegFile/mem_reg[4][2]/CK (0.7288 0.7758) 

RegFile/mem_reg[4][3]/CK (0.7289 0.7759) 

RegFile/mem_reg[4][4]/CK (0.7291 0.7761) 

RegFile/mem_reg[7][3]/CK (0.7296 0.7766) 

RegFile/mem_reg[7][4]/CK (0.7292 0.7762) 

RegFile/mem_reg[2][4]/CK (0.7293 0.7763) 

RegFile/mem_reg[6][2]/CK (0.7296 0.7766) 

RegFile/mem_reg[6][3]/CK (0.7294 0.7764) 

RegFile/mem_reg[1][5]/CK (0.7294 0.7764) 

RegFile/RdData_reg[6]/CK (0.7271 0.7741) 

RegFile/mem_reg[14][7]/CK (0.7292 0.7762) 

RegFile/mem_reg[2][0]/CK (0.7259 0.7729) 

RegFile/mem_reg[1][0]/CK (0.7285 0.7755) 

RegFile/mem_reg[1][7]/CK (0.7287 0.7757) 

RegFile/mem_reg[1][6]/CK (0.7287 0.7757) 

RegFile/mem_reg[1][4]/CK (0.7293 0.7763) 

RegFile/mem_reg[1][3]/CK (0.7289 0.7759) 

RegFile/mem_reg[1][2]/CK (0.729 0.776) 

RegFile/mem_reg[15][7]/CK (0.729 0.776) 

RegFile/mem_reg[0][7]/CK (0.7285 0.7755) 

RegFile/mem_reg[0][0]/CK (0.7279 0.7749) 

RegFile/RdData_reg[5]/CK (0.7271 0.7741) 

RegFile/RdData_reg[7]/CK (0.7267 0.7737) 

RegFile/mem_reg[13][7]/CK (0.719 0.7658) 

RegFile/mem_reg[7][6]/CK (0.7178 0.7646) 

RegFile/mem_reg[4][7]/CK (0.718 0.7648) 

RegFile/mem_reg[14][0]/CK (0.7185 0.7653) 

RegFile/mem_reg[9][7]/CK (0.7184 0.7652) 

RegFile/mem_reg[8][7]/CK (0.7181 0.7649) 

RegFile/mem_reg[8][0]/CK (0.7183 0.7651) 

RegFile/mem_reg[7][7]/CK (0.7179 0.7647) 

RegFile/mem_reg[5][7]/CK (0.718 0.7648) 

RegFile/mem_reg[5][0]/CK (0.7181 0.7649) 

RegFile/mem_reg[15][1]/CK (0.7188 0.7656) 

RegFile/mem_reg[15][0]/CK (0.7189 0.7657) 

RegFile/mem_reg[13][0]/CK (0.7177 0.7645) 

RegFile/mem_reg[11][7]/CK (0.7184 0.7652) 

RegFile/mem_reg[10][7]/CK (0.718 0.7648) 

RegFile/mem_reg[6][7]/CK (0.718 0.7648) 

RegFile/mem_reg[12][7]/CK (0.719 0.7658) 

RegFile/mem_reg[13][1]/CK (0.7242 0.7712) 

RegFile/mem_reg[11][5]/CK (0.7245 0.7715) 

RegFile/mem_reg[12][0]/CK (0.7241 0.7711) 

RegFile/mem_reg[9][6]/CK (0.7246 0.7716) 

RegFile/mem_reg[10][0]/CK (0.7243 0.7713) 

RegFile/mem_reg[11][6]/CK (0.7245 0.7715) 

RegFile/mem_reg[12][1]/CK (0.7251 0.7721) 

RegFile/mem_reg[11][2]/CK (0.7253 0.7723) 

RegFile/mem_reg[11][1]/CK (0.7252 0.7722) 

RegFile/mem_reg[11][0]/CK (0.7251 0.7721) 

RegFile/mem_reg[10][4]/CK (0.7251 0.7721) 

RegFile/mem_reg[10][3]/CK (0.7251 0.7721) 

RegFile/mem_reg[10][2]/CK (0.7249 0.7719) 

RegFile/mem_reg[10][1]/CK (0.7251 0.7721) 

RegFile/mem_reg[11][3]/CK (0.7252 0.7722) 

RegFile/mem_reg[11][4]/CK (0.7252 0.7722) 

RegFile/mem_reg[9][5]/CK (0.7245 0.7715) 

RegFile/mem_reg[12][2]/CK (0.7253 0.7723) 

RegFile/mem_reg[14][1]/CK (0.7242 0.7712) 

RegFile/mem_reg[0][4]/CK (0.7258 0.7729) 

RegFile/mem_reg[15][4]/CK (0.7256 0.7727) 

RegFile/mem_reg[14][4]/CK (0.7254 0.7725) 

RegFile/mem_reg[0][2]/CK (0.7257 0.7728) 

RegFile/mem_reg[0][1]/CK (0.7253 0.7724) 

RegFile/mem_reg[0][5]/CK (0.7254 0.7725) 

RegFile/mem_reg[12][5]/CK (0.7248 0.7719) 

RegFile/mem_reg[12][6]/CK (0.7249 0.772) 

RegFile/mem_reg[13][6]/CK (0.7249 0.772) 

RegFile/mem_reg[14][5]/CK (0.7248 0.7719) 

RegFile/mem_reg[14][6]/CK (0.7247 0.7718) 

RegFile/mem_reg[15][5]/CK (0.7253 0.7724) 

RegFile/mem_reg[15][6]/CK (0.7237 0.7708) 

RegFile/mem_reg[1][1]/CK (0.7247 0.7718) 

RegFile/mem_reg[0][6]/CK (0.7245 0.7716) 

RegFile/mem_reg[12][4]/CK (0.7255 0.7726) 

RegFile/mem_reg[0][3]/CK (0.7258 0.7729) 

RegFile/mem_reg[8][1]/CK (0.7239 0.7709) 

RegFile/mem_reg[14][2]/CK (0.7264 0.7734) 

RegFile/mem_reg[9][1]/CK (0.7249 0.7719) 

RegFile/mem_reg[15][2]/CK (0.7263 0.7733) 

RegFile/mem_reg[14][3]/CK (0.7263 0.7733) 

RegFile/mem_reg[13][2]/CK (0.7256 0.7726) 

RegFile/mem_reg[12][3]/CK (0.7256 0.7726) 

RegFile/mem_reg[13][3]/CK (0.7257 0.7727) 

RegFile/mem_reg[13][4]/CK (0.7258 0.7728) 

RegFile/mem_reg[15][3]/CK (0.7261 0.7731) 

RegFile/mem_reg[8][2]/CK (0.7257 0.7727) 

RegFile/mem_reg[9][0]/CK (0.7255 0.7725) 

RegFile/mem_reg[9][2]/CK (0.7255 0.7725) 

RegFile/mem_reg[9][3]/CK (0.7257 0.7727) 

RegFile/mem_reg[9][4]/CK (0.7257 0.7727) 

RegFile/mem_reg[8][3]/CK (0.7258 0.7728) 

RegFile/mem_reg[13][5]/CK (0.7263 0.7733) 

RegFile/mem_reg[8][4]/CK (0.7258 0.7728) 

alu/ALU_OUT_reg[13]/CK (0.757 0.7947) 

alu/ALU_OUT_reg[15]/CK (0.7569 0.7946) 

alu/ALU_OUT_reg[7]/CK (0.7568 0.7945) 

alu/ALU_OUT_reg[6]/CK (0.7568 0.7945) 

alu/ALU_OUT_reg[14]/CK (0.757 0.7947) 

alu/OUT_VALID_reg/CK (0.7571 0.7948) 

alu/ALU_OUT_reg[12]/CK (0.7581 0.7958) 

alu/ALU_OUT_reg[8]/CK (0.7581 0.7958) 

alu/ALU_OUT_reg[2]/CK (0.7575 0.7952) 

alu/ALU_OUT_reg[4]/CK (0.7579 0.7956) 

alu/ALU_OUT_reg[10]/CK (0.7581 0.7958) 

alu/ALU_OUT_reg[1]/CK (0.7578 0.7955) 

alu/ALU_OUT_reg[0]/CK (0.7579 0.7956) 

alu/ALU_OUT_reg[5]/CK (0.758 0.7957) 

alu/ALU_OUT_reg[11]/CK (0.7581 0.7958) 

alu/ALU_OUT_reg[9]/CK (0.7581 0.7958) 

alu/ALU_OUT_reg[3]/CK (0.7579 0.7956) 

