<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2021.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL/>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>50.000</TargetClockPeriod>
    <AchievedClockPeriod>NA</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>NA</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>NA</CP_SYNTH>
    <CP_TARGET>50.000</CP_TARGET>
    <SLACK_FINAL>NA</SLACK_FINAL>
    <SLACK_ROUTE>NA</SLACK_ROUTE>
    <SLACK_SYNTH>NA</SLACK_SYNTH>
    <TIMING_MET>NA</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>49.027</WNS_FINAL>
    <WNS_ROUTE>49.027</WNS_ROUTE>
    <WNS_SYNTH>49.027</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>0</FF>
      <LATCH>0</LATCH>
      <LUT>0</LUT>
      <SLICE>0</SLICE>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <SLICE>13300</SLICE>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules/>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="0.973" DATAPATH_LOGIC_DELAY="0.000" DATAPATH_NET_DELAY="0.973" ENDPOINT_PIN="ap_ctrl_done" LOGIC_LEVELS="0" MAX_FANOUT="0" SLACK="49.027" STARTPOINT_PIN="ap_ctrl_start"/>
    <TPATH DATAPATH_DELAY="0.973" DATAPATH_LOGIC_DELAY="0.000" DATAPATH_NET_DELAY="0.973" ENDPOINT_PIN="ap_ctrl_ready" LOGIC_LEVELS="0" MAX_FANOUT="0" SLACK="49.027" STARTPOINT_PIN="ap_ctrl_start"/>
    <TPATH DATAPATH_DELAY="0.973" DATAPATH_LOGIC_DELAY="0.000" DATAPATH_NET_DELAY="0.973" ENDPOINT_PIN="res_ap_vld" LOGIC_LEVELS="0" MAX_FANOUT="0" SLACK="49.027" STARTPOINT_PIN="ap_ctrl_start"/>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/add_top_design_analysis_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/add_top_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/add_top_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/add_top_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/add_top_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/add_top_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Sun Mar 26 18:41:51 CEST 2023"/>
    <item NAME="Version" VALUE="2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)"/>
    <item NAME="Project" VALUE="add"/>
    <item NAME="Solution" VALUE="add_solution (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="50 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="50 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="none"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

