Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/atom/Projects/FPGA/dev_board/nco/nco.qsys --synthesis=VHDL --output-directory=/home/atom/Projects/FPGA/dev_board/nco/nco/synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading nco/nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 22.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nco: Generating nco "nco" for QUARTUS_SYNTH
Info: nco_ii_0: "nco" instantiated altera_nco_ii "nco_ii_0"
Info: nco: Done "nco" with 2 modules, 19 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
