<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: /home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_25096823495616c066256babbf372c7d.html">stm8</a></li><li class="navelem"><a class="el" href="dir_8a2b680b0cbcef91ba0fe67d87b3d9dc.html">stm8tl5x</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">STM8TL5x.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for STM8TL5x.h:</div>
<div class="dyncontent">
<div class="center"><img src="_s_t_m8_t_l5x_8h__incl.png" border="0" usemap="#_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stm8tl5x_2_s_t_m8_t_l5x_8h" alt=""/></div>
<map name="_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stm8tl5x_2_s_t_m8_t_l5x_8h" id="_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stm8tl5x_2_s_t_m8_t_l5x_8h">
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="_s_t_m8_t_l5x_8h__dep__incl.png" border="0" usemap="#_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stm8tl5x_2_s_t_m8_t_l5x_8hdep" alt=""/></div>
<map name="_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stm8tl5x_2_s_t_m8_t_l5x_8hdep" id="_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stm8tl5x_2_s_t_m8_t_l5x_8hdep">
<area shape="rect" id="node2" href="_s_t_m8_t_l52_f4_8h.html" title="/home/georg/Öffentlich\l/GitHub/STM8_SPL/discussion\l/Header/stm8/stm8tl5x/STM8TL52F4.h" alt="" coords="5,109,255,165"/>
<area shape="rect" id="node3" href="_s_t_m8_t_l52_g4_8h.html" title="/home/georg/Öffentlich\l/GitHub/STM8_SPL/discussion\l/Header/stm8/stm8tl5x/STM8TL52G4.h" alt="" coords="279,109,530,165"/>
<area shape="rect" id="node4" href="_s_t_m8_t_l53_c4_8h.html" title="/home/georg/Öffentlich\l/GitHub/STM8_SPL/discussion\l/Header/stm8/stm8tl5x/STM8TL53C4.h" alt="" coords="554,109,805,165"/>
<area shape="rect" id="node5" href="_s_t_m8_t_l53_f4_8h.html" title="/home/georg/Öffentlich\l/GitHub/STM8_SPL/discussion\l/Header/stm8/stm8tl5x/STM8TL53F4.h" alt="" coords="829,109,1079,165"/>
<area shape="rect" id="node6" href="_s_t_m8_t_l53_g4_8h.html" title="/home/georg/Öffentlich\l/GitHub/STM8_SPL/discussion\l/Header/stm8/stm8tl5x/STM8TL53G4.h" alt="" coords="1103,109,1354,165"/>
</map>
</div>
</div>
<p><a href="_s_t_m8_t_l5x_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_o_r_t__t.html">PORT_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">structure for controlling pins in PORT mode (PORTx, x=A..I)  <a href="struct_p_o_r_t__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h__t.html">FLASH_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct to control write/erase of flash memory (FLASH)  <a href="struct_f_l_a_s_h__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g__t.html">SYSCFG_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for System configuration control (SYSCFG)  <a href="struct_s_y_s_c_f_g__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html">EXTI_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for configuring external port interrupts (EXTI)  <a href="struct_e_x_t_i__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_s_t__t.html">RST_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for determining reset source (RST)  <a href="struct_r_s_t__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html">CLK_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for configuring/monitoring clock module (CLK)  <a href="struct_c_l_k__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g__t.html">WWDG_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Window Watchdog registers (WWDG)  <a href="struct_w_w_d_g__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g__t.html">IWDG_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Independent Timeout Watchdog registers (IWDG)  <a href="struct_i_w_d_g__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_w_u__t.html">AWU_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for cofiguring the Auto Wake-Up Module (AWU)  <a href="struct_a_w_u__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_e_e_p__t.html">BEEP_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for beeper control (BEEP)  <a href="struct_b_e_e_p__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html">SPI_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling SPI module (SPI)  <a href="struct_s_p_i__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html">I2C_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling I2C module (I2C)  <a href="struct_i2_c__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t__t.html">USART_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Universal Asynchronous Receiver Transmitter (USART)  <a href="struct_u_s_a_r_t__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_f_e__t.html">WFE_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct to configure interrupt sources as external interrupts or wake events (WFE)  <a href="struct_w_f_e__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html">TIM2_3_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 16-Bit Timer 2+3 (TIM2, TIM3)  <a href="struct_t_i_m2__3__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html">TIM4_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 8-Bit Timer 4 (TIM4)  <a href="struct_t_i_m4__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html">PXS_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for Proximity Sense registers (PXS)  <a href="struct_p_x_s__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_f_g__t.html">CFG_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for Global Configuration registers (CFG)  <a href="struct_c_f_g__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html">ITC_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for setting interrupt Priority (ITC)  <a href="struct_i_t_c__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="memdesc:gae434ded5dc5380cb8376cae09b4c50c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of program flash [B]  <a href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">More...</a><br /></td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;1536</td></tr>
<tr class="memdesc:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of RAM [B]  <a href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">More...</a><br /></td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaa4c6ddd97edd039f03f5dd7184179846"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of data EEPROM [B]  <a href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">More...</a><br /></td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:gaa4311d8e88619f08acaa5b8b556487cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in program flash  <a href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">More...</a><br /></td></tr>
<tr class="separator:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5590f8d60881132116ba80404493d5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5590f8d60881132116ba80404493d5b8">STM8_PFLASH_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga5590f8d60881132116ba80404493d5b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in program flash  <a href="group___s_t_m8_t_l5_x.html#ga5590f8d60881132116ba80404493d5b8">More...</a><br /></td></tr>
<tr class="separator:ga5590f8d60881132116ba80404493d5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd3410d769c6cdceddc07de03d90481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:ga5cd3410d769c6cdceddc07de03d90481"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in RAM  <a href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">More...</a><br /></td></tr>
<tr class="separator:ga5cd3410d769c6cdceddc07de03d90481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183be28d601434fa87e13b03b8f062a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga183be28d601434fa87e13b03b8f062a3">STM8_RAM_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga183be28d601434fa87e13b03b8f062a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in RAM  <a href="group___s_t_m8_t_l5_x.html#ga183be28d601434fa87e13b03b8f062a3">More...</a><br /></td></tr>
<tr class="separator:ga183be28d601434fa87e13b03b8f062a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b778a23f09a07361e2f95160db6f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a>&#160;&#160;&#160;9800</td></tr>
<tr class="memdesc:ga84b778a23f09a07361e2f95160db6f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in EEPROM  <a href="group___s_t_m8_t_l5_x.html#ga84b778a23f09a07361e2f95160db6f7f">More...</a><br /></td></tr>
<tr class="separator:ga84b778a23f09a07361e2f95160db6f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a13026c4f9ac4f6002961283890245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga30a13026c4f9ac4f6002961283890245">STM8_EEPROM_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga30a13026c4f9ac4f6002961283890245"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in EEPROM  <a href="group___s_t_m8_t_l5_x.html#ga30a13026c4f9ac4f6002961283890245">More...</a><br /></td></tr>
<tr class="separator:ga30a13026c4f9ac4f6002961283890245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69180e63aeb3ba766d253dac3665dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab69180e63aeb3ba766d253dac3665dd7">STM8_ADDR_WIDTH</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gab69180e63aeb3ba766d253dac3665dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">width of address space  <a href="group___s_t_m8_t_l5_x.html#gab69180e63aeb3ba766d253dac3665dd7">More...</a><br /></td></tr>
<tr class="separator:gab69180e63aeb3ba766d253dac3665dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f1e303fb20029fec7158f951171d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga20f1e303fb20029fec7158f951171d0d">STM8_MEM_POINTER_T</a>&#160;&#160;&#160;uint16_t</td></tr>
<tr class="memdesc:ga20f1e303fb20029fec7158f951171d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">address variable type  <a href="group___s_t_m8_t_l5_x.html#ga20f1e303fb20029fec7158f951171d0d">More...</a><br /></td></tr>
<tr class="separator:ga20f1e303fb20029fec7158f951171d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71ae9e2636f338ab99462fee142ff8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac71ae9e2636f338ab99462fee142ff8a">ISR_HANDLER</a>(func,  irq)&#160;&#160;&#160;void func(void) __interrupt(irq)</td></tr>
<tr class="memdesc:gac71ae9e2636f338ab99462fee142ff8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for interrupt service routine  <a href="group___s_t_m8_t_l5_x.html#gac71ae9e2636f338ab99462fee142ff8a">More...</a><br /></td></tr>
<tr class="separator:gac71ae9e2636f338ab99462fee142ff8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga81cb997f3c72f8b2329819e29af6fdc5">ISR_HANDLER_TRAP</a>(func)&#160;&#160;&#160;void func() __trap</td></tr>
<tr class="memdesc:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for trap service routine  <a href="group___s_t_m8_t_l5_x.html#ga81cb997f3c72f8b2329819e29af6fdc5">More...</a><br /></td></tr>
<tr class="separator:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99fda6bb7696991797c925f968234b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad99fda6bb7696991797c925f968234b9">NOP</a>()&#160;&#160;&#160;__asm__(&quot;nop&quot;)</td></tr>
<tr class="memdesc:gad99fda6bb7696991797c925f968234b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">perform a nop() operation (=minimum delay)  <a href="group___s_t_m8_t_l5_x.html#gad99fda6bb7696991797c925f968234b9">More...</a><br /></td></tr>
<tr class="separator:gad99fda6bb7696991797c925f968234b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac136489c5ba4794566532004267967f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac136489c5ba4794566532004267967f8">DISABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;sim&quot;)</td></tr>
<tr class="memdesc:gac136489c5ba4794566532004267967f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable interrupt handling  <a href="group___s_t_m8_t_l5_x.html#gac136489c5ba4794566532004267967f8">More...</a><br /></td></tr>
<tr class="separator:gac136489c5ba4794566532004267967f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca2cec1256c982e354114e155314354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ca2cec1256c982e354114e155314354">ENABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;rim&quot;)</td></tr>
<tr class="memdesc:ga7ca2cec1256c982e354114e155314354"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable interrupt handling  <a href="group___s_t_m8_t_l5_x.html#ga7ca2cec1256c982e354114e155314354">More...</a><br /></td></tr>
<tr class="separator:ga7ca2cec1256c982e354114e155314354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa30e473ec4a616bd5bbbe41e014203a2">TRIGGER_TRAP</a>&#160;&#160;&#160;__asm__(&quot;trap&quot;)</td></tr>
<tr class="memdesc:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)  <a href="group___s_t_m8_t_l5_x.html#gaa30e473ec4a616bd5bbbe41e014203a2">More...</a><br /></td></tr>
<tr class="separator:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005ed1b077a9da0cd4b368e52054120d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga005ed1b077a9da0cd4b368e52054120d">WAIT_FOR_INTERRUPT</a>()&#160;&#160;&#160;__asm__(&quot;wfi&quot;)</td></tr>
<tr class="memdesc:ga005ed1b077a9da0cd4b368e52054120d"><td class="mdescLeft">&#160;</td><td class="mdescRight">stop code execution and wait for interrupt  <a href="group___s_t_m8_t_l5_x.html#ga005ed1b077a9da0cd4b368e52054120d">More...</a><br /></td></tr>
<tr class="separator:ga005ed1b077a9da0cd4b368e52054120d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga21e7cca4a83cfcfc857a55474fceeaa4">ENTER_HALT</a>()&#160;&#160;&#160;__asm__(&quot;halt&quot;)</td></tr>
<tr class="memdesc:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">put controller to HALT mode  <a href="group___s_t_m8_t_l5_x.html#ga21e7cca4a83cfcfc857a55474fceeaa4">More...</a><br /></td></tr>
<tr class="separator:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f3754e033deb3bae76086aa8c9d9ac8">SW_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a>=0xBF)</td></tr>
<tr class="memdesc:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">reset controller via WWGD module  <a href="group___s_t_m8_t_l5_x.html#ga5f3754e033deb3bae76086aa8c9d9ac8">More...</a><br /></td></tr>
<tr class="separator:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c13b591e31e775a43f76d75390ad66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;unsigned int</td></tr>
<tr class="memdesc:ga71c13b591e31e775a43f76d75390ad66"><td class="mdescLeft">&#160;</td><td class="mdescRight">data type in bit structs (follow C90 standard)  <a href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">More...</a><br /></td></tr>
<tr class="separator:ga71c13b591e31e775a43f76d75390ad66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(type,  addr)&#160;&#160;&#160;(*((volatile type*) (addr)))</td></tr>
<tr class="memdesc:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">peripheral register  <a href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">More...</a><br /></td></tr>
<tr class="separator:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">__FLASH_VECTOR__</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq1 - flash interrupt  <a href="group___s_t_m8_t_l5_x.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">More...</a><br /></td></tr>
<tr class="separator:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600250d7d930ed7df93f793b2f3f82a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga600250d7d930ed7df93f793b2f3f82a9">__PXS_VECTOR__</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga600250d7d930ed7df93f793b2f3f82a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq2 - proximity sense interrupt  <a href="group___s_t_m8_t_l5_x.html#ga600250d7d930ed7df93f793b2f3f82a9">More...</a><br /></td></tr>
<tr class="separator:ga600250d7d930ed7df93f793b2f3f82a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8939b36783781bcad22591f9140724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1c8939b36783781bcad22591f9140724">__AWU_VECTOR__</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga1c8939b36783781bcad22591f9140724"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq4 - Auto Wake Up from Halt interrupt (AWU)  <a href="group___s_t_m8_t_l5_x.html#ga1c8939b36783781bcad22591f9140724">More...</a><br /></td></tr>
<tr class="separator:ga1c8939b36783781bcad22591f9140724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83532626326ed14f1bbda7d7a0fad37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83532626326ed14f1bbda7d7a0fad37a">__PORTB_VECTOR__</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga83532626326ed14f1bbda7d7a0fad37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq6 - External interrupt port B  <a href="group___s_t_m8_t_l5_x.html#ga83532626326ed14f1bbda7d7a0fad37a">More...</a><br /></td></tr>
<tr class="separator:ga83532626326ed14f1bbda7d7a0fad37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae699cbd2f9f65abd748948082e0de8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae699cbd2f9f65abd748948082e0de8e4">__PORTD_VECTOR__</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gae699cbd2f9f65abd748948082e0de8e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq7 - External interrupt port D  <a href="group___s_t_m8_t_l5_x.html#gae699cbd2f9f65abd748948082e0de8e4">More...</a><br /></td></tr>
<tr class="separator:gae699cbd2f9f65abd748948082e0de8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6148eef019f1ea304e7dfc8bf42841a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf6148eef019f1ea304e7dfc8bf42841a">__EXTI0_VECTOR__</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaf6148eef019f1ea304e7dfc8bf42841a"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq8 - External interrupt 0  <a href="group___s_t_m8_t_l5_x.html#gaf6148eef019f1ea304e7dfc8bf42841a">More...</a><br /></td></tr>
<tr class="separator:gaf6148eef019f1ea304e7dfc8bf42841a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48657a8267e692029bb17fcc87846d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab48657a8267e692029bb17fcc87846d3">__EXTI1_VECTOR__</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gab48657a8267e692029bb17fcc87846d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq9 - External interrupt 1  <a href="group___s_t_m8_t_l5_x.html#gab48657a8267e692029bb17fcc87846d3">More...</a><br /></td></tr>
<tr class="separator:gab48657a8267e692029bb17fcc87846d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55df58e0e9ea508e1e21bf2273bafdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac55df58e0e9ea508e1e21bf2273bafdb">__EXTI2_VECTOR__</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gac55df58e0e9ea508e1e21bf2273bafdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq10 - External interrupt 2  <a href="group___s_t_m8_t_l5_x.html#gac55df58e0e9ea508e1e21bf2273bafdb">More...</a><br /></td></tr>
<tr class="separator:gac55df58e0e9ea508e1e21bf2273bafdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d113b20d6bdfcdb9fa2874f9c0b025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98d113b20d6bdfcdb9fa2874f9c0b025">__EXTI3_VECTOR__</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga98d113b20d6bdfcdb9fa2874f9c0b025"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq11 - External interrupt 3  <a href="group___s_t_m8_t_l5_x.html#ga98d113b20d6bdfcdb9fa2874f9c0b025">More...</a><br /></td></tr>
<tr class="separator:ga98d113b20d6bdfcdb9fa2874f9c0b025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd10f88f30365d08e14f88ffec0ee617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadd10f88f30365d08e14f88ffec0ee617">__EXTI4_VECTOR__</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gadd10f88f30365d08e14f88ffec0ee617"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq12 - External interrupt 4  <a href="group___s_t_m8_t_l5_x.html#gadd10f88f30365d08e14f88ffec0ee617">More...</a><br /></td></tr>
<tr class="separator:gadd10f88f30365d08e14f88ffec0ee617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83220066afab4ff333e0776eae2e99f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83220066afab4ff333e0776eae2e99f4">__EXTI5_VECTOR__</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga83220066afab4ff333e0776eae2e99f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq13 - External interrupt 5  <a href="group___s_t_m8_t_l5_x.html#ga83220066afab4ff333e0776eae2e99f4">More...</a><br /></td></tr>
<tr class="separator:ga83220066afab4ff333e0776eae2e99f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb033ae980135e18fbe319ff6f09275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4fb033ae980135e18fbe319ff6f09275">__EXTI6_VECTOR__</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga4fb033ae980135e18fbe319ff6f09275"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq14 - External interrupt 6  <a href="group___s_t_m8_t_l5_x.html#ga4fb033ae980135e18fbe319ff6f09275">More...</a><br /></td></tr>
<tr class="separator:ga4fb033ae980135e18fbe319ff6f09275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4e7bd10888963c0369d23b3f35e5f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaca4e7bd10888963c0369d23b3f35e5f3">__EXTI7_VECTOR__</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gaca4e7bd10888963c0369d23b3f35e5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq15 - External interrupt 7  <a href="group___s_t_m8_t_l5_x.html#gaca4e7bd10888963c0369d23b3f35e5f3">More...</a><br /></td></tr>
<tr class="separator:gaca4e7bd10888963c0369d23b3f35e5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad5e2d410ea9a4bb9d5089a493c02cbdc">__TIM2_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq19 - TIM2 Update/overflow/trigger/break interrupt  <a href="group___s_t_m8_t_l5_x.html#gad5e2d410ea9a4bb9d5089a493c02cbdc">More...</a><br /></td></tr>
<tr class="separator:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga97c4a27daf181403bfc42fb4a22d6aab">__TIM2_CAPCOM_VECTOR__</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq20 - TIM2 Capture/Compare interrupt  <a href="group___s_t_m8_t_l5_x.html#ga97c4a27daf181403bfc42fb4a22d6aab">More...</a><br /></td></tr>
<tr class="separator:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb52b427591bce91ab11ad4d683b415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1bb52b427591bce91ab11ad4d683b415">__TIM3_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga1bb52b427591bce91ab11ad4d683b415"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq21 - TIM3 Update/overflow/break interrupt  <a href="group___s_t_m8_t_l5_x.html#ga1bb52b427591bce91ab11ad4d683b415">More...</a><br /></td></tr>
<tr class="separator:ga1bb52b427591bce91ab11ad4d683b415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2554a332f0d8e5c044b2567869e6a375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2554a332f0d8e5c044b2567869e6a375">__TIM3_CAPCOM_VECTOR__</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga2554a332f0d8e5c044b2567869e6a375"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq22 - TIM3 Capture/Compare interrupt  <a href="group___s_t_m8_t_l5_x.html#ga2554a332f0d8e5c044b2567869e6a375">More...</a><br /></td></tr>
<tr class="separator:ga2554a332f0d8e5c044b2567869e6a375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b1051199d0f0b888cc0238e57bc2ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga00b1051199d0f0b888cc0238e57bc2ab">__TIM4_UPD_VECTOR__</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:ga00b1051199d0f0b888cc0238e57bc2ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq25 - TIM4 Update/trigger interrupt  <a href="group___s_t_m8_t_l5_x.html#ga00b1051199d0f0b888cc0238e57bc2ab">More...</a><br /></td></tr>
<tr class="separator:ga00b1051199d0f0b888cc0238e57bc2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga329ec716ed4f8b967e6144f111c133f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga329ec716ed4f8b967e6144f111c133f7">__SPI_VECTOR__</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga329ec716ed4f8b967e6144f111c133f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq26 - SPI End of transfer interrupt  <a href="group___s_t_m8_t_l5_x.html#ga329ec716ed4f8b967e6144f111c133f7">More...</a><br /></td></tr>
<tr class="separator:ga329ec716ed4f8b967e6144f111c133f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9c86310b1edd3af3f87b96f6252c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b9c86310b1edd3af3f87b96f6252c44">__USART_TXE_VECTOR__</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga3b9c86310b1edd3af3f87b96f6252c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq27 - USART send (TX empty) interrupt  <a href="group___s_t_m8_t_l5_x.html#ga3b9c86310b1edd3af3f87b96f6252c44">More...</a><br /></td></tr>
<tr class="separator:ga3b9c86310b1edd3af3f87b96f6252c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9004f711692a9e3a67f0d8d9b0e6e1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9004f711692a9e3a67f0d8d9b0e6e1cd">__USART_RXF_VECTOR__</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga9004f711692a9e3a67f0d8d9b0e6e1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq28 - USART receive (RX full) interrupt  <a href="group___s_t_m8_t_l5_x.html#ga9004f711692a9e3a67f0d8d9b0e6e1cd">More...</a><br /></td></tr>
<tr class="separator:ga9004f711692a9e3a67f0d8d9b0e6e1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f5f7f387ab84a66166d97d86313fc02">__I2C_VECTOR__</a>&#160;&#160;&#160;29</td></tr>
<tr class="memdesc:ga5f5f7f387ab84a66166d97d86313fc02"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq29 - I2C interrupt  <a href="group___s_t_m8_t_l5_x.html#ga5f5f7f387ab84a66166d97d86313fc02">More...</a><br /></td></tr>
<tr class="separator:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785b75aab26a91112fb8eaabb5d8d053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga785b75aab26a91112fb8eaabb5d8d053">_GPIOA</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>)</td></tr>
<tr class="memdesc:ga785b75aab26a91112fb8eaabb5d8d053"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A struct/bit access  <a href="group___s_t_m8_t_l5_x.html#ga785b75aab26a91112fb8eaabb5d8d053">More...</a><br /></td></tr>
<tr class="separator:ga785b75aab26a91112fb8eaabb5d8d053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1bd9351c66fbc48bdec1f518136930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6d1bd9351c66fbc48bdec1f518136930">_GPIOA_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga6d1bd9351c66fbc48bdec1f518136930"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A output register  <a href="group___s_t_m8_t_l5_x.html#ga6d1bd9351c66fbc48bdec1f518136930">More...</a><br /></td></tr>
<tr class="separator:ga6d1bd9351c66fbc48bdec1f518136930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f237052c83509d4b07ccb9b036d5c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f237052c83509d4b07ccb9b036d5c6a">_GPIOA_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga3f237052c83509d4b07ccb9b036d5c6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A input register  <a href="group___s_t_m8_t_l5_x.html#ga3f237052c83509d4b07ccb9b036d5c6a">More...</a><br /></td></tr>
<tr class="separator:ga3f237052c83509d4b07ccb9b036d5c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab78802331260681388130f02b213311a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab78802331260681388130f02b213311a">_GPIOA_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gab78802331260681388130f02b213311a"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A direction register  <a href="group___s_t_m8_t_l5_x.html#gab78802331260681388130f02b213311a">More...</a><br /></td></tr>
<tr class="separator:gab78802331260681388130f02b213311a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f386357df5be3e0946c9792706ed7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0f386357df5be3e0946c9792706ed7a2">_GPIOA_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga0f386357df5be3e0946c9792706ed7a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A control register 1  <a href="group___s_t_m8_t_l5_x.html#ga0f386357df5be3e0946c9792706ed7a2">More...</a><br /></td></tr>
<tr class="separator:ga0f386357df5be3e0946c9792706ed7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f1e38a562526aac191155db068d254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga48f1e38a562526aac191155db068d254">_GPIOA_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga48f1e38a562526aac191155db068d254"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A control register 2  <a href="group___s_t_m8_t_l5_x.html#ga48f1e38a562526aac191155db068d254">More...</a><br /></td></tr>
<tr class="separator:ga48f1e38a562526aac191155db068d254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ebf06f9d07ee2ad15ac816fafccfd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga19ebf06f9d07ee2ad15ac816fafccfd0">_GPIOB</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>)</td></tr>
<tr class="memdesc:ga19ebf06f9d07ee2ad15ac816fafccfd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B struct/bit access  <a href="group___s_t_m8_t_l5_x.html#ga19ebf06f9d07ee2ad15ac816fafccfd0">More...</a><br /></td></tr>
<tr class="separator:ga19ebf06f9d07ee2ad15ac816fafccfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d837a006960989967c50aa6b8d9b3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d837a006960989967c50aa6b8d9b3bc">_GPIOB_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga9d837a006960989967c50aa6b8d9b3bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B output register  <a href="group___s_t_m8_t_l5_x.html#ga9d837a006960989967c50aa6b8d9b3bc">More...</a><br /></td></tr>
<tr class="separator:ga9d837a006960989967c50aa6b8d9b3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77daf520f43ed33805b178acf87a8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa77daf520f43ed33805b178acf87a8f2">_GPIOB_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaa77daf520f43ed33805b178acf87a8f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B input register  <a href="group___s_t_m8_t_l5_x.html#gaa77daf520f43ed33805b178acf87a8f2">More...</a><br /></td></tr>
<tr class="separator:gaa77daf520f43ed33805b178acf87a8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6fc190e49262bd7df3b546e651be45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3c6fc190e49262bd7df3b546e651be45">_GPIOB_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga3c6fc190e49262bd7df3b546e651be45"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B direction register  <a href="group___s_t_m8_t_l5_x.html#ga3c6fc190e49262bd7df3b546e651be45">More...</a><br /></td></tr>
<tr class="separator:ga3c6fc190e49262bd7df3b546e651be45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c53e6b18e4693f999d3efa55728ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga78c53e6b18e4693f999d3efa55728ee4">_GPIOB_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga78c53e6b18e4693f999d3efa55728ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B control register 1  <a href="group___s_t_m8_t_l5_x.html#ga78c53e6b18e4693f999d3efa55728ee4">More...</a><br /></td></tr>
<tr class="separator:ga78c53e6b18e4693f999d3efa55728ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2945822b14b4c44733b6cf722c147e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1d2945822b14b4c44733b6cf722c147e">_GPIOB_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga1d2945822b14b4c44733b6cf722c147e"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B control register 2  <a href="group___s_t_m8_t_l5_x.html#ga1d2945822b14b4c44733b6cf722c147e">More...</a><br /></td></tr>
<tr class="separator:ga1d2945822b14b4c44733b6cf722c147e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e504590c788fbfb6169c92e6cf6a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga87e504590c788fbfb6169c92e6cf6a40">_GPIOD</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>)</td></tr>
<tr class="memdesc:ga87e504590c788fbfb6169c92e6cf6a40"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D struct/bit access  <a href="group___s_t_m8_t_l5_x.html#ga87e504590c788fbfb6169c92e6cf6a40">More...</a><br /></td></tr>
<tr class="separator:ga87e504590c788fbfb6169c92e6cf6a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa54d3ccb36aebf97a7f5b4981ed228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8aa54d3ccb36aebf97a7f5b4981ed228">_GPIOD_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga8aa54d3ccb36aebf97a7f5b4981ed228"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D output register  <a href="group___s_t_m8_t_l5_x.html#ga8aa54d3ccb36aebf97a7f5b4981ed228">More...</a><br /></td></tr>
<tr class="separator:ga8aa54d3ccb36aebf97a7f5b4981ed228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3198e89b1aebd7271aa7927dbf22ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d3198e89b1aebd7271aa7927dbf22ff">_GPIOD_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga3d3198e89b1aebd7271aa7927dbf22ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D input register  <a href="group___s_t_m8_t_l5_x.html#ga3d3198e89b1aebd7271aa7927dbf22ff">More...</a><br /></td></tr>
<tr class="separator:ga3d3198e89b1aebd7271aa7927dbf22ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10549d3834b7736a4b65bec2265b60ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga10549d3834b7736a4b65bec2265b60ce">_GPIOD_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga10549d3834b7736a4b65bec2265b60ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D direction register  <a href="group___s_t_m8_t_l5_x.html#ga10549d3834b7736a4b65bec2265b60ce">More...</a><br /></td></tr>
<tr class="separator:ga10549d3834b7736a4b65bec2265b60ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4f8b72d25eee7d01a82a449938f0da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaef4f8b72d25eee7d01a82a449938f0da">_GPIOD_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaef4f8b72d25eee7d01a82a449938f0da"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D control register 1  <a href="group___s_t_m8_t_l5_x.html#gaef4f8b72d25eee7d01a82a449938f0da">More...</a><br /></td></tr>
<tr class="separator:gaef4f8b72d25eee7d01a82a449938f0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7119c97096f63eec1704bb3b345a95d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7119c97096f63eec1704bb3b345a95d7">_GPIOD_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga7119c97096f63eec1704bb3b345a95d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D control register 2  <a href="group___s_t_m8_t_l5_x.html#ga7119c97096f63eec1704bb3b345a95d7">More...</a><br /></td></tr>
<tr class="separator:ga7119c97096f63eec1704bb3b345a95d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ffd2835c865d8a383e42fa378acc267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ffd2835c865d8a383e42fa378acc267">_GPIO_ODR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7ffd2835c865d8a383e42fa378acc267"><td class="mdescLeft">&#160;</td><td class="mdescRight">port output register reset value  <a href="group___s_t_m8_t_l5_x.html#ga7ffd2835c865d8a383e42fa378acc267">More...</a><br /></td></tr>
<tr class="separator:ga7ffd2835c865d8a383e42fa378acc267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfeb98709566aa719794cf38215b0d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7dfeb98709566aa719794cf38215b0d4">_GPIO_DDR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7dfeb98709566aa719794cf38215b0d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">port direction register reset value  <a href="group___s_t_m8_t_l5_x.html#ga7dfeb98709566aa719794cf38215b0d4">More...</a><br /></td></tr>
<tr class="separator:ga7dfeb98709566aa719794cf38215b0d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43eda343aa18e298b8a9725f746918c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac43eda343aa18e298b8a9725f746918c">_GPIO_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac43eda343aa18e298b8a9725f746918c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port control register 1 reset value  <a href="group___s_t_m8_t_l5_x.html#gac43eda343aa18e298b8a9725f746918c">More...</a><br /></td></tr>
<tr class="separator:gac43eda343aa18e298b8a9725f746918c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c124e5b513b59f4aff7ae9ea7236738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7c124e5b513b59f4aff7ae9ea7236738">_GPIO_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7c124e5b513b59f4aff7ae9ea7236738"><td class="mdescLeft">&#160;</td><td class="mdescRight">port control register 2 reset value  <a href="group___s_t_m8_t_l5_x.html#ga7c124e5b513b59f4aff7ae9ea7236738">More...</a><br /></td></tr>
<tr class="separator:ga7c124e5b513b59f4aff7ae9ea7236738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ba3918a353a62d05f76fba0ca59988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98ba3918a353a62d05f76fba0ca59988">_GPIO_PIN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga98ba3918a353a62d05f76fba0ca59988"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 0 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga98ba3918a353a62d05f76fba0ca59988">More...</a><br /></td></tr>
<tr class="separator:ga98ba3918a353a62d05f76fba0ca59988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71d4433555c89f48ee1d17700cc4236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac71d4433555c89f48ee1d17700cc4236">_GPIO_PIN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac71d4433555c89f48ee1d17700cc4236"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 1 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_t_l5_x.html#gac71d4433555c89f48ee1d17700cc4236">More...</a><br /></td></tr>
<tr class="separator:gac71d4433555c89f48ee1d17700cc4236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc926f0ade898751e63107c03baa809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaccc926f0ade898751e63107c03baa809">_GPIO_PIN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaccc926f0ade898751e63107c03baa809"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 2 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_t_l5_x.html#gaccc926f0ade898751e63107c03baa809">More...</a><br /></td></tr>
<tr class="separator:gaccc926f0ade898751e63107c03baa809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983728272997e0b3b038bcfe02b08c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga983728272997e0b3b038bcfe02b08c82">_GPIO_PIN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga983728272997e0b3b038bcfe02b08c82"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 3 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga983728272997e0b3b038bcfe02b08c82">More...</a><br /></td></tr>
<tr class="separator:ga983728272997e0b3b038bcfe02b08c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac50e2e26470e425a3e70c368444e07d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac50e2e26470e425a3e70c368444e07d3">_GPIO_PIN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac50e2e26470e425a3e70c368444e07d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 4 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_t_l5_x.html#gac50e2e26470e425a3e70c368444e07d3">More...</a><br /></td></tr>
<tr class="separator:gac50e2e26470e425a3e70c368444e07d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016c05a6d96603c65c3d92d052dd8b49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga016c05a6d96603c65c3d92d052dd8b49">_GPIO_PIN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga016c05a6d96603c65c3d92d052dd8b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 5 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga016c05a6d96603c65c3d92d052dd8b49">More...</a><br /></td></tr>
<tr class="separator:ga016c05a6d96603c65c3d92d052dd8b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc72948ee63af8c3a5e2ba69eb89f12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabc72948ee63af8c3a5e2ba69eb89f12c">_GPIO_PIN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gabc72948ee63af8c3a5e2ba69eb89f12c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 6 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_t_l5_x.html#gabc72948ee63af8c3a5e2ba69eb89f12c">More...</a><br /></td></tr>
<tr class="separator:gabc72948ee63af8c3a5e2ba69eb89f12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e166a803b1fc4217c6f52dcff0d1dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8e166a803b1fc4217c6f52dcff0d1dec">_GPIO_PIN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga8e166a803b1fc4217c6f52dcff0d1dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 7 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga8e166a803b1fc4217c6f52dcff0d1dec">More...</a><br /></td></tr>
<tr class="separator:ga8e166a803b1fc4217c6f52dcff0d1dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95b02c9549c0b2c0ffd21407561ec99c">_FLASH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_f_l_a_s_h__t.html">FLASH_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>)</td></tr>
<tr class="memdesc:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga95b02c9549c0b2c0ffd21407561ec99c">More...</a><br /></td></tr>
<tr class="separator:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641b9b38321993351e4a909a9fb0806e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga641b9b38321993351e4a909a9fb0806e">_FLASH_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga641b9b38321993351e4a909a9fb0806e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 (FLASH_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga641b9b38321993351e4a909a9fb0806e">More...</a><br /></td></tr>
<tr class="separator:ga641b9b38321993351e4a909a9fb0806e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3fff078309f8c4b04d498ddc146d9a20">_FLASH_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga3fff078309f8c4b04d498ddc146d9a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 (FLASH_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga3fff078309f8c4b04d498ddc146d9a20">More...</a><br /></td></tr>
<tr class="separator:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga659a44fd0291bd3b0ff615c0fb9f18af">_FLASH_PUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key register (FLASH_PUKR)  <a href="group___s_t_m8_t_l5_x.html#ga659a44fd0291bd3b0ff615c0fb9f18af">More...</a><br /></td></tr>
<tr class="separator:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">_FLASH_DUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key register (FLASH_DUKR)  <a href="group___s_t_m8_t_l5_x.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">More...</a><br /></td></tr>
<tr class="separator:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">_FLASH_IAPSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register (FLASH_IAPSR)  <a href="group___s_t_m8_t_l5_x.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">More...</a><br /></td></tr>
<tr class="separator:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e5036159de774257d6ca677df91813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa6e5036159de774257d6ca677df91813">_FLASH_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa6e5036159de774257d6ca677df91813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#gaa6e5036159de774257d6ca677df91813">More...</a><br /></td></tr>
<tr class="separator:gaa6e5036159de774257d6ca677df91813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47675a162c7237544c9dd2499da51618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga47675a162c7237544c9dd2499da51618">_FLASH_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga47675a162c7237544c9dd2499da51618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga47675a162c7237544c9dd2499da51618">More...</a><br /></td></tr>
<tr class="separator:ga47675a162c7237544c9dd2499da51618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d17c0ad7272143724c535369189f937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d17c0ad7272143724c535369189f937">_FLASH_PUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9d17c0ad7272143724c535369189f937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key reset value.  <a href="group___s_t_m8_t_l5_x.html#ga9d17c0ad7272143724c535369189f937">More...</a><br /></td></tr>
<tr class="separator:ga9d17c0ad7272143724c535369189f937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">_FLASH_DUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key reset value.  <a href="group___s_t_m8_t_l5_x.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">More...</a><br /></td></tr>
<tr class="separator:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga10c09fdeac27aea39eeb49d42dc595d5">_FLASH_IAPSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x40)</td></tr>
<tr class="memdesc:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga10c09fdeac27aea39eeb49d42dc595d5">More...</a><br /></td></tr>
<tr class="separator:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94a36c2356efaef55c8e86314dfd371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab94a36c2356efaef55c8e86314dfd371">_FLASH_FIX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab94a36c2356efaef55c8e86314dfd371"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed Byte programming time [0] (in _FLASH_CR1)  <a href="group___s_t_m8_t_l5_x.html#gab94a36c2356efaef55c8e86314dfd371">More...</a><br /></td></tr>
<tr class="separator:gab94a36c2356efaef55c8e86314dfd371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b1bd4cf32c455908dcf1e7cb99649a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf6b1bd4cf32c455908dcf1e7cb99649a">_FLASH_IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf6b1bd4cf32c455908dcf1e7cb99649a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Interrupt enable [0] (in _FLASH_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaf6b1bd4cf32c455908dcf1e7cb99649a">More...</a><br /></td></tr>
<tr class="separator:gaf6b1bd4cf32c455908dcf1e7cb99649a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362b78ce85624b301b06edc2a573c5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga362b78ce85624b301b06edc2a573c5ea">_FLASH_PRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga362b78ce85624b301b06edc2a573c5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_t_l5_x.html#ga362b78ce85624b301b06edc2a573c5ea">More...</a><br /></td></tr>
<tr class="separator:ga362b78ce85624b301b06edc2a573c5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa8832df456044d3d2c3d7f73597ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeaa8832df456044d3d2c3d7f73597ab8">_FLASH_FPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaeaa8832df456044d3d2c3d7f73597ab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_t_l5_x.html#gaeaa8832df456044d3d2c3d7f73597ab8">More...</a><br /></td></tr>
<tr class="separator:gaeaa8832df456044d3d2c3d7f73597ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6381b7c7abc1c610f90123f13e32f982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6381b7c7abc1c610f90123f13e32f982">_FLASH_ERASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6381b7c7abc1c610f90123f13e32f982"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_t_l5_x.html#ga6381b7c7abc1c610f90123f13e32f982">More...</a><br /></td></tr>
<tr class="separator:ga6381b7c7abc1c610f90123f13e32f982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d51efc2e3b32545543542ea48fc7bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7d51efc2e3b32545543542ea48fc7bce">_FLASH_WPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7d51efc2e3b32545543542ea48fc7bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_t_l5_x.html#ga7d51efc2e3b32545543542ea48fc7bce">More...</a><br /></td></tr>
<tr class="separator:ga7d51efc2e3b32545543542ea48fc7bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70a5effce6b416b01b33e52ef7b7f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac70a5effce6b416b01b33e52ef7b7f56">_FLASH_OPT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac70a5effce6b416b01b33e52ef7b7f56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_t_l5_x.html#gac70a5effce6b416b01b33e52ef7b7f56">More...</a><br /></td></tr>
<tr class="separator:gac70a5effce6b416b01b33e52ef7b7f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddba52a9fc0000cbcd16a1a523d076b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaddba52a9fc0000cbcd16a1a523d076b5">_FLASH_WR_PG_DIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaddba52a9fc0000cbcd16a1a523d076b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write attempted to protected page flag [0] (in _FLASH_IAPSR)  <a href="group___s_t_m8_t_l5_x.html#gaddba52a9fc0000cbcd16a1a523d076b5">More...</a><br /></td></tr>
<tr class="separator:gaddba52a9fc0000cbcd16a1a523d076b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b4f6bfe3d739b9eba1fe4404ec0847a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0b4f6bfe3d739b9eba1fe4404ec0847a">_FLASH_PUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0b4f6bfe3d739b9eba1fe4404ec0847a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Program memory unlocked flag [0] (in _FLASH_IAPSR)  <a href="group___s_t_m8_t_l5_x.html#ga0b4f6bfe3d739b9eba1fe4404ec0847a">More...</a><br /></td></tr>
<tr class="separator:ga0b4f6bfe3d739b9eba1fe4404ec0847a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7c96f29ca4a33f963344972e160b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeb7c96f29ca4a33f963344972e160b80">_FLASH_EOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaeb7c96f29ca4a33f963344972e160b80"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of programming (write or erase operation) flag [0] (in _FLASH_IAPSR)  <a href="group___s_t_m8_t_l5_x.html#gaeb7c96f29ca4a33f963344972e160b80">More...</a><br /></td></tr>
<tr class="separator:gaeb7c96f29ca4a33f963344972e160b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdffb1a75eb35dc47e785216b62ab65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacbdffb1a75eb35dc47e785216b62ab65">_FLASH_DUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gacbdffb1a75eb35dc47e785216b62ab65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM area unlocked flag [0] (in _FLASH_IAPSR)  <a href="group___s_t_m8_t_l5_x.html#gacbdffb1a75eb35dc47e785216b62ab65">More...</a><br /></td></tr>
<tr class="separator:gacbdffb1a75eb35dc47e785216b62ab65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22670b243de9c7dd5d4352d9a88e1848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga22670b243de9c7dd5d4352d9a88e1848">_SYSCFG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(RMPCR_t,  RMPCR_AddressBase)</td></tr>
<tr class="memdesc:ga22670b243de9c7dd5d4352d9a88e1848"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration controller struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga22670b243de9c7dd5d4352d9a88e1848">More...</a><br /></td></tr>
<tr class="separator:ga22670b243de9c7dd5d4352d9a88e1848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaaf67924aa4e2de3f2e2f8827d70bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaaaf67924aa4e2de3f2e2f8827d70bc5">_SYSCFG_RMPCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  RMPCR_AddressBase+0x00)</td></tr>
<tr class="memdesc:gaaaaf67924aa4e2de3f2e2f8827d70bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration control register (SYSCFG_RMPCR)  <a href="group___s_t_m8_t_l5_x.html#gaaaaf67924aa4e2de3f2e2f8827d70bc5">More...</a><br /></td></tr>
<tr class="separator:gaaaaf67924aa4e2de3f2e2f8827d70bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac403030c2e943822680e601fa87bde46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac403030c2e943822680e601fa87bde46">_SYSCFG_RMPCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x1F)</td></tr>
<tr class="memdesc:gac403030c2e943822680e601fa87bde46"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration control register reset value.  <a href="group___s_t_m8_t_l5_x.html#gac403030c2e943822680e601fa87bde46">More...</a><br /></td></tr>
<tr class="separator:gac403030c2e943822680e601fa87bde46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca0eae9d0ffcb3b4cbea1e9da54c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabca0eae9d0ffcb3b4cbea1e9da54c554">_SYSCFG_TIM3_CH1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabca0eae9d0ffcb3b4cbea1e9da54c554"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 channel 1 mapping [0] (in _SYSCFG_RMPCR)  <a href="group___s_t_m8_t_l5_x.html#gabca0eae9d0ffcb3b4cbea1e9da54c554">More...</a><br /></td></tr>
<tr class="separator:gabca0eae9d0ffcb3b4cbea1e9da54c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace97f6338f086fe89e3e2ddf9d25d081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gace97f6338f086fe89e3e2ddf9d25d081">_SYSCFG_TIM3_CH2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gace97f6338f086fe89e3e2ddf9d25d081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 channel 2 mapping [0] (in _SYSCFG_RMPCR)  <a href="group___s_t_m8_t_l5_x.html#gace97f6338f086fe89e3e2ddf9d25d081">More...</a><br /></td></tr>
<tr class="separator:gace97f6338f086fe89e3e2ddf9d25d081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f895fc1fd37e0eaed06028750d86dfd">_EXTI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_e_x_t_i__t.html">EXTI_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>)</td></tr>
<tr class="memdesc:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga3f895fc1fd37e0eaed06028750d86dfd">More...</a><br /></td></tr>
<tr class="separator:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a99e285d96d7449adfb7d227983223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1a99e285d96d7449adfb7d227983223">_EXTI_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gab1a99e285d96d7449adfb7d227983223"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 (EXTI_CR1)  <a href="group___s_t_m8_t_l5_x.html#gab1a99e285d96d7449adfb7d227983223">More...</a><br /></td></tr>
<tr class="separator:gab1a99e285d96d7449adfb7d227983223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadf83b47df9818c05cceb75d7ed8bc6d2">_EXTI_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 (EXTI_CR2)  <a href="group___s_t_m8_t_l5_x.html#gadf83b47df9818c05cceb75d7ed8bc6d2">More...</a><br /></td></tr>
<tr class="separator:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d64b6995f66ca7a1e3792f8ecfe257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa6d64b6995f66ca7a1e3792f8ecfe257">_EXTI_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaa6d64b6995f66ca7a1e3792f8ecfe257"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 3 (EXTI_CR2)  <a href="group___s_t_m8_t_l5_x.html#gaa6d64b6995f66ca7a1e3792f8ecfe257">More...</a><br /></td></tr>
<tr class="separator:gaa6d64b6995f66ca7a1e3792f8ecfe257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d3a1c8abe609873a8a3625a6bc42ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga77d3a1c8abe609873a8a3625a6bc42ca">_EXTI_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga77d3a1c8abe609873a8a3625a6bc42ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 1 (EXTI_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga77d3a1c8abe609873a8a3625a6bc42ca">More...</a><br /></td></tr>
<tr class="separator:ga77d3a1c8abe609873a8a3625a6bc42ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c15e078b7be549a7590a9edb67e629d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c15e078b7be549a7590a9edb67e629d">_EXTI_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga8c15e078b7be549a7590a9edb67e629d"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 2 (EXTI_SR2)  <a href="group___s_t_m8_t_l5_x.html#ga8c15e078b7be549a7590a9edb67e629d">More...</a><br /></td></tr>
<tr class="separator:ga8c15e078b7be549a7590a9edb67e629d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b0c346fa5c9b7f35a57027fc05986e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga72b0c346fa5c9b7f35a57027fc05986e">_EXTI_CONF</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga72b0c346fa5c9b7f35a57027fc05986e"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt port selector (EXTI_CONF)  <a href="group___s_t_m8_t_l5_x.html#ga72b0c346fa5c9b7f35a57027fc05986e">More...</a><br /></td></tr>
<tr class="separator:ga72b0c346fa5c9b7f35a57027fc05986e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4a1f2667ecf89a34b02a1635e1929bed">_EXTI_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga4a1f2667ecf89a34b02a1635e1929bed">More...</a><br /></td></tr>
<tr class="separator:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef67152e39dfb527795e0ae2286e1950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaef67152e39dfb527795e0ae2286e1950">_EXTI_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaef67152e39dfb527795e0ae2286e1950"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#gaef67152e39dfb527795e0ae2286e1950">More...</a><br /></td></tr>
<tr class="separator:gaef67152e39dfb527795e0ae2286e1950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eeb82c3030cc99589bd0846ded324ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6eeb82c3030cc99589bd0846ded324ce">_EXTI_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6eeb82c3030cc99589bd0846ded324ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 3 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga6eeb82c3030cc99589bd0846ded324ce">More...</a><br /></td></tr>
<tr class="separator:ga6eeb82c3030cc99589bd0846ded324ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e92a2e5016a76f6245f248bb67b6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga68e92a2e5016a76f6245f248bb67b6d1">_EXTI_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga68e92a2e5016a76f6245f248bb67b6d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga68e92a2e5016a76f6245f248bb67b6d1">More...</a><br /></td></tr>
<tr class="separator:ga68e92a2e5016a76f6245f248bb67b6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b625e9ff3ad4a1eefd9669789ffb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga02b625e9ff3ad4a1eefd9669789ffb9a">_EXTI_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga02b625e9ff3ad4a1eefd9669789ffb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga02b625e9ff3ad4a1eefd9669789ffb9a">More...</a><br /></td></tr>
<tr class="separator:ga02b625e9ff3ad4a1eefd9669789ffb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3e954841ddab33c0f5017f7eb7e95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadc3e954841ddab33c0f5017f7eb7e95f">_EXTI_CONF_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gadc3e954841ddab33c0f5017f7eb7e95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt port selector reset value.  <a href="group___s_t_m8_t_l5_x.html#gadc3e954841ddab33c0f5017f7eb7e95f">More...</a><br /></td></tr>
<tr class="separator:gadc3e954841ddab33c0f5017f7eb7e95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d8bb7fc4ea4abd4f15105e81a3c23d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga82d8bb7fc4ea4abd4f15105e81a3c23d">_EXTI_P0IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga82d8bb7fc4ea4abd4f15105e81a3c23d"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 0 [1:0] (in _EXTI_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga82d8bb7fc4ea4abd4f15105e81a3c23d">More...</a><br /></td></tr>
<tr class="separator:ga82d8bb7fc4ea4abd4f15105e81a3c23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf897d409b5ad5d137503633dc497ab58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf897d409b5ad5d137503633dc497ab58">_EXTI_P0IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf897d409b5ad5d137503633dc497ab58"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 0 [0] (in _EXTI_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaf897d409b5ad5d137503633dc497ab58">More...</a><br /></td></tr>
<tr class="separator:gaf897d409b5ad5d137503633dc497ab58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f76a53d5c0201c44efb8eb1aec0d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab0f76a53d5c0201c44efb8eb1aec0d5d">_EXTI_P0IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab0f76a53d5c0201c44efb8eb1aec0d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 0 [1] (in _EXTI_CR1)  <a href="group___s_t_m8_t_l5_x.html#gab0f76a53d5c0201c44efb8eb1aec0d5d">More...</a><br /></td></tr>
<tr class="separator:gab0f76a53d5c0201c44efb8eb1aec0d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc0067f27733945a8a807b4289495e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadc0067f27733945a8a807b4289495e4e">_EXTI_P1IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadc0067f27733945a8a807b4289495e4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 1 [1:0] (in _EXTI_CR1)  <a href="group___s_t_m8_t_l5_x.html#gadc0067f27733945a8a807b4289495e4e">More...</a><br /></td></tr>
<tr class="separator:gadc0067f27733945a8a807b4289495e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5023f8b1a9c4107f001e86e45c50db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6d5023f8b1a9c4107f001e86e45c50db">_EXTI_P1IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6d5023f8b1a9c4107f001e86e45c50db"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 1 [0] (in _EXTI_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga6d5023f8b1a9c4107f001e86e45c50db">More...</a><br /></td></tr>
<tr class="separator:ga6d5023f8b1a9c4107f001e86e45c50db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab71febcc38df8d00f01fab445962d794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab71febcc38df8d00f01fab445962d794">_EXTI_P1IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab71febcc38df8d00f01fab445962d794"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 1 [1] (in _EXTI_CR1)  <a href="group___s_t_m8_t_l5_x.html#gab71febcc38df8d00f01fab445962d794">More...</a><br /></td></tr>
<tr class="separator:gab71febcc38df8d00f01fab445962d794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad24b67b40a6c882b471486e3e579bd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad24b67b40a6c882b471486e3e579bd0">_EXTI_P2IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaad24b67b40a6c882b471486e3e579bd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 2 [1:0] (in _EXTI_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaad24b67b40a6c882b471486e3e579bd0">More...</a><br /></td></tr>
<tr class="separator:gaad24b67b40a6c882b471486e3e579bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6556bbc9b1507d928c91191f34743329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6556bbc9b1507d928c91191f34743329">_EXTI_P2IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6556bbc9b1507d928c91191f34743329"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 2 [0] (in _EXTI_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga6556bbc9b1507d928c91191f34743329">More...</a><br /></td></tr>
<tr class="separator:ga6556bbc9b1507d928c91191f34743329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de7752fb4e0352acff0d160c44a1be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3de7752fb4e0352acff0d160c44a1be6">_EXTI_P2IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3de7752fb4e0352acff0d160c44a1be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 2 [1] (in _EXTI_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga3de7752fb4e0352acff0d160c44a1be6">More...</a><br /></td></tr>
<tr class="separator:ga3de7752fb4e0352acff0d160c44a1be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1145a607ef243d2fc0e4e551844b5eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1145a607ef243d2fc0e4e551844b5eff">_EXTI_P3IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1145a607ef243d2fc0e4e551844b5eff"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 3 [1:0] (in _EXTI_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga1145a607ef243d2fc0e4e551844b5eff">More...</a><br /></td></tr>
<tr class="separator:ga1145a607ef243d2fc0e4e551844b5eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79bc1161c4ce15e6f4c26198f6943747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79bc1161c4ce15e6f4c26198f6943747">_EXTI_P3IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga79bc1161c4ce15e6f4c26198f6943747"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 3 [0] (in _EXTI_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga79bc1161c4ce15e6f4c26198f6943747">More...</a><br /></td></tr>
<tr class="separator:ga79bc1161c4ce15e6f4c26198f6943747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9ad4d0a4ac8ddbccddd9cf7b2fcde9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafd9ad4d0a4ac8ddbccddd9cf7b2fcde9">_EXTI_P3IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafd9ad4d0a4ac8ddbccddd9cf7b2fcde9"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 3 [1] (in _EXTI_CR1)  <a href="group___s_t_m8_t_l5_x.html#gafd9ad4d0a4ac8ddbccddd9cf7b2fcde9">More...</a><br /></td></tr>
<tr class="separator:gafd9ad4d0a4ac8ddbccddd9cf7b2fcde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d4969050999223f545b3a682120dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga26d4969050999223f545b3a682120dcc">_EXTI_P4IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga26d4969050999223f545b3a682120dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 4 [1:0] (in _EXTI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga26d4969050999223f545b3a682120dcc">More...</a><br /></td></tr>
<tr class="separator:ga26d4969050999223f545b3a682120dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382c1daa264b30cb9b8c52bc7f2fadb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga382c1daa264b30cb9b8c52bc7f2fadb8">_EXTI_P4IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga382c1daa264b30cb9b8c52bc7f2fadb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 4 [0] (in _EXTI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga382c1daa264b30cb9b8c52bc7f2fadb8">More...</a><br /></td></tr>
<tr class="separator:ga382c1daa264b30cb9b8c52bc7f2fadb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5aacb5dc30b22d4b8307f108098a4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5aacb5dc30b22d4b8307f108098a4ae">_EXTI_P4IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa5aacb5dc30b22d4b8307f108098a4ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 4 [1] (in _EXTI_CR2)  <a href="group___s_t_m8_t_l5_x.html#gaa5aacb5dc30b22d4b8307f108098a4ae">More...</a><br /></td></tr>
<tr class="separator:gaa5aacb5dc30b22d4b8307f108098a4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8103e335741c7109ddd37c1c0725115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8103e335741c7109ddd37c1c0725115">_EXTI_P5IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac8103e335741c7109ddd37c1c0725115"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 5 [1:0] (in _EXTI_CR2)  <a href="group___s_t_m8_t_l5_x.html#gac8103e335741c7109ddd37c1c0725115">More...</a><br /></td></tr>
<tr class="separator:gac8103e335741c7109ddd37c1c0725115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580b572366ef09de7dfb05a428ddbf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga580b572366ef09de7dfb05a428ddbf39">_EXTI_P5IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga580b572366ef09de7dfb05a428ddbf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 5 [0] (in _EXTI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga580b572366ef09de7dfb05a428ddbf39">More...</a><br /></td></tr>
<tr class="separator:ga580b572366ef09de7dfb05a428ddbf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86520d8581045ce05e18b7d21da0a918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga86520d8581045ce05e18b7d21da0a918">_EXTI_P5IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga86520d8581045ce05e18b7d21da0a918"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 5 [1] (in _EXTI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga86520d8581045ce05e18b7d21da0a918">More...</a><br /></td></tr>
<tr class="separator:ga86520d8581045ce05e18b7d21da0a918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga322de6ac0eb53afdf20ac2c184859577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga322de6ac0eb53afdf20ac2c184859577">_EXTI_P6IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga322de6ac0eb53afdf20ac2c184859577"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 6 [1:0] (in _EXTI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga322de6ac0eb53afdf20ac2c184859577">More...</a><br /></td></tr>
<tr class="separator:ga322de6ac0eb53afdf20ac2c184859577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03af486019b87d83bc0df3b081048112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga03af486019b87d83bc0df3b081048112">_EXTI_P6IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga03af486019b87d83bc0df3b081048112"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 6 [0] (in _EXTI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga03af486019b87d83bc0df3b081048112">More...</a><br /></td></tr>
<tr class="separator:ga03af486019b87d83bc0df3b081048112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3b9a025502df4abcce7ffce7d1bd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafa3b9a025502df4abcce7ffce7d1bd5a">_EXTI_P6IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafa3b9a025502df4abcce7ffce7d1bd5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 6 [1] (in _EXTI_CR2)  <a href="group___s_t_m8_t_l5_x.html#gafa3b9a025502df4abcce7ffce7d1bd5a">More...</a><br /></td></tr>
<tr class="separator:gafa3b9a025502df4abcce7ffce7d1bd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae63012abf1bc80cdfe163213af1c79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaae63012abf1bc80cdfe163213af1c79a">_EXTI_P7IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaae63012abf1bc80cdfe163213af1c79a"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 7 [1:0] (in _EXTI_CR2)  <a href="group___s_t_m8_t_l5_x.html#gaae63012abf1bc80cdfe163213af1c79a">More...</a><br /></td></tr>
<tr class="separator:gaae63012abf1bc80cdfe163213af1c79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1c27de490323aa52b60f68acfbca37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5c1c27de490323aa52b60f68acfbca37">_EXTI_P7IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5c1c27de490323aa52b60f68acfbca37"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 7 [0] (in _EXTI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga5c1c27de490323aa52b60f68acfbca37">More...</a><br /></td></tr>
<tr class="separator:ga5c1c27de490323aa52b60f68acfbca37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56fa6e78c55e83f917bcc2f479a87a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga56fa6e78c55e83f917bcc2f479a87a77">_EXTI_P7IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga56fa6e78c55e83f917bcc2f479a87a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 7 [1] (in _EXTI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga56fa6e78c55e83f917bcc2f479a87a77">More...</a><br /></td></tr>
<tr class="separator:ga56fa6e78c55e83f917bcc2f479a87a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6fe958134427e891bb69a143a38cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2d6fe958134427e891bb69a143a38cb9">_EXTI_PBIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2d6fe958134427e891bb69a143a38cb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity bits [1:0] (in _EXTI_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga2d6fe958134427e891bb69a143a38cb9">More...</a><br /></td></tr>
<tr class="separator:ga2d6fe958134427e891bb69a143a38cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3fe62c68228d2bc26154d51b6c855b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9f3fe62c68228d2bc26154d51b6c855b">_EXTI_PBIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9f3fe62c68228d2bc26154d51b6c855b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity bits [0] (in _EXTI_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga9f3fe62c68228d2bc26154d51b6c855b">More...</a><br /></td></tr>
<tr class="separator:ga9f3fe62c68228d2bc26154d51b6c855b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934433b6a84084d6a5355f68b5d0390e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga934433b6a84084d6a5355f68b5d0390e">_EXTI_PBIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga934433b6a84084d6a5355f68b5d0390e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity bits [1] (in _EXTI_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga934433b6a84084d6a5355f68b5d0390e">More...</a><br /></td></tr>
<tr class="separator:ga934433b6a84084d6a5355f68b5d0390e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dadaa91c701943b872a1a04f3be74a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6dadaa91c701943b872a1a04f3be74a6">_EXTI_PDIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6dadaa91c701943b872a1a04f3be74a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity bits [1:0] (in _EXTI_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga6dadaa91c701943b872a1a04f3be74a6">More...</a><br /></td></tr>
<tr class="separator:ga6dadaa91c701943b872a1a04f3be74a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14a8d2a2bd32cfe0eec7dcfb3df4be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab14a8d2a2bd32cfe0eec7dcfb3df4be8">_EXTI_PDIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab14a8d2a2bd32cfe0eec7dcfb3df4be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity bits [0] (in _EXTI_CR3)  <a href="group___s_t_m8_t_l5_x.html#gab14a8d2a2bd32cfe0eec7dcfb3df4be8">More...</a><br /></td></tr>
<tr class="separator:gab14a8d2a2bd32cfe0eec7dcfb3df4be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2785bb3e3e49ab8fa45aa10b16fa88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9b2785bb3e3e49ab8fa45aa10b16fa88">_EXTI_PDIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga9b2785bb3e3e49ab8fa45aa10b16fa88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity bits [1] (in _EXTI_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga9b2785bb3e3e49ab8fa45aa10b16fa88">More...</a><br /></td></tr>
<tr class="separator:ga9b2785bb3e3e49ab8fa45aa10b16fa88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255a7565533a75fa826c1214dd71d417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga255a7565533a75fa826c1214dd71d417">_EXTI_P0F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga255a7565533a75fa826c1214dd71d417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 0 external interrupt flag (in _EXTI_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga255a7565533a75fa826c1214dd71d417">More...</a><br /></td></tr>
<tr class="separator:ga255a7565533a75fa826c1214dd71d417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3a75974cbb45dcacb6bf95cc940608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacb3a75974cbb45dcacb6bf95cc940608">_EXTI_P1F</a>&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacb3a75974cbb45dcacb6bf95cc940608"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 1 external interrupt flag (in _EXTI_SR1)  <a href="group___s_t_m8_t_l5_x.html#gacb3a75974cbb45dcacb6bf95cc940608">More...</a><br /></td></tr>
<tr class="separator:gacb3a75974cbb45dcacb6bf95cc940608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae608318f14952117f512a7ac35fbea80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae608318f14952117f512a7ac35fbea80">_EXTI_P2F</a>&#160;&#160;&#160;((uint8_t) (0x04 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae608318f14952117f512a7ac35fbea80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 2 external interrupt flag (in _EXTI_SR1)  <a href="group___s_t_m8_t_l5_x.html#gae608318f14952117f512a7ac35fbea80">More...</a><br /></td></tr>
<tr class="separator:gae608318f14952117f512a7ac35fbea80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c5fa89c3129bef3f538d52a982e03e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga30c5fa89c3129bef3f538d52a982e03e">_EXTI_P3F</a>&#160;&#160;&#160;((uint8_t) (0x08 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga30c5fa89c3129bef3f538d52a982e03e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 3 external interrupt flag (in _EXTI_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga30c5fa89c3129bef3f538d52a982e03e">More...</a><br /></td></tr>
<tr class="separator:ga30c5fa89c3129bef3f538d52a982e03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9702f662a13d3db1d50545003f78e5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9702f662a13d3db1d50545003f78e5db">_EXTI_P4F</a>&#160;&#160;&#160;((uint8_t) (0x10 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9702f662a13d3db1d50545003f78e5db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 4 external interrupt flag (in _EXTI_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga9702f662a13d3db1d50545003f78e5db">More...</a><br /></td></tr>
<tr class="separator:ga9702f662a13d3db1d50545003f78e5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f4a90e5df23779729bc7cb848534f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga59f4a90e5df23779729bc7cb848534f3">_EXTI_P5F</a>&#160;&#160;&#160;((uint8_t) (0x20 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga59f4a90e5df23779729bc7cb848534f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 5 external interrupt flag (in _EXTI_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga59f4a90e5df23779729bc7cb848534f3">More...</a><br /></td></tr>
<tr class="separator:ga59f4a90e5df23779729bc7cb848534f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31eeafd939f41a132f86a66ff99eaf6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga31eeafd939f41a132f86a66ff99eaf6b">_EXTI_P6F</a>&#160;&#160;&#160;((uint8_t) (0x40 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga31eeafd939f41a132f86a66ff99eaf6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 6 external interrupt flag (in _EXTI_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga31eeafd939f41a132f86a66ff99eaf6b">More...</a><br /></td></tr>
<tr class="separator:ga31eeafd939f41a132f86a66ff99eaf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e6c9936280809a72bebdec12bb34836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2e6c9936280809a72bebdec12bb34836">_EXTI_P7F</a>&#160;&#160;&#160;((uint8_t) (0x80 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2e6c9936280809a72bebdec12bb34836"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 7 external interrupt flag (in _EXTI_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga2e6c9936280809a72bebdec12bb34836">More...</a><br /></td></tr>
<tr class="separator:ga2e6c9936280809a72bebdec12bb34836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85498bce3828604c43772e1bc0da8e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga85498bce3828604c43772e1bc0da8e04">_EXTI_PBF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga85498bce3828604c43772e1bc0da8e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt flag (in _EXTI_SR2)  <a href="group___s_t_m8_t_l5_x.html#ga85498bce3828604c43772e1bc0da8e04">More...</a><br /></td></tr>
<tr class="separator:ga85498bce3828604c43772e1bc0da8e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f47919cc143d7f261bb4526788283c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga50f47919cc143d7f261bb4526788283c">_EXTI_PDF</a>&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga50f47919cc143d7f261bb4526788283c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt flag (in _EXTI_SR2)  <a href="group___s_t_m8_t_l5_x.html#ga50f47919cc143d7f261bb4526788283c">More...</a><br /></td></tr>
<tr class="separator:ga50f47919cc143d7f261bb4526788283c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ba393ad55461177b1837ad3f35cb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga14ba393ad55461177b1837ad3f35cb29">_EXTI_PBLIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga14ba393ad55461177b1837ad3f35cb29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B, pins 0..3 external interrupt select (in _EXTI_CONF)  <a href="group___s_t_m8_t_l5_x.html#ga14ba393ad55461177b1837ad3f35cb29">More...</a><br /></td></tr>
<tr class="separator:ga14ba393ad55461177b1837ad3f35cb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5284d3a7e648d8b797e6c53b71f87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1b5284d3a7e648d8b797e6c53b71f87a">_EXTI_PBHIS</a>&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1b5284d3a7e648d8b797e6c53b71f87a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B, pins 4..7 external interrupt select (in _EXTI_CONF)  <a href="group___s_t_m8_t_l5_x.html#ga1b5284d3a7e648d8b797e6c53b71f87a">More...</a><br /></td></tr>
<tr class="separator:ga1b5284d3a7e648d8b797e6c53b71f87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b50fef35b44a8341290904ad69dafd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga04b50fef35b44a8341290904ad69dafd">_EXTI_PDLIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga04b50fef35b44a8341290904ad69dafd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D, pins 0..3 external interrupt select (in _EXTI_CONF)  <a href="group___s_t_m8_t_l5_x.html#ga04b50fef35b44a8341290904ad69dafd">More...</a><br /></td></tr>
<tr class="separator:ga04b50fef35b44a8341290904ad69dafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f184c5385b1e5eb623ef51e52a535b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga33f184c5385b1e5eb623ef51e52a535b">_EXTI_PDHIS</a>&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga33f184c5385b1e5eb623ef51e52a535b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D, pins 4..7 external interrupt select (in _EXTI_CONF)  <a href="group___s_t_m8_t_l5_x.html#ga33f184c5385b1e5eb623ef51e52a535b">More...</a><br /></td></tr>
<tr class="separator:ga33f184c5385b1e5eb623ef51e52a535b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44f69a4146a141cb4830f44fe74a3b0b">_RST</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_r_s_t__t.html">RST_t</a>,         <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>)</td></tr>
<tr class="memdesc:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga44f69a4146a141cb4830f44fe74a3b0b">More...</a><br /></td></tr>
<tr class="separator:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f3fa42ef7e15cc935e1f0600203422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga92f3fa42ef7e15cc935e1f0600203422">_RST_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga92f3fa42ef7e15cc935e1f0600203422"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset pin configuration register (RST_CR)  <a href="group___s_t_m8_t_l5_x.html#ga92f3fa42ef7e15cc935e1f0600203422">More...</a><br /></td></tr>
<tr class="separator:ga92f3fa42ef7e15cc935e1f0600203422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae8df0f3b5dc48d3a0af57126039f37ac">_RST_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module status register (RST_SR)  <a href="group___s_t_m8_t_l5_x.html#gae8df0f3b5dc48d3a0af57126039f37ac">More...</a><br /></td></tr>
<tr class="separator:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9248050d9175193287b365b4d292dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa9248050d9175193287b365b4d292dc4">_RST_PIN_KEY</a>&#160;&#160;&#160;((uint8_t) 0xD0)</td></tr>
<tr class="memdesc:gaa9248050d9175193287b365b4d292dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PA1 as GPIO, else NRST (in _RST_CR)  <a href="group___s_t_m8_t_l5_x.html#gaa9248050d9175193287b365b4d292dc4">More...</a><br /></td></tr>
<tr class="separator:gaa9248050d9175193287b365b4d292dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ea8a5c58afcdec7d8c925ec2b41b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga66ea8a5c58afcdec7d8c925ec2b41b58">_RST_PORF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga66ea8a5c58afcdec7d8c925ec2b41b58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-on reset (POR) flag [0] (in _RST_SR)  <a href="group___s_t_m8_t_l5_x.html#ga66ea8a5c58afcdec7d8c925ec2b41b58">More...</a><br /></td></tr>
<tr class="separator:ga66ea8a5c58afcdec7d8c925ec2b41b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4ccaead8685f3596fd1b6f25ae31a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2e4ccaead8685f3596fd1b6f25ae31a4">_RST_IWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2e4ccaead8685f3596fd1b6f25ae31a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Watchdog reset flag [0] (in _RST_SR)  <a href="group___s_t_m8_t_l5_x.html#ga2e4ccaead8685f3596fd1b6f25ae31a4">More...</a><br /></td></tr>
<tr class="separator:ga2e4ccaead8685f3596fd1b6f25ae31a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03eb50922437bf4c4489c2de95481f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa03eb50922437bf4c4489c2de95481f5">_RST_ILLOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa03eb50922437bf4c4489c2de95481f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Illegal opcode reset flag [0] (in _RST_SR)  <a href="group___s_t_m8_t_l5_x.html#gaa03eb50922437bf4c4489c2de95481f5">More...</a><br /></td></tr>
<tr class="separator:gaa03eb50922437bf4c4489c2de95481f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b088d2e32d15e9eabd60ae59d6613d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1b088d2e32d15e9eabd60ae59d6613d">_RST_SWIMF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab1b088d2e32d15e9eabd60ae59d6613d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM reset flag [0] (in _RST_SR)  <a href="group___s_t_m8_t_l5_x.html#gab1b088d2e32d15e9eabd60ae59d6613d">More...</a><br /></td></tr>
<tr class="separator:gab1b088d2e32d15e9eabd60ae59d6613d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c25a0b37711af86fe69dfd0008ff578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7c25a0b37711af86fe69dfd0008ff578">_RST_WWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7c25a0b37711af86fe69dfd0008ff578"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog reset flag [0] (in _RST_SR)  <a href="group___s_t_m8_t_l5_x.html#ga7c25a0b37711af86fe69dfd0008ff578">More...</a><br /></td></tr>
<tr class="separator:ga7c25a0b37711af86fe69dfd0008ff578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a9340046e00525071a3099825538c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga14a9340046e00525071a3099825538c6">_CLK</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_c_l_k__t.html">CLK_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>)</td></tr>
<tr class="memdesc:ga14a9340046e00525071a3099825538c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock module struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga14a9340046e00525071a3099825538c6">More...</a><br /></td></tr>
<tr class="separator:ga14a9340046e00525071a3099825538c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac7a526ae03eae4cbb2c289cae8799d23">_CLK_CKDIVR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gac7a526ae03eae4cbb2c289cae8799d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Divider Register.  <a href="group___s_t_m8_t_l5_x.html#gac7a526ae03eae4cbb2c289cae8799d23">More...</a><br /></td></tr>
<tr class="separator:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7215ff37307f028d95a08ac66f0c95ce">_CLK_PCKENR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga7215ff37307f028d95a08ac66f0c95ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1.  <a href="group___s_t_m8_t_l5_x.html#ga7215ff37307f028d95a08ac66f0c95ce">More...</a><br /></td></tr>
<tr class="separator:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">_CLK_PCKENR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2.  <a href="group___s_t_m8_t_l5_x.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">More...</a><br /></td></tr>
<tr class="separator:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4418b427c51ffc0c1a8828641f55519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac4418b427c51ffc0c1a8828641f55519">_CLK_CCOR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:gac4418b427c51ffc0c1a8828641f55519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register.  <a href="group___s_t_m8_t_l5_x.html#gac4418b427c51ffc0c1a8828641f55519">More...</a><br /></td></tr>
<tr class="separator:gac4418b427c51ffc0c1a8828641f55519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga89837a77d8dfb37b6e450ebca0d86ba5">_CLK_CKDIVR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x03)</td></tr>
<tr class="memdesc:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga89837a77d8dfb37b6e450ebca0d86ba5">More...</a><br /></td></tr>
<tr class="separator:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9c85eb48efcda576e5c891f12400a3d9">_CLK_PCKENR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9c85eb48efcda576e5c891f12400a3d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga9c85eb48efcda576e5c891f12400a3d9">More...</a><br /></td></tr>
<tr class="separator:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa29b8ab9a967c3780897778aa870947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafa29b8ab9a967c3780897778aa870947">_CLK_PCKENR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x01)</td></tr>
<tr class="memdesc:gafa29b8ab9a967c3780897778aa870947"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#gafa29b8ab9a967c3780897778aa870947">More...</a><br /></td></tr>
<tr class="separator:gafa29b8ab9a967c3780897778aa870947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd1ab223328ce8f83928607bec6ab49">_CLK_CCOR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x10)</td></tr>
<tr class="memdesc:ga5cd1ab223328ce8f83928607bec6ab49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga5cd1ab223328ce8f83928607bec6ab49">More...</a><br /></td></tr>
<tr class="separator:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1514a54368c2612b3ee2d96a7fe42af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1514a54368c2612b3ee2d96a7fe42af5">_CLK_HSIDIV</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1514a54368c2612b3ee2d96a7fe42af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1:0] (in _CLK_CKDIVR)  <a href="group___s_t_m8_t_l5_x.html#ga1514a54368c2612b3ee2d96a7fe42af5">More...</a><br /></td></tr>
<tr class="separator:ga1514a54368c2612b3ee2d96a7fe42af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad7148ac8e4c1b942b64847e1cf65d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ad7148ac8e4c1b942b64847e1cf65d8">_CLK_HSIDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7ad7148ac8e4c1b942b64847e1cf65d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [0] (in _CLK_CKDIVR)  <a href="group___s_t_m8_t_l5_x.html#ga7ad7148ac8e4c1b942b64847e1cf65d8">More...</a><br /></td></tr>
<tr class="separator:ga7ad7148ac8e4c1b942b64847e1cf65d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c96b162cf6bb3e0a9b97019db16ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga10c96b162cf6bb3e0a9b97019db16ea0">_CLK_HSIDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga10c96b162cf6bb3e0a9b97019db16ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1] (in _CLK_CKDIVR)  <a href="group___s_t_m8_t_l5_x.html#ga10c96b162cf6bb3e0a9b97019db16ea0">More...</a><br /></td></tr>
<tr class="separator:ga10c96b162cf6bb3e0a9b97019db16ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fefc7f3943e583a9f30c88c7d9422e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6fefc7f3943e583a9f30c88c7d9422e6">_CLK_HSIDIV_DIV1</a>&#160;&#160;&#160;((uint8_t) (0x00 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6fefc7f3943e583a9f30c88c7d9422e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1 (in _CLK_CKDIVR)  <a href="group___s_t_m8_t_l5_x.html#ga6fefc7f3943e583a9f30c88c7d9422e6">More...</a><br /></td></tr>
<tr class="separator:ga6fefc7f3943e583a9f30c88c7d9422e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3ecea331e8024ee20db374799be849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabc3ecea331e8024ee20db374799be849">_CLK_HSIDIV_DIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabc3ecea331e8024ee20db374799be849"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1/2 (in _CLK_CKDIVR)  <a href="group___s_t_m8_t_l5_x.html#gabc3ecea331e8024ee20db374799be849">More...</a><br /></td></tr>
<tr class="separator:gabc3ecea331e8024ee20db374799be849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582740990f0abe4d4a5ab7b01e9f6682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga582740990f0abe4d4a5ab7b01e9f6682">_CLK_HSIDIV_DIV4</a>&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga582740990f0abe4d4a5ab7b01e9f6682"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1/4 (in _CLK_CKDIVR)  <a href="group___s_t_m8_t_l5_x.html#ga582740990f0abe4d4a5ab7b01e9f6682">More...</a><br /></td></tr>
<tr class="separator:ga582740990f0abe4d4a5ab7b01e9f6682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc23b8e12492d16dd45ac36bf267a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cc23b8e12492d16dd45ac36bf267a86">_CLK_HSIDIV_DIV8</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5cc23b8e12492d16dd45ac36bf267a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1/8 (in _CLK_CKDIVR)  <a href="group___s_t_m8_t_l5_x.html#ga5cc23b8e12492d16dd45ac36bf267a86">More...</a><br /></td></tr>
<tr class="separator:ga5cc23b8e12492d16dd45ac36bf267a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fa9285c27aca48d1d9f90ce38bf289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa6fa9285c27aca48d1d9f90ce38bf289">_CLK_TIM2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa6fa9285c27aca48d1d9f90ce38bf289"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM2 [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_t_l5_x.html#gaa6fa9285c27aca48d1d9f90ce38bf289">More...</a><br /></td></tr>
<tr class="separator:gaa6fa9285c27aca48d1d9f90ce38bf289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ae15c207187473dd209a226f50c9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga28ae15c207187473dd209a226f50c9d4">_CLK_TIM3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga28ae15c207187473dd209a226f50c9d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM3 [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_t_l5_x.html#ga28ae15c207187473dd209a226f50c9d4">More...</a><br /></td></tr>
<tr class="separator:ga28ae15c207187473dd209a226f50c9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca25d007f6c72b338b31bbba1a22d401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaca25d007f6c72b338b31bbba1a22d401">_CLK_TIM4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaca25d007f6c72b338b31bbba1a22d401"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM4 [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_t_l5_x.html#gaca25d007f6c72b338b31bbba1a22d401">More...</a><br /></td></tr>
<tr class="separator:gaca25d007f6c72b338b31bbba1a22d401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916fddfb1cd5750fb60d4d4b1a2fc87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga916fddfb1cd5750fb60d4d4b1a2fc87d">_CLK_I2C</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga916fddfb1cd5750fb60d4d4b1a2fc87d"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable I2C [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_t_l5_x.html#ga916fddfb1cd5750fb60d4d4b1a2fc87d">More...</a><br /></td></tr>
<tr class="separator:ga916fddfb1cd5750fb60d4d4b1a2fc87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa569d9ab9c3a2cd4d6f2ad8532938766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa569d9ab9c3a2cd4d6f2ad8532938766">_CLK_SPI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa569d9ab9c3a2cd4d6f2ad8532938766"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SPI [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_t_l5_x.html#gaa569d9ab9c3a2cd4d6f2ad8532938766">More...</a><br /></td></tr>
<tr class="separator:gaa569d9ab9c3a2cd4d6f2ad8532938766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6007d7f6f900432463a84dceb057014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae6007d7f6f900432463a84dceb057014">_CLK_USART</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae6007d7f6f900432463a84dceb057014"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable USART [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_t_l5_x.html#gae6007d7f6f900432463a84dceb057014">More...</a><br /></td></tr>
<tr class="separator:gae6007d7f6f900432463a84dceb057014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2105df11a961b15c898f55ba1a2aef3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2105df11a961b15c898f55ba1a2aef3c">_CLK_AWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2105df11a961b15c898f55ba1a2aef3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable AWU [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_t_l5_x.html#ga2105df11a961b15c898f55ba1a2aef3c">More...</a><br /></td></tr>
<tr class="separator:ga2105df11a961b15c898f55ba1a2aef3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a73e680b6cb1a4105ee68d6a23c7120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a73e680b6cb1a4105ee68d6a23c7120">_CLK_PXS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga3a73e680b6cb1a4105ee68d6a23c7120"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable PXS [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_t_l5_x.html#ga3a73e680b6cb1a4105ee68d6a23c7120">More...</a><br /></td></tr>
<tr class="separator:ga3a73e680b6cb1a4105ee68d6a23c7120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3beba1e4ec518f87a77c5b75f8fa5d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3beba1e4ec518f87a77c5b75f8fa5d83">_CLK_WWDG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3beba1e4ec518f87a77c5b75f8fa5d83"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable WWDG [0] (in _CLK_PCKENR2)  <a href="group___s_t_m8_t_l5_x.html#ga3beba1e4ec518f87a77c5b75f8fa5d83">More...</a><br /></td></tr>
<tr class="separator:ga3beba1e4ec518f87a77c5b75f8fa5d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ae1bf52095a02372e71c1eef0fec6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga97ae1bf52095a02372e71c1eef0fec6f">_CLK_CCOEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga97ae1bf52095a02372e71c1eef0fec6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output enable [0] (in _CLK_CCOR)  <a href="group___s_t_m8_t_l5_x.html#ga97ae1bf52095a02372e71c1eef0fec6f">More...</a><br /></td></tr>
<tr class="separator:ga97ae1bf52095a02372e71c1eef0fec6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf344645f0104960ecace2498382e31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacf344645f0104960ecace2498382e31b">_CLK_CCOSEL</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gacf344645f0104960ecace2498382e31b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [2:0] (in _CLK_CCOR)  <a href="group___s_t_m8_t_l5_x.html#gacf344645f0104960ecace2498382e31b">More...</a><br /></td></tr>
<tr class="separator:gacf344645f0104960ecace2498382e31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934d4bbea666ddbf5670abc81f6ccf52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga934d4bbea666ddbf5670abc81f6ccf52">_CLK_CCOSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga934d4bbea666ddbf5670abc81f6ccf52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [0] (in _CLK_CCOR)  <a href="group___s_t_m8_t_l5_x.html#ga934d4bbea666ddbf5670abc81f6ccf52">More...</a><br /></td></tr>
<tr class="separator:ga934d4bbea666ddbf5670abc81f6ccf52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3495f3087f36f974b88e03d07399e9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3495f3087f36f974b88e03d07399e9c6">_CLK_CCOSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3495f3087f36f974b88e03d07399e9c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [1] (in _CLK_CCOR)  <a href="group___s_t_m8_t_l5_x.html#ga3495f3087f36f974b88e03d07399e9c6">More...</a><br /></td></tr>
<tr class="separator:ga3495f3087f36f974b88e03d07399e9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30510e5f580a770b4f78627a6e297fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf30510e5f580a770b4f78627a6e297fa">_CLK_CCOSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf30510e5f580a770b4f78627a6e297fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [2] (in _CLK_CCOR)  <a href="group___s_t_m8_t_l5_x.html#gaf30510e5f580a770b4f78627a6e297fa">More...</a><br /></td></tr>
<tr class="separator:gaf30510e5f580a770b4f78627a6e297fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b89a5b6d6bc6dbea18aaeb3e5bd5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga28b89a5b6d6bc6dbea18aaeb3e5bd5a4">_CLK_CCOSLP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga28b89a5b6d6bc6dbea18aaeb3e5bd5a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output buffer slope [1:0] (in _CLK_CCOR)  <a href="group___s_t_m8_t_l5_x.html#ga28b89a5b6d6bc6dbea18aaeb3e5bd5a4">More...</a><br /></td></tr>
<tr class="separator:ga28b89a5b6d6bc6dbea18aaeb3e5bd5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d137e3bcb993e70ce098302ab4ac98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d137e3bcb993e70ce098302ab4ac98d">_CLK_CCOSLP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3d137e3bcb993e70ce098302ab4ac98d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output buffer slope [0] (in _CLK_CCOR)  <a href="group___s_t_m8_t_l5_x.html#ga3d137e3bcb993e70ce098302ab4ac98d">More...</a><br /></td></tr>
<tr class="separator:ga3d137e3bcb993e70ce098302ab4ac98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bbddb2335e4ede92dbda099fe0f064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga52bbddb2335e4ede92dbda099fe0f064">_CLK_CCOSLP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga52bbddb2335e4ede92dbda099fe0f064"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output buffer slope [1] (in _CLK_CCOR)  <a href="group___s_t_m8_t_l5_x.html#ga52bbddb2335e4ede92dbda099fe0f064">More...</a><br /></td></tr>
<tr class="separator:ga52bbddb2335e4ede92dbda099fe0f064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0805659aa3ffd3f906b888b0d36a3e13">_WWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_w_w_d_g__t.html">WWDG_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga0805659aa3ffd3f906b888b0d36a3e13">More...</a><br /></td></tr>
<tr class="separator:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab816af607b32f66b1546d9b24792f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga1ab816af607b32f66b1546d9b24792f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register (WWDG_CR)  <a href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">More...</a><br /></td></tr>
<tr class="separator:ga1ab816af607b32f66b1546d9b24792f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec6f0a093f5e8625f645f8d4e878228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafec6f0a093f5e8625f645f8d4e878228">_WWDG_WR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gafec6f0a093f5e8625f645f8d4e878228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register (WWDG_WR)  <a href="group___s_t_m8_t_l5_x.html#gafec6f0a093f5e8625f645f8d4e878228">More...</a><br /></td></tr>
<tr class="separator:gafec6f0a093f5e8625f645f8d4e878228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedd80791fab1a1faeea736ab0662c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeedd80791fab1a1faeea736ab0662c13">_WWDG_CR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:gaeedd80791fab1a1faeea736ab0662c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register reset value.  <a href="group___s_t_m8_t_l5_x.html#gaeedd80791fab1a1faeea736ab0662c13">More...</a><br /></td></tr>
<tr class="separator:gaeedd80791fab1a1faeea736ab0662c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d0cc05896baaf6dab8214448728c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga01d0cc05896baaf6dab8214448728c5e">_WWDG_WR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:ga01d0cc05896baaf6dab8214448728c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga01d0cc05896baaf6dab8214448728c5e">More...</a><br /></td></tr>
<tr class="separator:ga01d0cc05896baaf6dab8214448728c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5fd24fce6c537bfd466d4a78b065a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0e5fd24fce6c537bfd466d4a78b065a4">_WWDG_T</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0e5fd24fce6c537bfd466d4a78b065a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6:0] (in _WWDG_CR)  <a href="group___s_t_m8_t_l5_x.html#ga0e5fd24fce6c537bfd466d4a78b065a4">More...</a><br /></td></tr>
<tr class="separator:ga0e5fd24fce6c537bfd466d4a78b065a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95a428e9233d6d6d09c8c5886eacdfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac95a428e9233d6d6d09c8c5886eacdfc">_WWDG_T0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac95a428e9233d6d6d09c8c5886eacdfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [0] (in _WWDG_CR)  <a href="group___s_t_m8_t_l5_x.html#gac95a428e9233d6d6d09c8c5886eacdfc">More...</a><br /></td></tr>
<tr class="separator:gac95a428e9233d6d6d09c8c5886eacdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678cc37bedb816ddf6a184e62e2cebdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga678cc37bedb816ddf6a184e62e2cebdc">_WWDG_T1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga678cc37bedb816ddf6a184e62e2cebdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [1] (in _WWDG_CR)  <a href="group___s_t_m8_t_l5_x.html#ga678cc37bedb816ddf6a184e62e2cebdc">More...</a><br /></td></tr>
<tr class="separator:ga678cc37bedb816ddf6a184e62e2cebdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac28215401fef7f85cdba203b42ee83b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaac28215401fef7f85cdba203b42ee83b">_WWDG_T2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaac28215401fef7f85cdba203b42ee83b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [2] (in _WWDG_CR)  <a href="group___s_t_m8_t_l5_x.html#gaac28215401fef7f85cdba203b42ee83b">More...</a><br /></td></tr>
<tr class="separator:gaac28215401fef7f85cdba203b42ee83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef8892312292cc532f3e603862836e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3ef8892312292cc532f3e603862836e1">_WWDG_T3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3ef8892312292cc532f3e603862836e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [3] (in _WWDG_CR)  <a href="group___s_t_m8_t_l5_x.html#ga3ef8892312292cc532f3e603862836e1">More...</a><br /></td></tr>
<tr class="separator:ga3ef8892312292cc532f3e603862836e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34bec6328953fae0cd8d2bf47fb87b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga34bec6328953fae0cd8d2bf47fb87b14">_WWDG_T4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga34bec6328953fae0cd8d2bf47fb87b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [4] (in _WWDG_CR)  <a href="group___s_t_m8_t_l5_x.html#ga34bec6328953fae0cd8d2bf47fb87b14">More...</a><br /></td></tr>
<tr class="separator:ga34bec6328953fae0cd8d2bf47fb87b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587f5a29eddb09818e137fafc85c8274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga587f5a29eddb09818e137fafc85c8274">_WWDG_T5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga587f5a29eddb09818e137fafc85c8274"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [5] (in _WWDG_CR)  <a href="group___s_t_m8_t_l5_x.html#ga587f5a29eddb09818e137fafc85c8274">More...</a><br /></td></tr>
<tr class="separator:ga587f5a29eddb09818e137fafc85c8274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43958d4042816f293c256a7bae81e472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga43958d4042816f293c256a7bae81e472">_WWDG_T6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga43958d4042816f293c256a7bae81e472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6] (in _WWDG_CR)  <a href="group___s_t_m8_t_l5_x.html#ga43958d4042816f293c256a7bae81e472">More...</a><br /></td></tr>
<tr class="separator:ga43958d4042816f293c256a7bae81e472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac621aa60d1302d4afb92a8bce8d0766f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac621aa60d1302d4afb92a8bce8d0766f">_WWDG_WDGA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac621aa60d1302d4afb92a8bce8d0766f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog activation bit (n/a if WWDG enabled by option byte) [0] (in _WWDG_CR)  <a href="group___s_t_m8_t_l5_x.html#gac621aa60d1302d4afb92a8bce8d0766f">More...</a><br /></td></tr>
<tr class="separator:gac621aa60d1302d4afb92a8bce8d0766f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d459e1b93d6d9cddbfa9723a1cf4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga08d459e1b93d6d9cddbfa9723a1cf4db">_WWDG_W</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga08d459e1b93d6d9cddbfa9723a1cf4db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6:0] (in _WWDG_WR)  <a href="group___s_t_m8_t_l5_x.html#ga08d459e1b93d6d9cddbfa9723a1cf4db">More...</a><br /></td></tr>
<tr class="separator:ga08d459e1b93d6d9cddbfa9723a1cf4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0357a5c7bf624f3a0a666f08c94d4b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0357a5c7bf624f3a0a666f08c94d4b7d">_WWDG_W0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0357a5c7bf624f3a0a666f08c94d4b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [0] (in _WWDG_WR)  <a href="group___s_t_m8_t_l5_x.html#ga0357a5c7bf624f3a0a666f08c94d4b7d">More...</a><br /></td></tr>
<tr class="separator:ga0357a5c7bf624f3a0a666f08c94d4b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f7bf2bcd5f40fdb1e57243b79b7d0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab3f7bf2bcd5f40fdb1e57243b79b7d0b">_WWDG_W1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab3f7bf2bcd5f40fdb1e57243b79b7d0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [1] (in _WWDG_WR)  <a href="group___s_t_m8_t_l5_x.html#gab3f7bf2bcd5f40fdb1e57243b79b7d0b">More...</a><br /></td></tr>
<tr class="separator:gab3f7bf2bcd5f40fdb1e57243b79b7d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89b35348edff78c75dbd2773b0b5d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf89b35348edff78c75dbd2773b0b5d12">_WWDG_W2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf89b35348edff78c75dbd2773b0b5d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [2] (in _WWDG_WR)  <a href="group___s_t_m8_t_l5_x.html#gaf89b35348edff78c75dbd2773b0b5d12">More...</a><br /></td></tr>
<tr class="separator:gaf89b35348edff78c75dbd2773b0b5d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a480bee4362b18cac9681b24433c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga89a480bee4362b18cac9681b24433c18">_WWDG_W3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga89a480bee4362b18cac9681b24433c18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [3] (in _WWDG_WR)  <a href="group___s_t_m8_t_l5_x.html#ga89a480bee4362b18cac9681b24433c18">More...</a><br /></td></tr>
<tr class="separator:ga89a480bee4362b18cac9681b24433c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff9b0ed30555c7869ff53ce385e3b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ff9b0ed30555c7869ff53ce385e3b32">_WWDG_W4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7ff9b0ed30555c7869ff53ce385e3b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [4] (in _WWDG_WR)  <a href="group___s_t_m8_t_l5_x.html#ga7ff9b0ed30555c7869ff53ce385e3b32">More...</a><br /></td></tr>
<tr class="separator:ga7ff9b0ed30555c7869ff53ce385e3b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07e1b7a4479b77cc9d3774e8d1858c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf07e1b7a4479b77cc9d3774e8d1858c3">_WWDG_W5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf07e1b7a4479b77cc9d3774e8d1858c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [5] (in _WWDG_WR)  <a href="group___s_t_m8_t_l5_x.html#gaf07e1b7a4479b77cc9d3774e8d1858c3">More...</a><br /></td></tr>
<tr class="separator:gaf07e1b7a4479b77cc9d3774e8d1858c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce288ba632a50c7dfd91f764f32c8de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9ce288ba632a50c7dfd91f764f32c8de">_WWDG_W6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9ce288ba632a50c7dfd91f764f32c8de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6] (in _WWDG_WR)  <a href="group___s_t_m8_t_l5_x.html#ga9ce288ba632a50c7dfd91f764f32c8de">More...</a><br /></td></tr>
<tr class="separator:ga9ce288ba632a50c7dfd91f764f32c8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeab11bc629203f764f7b31ee4d07aa6d">_IWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_i_w_d_g__t.html">IWDG_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#gaeab11bc629203f764f7b31ee4d07aa6d">More...</a><br /></td></tr>
<tr class="separator:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">_IWDG_KR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Key register (IWDG_KR)  <a href="group___s_t_m8_t_l5_x.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">More...</a><br /></td></tr>
<tr class="separator:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9db1f6ea905cc7afda429d913b90b2b9">_IWDG_PR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register (IWDG_PR)  <a href="group___s_t_m8_t_l5_x.html#ga9db1f6ea905cc7afda429d913b90b2b9">More...</a><br /></td></tr>
<tr class="separator:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b9a49f1bb7940087c77b12304fe9364">_IWDG_RLR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga3b9a49f1bb7940087c77b12304fe9364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register (IWDG_RLR)  <a href="group___s_t_m8_t_l5_x.html#ga3b9a49f1bb7940087c77b12304fe9364">More...</a><br /></td></tr>
<tr class="separator:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3e308017bceb71e0a744efe4d34de6a5">_IWDG_PR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3e308017bceb71e0a744efe4d34de6a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga3e308017bceb71e0a744efe4d34de6a5">More...</a><br /></td></tr>
<tr class="separator:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656171bb413ef9421fdc289808a4ebe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga656171bb413ef9421fdc289808a4ebe9">_IWDG_RLR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga656171bb413ef9421fdc289808a4ebe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga656171bb413ef9421fdc289808a4ebe9">More...</a><br /></td></tr>
<tr class="separator:ga656171bb413ef9421fdc289808a4ebe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24b006d5a87c461a1e5b3ab9e4c2e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae24b006d5a87c461a1e5b3ab9e4c2e48">_IWDG_KEY_ENABLE</a>&#160;&#160;&#160;((uint8_t) 0xCC)</td></tr>
<tr class="memdesc:gae24b006d5a87c461a1e5b3ab9e4c2e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog enable (in _IWDG_KR)  <a href="group___s_t_m8_t_l5_x.html#gae24b006d5a87c461a1e5b3ab9e4c2e48">More...</a><br /></td></tr>
<tr class="separator:gae24b006d5a87c461a1e5b3ab9e4c2e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7737c837d02afdd8969ed28f184d33f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7737c837d02afdd8969ed28f184d33f1">_IWDG_KEY_REFRESH</a>&#160;&#160;&#160;((uint8_t) 0xAA)</td></tr>
<tr class="memdesc:ga7737c837d02afdd8969ed28f184d33f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog refresh (in _IWDG_KR)  <a href="group___s_t_m8_t_l5_x.html#ga7737c837d02afdd8969ed28f184d33f1">More...</a><br /></td></tr>
<tr class="separator:ga7737c837d02afdd8969ed28f184d33f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5fc0653294cfee938d2aab9981396d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadf5fc0653294cfee938d2aab9981396d">_IWDG_KEY_ACCESS</a>&#160;&#160;&#160;((uint8_t) 0x55)</td></tr>
<tr class="memdesc:gadf5fc0653294cfee938d2aab9981396d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog unlock write to IWDG_PR and IWDG_RLR (in _IWDG_KR)  <a href="group___s_t_m8_t_l5_x.html#gadf5fc0653294cfee938d2aab9981396d">More...</a><br /></td></tr>
<tr class="separator:gadf5fc0653294cfee938d2aab9981396d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79fa3811d084e0d167e7d550b5ec94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad79fa3811d084e0d167e7d550b5ec94c">_IWDG_PRE</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad79fa3811d084e0d167e7d550b5ec94c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2:0] (in _IWDG_PR)  <a href="group___s_t_m8_t_l5_x.html#gad79fa3811d084e0d167e7d550b5ec94c">More...</a><br /></td></tr>
<tr class="separator:gad79fa3811d084e0d167e7d550b5ec94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec49e207974a6ecb999e2b5e73d1c372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaec49e207974a6ecb999e2b5e73d1c372">_IWDG_PRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaec49e207974a6ecb999e2b5e73d1c372"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [0] (in _IWDG_PR)  <a href="group___s_t_m8_t_l5_x.html#gaec49e207974a6ecb999e2b5e73d1c372">More...</a><br /></td></tr>
<tr class="separator:gaec49e207974a6ecb999e2b5e73d1c372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e5c614224ad956a2d61aa835f5c430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2e5c614224ad956a2d61aa835f5c430">_IWDG_PRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad2e5c614224ad956a2d61aa835f5c430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [1] (in _IWDG_PR)  <a href="group___s_t_m8_t_l5_x.html#gad2e5c614224ad956a2d61aa835f5c430">More...</a><br /></td></tr>
<tr class="separator:gad2e5c614224ad956a2d61aa835f5c430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42130218ba2ec781b14db4e1321ad02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf42130218ba2ec781b14db4e1321ad02">_IWDG_PRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf42130218ba2ec781b14db4e1321ad02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2] (in _IWDG_PR)  <a href="group___s_t_m8_t_l5_x.html#gaf42130218ba2ec781b14db4e1321ad02">More...</a><br /></td></tr>
<tr class="separator:gaf42130218ba2ec781b14db4e1321ad02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33730d8b3d5d35cd03539b7daddd369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad33730d8b3d5d35cd03539b7daddd369">_AWU</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_a_w_u__t.html">AWU_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>)</td></tr>
<tr class="memdesc:gad33730d8b3d5d35cd03539b7daddd369"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#gad33730d8b3d5d35cd03539b7daddd369">More...</a><br /></td></tr>
<tr class="separator:gad33730d8b3d5d35cd03539b7daddd369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded9e5807774aa0dd0077e056c5622ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaded9e5807774aa0dd0077e056c5622ca">_AWU_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaded9e5807774aa0dd0077e056c5622ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register (AWU_CSR)  <a href="group___s_t_m8_t_l5_x.html#gaded9e5807774aa0dd0077e056c5622ca">More...</a><br /></td></tr>
<tr class="separator:gaded9e5807774aa0dd0077e056c5622ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga69e00aa258ea4a7ad643252b3e8ec779">_AWU_APR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register (AWU_APR)  <a href="group___s_t_m8_t_l5_x.html#ga69e00aa258ea4a7ad643252b3e8ec779">More...</a><br /></td></tr>
<tr class="separator:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9966791d20b224abd1b21ef11e7504c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9966791d20b224abd1b21ef11e7504c">_AWU_TBR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gad9966791d20b224abd1b21ef11e7504c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register (AWU_TBR)  <a href="group___s_t_m8_t_l5_x.html#gad9966791d20b224abd1b21ef11e7504c">More...</a><br /></td></tr>
<tr class="separator:gad9966791d20b224abd1b21ef11e7504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9b1517f28801a70a24c9322b182f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaf9b1517f28801a70a24c9322b182f03">_AWU_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaf9b1517f28801a70a24c9322b182f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register reset value.  <a href="group___s_t_m8_t_l5_x.html#gaaf9b1517f28801a70a24c9322b182f03">More...</a><br /></td></tr>
<tr class="separator:gaaf9b1517f28801a70a24c9322b182f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad271f680cb4d73b020a13bac440a56fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad271f680cb4d73b020a13bac440a56fa">_AWU_APR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x3F)</td></tr>
<tr class="memdesc:gad271f680cb4d73b020a13bac440a56fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register reset value.  <a href="group___s_t_m8_t_l5_x.html#gad271f680cb4d73b020a13bac440a56fa">More...</a><br /></td></tr>
<tr class="separator:gad271f680cb4d73b020a13bac440a56fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57561fdf166636c49380e227e742554b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga57561fdf166636c49380e227e742554b">_AWU_TBR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga57561fdf166636c49380e227e742554b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga57561fdf166636c49380e227e742554b">More...</a><br /></td></tr>
<tr class="separator:ga57561fdf166636c49380e227e742554b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae77b389e1670fbe74ec86ba81cb6cbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae77b389e1670fbe74ec86ba81cb6cbeb">_AWU_MSR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae77b389e1670fbe74ec86ba81cb6cbeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up LSI measurement enable [0] (in _AWU_CSR)  <a href="group___s_t_m8_t_l5_x.html#gae77b389e1670fbe74ec86ba81cb6cbeb">More...</a><br /></td></tr>
<tr class="separator:gae77b389e1670fbe74ec86ba81cb6cbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496f1ce02fa339788ccdc3c991f23de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga496f1ce02fa339788ccdc3c991f23de6">_AWU_AWUEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga496f1ce02fa339788ccdc3c991f23de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup enable [0] (in _AWU_CSR)  <a href="group___s_t_m8_t_l5_x.html#ga496f1ce02fa339788ccdc3c991f23de6">More...</a><br /></td></tr>
<tr class="separator:ga496f1ce02fa339788ccdc3c991f23de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fce72ffa5a6be60b6a7b48fbb7a57ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4fce72ffa5a6be60b6a7b48fbb7a57ae">_AWU_AWUF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4fce72ffa5a6be60b6a7b48fbb7a57ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup status flag [0] (in _AWU_CSR)  <a href="group___s_t_m8_t_l5_x.html#ga4fce72ffa5a6be60b6a7b48fbb7a57ae">More...</a><br /></td></tr>
<tr class="separator:ga4fce72ffa5a6be60b6a7b48fbb7a57ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4890142f9aa08581bcd35de6eec1865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf4890142f9aa08581bcd35de6eec1865">_AWU_APRE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf4890142f9aa08581bcd35de6eec1865"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5:0] (in _AWU_APR)  <a href="group___s_t_m8_t_l5_x.html#gaf4890142f9aa08581bcd35de6eec1865">More...</a><br /></td></tr>
<tr class="separator:gaf4890142f9aa08581bcd35de6eec1865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab570599ae343e26a26b8b66c6b142447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab570599ae343e26a26b8b66c6b142447">_AWU_APRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab570599ae343e26a26b8b66c6b142447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [0] (in _AWU_APR)  <a href="group___s_t_m8_t_l5_x.html#gab570599ae343e26a26b8b66c6b142447">More...</a><br /></td></tr>
<tr class="separator:gab570599ae343e26a26b8b66c6b142447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a1d55df678f679280df6ecebf2882c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9a1d55df678f679280df6ecebf2882c">_AWU_APRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad9a1d55df678f679280df6ecebf2882c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [1] (in _AWU_APR)  <a href="group___s_t_m8_t_l5_x.html#gad9a1d55df678f679280df6ecebf2882c">More...</a><br /></td></tr>
<tr class="separator:gad9a1d55df678f679280df6ecebf2882c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978e26933f21eded9b37d35c85ae9fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga978e26933f21eded9b37d35c85ae9fb7">_AWU_APRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga978e26933f21eded9b37d35c85ae9fb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [2] (in _AWU_APR)  <a href="group___s_t_m8_t_l5_x.html#ga978e26933f21eded9b37d35c85ae9fb7">More...</a><br /></td></tr>
<tr class="separator:ga978e26933f21eded9b37d35c85ae9fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82ccb5fa00935eddf1fb798c61f5a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad82ccb5fa00935eddf1fb798c61f5a89">_AWU_APRE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad82ccb5fa00935eddf1fb798c61f5a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [3] (in _AWU_APR)  <a href="group___s_t_m8_t_l5_x.html#gad82ccb5fa00935eddf1fb798c61f5a89">More...</a><br /></td></tr>
<tr class="separator:gad82ccb5fa00935eddf1fb798c61f5a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99af5f230510ae93363cd82fd4e0e316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga99af5f230510ae93363cd82fd4e0e316">_AWU_APRE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga99af5f230510ae93363cd82fd4e0e316"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [4] (in _AWU_APR)  <a href="group___s_t_m8_t_l5_x.html#ga99af5f230510ae93363cd82fd4e0e316">More...</a><br /></td></tr>
<tr class="separator:ga99af5f230510ae93363cd82fd4e0e316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7d2d18ac56a07d3c0136ab6943db07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaee7d2d18ac56a07d3c0136ab6943db07">_AWU_APRE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaee7d2d18ac56a07d3c0136ab6943db07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5] (in _AWU_APR)  <a href="group___s_t_m8_t_l5_x.html#gaee7d2d18ac56a07d3c0136ab6943db07">More...</a><br /></td></tr>
<tr class="separator:gaee7d2d18ac56a07d3c0136ab6943db07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga857b2f36c44e6d4ced1ed9c4cd9d5ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga857b2f36c44e6d4ced1ed9c4cd9d5ec4">_AWU_AWUTB</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga857b2f36c44e6d4ced1ed9c4cd9d5ec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3:0] (in _AWU_APR)  <a href="group___s_t_m8_t_l5_x.html#ga857b2f36c44e6d4ced1ed9c4cd9d5ec4">More...</a><br /></td></tr>
<tr class="separator:ga857b2f36c44e6d4ced1ed9c4cd9d5ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0722500310e87b5083164cddf259e05d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0722500310e87b5083164cddf259e05d">_AWU_AWUTB0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0722500310e87b5083164cddf259e05d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [0] (in _AWU_APR)  <a href="group___s_t_m8_t_l5_x.html#ga0722500310e87b5083164cddf259e05d">More...</a><br /></td></tr>
<tr class="separator:ga0722500310e87b5083164cddf259e05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7add1244d37308f1714077acc5a8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaa7add1244d37308f1714077acc5a8dd">_AWU_AWUTB1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaaa7add1244d37308f1714077acc5a8dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [1] (in _AWU_APR)  <a href="group___s_t_m8_t_l5_x.html#gaaa7add1244d37308f1714077acc5a8dd">More...</a><br /></td></tr>
<tr class="separator:gaaa7add1244d37308f1714077acc5a8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e1864ad2304a5998ab8f34e2a3cddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga29e1864ad2304a5998ab8f34e2a3cddd">_AWU_AWUTB2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga29e1864ad2304a5998ab8f34e2a3cddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [2] (in _AWU_APR)  <a href="group___s_t_m8_t_l5_x.html#ga29e1864ad2304a5998ab8f34e2a3cddd">More...</a><br /></td></tr>
<tr class="separator:ga29e1864ad2304a5998ab8f34e2a3cddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb540368c275f65a8f8804adf890c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bb540368c275f65a8f8804adf890c6f">_AWU_AWUTB3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6bb540368c275f65a8f8804adf890c6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3] (in _AWU_APR)  <a href="group___s_t_m8_t_l5_x.html#ga6bb540368c275f65a8f8804adf890c6f">More...</a><br /></td></tr>
<tr class="separator:ga6bb540368c275f65a8f8804adf890c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edfa48316e450aaa370938de228fd25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0edfa48316e450aaa370938de228fd25">_BEEP</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_b_e_e_p__t.html">BEEP_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>)</td></tr>
<tr class="memdesc:ga0edfa48316e450aaa370938de228fd25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga0edfa48316e450aaa370938de228fd25">More...</a><br /></td></tr>
<tr class="separator:ga0edfa48316e450aaa370938de228fd25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga986ddf0035c4ab7eb8a85a00108ed618">_BEEP_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register (BEEP_CSR)  <a href="group___s_t_m8_t_l5_x.html#ga986ddf0035c4ab7eb8a85a00108ed618">More...</a><br /></td></tr>
<tr class="separator:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865e42dd546ae89cc22f516211414b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga865e42dd546ae89cc22f516211414b00">_BEEP_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x1F)</td></tr>
<tr class="memdesc:ga865e42dd546ae89cc22f516211414b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga865e42dd546ae89cc22f516211414b00">More...</a><br /></td></tr>
<tr class="separator:ga865e42dd546ae89cc22f516211414b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5d4f192a09dabe0df309b578f9fbac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f5d4f192a09dabe0df309b578f9fbac">_BEEP_BEEPDIV</a>&#160;&#160;&#160;((uint8_t) (0x1F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1f5d4f192a09dabe0df309b578f9fbac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [4:0] (in _BEEP_CSR)  <a href="group___s_t_m8_t_l5_x.html#ga1f5d4f192a09dabe0df309b578f9fbac">More...</a><br /></td></tr>
<tr class="separator:ga1f5d4f192a09dabe0df309b578f9fbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd56ee7d42ee7675038dc18c59c7d20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacd56ee7d42ee7675038dc18c59c7d20f">_BEEP_BEEPDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacd56ee7d42ee7675038dc18c59c7d20f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [0] (in _BEEP_CSR)  <a href="group___s_t_m8_t_l5_x.html#gacd56ee7d42ee7675038dc18c59c7d20f">More...</a><br /></td></tr>
<tr class="separator:gacd56ee7d42ee7675038dc18c59c7d20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf8b12d8d980bcf73abfe16a11fc509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabbf8b12d8d980bcf73abfe16a11fc509">_BEEP_BEEPDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabbf8b12d8d980bcf73abfe16a11fc509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [1] (in _BEEP_CSR)  <a href="group___s_t_m8_t_l5_x.html#gabbf8b12d8d980bcf73abfe16a11fc509">More...</a><br /></td></tr>
<tr class="separator:gabbf8b12d8d980bcf73abfe16a11fc509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c30d9550287a6168beeedaaf6f1da57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4c30d9550287a6168beeedaaf6f1da57">_BEEP_BEEPDIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4c30d9550287a6168beeedaaf6f1da57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [2] (in _BEEP_CSR)  <a href="group___s_t_m8_t_l5_x.html#ga4c30d9550287a6168beeedaaf6f1da57">More...</a><br /></td></tr>
<tr class="separator:ga4c30d9550287a6168beeedaaf6f1da57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d42936f89310cf765f1d7e6d22ce3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d42936f89310cf765f1d7e6d22ce3f9">_BEEP_BEEPDIV3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9d42936f89310cf765f1d7e6d22ce3f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [3] (in _BEEP_CSR)  <a href="group___s_t_m8_t_l5_x.html#ga9d42936f89310cf765f1d7e6d22ce3f9">More...</a><br /></td></tr>
<tr class="separator:ga9d42936f89310cf765f1d7e6d22ce3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275be3d9b8d8a9b1385b063c1caceb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga275be3d9b8d8a9b1385b063c1caceb31">_BEEP_BEEPDIV4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga275be3d9b8d8a9b1385b063c1caceb31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [4] (in _BEEP_CSR)  <a href="group___s_t_m8_t_l5_x.html#ga275be3d9b8d8a9b1385b063c1caceb31">More...</a><br /></td></tr>
<tr class="separator:ga275be3d9b8d8a9b1385b063c1caceb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12dae4e4d7cbddfd25e510ca17c6af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa12dae4e4d7cbddfd25e510ca17c6af9">_BEEP_BEEPEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa12dae4e4d7cbddfd25e510ca17c6af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper enable [0] (in _BEEP_CSR)  <a href="group___s_t_m8_t_l5_x.html#gaa12dae4e4d7cbddfd25e510ca17c6af9">More...</a><br /></td></tr>
<tr class="separator:gaa12dae4e4d7cbddfd25e510ca17c6af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a5fddb16d70f2e1c7d40cc9ee710ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga63a5fddb16d70f2e1c7d40cc9ee710ae">_BEEP_BEEPSEL</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga63a5fddb16d70f2e1c7d40cc9ee710ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [1:0] (in _BEEP_CSR)  <a href="group___s_t_m8_t_l5_x.html#ga63a5fddb16d70f2e1c7d40cc9ee710ae">More...</a><br /></td></tr>
<tr class="separator:ga63a5fddb16d70f2e1c7d40cc9ee710ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108fa0bdd9d214295ef17cbca1f66c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga108fa0bdd9d214295ef17cbca1f66c79">_BEEP_BEEPSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga108fa0bdd9d214295ef17cbca1f66c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [0] (in _BEEP_CSR)  <a href="group___s_t_m8_t_l5_x.html#ga108fa0bdd9d214295ef17cbca1f66c79">More...</a><br /></td></tr>
<tr class="separator:ga108fa0bdd9d214295ef17cbca1f66c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fef4d5f57efee65556946d4cc0bd0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2fef4d5f57efee65556946d4cc0bd0a4">_BEEP_BEEPSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2fef4d5f57efee65556946d4cc0bd0a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [1] (in _BEEP_CSR)  <a href="group___s_t_m8_t_l5_x.html#ga2fef4d5f57efee65556946d4cc0bd0a4">More...</a><br /></td></tr>
<tr class="separator:ga2fef4d5f57efee65556946d4cc0bd0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e44ba356b97be27806db7f96ff527d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa9e44ba356b97be27806db7f96ff527d">_SPI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_s_p_i__t.html">SPI_t</a>,      <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa9e44ba356b97be27806db7f96ff527d"><td class="mdescLeft">&#160;</td><td class="mdescRight">register for SPI control  <a href="group___s_t_m8_t_l5_x.html#gaa9e44ba356b97be27806db7f96ff527d">More...</a><br /></td></tr>
<tr class="separator:gaa9e44ba356b97be27806db7f96ff527d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d9fcc2e6142abdc27688f2499b9a4e4">_SPI_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 1.  <a href="group___s_t_m8_t_l5_x.html#ga9d9fcc2e6142abdc27688f2499b9a4e4">More...</a><br /></td></tr>
<tr class="separator:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4f025b4cd374f51e9374903e35ecd5bc">_SPI_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 2.  <a href="group___s_t_m8_t_l5_x.html#ga4f025b4cd374f51e9374903e35ecd5bc">More...</a><br /></td></tr>
<tr class="separator:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86c616f7196030be4f144e5c85a5102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa86c616f7196030be4f144e5c85a5102">_SPI_ICR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaa86c616f7196030be4f144e5c85a5102"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt control register.  <a href="group___s_t_m8_t_l5_x.html#gaa86c616f7196030be4f144e5c85a5102">More...</a><br /></td></tr>
<tr class="separator:gaa86c616f7196030be4f144e5c85a5102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb3484d96be895cde965beae5cc3268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7bb3484d96be895cde965beae5cc3268">_SPI_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga7bb3484d96be895cde965beae5cc3268"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI status register.  <a href="group___s_t_m8_t_l5_x.html#ga7bb3484d96be895cde965beae5cc3268">More...</a><br /></td></tr>
<tr class="separator:ga7bb3484d96be895cde965beae5cc3268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46126584466df95dc574255363696bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga46126584466df95dc574255363696bf2">_SPI_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga46126584466df95dc574255363696bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data register.  <a href="group___s_t_m8_t_l5_x.html#ga46126584466df95dc574255363696bf2">More...</a><br /></td></tr>
<tr class="separator:ga46126584466df95dc574255363696bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393c498f4f0c95becd749a0aa3b83696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga393c498f4f0c95becd749a0aa3b83696">_SPI_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga393c498f4f0c95becd749a0aa3b83696"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Control Register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga393c498f4f0c95becd749a0aa3b83696">More...</a><br /></td></tr>
<tr class="separator:ga393c498f4f0c95becd749a0aa3b83696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02528613772f477e86b6c3ffb660077a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga02528613772f477e86b6c3ffb660077a">_SPI_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga02528613772f477e86b6c3ffb660077a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Control Register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga02528613772f477e86b6c3ffb660077a">More...</a><br /></td></tr>
<tr class="separator:ga02528613772f477e86b6c3ffb660077a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafe4d0dd3006f3ce3796cfebb7ece5940">_SPI_ICR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Interrupt Control Register reset value.  <a href="group___s_t_m8_t_l5_x.html#gafe4d0dd3006f3ce3796cfebb7ece5940">More...</a><br /></td></tr>
<tr class="separator:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6da01a65f0efbb1f0e085e2f6ea2801c">_SPI_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status Register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga6da01a65f0efbb1f0e085e2f6ea2801c">More...</a><br /></td></tr>
<tr class="separator:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f53557c4a46029ab6fe567505971566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0f53557c4a46029ab6fe567505971566">_SPI_DR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0f53557c4a46029ab6fe567505971566"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga0f53557c4a46029ab6fe567505971566">More...</a><br /></td></tr>
<tr class="separator:ga0f53557c4a46029ab6fe567505971566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdae03f63038888e54414d18e6dc4a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafdae03f63038888e54414d18e6dc4a71">_SPI_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafdae03f63038888e54414d18e6dc4a71"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock phase [0] (in _SPI_CR1)  <a href="group___s_t_m8_t_l5_x.html#gafdae03f63038888e54414d18e6dc4a71">More...</a><br /></td></tr>
<tr class="separator:gafdae03f63038888e54414d18e6dc4a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabafac7212013220a7560517068269dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabafac7212013220a7560517068269dc7">_SPI_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabafac7212013220a7560517068269dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock polarity [0] (in _SPI_CR1)  <a href="group___s_t_m8_t_l5_x.html#gabafac7212013220a7560517068269dc7">More...</a><br /></td></tr>
<tr class="separator:gabafac7212013220a7560517068269dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590cdc011d5af04357b200ee5d072853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga590cdc011d5af04357b200ee5d072853">_SPI_MSTR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga590cdc011d5af04357b200ee5d072853"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master/slave selection [0] (in _SPI_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga590cdc011d5af04357b200ee5d072853">More...</a><br /></td></tr>
<tr class="separator:ga590cdc011d5af04357b200ee5d072853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d1387ef9ecb5df0efe9f638b2c7e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga29d1387ef9ecb5df0efe9f638b2c7e53">_SPI_BR</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga29d1387ef9ecb5df0efe9f638b2c7e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [2:0] (in _SPI_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga29d1387ef9ecb5df0efe9f638b2c7e53">More...</a><br /></td></tr>
<tr class="separator:ga29d1387ef9ecb5df0efe9f638b2c7e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced8e9217d55d1508f3f77828066abc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaced8e9217d55d1508f3f77828066abc8">_SPI_BR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaced8e9217d55d1508f3f77828066abc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [0] (in _SPI_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaced8e9217d55d1508f3f77828066abc8">More...</a><br /></td></tr>
<tr class="separator:gaced8e9217d55d1508f3f77828066abc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb90fb7e168dd2ba355813654514062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5eb90fb7e168dd2ba355813654514062">_SPI_BR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5eb90fb7e168dd2ba355813654514062"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [1] (in _SPI_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga5eb90fb7e168dd2ba355813654514062">More...</a><br /></td></tr>
<tr class="separator:ga5eb90fb7e168dd2ba355813654514062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8555e95e4d72041d5e1d97d829a69ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf8555e95e4d72041d5e1d97d829a69ee">_SPI_BR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf8555e95e4d72041d5e1d97d829a69ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [2] (in _SPI_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaf8555e95e4d72041d5e1d97d829a69ee">More...</a><br /></td></tr>
<tr class="separator:gaf8555e95e4d72041d5e1d97d829a69ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11650dff427722ee5c08bcdcf16adca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga11650dff427722ee5c08bcdcf16adca8">_SPI_SPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga11650dff427722ee5c08bcdcf16adca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI enable [0] (in _SPI_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga11650dff427722ee5c08bcdcf16adca8">More...</a><br /></td></tr>
<tr class="separator:ga11650dff427722ee5c08bcdcf16adca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3eef494f9f03378a89e462c960a9e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa3eef494f9f03378a89e462c960a9e66">_SPI_LSBFIRST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa3eef494f9f03378a89e462c960a9e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Frame format [0] (in _SPI_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaa3eef494f9f03378a89e462c960a9e66">More...</a><br /></td></tr>
<tr class="separator:gaa3eef494f9f03378a89e462c960a9e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6720afafc956dd8595b6309ae42dba59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6720afafc956dd8595b6309ae42dba59">_SPI_SSI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6720afafc956dd8595b6309ae42dba59"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Internal slave select [0] (in _SPI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga6720afafc956dd8595b6309ae42dba59">More...</a><br /></td></tr>
<tr class="separator:ga6720afafc956dd8595b6309ae42dba59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7f721c038b8e20043da9d9f110e8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9f7f721c038b8e20043da9d9f110e8ae">_SPI_SSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga9f7f721c038b8e20043da9d9f110e8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Software slave management [0] (in _SPI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga9f7f721c038b8e20043da9d9f110e8ae">More...</a><br /></td></tr>
<tr class="separator:ga9f7f721c038b8e20043da9d9f110e8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115054d5fa9902d1dba1885c35c61ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga115054d5fa9902d1dba1885c35c61ae5">_SPI_RXONLY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga115054d5fa9902d1dba1885c35c61ae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Receive only [0] (in _SPI_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga115054d5fa9902d1dba1885c35c61ae5">More...</a><br /></td></tr>
<tr class="separator:ga115054d5fa9902d1dba1885c35c61ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83cc9c5e72e85943a314a1f6a2a39f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab83cc9c5e72e85943a314a1f6a2a39f3">_SPI_BDOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab83cc9c5e72e85943a314a1f6a2a39f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Input/Output enable in bidirectional mode [0] (in _SPI_CR2)  <a href="group___s_t_m8_t_l5_x.html#gab83cc9c5e72e85943a314a1f6a2a39f3">More...</a><br /></td></tr>
<tr class="separator:gab83cc9c5e72e85943a314a1f6a2a39f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bf354ded8e43dcdb8f7f3c072d706d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9bf354ded8e43dcdb8f7f3c072d706d">_SPI_BDM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gad9bf354ded8e43dcdb8f7f3c072d706d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Bidirectional data mode enable [0] (in _SPI_CR2)  <a href="group___s_t_m8_t_l5_x.html#gad9bf354ded8e43dcdb8f7f3c072d706d">More...</a><br /></td></tr>
<tr class="separator:gad9bf354ded8e43dcdb8f7f3c072d706d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d56cfd28a16aecdb2e1c3d3fef3508b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7d56cfd28a16aecdb2e1c3d3fef3508b">_SPI_WKIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7d56cfd28a16aecdb2e1c3d3fef3508b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Wakeup interrupt enable [0] (in _SPI_ICR)  <a href="group___s_t_m8_t_l5_x.html#ga7d56cfd28a16aecdb2e1c3d3fef3508b">More...</a><br /></td></tr>
<tr class="separator:ga7d56cfd28a16aecdb2e1c3d3fef3508b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee02648305bc1b324462606db8f5939b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaee02648305bc1b324462606db8f5939b">_SPI_ERRIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaee02648305bc1b324462606db8f5939b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Error interrupt enable [0] (in _SPI_ICR)  <a href="group___s_t_m8_t_l5_x.html#gaee02648305bc1b324462606db8f5939b">More...</a><br /></td></tr>
<tr class="separator:gaee02648305bc1b324462606db8f5939b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46be9708567520aa187ddb8129dc244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad46be9708567520aa187ddb8129dc244">_SPI_RXIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad46be9708567520aa187ddb8129dc244"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Rx buffer not empty interrupt enable [0] (in _SPI_ICR)  <a href="group___s_t_m8_t_l5_x.html#gad46be9708567520aa187ddb8129dc244">More...</a><br /></td></tr>
<tr class="separator:gad46be9708567520aa187ddb8129dc244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7749a7ff47588ab56507e4a96d1e6af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7749a7ff47588ab56507e4a96d1e6af0">_SPI_TXIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7749a7ff47588ab56507e4a96d1e6af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Tx buffer empty interrupt enable [0] (in _SPI_ICR)  <a href="group___s_t_m8_t_l5_x.html#ga7749a7ff47588ab56507e4a96d1e6af0">More...</a><br /></td></tr>
<tr class="separator:ga7749a7ff47588ab56507e4a96d1e6af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990f024eb5fe894ef70ab923cb3674a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga990f024eb5fe894ef70ab923cb3674a0">_SPI_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga990f024eb5fe894ef70ab923cb3674a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Receive buffer not empty [0] (in _SPI_SR)  <a href="group___s_t_m8_t_l5_x.html#ga990f024eb5fe894ef70ab923cb3674a0">More...</a><br /></td></tr>
<tr class="separator:ga990f024eb5fe894ef70ab923cb3674a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fb8783a598211f7c3ce97cdfe26522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga72fb8783a598211f7c3ce97cdfe26522">_SPI_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga72fb8783a598211f7c3ce97cdfe26522"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Transmit buffer empty [0] (in _SPI_SR)  <a href="group___s_t_m8_t_l5_x.html#ga72fb8783a598211f7c3ce97cdfe26522">More...</a><br /></td></tr>
<tr class="separator:ga72fb8783a598211f7c3ce97cdfe26522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9beb5a02fed03b6e733adba54c4410e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac9beb5a02fed03b6e733adba54c4410e">_SPI_WKUP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac9beb5a02fed03b6e733adba54c4410e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Wakeup flag [0] (in _SPI_SR)  <a href="group___s_t_m8_t_l5_x.html#gac9beb5a02fed03b6e733adba54c4410e">More...</a><br /></td></tr>
<tr class="separator:gac9beb5a02fed03b6e733adba54c4410e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16718c7cefad6ea5aae7872183d1d11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16718c7cefad6ea5aae7872183d1d11c">_SPI_MODF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga16718c7cefad6ea5aae7872183d1d11c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Mode fault [0] (in _SPI_SR)  <a href="group___s_t_m8_t_l5_x.html#ga16718c7cefad6ea5aae7872183d1d11c">More...</a><br /></td></tr>
<tr class="separator:ga16718c7cefad6ea5aae7872183d1d11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1a438d449f1c27dfc5106a1b984a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacb1a438d449f1c27dfc5106a1b984a30">_SPI_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gacb1a438d449f1c27dfc5106a1b984a30"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Overrun flag [0] (in _SPI_SR)  <a href="group___s_t_m8_t_l5_x.html#gacb1a438d449f1c27dfc5106a1b984a30">More...</a><br /></td></tr>
<tr class="separator:gacb1a438d449f1c27dfc5106a1b984a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1a571af4d823f1372acde769c8e368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaee1a571af4d823f1372acde769c8e368">_SPI_BSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaee1a571af4d823f1372acde769c8e368"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Busy flag [0] (in _SPI_SR)  <a href="group___s_t_m8_t_l5_x.html#gaee1a571af4d823f1372acde769c8e368">More...</a><br /></td></tr>
<tr class="separator:gaee1a571af4d823f1372acde769c8e368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652434952edf35361b67df1e7c003cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga652434952edf35361b67df1e7c003cf1">_I2C</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_i2_c__t.html">I2C_t</a>,      <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>)</td></tr>
<tr class="memdesc:ga652434952edf35361b67df1e7c003cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">register for SPI control  <a href="group___s_t_m8_t_l5_x.html#ga652434952edf35361b67df1e7c003cf1">More...</a><br /></td></tr>
<tr class="separator:ga652434952edf35361b67df1e7c003cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6f2931a5b93d432193b1c694ff8a30b9">_I2C_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1.  <a href="group___s_t_m8_t_l5_x.html#ga6f2931a5b93d432193b1c694ff8a30b9">More...</a><br /></td></tr>
<tr class="separator:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga70111f44c2d04e68b193ccd1ea2c0fe6">_I2C_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2.  <a href="group___s_t_m8_t_l5_x.html#ga70111f44c2d04e68b193ccd1ea2c0fe6">More...</a><br /></td></tr>
<tr class="separator:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf8d48c46a717b1cee08069dbc9903ad6">_I2C_FREQR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register.  <a href="group___s_t_m8_t_l5_x.html#gaf8d48c46a717b1cee08069dbc9903ad6">More...</a><br /></td></tr>
<tr class="separator:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54b1e15a1e7d472512cd44a53b1ffeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad54b1e15a1e7d472512cd44a53b1ffeb">_I2C_OAR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gad54b1e15a1e7d472512cd44a53b1ffeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 low byte.  <a href="group___s_t_m8_t_l5_x.html#gad54b1e15a1e7d472512cd44a53b1ffeb">More...</a><br /></td></tr>
<tr class="separator:gad54b1e15a1e7d472512cd44a53b1ffeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d64888be43da117a63d2b33ded17214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7d64888be43da117a63d2b33ded17214">_I2C_OAR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga7d64888be43da117a63d2b33ded17214"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga7d64888be43da117a63d2b33ded17214">More...</a><br /></td></tr>
<tr class="separator:ga7d64888be43da117a63d2b33ded17214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45dcbcb2121e463c3988d921ba365200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga45dcbcb2121e463c3988d921ba365200">_I2C_OAR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga45dcbcb2121e463c3988d921ba365200"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 2.  <a href="group___s_t_m8_t_l5_x.html#ga45dcbcb2121e463c3988d921ba365200">More...</a><br /></td></tr>
<tr class="separator:ga45dcbcb2121e463c3988d921ba365200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8918e9208528a94e457c29fcb46db4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae8918e9208528a94e457c29fcb46db4f">_I2C_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gae8918e9208528a94e457c29fcb46db4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register.  <a href="group___s_t_m8_t_l5_x.html#gae8918e9208528a94e457c29fcb46db4f">More...</a><br /></td></tr>
<tr class="separator:gae8918e9208528a94e457c29fcb46db4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a2eb9d4c886151585978f66fd80f4d2">_I2C_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1.  <a href="group___s_t_m8_t_l5_x.html#ga9a2eb9d4c886151585978f66fd80f4d2">More...</a><br /></td></tr>
<tr class="separator:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3c89059c4294e39a47011444ae4a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafe3c89059c4294e39a47011444ae4a29">_I2C_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gafe3c89059c4294e39a47011444ae4a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2.  <a href="group___s_t_m8_t_l5_x.html#gafe3c89059c4294e39a47011444ae4a29">More...</a><br /></td></tr>
<tr class="separator:gafe3c89059c4294e39a47011444ae4a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab223d9454cd6f0158a216a4b9bbb9027">_I2C_SR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gab223d9454cd6f0158a216a4b9bbb9027"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3.  <a href="group___s_t_m8_t_l5_x.html#gab223d9454cd6f0158a216a4b9bbb9027">More...</a><br /></td></tr>
<tr class="separator:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3136622895b986271aba1e3a4d4c0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad3136622895b986271aba1e3a4d4c0f0">_I2C_ITR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gad3136622895b986271aba1e3a4d4c0f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register.  <a href="group___s_t_m8_t_l5_x.html#gad3136622895b986271aba1e3a4d4c0f0">More...</a><br /></td></tr>
<tr class="separator:gad3136622895b986271aba1e3a4d4c0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff34045e4691af531348744328f8f19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaff34045e4691af531348744328f8f19a">_I2C_CCRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gaff34045e4691af531348744328f8f19a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte.  <a href="group___s_t_m8_t_l5_x.html#gaff34045e4691af531348744328f8f19a">More...</a><br /></td></tr>
<tr class="separator:gaff34045e4691af531348744328f8f19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1a166db6841a2da3b5326a1c85d2dae">_I2C_CCRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gad1a166db6841a2da3b5326a1c85d2dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte.  <a href="group___s_t_m8_t_l5_x.html#gad1a166db6841a2da3b5326a1c85d2dae">More...</a><br /></td></tr>
<tr class="separator:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618f31047ebb9762715495558836fc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga618f31047ebb9762715495558836fc5f">_I2C_TRISER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga618f31047ebb9762715495558836fc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register.  <a href="group___s_t_m8_t_l5_x.html#ga618f31047ebb9762715495558836fc5f">More...</a><br /></td></tr>
<tr class="separator:ga618f31047ebb9762715495558836fc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717418aca058678340babf80920fcd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga717418aca058678340babf80920fcd48">_I2C_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga717418aca058678340babf80920fcd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga717418aca058678340babf80920fcd48">More...</a><br /></td></tr>
<tr class="separator:ga717418aca058678340babf80920fcd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc">_I2C_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc">More...</a><br /></td></tr>
<tr class="separator:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4e29ba197771d0483a654ffd555d6ef7">_I2C_FREQR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4e29ba197771d0483a654ffd555d6ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga4e29ba197771d0483a654ffd555d6ef7">More...</a><br /></td></tr>
<tr class="separator:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga271efecc19ade61af8495b9b9567bcf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga271efecc19ade61af8495b9b9567bcf2">_I2C_OAR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga271efecc19ade61af8495b9b9567bcf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga271efecc19ade61af8495b9b9567bcf2">More...</a><br /></td></tr>
<tr class="separator:ga271efecc19ade61af8495b9b9567bcf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf264a7ecc47b81208274d51326022b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf264a7ecc47b81208274d51326022b32">_I2C_OAR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf264a7ecc47b81208274d51326022b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gaf264a7ecc47b81208274d51326022b32">More...</a><br /></td></tr>
<tr class="separator:gaf264a7ecc47b81208274d51326022b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa29ed4a665d60b19d11202fa88552b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2aa29ed4a665d60b19d11202fa88552b">_I2C_OAR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2aa29ed4a665d60b19d11202fa88552b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga2aa29ed4a665d60b19d11202fa88552b">More...</a><br /></td></tr>
<tr class="separator:ga2aa29ed4a665d60b19d11202fa88552b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad54a55d3f2d409dad7434aa1aa9ba0c4">_I2C_DR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register reset value.  <a href="group___s_t_m8_t_l5_x.html#gad54a55d3f2d409dad7434aa1aa9ba0c4">More...</a><br /></td></tr>
<tr class="separator:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2867dfbe04d633919aa334bc17315b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab2867dfbe04d633919aa334bc17315b6">_I2C_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab2867dfbe04d633919aa334bc17315b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#gab2867dfbe04d633919aa334bc17315b6">More...</a><br /></td></tr>
<tr class="separator:gab2867dfbe04d633919aa334bc17315b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed40504a91b659f709803ec2c644c9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaed40504a91b659f709803ec2c644c9ed">_I2C_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaed40504a91b659f709803ec2c644c9ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#gaed40504a91b659f709803ec2c644c9ed">More...</a><br /></td></tr>
<tr class="separator:gaed40504a91b659f709803ec2c644c9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1104c7b3464a5cc2e608fc1efe01f977">_I2C_SR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga1104c7b3464a5cc2e608fc1efe01f977">More...</a><br /></td></tr>
<tr class="separator:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga145eedd92c93ccc2bdaba27220e447c3">_I2C_ITR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga145eedd92c93ccc2bdaba27220e447c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga145eedd92c93ccc2bdaba27220e447c3">More...</a><br /></td></tr>
<tr class="separator:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d600a878a58f3ce77af6502787d9db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0d600a878a58f3ce77af6502787d9db5">_I2C_CCRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d600a878a58f3ce77af6502787d9db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga0d600a878a58f3ce77af6502787d9db5">More...</a><br /></td></tr>
<tr class="separator:ga0d600a878a58f3ce77af6502787d9db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3195eafb353b4fa0fb318321b94074cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3195eafb353b4fa0fb318321b94074cb">_I2C_CCRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3195eafb353b4fa0fb318321b94074cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga3195eafb353b4fa0fb318321b94074cb">More...</a><br /></td></tr>
<tr class="separator:ga3195eafb353b4fa0fb318321b94074cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bc8f4690acc04eb606cad04b7915fa5">_I2C_TRISER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga6bc8f4690acc04eb606cad04b7915fa5">More...</a><br /></td></tr>
<tr class="separator:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a7a84abec743aa32095c0df072f20b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95a7a84abec743aa32095c0df072f20b">_I2C_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga95a7a84abec743aa32095c0df072f20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral enable [0] (in _I2C_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga95a7a84abec743aa32095c0df072f20b">More...</a><br /></td></tr>
<tr class="separator:ga95a7a84abec743aa32095c0df072f20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cb9aad2dd24552d98c70f04f67029ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8cb9aad2dd24552d98c70f04f67029ff">_I2C_ENGC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga8cb9aad2dd24552d98c70f04f67029ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call enable [0] (in _I2C_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga8cb9aad2dd24552d98c70f04f67029ff">More...</a><br /></td></tr>
<tr class="separator:ga8cb9aad2dd24552d98c70f04f67029ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48725c10fe5a409e73f4884c05c86c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae48725c10fe5a409e73f4884c05c86c4">_I2C_NOSTRETCH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae48725c10fe5a409e73f4884c05c86c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock stretching disable (Slave mode) [0] (in _I2C_CR1)  <a href="group___s_t_m8_t_l5_x.html#gae48725c10fe5a409e73f4884c05c86c4">More...</a><br /></td></tr>
<tr class="separator:gae48725c10fe5a409e73f4884c05c86c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5974cda6843dd1976707f906685ae280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5974cda6843dd1976707f906685ae280">_I2C_START</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5974cda6843dd1976707f906685ae280"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start generation [0] (in _I2C_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga5974cda6843dd1976707f906685ae280">More...</a><br /></td></tr>
<tr class="separator:ga5974cda6843dd1976707f906685ae280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad00fcd831057083b2bdcaa421851b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad00fcd831057083b2bdcaa421851b3f">_I2C_STOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaad00fcd831057083b2bdcaa421851b3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop generation [0] (in _I2C_CR2)  <a href="group___s_t_m8_t_l5_x.html#gaad00fcd831057083b2bdcaa421851b3f">More...</a><br /></td></tr>
<tr class="separator:gaad00fcd831057083b2bdcaa421851b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f10fd666beebf60ad4238342168f7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f10fd666beebf60ad4238342168f7d3">_I2C_ACK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5f10fd666beebf60ad4238342168f7d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge enable [0] (in _I2C_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga5f10fd666beebf60ad4238342168f7d3">More...</a><br /></td></tr>
<tr class="separator:ga5f10fd666beebf60ad4238342168f7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0cd16b0715782ebafbad9fb6004367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a0cd16b0715782ebafbad9fb6004367">_I2C_POS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3a0cd16b0715782ebafbad9fb6004367"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge position (for data reception) [0] (in _I2C_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga3a0cd16b0715782ebafbad9fb6004367">More...</a><br /></td></tr>
<tr class="separator:ga3a0cd16b0715782ebafbad9fb6004367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af662d9b8b4be95c17333d505609841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0af662d9b8b4be95c17333d505609841">_I2C_SWRST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga0af662d9b8b4be95c17333d505609841"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Software reset [0] (in _I2C_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga0af662d9b8b4be95c17333d505609841">More...</a><br /></td></tr>
<tr class="separator:ga0af662d9b8b4be95c17333d505609841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ad0e2ce4a3f81b95785c5191e4c2bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac5ad0e2ce4a3f81b95785c5191e4c2bc">_I2C_FREQ</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac5ad0e2ce4a3f81b95785c5191e4c2bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [5:0] (in _I2C_FREQR)  <a href="group___s_t_m8_t_l5_x.html#gac5ad0e2ce4a3f81b95785c5191e4c2bc">More...</a><br /></td></tr>
<tr class="separator:gac5ad0e2ce4a3f81b95785c5191e4c2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f6ae1e4190881a6cbb440f330eea14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95f6ae1e4190881a6cbb440f330eea14">_I2C_FREQ0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga95f6ae1e4190881a6cbb440f330eea14"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [0] (in _I2C_FREQR)  <a href="group___s_t_m8_t_l5_x.html#ga95f6ae1e4190881a6cbb440f330eea14">More...</a><br /></td></tr>
<tr class="separator:ga95f6ae1e4190881a6cbb440f330eea14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad671f118c7b9064f9acf0696a7f617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1ad671f118c7b9064f9acf0696a7f617">_I2C_FREQ1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1ad671f118c7b9064f9acf0696a7f617"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [1] (in _I2C_FREQR)  <a href="group___s_t_m8_t_l5_x.html#ga1ad671f118c7b9064f9acf0696a7f617">More...</a><br /></td></tr>
<tr class="separator:ga1ad671f118c7b9064f9acf0696a7f617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736a1a842a3cb7bd919b60d48563981a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga736a1a842a3cb7bd919b60d48563981a">_I2C_FREQ2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga736a1a842a3cb7bd919b60d48563981a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [2] (in _I2C_FREQR)  <a href="group___s_t_m8_t_l5_x.html#ga736a1a842a3cb7bd919b60d48563981a">More...</a><br /></td></tr>
<tr class="separator:ga736a1a842a3cb7bd919b60d48563981a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac167bf5aa087cb5acd504f4faff98058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac167bf5aa087cb5acd504f4faff98058">_I2C_FREQ3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac167bf5aa087cb5acd504f4faff98058"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [3] (in _I2C_FREQR)  <a href="group___s_t_m8_t_l5_x.html#gac167bf5aa087cb5acd504f4faff98058">More...</a><br /></td></tr>
<tr class="separator:gac167bf5aa087cb5acd504f4faff98058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd48190bdd6f6565b61e3ebe9c635eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaebd48190bdd6f6565b61e3ebe9c635eb">_I2C_FREQ4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaebd48190bdd6f6565b61e3ebe9c635eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [4] (in _I2C_FREQR)  <a href="group___s_t_m8_t_l5_x.html#gaebd48190bdd6f6565b61e3ebe9c635eb">More...</a><br /></td></tr>
<tr class="separator:gaebd48190bdd6f6565b61e3ebe9c635eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced88d1049953f40f92df6a0f48c596c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaced88d1049953f40f92df6a0f48c596c">_I2C_FREQ5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaced88d1049953f40f92df6a0f48c596c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [5] (in _I2C_FREQR)  <a href="group___s_t_m8_t_l5_x.html#gaced88d1049953f40f92df6a0f48c596c">More...</a><br /></td></tr>
<tr class="separator:gaced88d1049953f40f92df6a0f48c596c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74079923773482929982cf773558b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad74079923773482929982cf773558b54">_I2C_ADD1_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad74079923773482929982cf773558b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [0] (in 10-bit address mode) (in _I2C_OAR1L)  <a href="group___s_t_m8_t_l5_x.html#gad74079923773482929982cf773558b54">More...</a><br /></td></tr>
<tr class="separator:gad74079923773482929982cf773558b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d7fdcc799e0145c70e9750b22e1855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab8d7fdcc799e0145c70e9750b22e1855">_I2C_ADD1_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab8d7fdcc799e0145c70e9750b22e1855"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [1] (in _I2C_OAR1L)  <a href="group___s_t_m8_t_l5_x.html#gab8d7fdcc799e0145c70e9750b22e1855">More...</a><br /></td></tr>
<tr class="separator:gab8d7fdcc799e0145c70e9750b22e1855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8763c05c6ffa3a1eff1cf0e65685bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8d8763c05c6ffa3a1eff1cf0e65685bd">_I2C_ADD1_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8d8763c05c6ffa3a1eff1cf0e65685bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [2] (in _I2C_OAR1L)  <a href="group___s_t_m8_t_l5_x.html#ga8d8763c05c6ffa3a1eff1cf0e65685bd">More...</a><br /></td></tr>
<tr class="separator:ga8d8763c05c6ffa3a1eff1cf0e65685bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85917da3a971b4e748122dcb62f5b8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga85917da3a971b4e748122dcb62f5b8d1">_I2C_ADD1_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga85917da3a971b4e748122dcb62f5b8d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [3] (in _I2C_OAR1L)  <a href="group___s_t_m8_t_l5_x.html#ga85917da3a971b4e748122dcb62f5b8d1">More...</a><br /></td></tr>
<tr class="separator:ga85917da3a971b4e748122dcb62f5b8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0cf8080e36e6988903339c8c86a203c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab0cf8080e36e6988903339c8c86a203c">_I2C_ADD1_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab0cf8080e36e6988903339c8c86a203c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [4] (in _I2C_OAR1L)  <a href="group___s_t_m8_t_l5_x.html#gab0cf8080e36e6988903339c8c86a203c">More...</a><br /></td></tr>
<tr class="separator:gab0cf8080e36e6988903339c8c86a203c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga388102c27d3535c31920000a17af1237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga388102c27d3535c31920000a17af1237">_I2C_ADD1_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga388102c27d3535c31920000a17af1237"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [5] (in _I2C_OAR1L)  <a href="group___s_t_m8_t_l5_x.html#ga388102c27d3535c31920000a17af1237">More...</a><br /></td></tr>
<tr class="separator:ga388102c27d3535c31920000a17af1237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056b1cd46407f531fd12e1b8a8f4f000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga056b1cd46407f531fd12e1b8a8f4f000">_I2C_ADD1_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga056b1cd46407f531fd12e1b8a8f4f000"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [6] (in _I2C_OAR1L)  <a href="group___s_t_m8_t_l5_x.html#ga056b1cd46407f531fd12e1b8a8f4f000">More...</a><br /></td></tr>
<tr class="separator:ga056b1cd46407f531fd12e1b8a8f4f000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8123b483ce49791b2a52bef5eeb45ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8123b483ce49791b2a52bef5eeb45ce">_I2C_ADD1_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac8123b483ce49791b2a52bef5eeb45ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [7] (in _I2C_OAR1L)  <a href="group___s_t_m8_t_l5_x.html#gac8123b483ce49791b2a52bef5eeb45ce">More...</a><br /></td></tr>
<tr class="separator:gac8123b483ce49791b2a52bef5eeb45ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5f7d9eb11720bae7a78d298cb0ffb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b5f7d9eb11720bae7a78d298cb0ffb1">_I2C_ADD1_8_9</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3b5f7d9eb11720bae7a78d298cb0ffb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [9:8] (in 10-bit address mode) (in _I2C_OAR1H)  <a href="group___s_t_m8_t_l5_x.html#ga3b5f7d9eb11720bae7a78d298cb0ffb1">More...</a><br /></td></tr>
<tr class="separator:ga3b5f7d9eb11720bae7a78d298cb0ffb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6bc4096625ebdf639474fd1044694d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf6bc4096625ebdf639474fd1044694d2">_I2C_ADD1_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf6bc4096625ebdf639474fd1044694d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [8] (in _I2C_OAR1H)  <a href="group___s_t_m8_t_l5_x.html#gaf6bc4096625ebdf639474fd1044694d2">More...</a><br /></td></tr>
<tr class="separator:gaf6bc4096625ebdf639474fd1044694d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0c68a992d4cbdbbe1add5ad4212b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadf0c68a992d4cbdbbe1add5ad4212b4a">_I2C_ADD1_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadf0c68a992d4cbdbbe1add5ad4212b4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [9] (in _I2C_OAR1H)  <a href="group___s_t_m8_t_l5_x.html#gadf0c68a992d4cbdbbe1add5ad4212b4a">More...</a><br /></td></tr>
<tr class="separator:gadf0c68a992d4cbdbbe1add5ad4212b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e54c0bbaa290c21c460a327e57bc17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2e54c0bbaa290c21c460a327e57bc17f">_I2C_ADDCONF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2e54c0bbaa290c21c460a327e57bc17f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address mode configuration [0] (in _I2C_OAR1H)  <a href="group___s_t_m8_t_l5_x.html#ga2e54c0bbaa290c21c460a327e57bc17f">More...</a><br /></td></tr>
<tr class="separator:ga2e54c0bbaa290c21c460a327e57bc17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5382660fab56b52d48f63bf7e79a3bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5382660fab56b52d48f63bf7e79a3bbd">_I2C_ADDMODE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5382660fab56b52d48f63bf7e79a3bbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 7-/10-bit addressing mode (Slave mode) [0] (in _I2C_OAR1H)  <a href="group___s_t_m8_t_l5_x.html#ga5382660fab56b52d48f63bf7e79a3bbd">More...</a><br /></td></tr>
<tr class="separator:ga5382660fab56b52d48f63bf7e79a3bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4e3d82048998b1402ab62d838727f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7c4e3d82048998b1402ab62d838727f9">_I2C_ENDUAL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7c4e3d82048998b1402ab62d838727f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Dual addressing mode enable (in _I2C_OAR2)  <a href="group___s_t_m8_t_l5_x.html#ga7c4e3d82048998b1402ab62d838727f9">More...</a><br /></td></tr>
<tr class="separator:ga7c4e3d82048998b1402ab62d838727f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd8174c06d2758e63ec6a39be081dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9bd8174c06d2758e63ec6a39be081dc6">_I2C_ADD2_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga9bd8174c06d2758e63ec6a39be081dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [1] (in _I2C_OAR2)  <a href="group___s_t_m8_t_l5_x.html#ga9bd8174c06d2758e63ec6a39be081dc6">More...</a><br /></td></tr>
<tr class="separator:ga9bd8174c06d2758e63ec6a39be081dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4114eea6d4a039409c90f1987515d6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4114eea6d4a039409c90f1987515d6cc">_I2C_ADD2_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4114eea6d4a039409c90f1987515d6cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [2] (in _I2C_OAR2)  <a href="group___s_t_m8_t_l5_x.html#ga4114eea6d4a039409c90f1987515d6cc">More...</a><br /></td></tr>
<tr class="separator:ga4114eea6d4a039409c90f1987515d6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7e499f7202627702d1538e5b3b28e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaf7e499f7202627702d1538e5b3b28e9">_I2C_ADD2_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaaf7e499f7202627702d1538e5b3b28e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [3] (in _I2C_OAR2)  <a href="group___s_t_m8_t_l5_x.html#gaaf7e499f7202627702d1538e5b3b28e9">More...</a><br /></td></tr>
<tr class="separator:gaaf7e499f7202627702d1538e5b3b28e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a9fc3c780a3b6e0325d9107cfd5d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga90a9fc3c780a3b6e0325d9107cfd5d4c">_I2C_ADD2_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga90a9fc3c780a3b6e0325d9107cfd5d4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [4] (in _I2C_OAR2)  <a href="group___s_t_m8_t_l5_x.html#ga90a9fc3c780a3b6e0325d9107cfd5d4c">More...</a><br /></td></tr>
<tr class="separator:ga90a9fc3c780a3b6e0325d9107cfd5d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a7bc06d8ab5352480bf835a2b16beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga29a7bc06d8ab5352480bf835a2b16beb">_I2C_ADD2_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga29a7bc06d8ab5352480bf835a2b16beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [5] (in _I2C_OAR2)  <a href="group___s_t_m8_t_l5_x.html#ga29a7bc06d8ab5352480bf835a2b16beb">More...</a><br /></td></tr>
<tr class="separator:ga29a7bc06d8ab5352480bf835a2b16beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffd94fbcf8c7983666d2fd9717ee48e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9ffd94fbcf8c7983666d2fd9717ee48e">_I2C_ADD2_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9ffd94fbcf8c7983666d2fd9717ee48e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [6] (in _I2C_OAR2)  <a href="group___s_t_m8_t_l5_x.html#ga9ffd94fbcf8c7983666d2fd9717ee48e">More...</a><br /></td></tr>
<tr class="separator:ga9ffd94fbcf8c7983666d2fd9717ee48e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc9e97f11e78cd7d8a053afc9b7ac77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6dc9e97f11e78cd7d8a053afc9b7ac77">_I2C_ADD2_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6dc9e97f11e78cd7d8a053afc9b7ac77"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [7] (in _I2C_OAR2)  <a href="group___s_t_m8_t_l5_x.html#ga6dc9e97f11e78cd7d8a053afc9b7ac77">More...</a><br /></td></tr>
<tr class="separator:ga6dc9e97f11e78cd7d8a053afc9b7ac77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933f1e6be59e9a0e3d8270b01403b15f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga933f1e6be59e9a0e3d8270b01403b15f">_I2C_SB</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga933f1e6be59e9a0e3d8270b01403b15f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start bit (Master mode) [0] (in _I2C_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga933f1e6be59e9a0e3d8270b01403b15f">More...</a><br /></td></tr>
<tr class="separator:ga933f1e6be59e9a0e3d8270b01403b15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec2ed9ce57bef72fc74c146a46d9b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafec2ed9ce57bef72fc74c146a46d9b3c">_I2C_ADDR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafec2ed9ce57bef72fc74c146a46d9b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address sent (Master mode) / matched (Slave mode) [0] (in _I2C_SR1)  <a href="group___s_t_m8_t_l5_x.html#gafec2ed9ce57bef72fc74c146a46d9b3c">More...</a><br /></td></tr>
<tr class="separator:gafec2ed9ce57bef72fc74c146a46d9b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53543c795e564534bcd9d78522481f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga53543c795e564534bcd9d78522481f35">_I2C_BTF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga53543c795e564534bcd9d78522481f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Byte transfer finished [0] (in _I2C_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga53543c795e564534bcd9d78522481f35">More...</a><br /></td></tr>
<tr class="separator:ga53543c795e564534bcd9d78522481f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db55dc7a535ebcb9014135db25c374d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2db55dc7a535ebcb9014135db25c374d">_I2C_ADD10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2db55dc7a535ebcb9014135db25c374d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 10-bit header sent (Master mode) [0] (in _I2C_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga2db55dc7a535ebcb9014135db25c374d">More...</a><br /></td></tr>
<tr class="separator:ga2db55dc7a535ebcb9014135db25c374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cd8af28eb094b6db82ecdbdd7ceacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1cd8af28eb094b6db82ecdbdd7ceacb">_I2C_STOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad1cd8af28eb094b6db82ecdbdd7ceacb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop detection (Slave mode) [0] (in _I2C_SR1)  <a href="group___s_t_m8_t_l5_x.html#gad1cd8af28eb094b6db82ecdbdd7ceacb">More...</a><br /></td></tr>
<tr class="separator:gad1cd8af28eb094b6db82ecdbdd7ceacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef584f3e1e3ecb8b3d53995e8f99e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0ef584f3e1e3ecb8b3d53995e8f99e6c">_I2C_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0ef584f3e1e3ecb8b3d53995e8f99e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register not empty (receivers) [0] (in _I2C_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga0ef584f3e1e3ecb8b3d53995e8f99e6c">More...</a><br /></td></tr>
<tr class="separator:ga0ef584f3e1e3ecb8b3d53995e8f99e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03291e5b89e0c7bbf2da92b27026ce03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga03291e5b89e0c7bbf2da92b27026ce03">_I2C_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga03291e5b89e0c7bbf2da92b27026ce03"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register empty (transmitters) [0] (in _I2C_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga03291e5b89e0c7bbf2da92b27026ce03">More...</a><br /></td></tr>
<tr class="separator:ga03291e5b89e0c7bbf2da92b27026ce03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf440dc86ef78b04eda812ee77a4db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0cf440dc86ef78b04eda812ee77a4db8">_I2C_BERR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0cf440dc86ef78b04eda812ee77a4db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus error [0] (in _I2C_SR2)  <a href="group___s_t_m8_t_l5_x.html#ga0cf440dc86ef78b04eda812ee77a4db8">More...</a><br /></td></tr>
<tr class="separator:ga0cf440dc86ef78b04eda812ee77a4db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d08dcc18604b3da2397d4d2a69ed32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac7d08dcc18604b3da2397d4d2a69ed32">_I2C_ARLO</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac7d08dcc18604b3da2397d4d2a69ed32"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Arbitration lost (Master mode) [0] (in _I2C_SR2)  <a href="group___s_t_m8_t_l5_x.html#gac7d08dcc18604b3da2397d4d2a69ed32">More...</a><br /></td></tr>
<tr class="separator:gac7d08dcc18604b3da2397d4d2a69ed32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad92ddb67ea08324cc0e55eb41d5f332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad92ddb67ea08324cc0e55eb41d5f332">_I2C_AF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaad92ddb67ea08324cc0e55eb41d5f332"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge failure [0] (in _I2C_SR2)  <a href="group___s_t_m8_t_l5_x.html#gaad92ddb67ea08324cc0e55eb41d5f332">More...</a><br /></td></tr>
<tr class="separator:gaad92ddb67ea08324cc0e55eb41d5f332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e36035f1f50835aed5f41268b75effa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3e36035f1f50835aed5f41268b75effa">_I2C_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3e36035f1f50835aed5f41268b75effa"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Overrun/underrun [0] (in _I2C_SR2)  <a href="group___s_t_m8_t_l5_x.html#ga3e36035f1f50835aed5f41268b75effa">More...</a><br /></td></tr>
<tr class="separator:ga3e36035f1f50835aed5f41268b75effa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b03bacfb7491227a40b3a03e805d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa8b03bacfb7491227a40b3a03e805d5c">_I2C_WUFH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa8b03bacfb7491227a40b3a03e805d5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Wakeup from Halt [0] (in _I2C_SR2)  <a href="group___s_t_m8_t_l5_x.html#gaa8b03bacfb7491227a40b3a03e805d5c">More...</a><br /></td></tr>
<tr class="separator:gaa8b03bacfb7491227a40b3a03e805d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d84bccdcacaae798b5e1ec3f41295c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga42d84bccdcacaae798b5e1ec3f41295c">_I2C_MSL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga42d84bccdcacaae798b5e1ec3f41295c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master/Slave [0] (in _I2C_SR3)  <a href="group___s_t_m8_t_l5_x.html#ga42d84bccdcacaae798b5e1ec3f41295c">More...</a><br /></td></tr>
<tr class="separator:ga42d84bccdcacaae798b5e1ec3f41295c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100568139d23d25edeebcd8276c268b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga100568139d23d25edeebcd8276c268b5">_I2C_BUSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga100568139d23d25edeebcd8276c268b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus busy [0] (in _I2C_SR3)  <a href="group___s_t_m8_t_l5_x.html#ga100568139d23d25edeebcd8276c268b5">More...</a><br /></td></tr>
<tr class="separator:ga100568139d23d25edeebcd8276c268b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69886fb2d17dc0999773012d6fc1d7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga69886fb2d17dc0999773012d6fc1d7ba">_I2C_TRA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga69886fb2d17dc0999773012d6fc1d7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Transmitter/Receiver [0] (in _I2C_SR3)  <a href="group___s_t_m8_t_l5_x.html#ga69886fb2d17dc0999773012d6fc1d7ba">More...</a><br /></td></tr>
<tr class="separator:ga69886fb2d17dc0999773012d6fc1d7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d13882fca723a94bb57fbd340a5052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga46d13882fca723a94bb57fbd340a5052">_I2C_GENCALL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga46d13882fca723a94bb57fbd340a5052"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call header (Slave mode) [0] (in _I2C_SR3)  <a href="group___s_t_m8_t_l5_x.html#ga46d13882fca723a94bb57fbd340a5052">More...</a><br /></td></tr>
<tr class="separator:ga46d13882fca723a94bb57fbd340a5052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e9af49d78b99c63f1547ea6f915ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga22e9af49d78b99c63f1547ea6f915ee0">_I2C_DUALF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga22e9af49d78b99c63f1547ea6f915ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual flag (Slave mode) [0] (in _I2C_SR3)  <a href="group___s_t_m8_t_l5_x.html#ga22e9af49d78b99c63f1547ea6f915ee0">More...</a><br /></td></tr>
<tr class="separator:ga22e9af49d78b99c63f1547ea6f915ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa724111e3530219a0f83506cb6bf53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaa724111e3530219a0f83506cb6bf53f">_I2C_ITERREN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaaa724111e3530219a0f83506cb6bf53f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Error interrupt enable [0] (in _I2C_ITR)  <a href="group___s_t_m8_t_l5_x.html#gaaa724111e3530219a0f83506cb6bf53f">More...</a><br /></td></tr>
<tr class="separator:gaaa724111e3530219a0f83506cb6bf53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6232f19cef14f036bdfc469015753e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7c6232f19cef14f036bdfc469015753e">_I2C_ITEVTEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7c6232f19cef14f036bdfc469015753e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Event interrupt enable [0] (in _I2C_ITR)  <a href="group___s_t_m8_t_l5_x.html#ga7c6232f19cef14f036bdfc469015753e">More...</a><br /></td></tr>
<tr class="separator:ga7c6232f19cef14f036bdfc469015753e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aba63c6484519eae12c65ab88a1e34c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1aba63c6484519eae12c65ab88a1e34c">_I2C_ITBUFEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1aba63c6484519eae12c65ab88a1e34c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Buffer interrupt enable [0] (in _I2C_ITR)  <a href="group___s_t_m8_t_l5_x.html#ga1aba63c6484519eae12c65ab88a1e34c">More...</a><br /></td></tr>
<tr class="separator:ga1aba63c6484519eae12c65ab88a1e34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647863aae58e7ca9f44386c7c546ce36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga647863aae58e7ca9f44386c7c546ce36">_I2C_CCR</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga647863aae58e7ca9f44386c7c546ce36"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3:0] (in _I2C_CCRH)  <a href="group___s_t_m8_t_l5_x.html#ga647863aae58e7ca9f44386c7c546ce36">More...</a><br /></td></tr>
<tr class="separator:ga647863aae58e7ca9f44386c7c546ce36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe41cedfd3e4c0dba2a7f255e2589e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabbe41cedfd3e4c0dba2a7f255e2589e1">_I2C_CCR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabbe41cedfd3e4c0dba2a7f255e2589e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [0] (in _I2C_CCRH)  <a href="group___s_t_m8_t_l5_x.html#gabbe41cedfd3e4c0dba2a7f255e2589e1">More...</a><br /></td></tr>
<tr class="separator:gabbe41cedfd3e4c0dba2a7f255e2589e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbe561594eaf8b55e86f14690d079d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacdbe561594eaf8b55e86f14690d079d9">_I2C_CCR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gacdbe561594eaf8b55e86f14690d079d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [1] (in _I2C_CCRH)  <a href="group___s_t_m8_t_l5_x.html#gacdbe561594eaf8b55e86f14690d079d9">More...</a><br /></td></tr>
<tr class="separator:gacdbe561594eaf8b55e86f14690d079d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414c94f1f0220d3cd0a3868708a5002a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga414c94f1f0220d3cd0a3868708a5002a">_I2C_CCR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga414c94f1f0220d3cd0a3868708a5002a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [2] (in _I2C_CCRH)  <a href="group___s_t_m8_t_l5_x.html#ga414c94f1f0220d3cd0a3868708a5002a">More...</a><br /></td></tr>
<tr class="separator:ga414c94f1f0220d3cd0a3868708a5002a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b449292ae8f0abd8495c31e6692458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga25b449292ae8f0abd8495c31e6692458">_I2C_CCR3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga25b449292ae8f0abd8495c31e6692458"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3] (in _I2C_CCRH)  <a href="group___s_t_m8_t_l5_x.html#ga25b449292ae8f0abd8495c31e6692458">More...</a><br /></td></tr>
<tr class="separator:ga25b449292ae8f0abd8495c31e6692458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d3b33a09349eb7c6749e84e36c684d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac4d3b33a09349eb7c6749e84e36c684d">_I2C_DUTY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac4d3b33a09349eb7c6749e84e36c684d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Fast mode duty cycle [0] (in _I2C_CCRH)  <a href="group___s_t_m8_t_l5_x.html#gac4d3b33a09349eb7c6749e84e36c684d">More...</a><br /></td></tr>
<tr class="separator:gac4d3b33a09349eb7c6749e84e36c684d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90726473129b9bcc6b1f2f48dee0aa94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga90726473129b9bcc6b1f2f48dee0aa94">_I2C_FS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga90726473129b9bcc6b1f2f48dee0aa94"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master mode selection [0] (in _I2C_CCRH)  <a href="group___s_t_m8_t_l5_x.html#ga90726473129b9bcc6b1f2f48dee0aa94">More...</a><br /></td></tr>
<tr class="separator:ga90726473129b9bcc6b1f2f48dee0aa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1445c3e4baf23dfc61b272a2941d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b1445c3e4baf23dfc61b272a2941d0a">_I2C_TRISE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3b1445c3e4baf23dfc61b272a2941d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5:0] (in _I2C_TRISER)  <a href="group___s_t_m8_t_l5_x.html#ga3b1445c3e4baf23dfc61b272a2941d0a">More...</a><br /></td></tr>
<tr class="separator:ga3b1445c3e4baf23dfc61b272a2941d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c212b53720d8222ef3f7a86c1770aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c212b53720d8222ef3f7a86c1770aeb">_I2C_TRISE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6c212b53720d8222ef3f7a86c1770aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [0] (in _I2C_TRISER)  <a href="group___s_t_m8_t_l5_x.html#ga6c212b53720d8222ef3f7a86c1770aeb">More...</a><br /></td></tr>
<tr class="separator:ga6c212b53720d8222ef3f7a86c1770aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafbfa1873f8bc86f4cfffc59da359a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaafbfa1873f8bc86f4cfffc59da359a44">_I2C_TRISE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaafbfa1873f8bc86f4cfffc59da359a44"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [1] (in _I2C_TRISER)  <a href="group___s_t_m8_t_l5_x.html#gaafbfa1873f8bc86f4cfffc59da359a44">More...</a><br /></td></tr>
<tr class="separator:gaafbfa1873f8bc86f4cfffc59da359a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1fd56182768a892581622a1815532c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac1fd56182768a892581622a1815532c2">_I2C_TRISE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac1fd56182768a892581622a1815532c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [2] (in _I2C_TRISER)  <a href="group___s_t_m8_t_l5_x.html#gac1fd56182768a892581622a1815532c2">More...</a><br /></td></tr>
<tr class="separator:gac1fd56182768a892581622a1815532c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacead072c459febecb1e58c9c2b7cc89c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacead072c459febecb1e58c9c2b7cc89c">_I2C_TRISE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gacead072c459febecb1e58c9c2b7cc89c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [3] (in _I2C_TRISER)  <a href="group___s_t_m8_t_l5_x.html#gacead072c459febecb1e58c9c2b7cc89c">More...</a><br /></td></tr>
<tr class="separator:gacead072c459febecb1e58c9c2b7cc89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a0b430f2e98bb38aebcf3a65d8a98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga04a0b430f2e98bb38aebcf3a65d8a98a">_I2C_TRISE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga04a0b430f2e98bb38aebcf3a65d8a98a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [4] (in _I2C_TRISER)  <a href="group___s_t_m8_t_l5_x.html#ga04a0b430f2e98bb38aebcf3a65d8a98a">More...</a><br /></td></tr>
<tr class="separator:ga04a0b430f2e98bb38aebcf3a65d8a98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b75503d00953908984970f06476131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab9b75503d00953908984970f06476131">_I2C_TRISE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab9b75503d00953908984970f06476131"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5] (in _I2C_TRISER)  <a href="group___s_t_m8_t_l5_x.html#gab9b75503d00953908984970f06476131">More...</a><br /></td></tr>
<tr class="separator:gab9b75503d00953908984970f06476131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721f8180518da65e41da9183b51e3e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga721f8180518da65e41da9183b51e3e8f">_USART</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_u_s_a_r_t__t.html">USART_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>)</td></tr>
<tr class="memdesc:ga721f8180518da65e41da9183b51e3e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga721f8180518da65e41da9183b51e3e8f">More...</a><br /></td></tr>
<tr class="separator:ga721f8180518da65e41da9183b51e3e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad878b2edc99ef758f3852cc055bd5da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad878b2edc99ef758f3852cc055bd5da1">_USART_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gad878b2edc99ef758f3852cc055bd5da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Status register.  <a href="group___s_t_m8_t_l5_x.html#gad878b2edc99ef758f3852cc055bd5da1">More...</a><br /></td></tr>
<tr class="separator:gad878b2edc99ef758f3852cc055bd5da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aed88d7d255006f2295f74b572615d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4aed88d7d255006f2295f74b572615d7">_USART_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga4aed88d7d255006f2295f74b572615d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART data register.  <a href="group___s_t_m8_t_l5_x.html#ga4aed88d7d255006f2295f74b572615d7">More...</a><br /></td></tr>
<tr class="separator:ga4aed88d7d255006f2295f74b572615d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6622905a98b61a1f366cdfd335097b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5b6622905a98b61a1f366cdfd335097b">_USART_BRR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga5b6622905a98b61a1f366cdfd335097b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 1.  <a href="group___s_t_m8_t_l5_x.html#ga5b6622905a98b61a1f366cdfd335097b">More...</a><br /></td></tr>
<tr class="separator:ga5b6622905a98b61a1f366cdfd335097b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ce4b0a7e5bd03aab6b8b226b547d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac6ce4b0a7e5bd03aab6b8b226b547d41">_USART_BRR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gac6ce4b0a7e5bd03aab6b8b226b547d41"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 2.  <a href="group___s_t_m8_t_l5_x.html#gac6ce4b0a7e5bd03aab6b8b226b547d41">More...</a><br /></td></tr>
<tr class="separator:gac6ce4b0a7e5bd03aab6b8b226b547d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab345d7bb557c418fb0754f8d79742b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeab345d7bb557c418fb0754f8d79742b">_USART_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaeab345d7bb557c418fb0754f8d79742b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 1.  <a href="group___s_t_m8_t_l5_x.html#gaeab345d7bb557c418fb0754f8d79742b">More...</a><br /></td></tr>
<tr class="separator:gaeab345d7bb557c418fb0754f8d79742b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e8b32cb2f12a0aa89a31461c86e5a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9e8b32cb2f12a0aa89a31461c86e5a80">_USART_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga9e8b32cb2f12a0aa89a31461c86e5a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 2.  <a href="group___s_t_m8_t_l5_x.html#ga9e8b32cb2f12a0aa89a31461c86e5a80">More...</a><br /></td></tr>
<tr class="separator:ga9e8b32cb2f12a0aa89a31461c86e5a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f42c7a552816b8ad44fb9192462739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga76f42c7a552816b8ad44fb9192462739">_USART_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga76f42c7a552816b8ad44fb9192462739"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 3.  <a href="group___s_t_m8_t_l5_x.html#ga76f42c7a552816b8ad44fb9192462739">More...</a><br /></td></tr>
<tr class="separator:ga76f42c7a552816b8ad44fb9192462739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020c82378abaef6ef16b0acbf72ce519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga020c82378abaef6ef16b0acbf72ce519">_USART_CR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga020c82378abaef6ef16b0acbf72ce519"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 4.  <a href="group___s_t_m8_t_l5_x.html#ga020c82378abaef6ef16b0acbf72ce519">More...</a><br /></td></tr>
<tr class="separator:ga020c82378abaef6ef16b0acbf72ce519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2999a5c4c5271977acf3513051e226e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2999a5c4c5271977acf3513051e226e0">_USART_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xC0)</td></tr>
<tr class="memdesc:ga2999a5c4c5271977acf3513051e226e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Status register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga2999a5c4c5271977acf3513051e226e0">More...</a><br /></td></tr>
<tr class="separator:ga2999a5c4c5271977acf3513051e226e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6a4ea3093800686ef0f399a2ae4aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a6a4ea3093800686ef0f399a2ae4aec">_USART_BRR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9a6a4ea3093800686ef0f399a2ae4aec"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga9a6a4ea3093800686ef0f399a2ae4aec">More...</a><br /></td></tr>
<tr class="separator:ga9a6a4ea3093800686ef0f399a2ae4aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3364b75a2048aa7df77610cb2341fab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3364b75a2048aa7df77610cb2341fab0">_USART_BRR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3364b75a2048aa7df77610cb2341fab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga3364b75a2048aa7df77610cb2341fab0">More...</a><br /></td></tr>
<tr class="separator:ga3364b75a2048aa7df77610cb2341fab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37375101a852a352f643218d34c7f6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga37375101a852a352f643218d34c7f6c9">_USART_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga37375101a852a352f643218d34c7f6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga37375101a852a352f643218d34c7f6c9">More...</a><br /></td></tr>
<tr class="separator:ga37375101a852a352f643218d34c7f6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c55306ea816a5dcb44b50adea6a5652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7c55306ea816a5dcb44b50adea6a5652">_USART_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7c55306ea816a5dcb44b50adea6a5652"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga7c55306ea816a5dcb44b50adea6a5652">More...</a><br /></td></tr>
<tr class="separator:ga7c55306ea816a5dcb44b50adea6a5652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89294a1f60a490c66c7744f21065d602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga89294a1f60a490c66c7744f21065d602">_USART_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga89294a1f60a490c66c7744f21065d602"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 3 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga89294a1f60a490c66c7744f21065d602">More...</a><br /></td></tr>
<tr class="separator:ga89294a1f60a490c66c7744f21065d602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd0b3437334818d6ec76335bac8c790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacbd0b3437334818d6ec76335bac8c790">_USART_CR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacbd0b3437334818d6ec76335bac8c790"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 4 reset value.  <a href="group___s_t_m8_t_l5_x.html#gacbd0b3437334818d6ec76335bac8c790">More...</a><br /></td></tr>
<tr class="separator:gacbd0b3437334818d6ec76335bac8c790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0ae6fd6a65072f3506682eb7f0aba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaff0ae6fd6a65072f3506682eb7f0aba4">_USART_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaff0ae6fd6a65072f3506682eb7f0aba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity error [0] (in _USART_SR)  <a href="group___s_t_m8_t_l5_x.html#gaff0ae6fd6a65072f3506682eb7f0aba4">More...</a><br /></td></tr>
<tr class="separator:gaff0ae6fd6a65072f3506682eb7f0aba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad012ff2329ef944546ddffd194e186c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad012ff2329ef944546ddffd194e186c5">_USART_FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad012ff2329ef944546ddffd194e186c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Framing error [0] (in _USART_SR)  <a href="group___s_t_m8_t_l5_x.html#gad012ff2329ef944546ddffd194e186c5">More...</a><br /></td></tr>
<tr class="separator:gad012ff2329ef944546ddffd194e186c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754b0729f44d6e9b68b6d81de47ba7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga754b0729f44d6e9b68b6d81de47ba7e1">_USART_NF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga754b0729f44d6e9b68b6d81de47ba7e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Noise flag [0] (in _USART_SR)  <a href="group___s_t_m8_t_l5_x.html#ga754b0729f44d6e9b68b6d81de47ba7e1">More...</a><br /></td></tr>
<tr class="separator:ga754b0729f44d6e9b68b6d81de47ba7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14223b07b31b2c2cc46bb54a19d5445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad14223b07b31b2c2cc46bb54a19d5445">_USART_OR_LHE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad14223b07b31b2c2cc46bb54a19d5445"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART LIN Header Error (LIN Slave mode) / Overrun error [0] (in _USART_SR)  <a href="group___s_t_m8_t_l5_x.html#gad14223b07b31b2c2cc46bb54a19d5445">More...</a><br /></td></tr>
<tr class="separator:gad14223b07b31b2c2cc46bb54a19d5445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabec4bff2fe644415c02e14af0e0cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafabec4bff2fe644415c02e14af0e0cc9">_USART_IDLE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gafabec4bff2fe644415c02e14af0e0cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART IDLE line detected [0] (in _USART_SR)  <a href="group___s_t_m8_t_l5_x.html#gafabec4bff2fe644415c02e14af0e0cc9">More...</a><br /></td></tr>
<tr class="separator:gafabec4bff2fe644415c02e14af0e0cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa21178399854408c020874f91e8ce31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa21178399854408c020874f91e8ce31c">_USART_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa21178399854408c020874f91e8ce31c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Read data register not empty [0] (in _USART_SR)  <a href="group___s_t_m8_t_l5_x.html#gaa21178399854408c020874f91e8ce31c">More...</a><br /></td></tr>
<tr class="separator:gaa21178399854408c020874f91e8ce31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d45a0efd9877be2db4e2f7f581c9c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1d45a0efd9877be2db4e2f7f581c9c50">_USART_TC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1d45a0efd9877be2db4e2f7f581c9c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmission complete [0] (in _USART_SR)  <a href="group___s_t_m8_t_l5_x.html#ga1d45a0efd9877be2db4e2f7f581c9c50">More...</a><br /></td></tr>
<tr class="separator:ga1d45a0efd9877be2db4e2f7f581c9c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc4716628b1a17852ecfdd2d9f296aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bc4716628b1a17852ecfdd2d9f296aa">_USART_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6bc4716628b1a17852ecfdd2d9f296aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmit data register empty [0] (in _USART_SR)  <a href="group___s_t_m8_t_l5_x.html#ga6bc4716628b1a17852ecfdd2d9f296aa">More...</a><br /></td></tr>
<tr class="separator:ga6bc4716628b1a17852ecfdd2d9f296aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe2ba19df782d2f5949ff6a9c42f63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadfe2ba19df782d2f5949ff6a9c42f63b">_USART_PIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadfe2ba19df782d2f5949ff6a9c42f63b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity interrupt enable [0] (in _USART_CR1)  <a href="group___s_t_m8_t_l5_x.html#gadfe2ba19df782d2f5949ff6a9c42f63b">More...</a><br /></td></tr>
<tr class="separator:gadfe2ba19df782d2f5949ff6a9c42f63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0cc91f75bf38c6ba637354005cf2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3c0cc91f75bf38c6ba637354005cf2a6">_USART_PS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3c0cc91f75bf38c6ba637354005cf2a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity selection [0] (in _USART_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga3c0cc91f75bf38c6ba637354005cf2a6">More...</a><br /></td></tr>
<tr class="separator:ga3c0cc91f75bf38c6ba637354005cf2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736bd8a5fba39d0f656a0e0fc77ab54e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga736bd8a5fba39d0f656a0e0fc77ab54e">_USART_PCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga736bd8a5fba39d0f656a0e0fc77ab54e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity control enable [0] (in _USART_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga736bd8a5fba39d0f656a0e0fc77ab54e">More...</a><br /></td></tr>
<tr class="separator:ga736bd8a5fba39d0f656a0e0fc77ab54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1d5e78d0a1c47cc70fd154e6375d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacd1d5e78d0a1c47cc70fd154e6375d0a">_USART_WAKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gacd1d5e78d0a1c47cc70fd154e6375d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Wakeup method [0] (in _USART_CR1)  <a href="group___s_t_m8_t_l5_x.html#gacd1d5e78d0a1c47cc70fd154e6375d0a">More...</a><br /></td></tr>
<tr class="separator:gacd1d5e78d0a1c47cc70fd154e6375d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cfc43ba32e3316f616f368060dcd2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0cfc43ba32e3316f616f368060dcd2d3">_USART_M</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0cfc43ba32e3316f616f368060dcd2d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART word length [0] (in _USART_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga0cfc43ba32e3316f616f368060dcd2d3">More...</a><br /></td></tr>
<tr class="separator:ga0cfc43ba32e3316f616f368060dcd2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3a2e717d6cf6b5b3f2f09e718ce9be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9f3a2e717d6cf6b5b3f2f09e718ce9be">_USART_UARTD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9f3a2e717d6cf6b5b3f2f09e718ce9be"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Disable (for low power consumption) [0] (in _USART_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga9f3a2e717d6cf6b5b3f2f09e718ce9be">More...</a><br /></td></tr>
<tr class="separator:ga9f3a2e717d6cf6b5b3f2f09e718ce9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12400b9302870d3a8adfa2ba5395a124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga12400b9302870d3a8adfa2ba5395a124">_USART_T8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga12400b9302870d3a8adfa2ba5395a124"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmit Data bit 8 (in 9-bit mode) [0] (in _USART_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga12400b9302870d3a8adfa2ba5395a124">More...</a><br /></td></tr>
<tr class="separator:ga12400b9302870d3a8adfa2ba5395a124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc302409d1618f73ddf568346a31dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4dc302409d1618f73ddf568346a31dd6">_USART_R8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga4dc302409d1618f73ddf568346a31dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receive Data bit 8 (in 9-bit mode) [0] (in _USART_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga4dc302409d1618f73ddf568346a31dd6">More...</a><br /></td></tr>
<tr class="separator:ga4dc302409d1618f73ddf568346a31dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef3d05bc520d3c2107395c73eb1256f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacef3d05bc520d3c2107395c73eb1256f">_USART_SBK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacef3d05bc520d3c2107395c73eb1256f"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Send break [0] (in _USART_CR2)  <a href="group___s_t_m8_t_l5_x.html#gacef3d05bc520d3c2107395c73eb1256f">More...</a><br /></td></tr>
<tr class="separator:gacef3d05bc520d3c2107395c73eb1256f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad318abf8cd5fca5dc72a9fb993646ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad318abf8cd5fca5dc72a9fb993646ccc">_USART_RWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad318abf8cd5fca5dc72a9fb993646ccc"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receiver wakeup [0] (in _USART_CR2)  <a href="group___s_t_m8_t_l5_x.html#gad318abf8cd5fca5dc72a9fb993646ccc">More...</a><br /></td></tr>
<tr class="separator:gad318abf8cd5fca5dc72a9fb993646ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7111108dfd5269bbb990c32a6080fc2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7111108dfd5269bbb990c32a6080fc2d">_USART_REN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7111108dfd5269bbb990c32a6080fc2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receiver enable [0] (in _USART_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga7111108dfd5269bbb990c32a6080fc2d">More...</a><br /></td></tr>
<tr class="separator:ga7111108dfd5269bbb990c32a6080fc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79933d53cc94335c688e49e0bc03c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa79933d53cc94335c688e49e0bc03c65">_USART_TEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa79933d53cc94335c688e49e0bc03c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmitter enable [0] (in _USART_CR2)  <a href="group___s_t_m8_t_l5_x.html#gaa79933d53cc94335c688e49e0bc03c65">More...</a><br /></td></tr>
<tr class="separator:gaa79933d53cc94335c688e49e0bc03c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6c18b18fff948910d19d3d391b79c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0f6c18b18fff948910d19d3d391b79c3">_USART_ILIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0f6c18b18fff948910d19d3d391b79c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART IDLE Line interrupt enable [0] (in _USART_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga0f6c18b18fff948910d19d3d391b79c3">More...</a><br /></td></tr>
<tr class="separator:ga0f6c18b18fff948910d19d3d391b79c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff0318379ad17338f61947e3f7689b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacff0318379ad17338f61947e3f7689b9">_USART_RIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacff0318379ad17338f61947e3f7689b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receiver interrupt enable [0] (in _USART_CR2)  <a href="group___s_t_m8_t_l5_x.html#gacff0318379ad17338f61947e3f7689b9">More...</a><br /></td></tr>
<tr class="separator:gacff0318379ad17338f61947e3f7689b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2c814143d42c18b626a3fc7b162956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaed2c814143d42c18b626a3fc7b162956">_USART_TCIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaed2c814143d42c18b626a3fc7b162956"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmission complete interrupt enable [0] (in _USART_CR2)  <a href="group___s_t_m8_t_l5_x.html#gaed2c814143d42c18b626a3fc7b162956">More...</a><br /></td></tr>
<tr class="separator:gaed2c814143d42c18b626a3fc7b162956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035f01a9e0e63458b61fe89f4c6bc683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga035f01a9e0e63458b61fe89f4c6bc683">_USART_TIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga035f01a9e0e63458b61fe89f4c6bc683"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmitter interrupt enable [0] (in _USART_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga035f01a9e0e63458b61fe89f4c6bc683">More...</a><br /></td></tr>
<tr class="separator:ga035f01a9e0e63458b61fe89f4c6bc683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea061ba7011c55fba9e5093fd22429b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafea061ba7011c55fba9e5093fd22429b">_USART_LBCL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafea061ba7011c55fba9e5093fd22429b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Last bit clock pulse [0] (in _USART_CR3)  <a href="group___s_t_m8_t_l5_x.html#gafea061ba7011c55fba9e5093fd22429b">More...</a><br /></td></tr>
<tr class="separator:gafea061ba7011c55fba9e5093fd22429b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4334bbf5d58f6fe5adaee70101793b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae4334bbf5d58f6fe5adaee70101793b3">_USART_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4334bbf5d58f6fe5adaee70101793b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Clock phase [0] (in _USART_CR3)  <a href="group___s_t_m8_t_l5_x.html#gae4334bbf5d58f6fe5adaee70101793b3">More...</a><br /></td></tr>
<tr class="separator:gae4334bbf5d58f6fe5adaee70101793b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4aa33c78c02c60f9dbe7cfbde21292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4d4aa33c78c02c60f9dbe7cfbde21292">_USART_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4d4aa33c78c02c60f9dbe7cfbde21292"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Clock polarity [0] (in _USART_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga4d4aa33c78c02c60f9dbe7cfbde21292">More...</a><br /></td></tr>
<tr class="separator:ga4d4aa33c78c02c60f9dbe7cfbde21292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d4a6ca92e12e035f98e9979024745b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga51d4a6ca92e12e035f98e9979024745b">_USART_CKEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga51d4a6ca92e12e035f98e9979024745b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Clock enable [0] (in _USART_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga51d4a6ca92e12e035f98e9979024745b">More...</a><br /></td></tr>
<tr class="separator:ga51d4a6ca92e12e035f98e9979024745b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e06a86b60c1c51cea9ed806eb947e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga08e06a86b60c1c51cea9ed806eb947e2">_USART_STOP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga08e06a86b60c1c51cea9ed806eb947e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART STOP bits [1:0] (in _USART_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga08e06a86b60c1c51cea9ed806eb947e2">More...</a><br /></td></tr>
<tr class="separator:ga08e06a86b60c1c51cea9ed806eb947e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab9bffb692a40d648baa6a8cf133016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4ab9bffb692a40d648baa6a8cf133016">_USART_STOP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4ab9bffb692a40d648baa6a8cf133016"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART STOP bits [0] (in _USART_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga4ab9bffb692a40d648baa6a8cf133016">More...</a><br /></td></tr>
<tr class="separator:ga4ab9bffb692a40d648baa6a8cf133016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89961e44beacc500d789157792f98bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga89961e44beacc500d789157792f98bb9">_USART_STOP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga89961e44beacc500d789157792f98bb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART STOP bits [1] (in _USART_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga89961e44beacc500d789157792f98bb9">More...</a><br /></td></tr>
<tr class="separator:ga89961e44beacc500d789157792f98bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bdd28118c47424574a3e22650f5519c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5bdd28118c47424574a3e22650f5519c">_USART_ADD</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5bdd28118c47424574a3e22650f5519c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [3:0] (in _USART_CR4)  <a href="group___s_t_m8_t_l5_x.html#ga5bdd28118c47424574a3e22650f5519c">More...</a><br /></td></tr>
<tr class="separator:ga5bdd28118c47424574a3e22650f5519c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fd3fc1e49d1c1e7c15a78bb6b9415c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2fd3fc1e49d1c1e7c15a78bb6b9415c">_USART_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad2fd3fc1e49d1c1e7c15a78bb6b9415c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [0] (in _USART_CR4)  <a href="group___s_t_m8_t_l5_x.html#gad2fd3fc1e49d1c1e7c15a78bb6b9415c">More...</a><br /></td></tr>
<tr class="separator:gad2fd3fc1e49d1c1e7c15a78bb6b9415c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc7a30ead748ce3f37d75f8edf903b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3bc7a30ead748ce3f37d75f8edf903b3">_USART_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3bc7a30ead748ce3f37d75f8edf903b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [1] (in _USART_CR4)  <a href="group___s_t_m8_t_l5_x.html#ga3bc7a30ead748ce3f37d75f8edf903b3">More...</a><br /></td></tr>
<tr class="separator:ga3bc7a30ead748ce3f37d75f8edf903b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ed9aad2e463b6c0993b9300495d0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga45ed9aad2e463b6c0993b9300495d0c8">_USART_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga45ed9aad2e463b6c0993b9300495d0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [2] (in _USART_CR4)  <a href="group___s_t_m8_t_l5_x.html#ga45ed9aad2e463b6c0993b9300495d0c8">More...</a><br /></td></tr>
<tr class="separator:ga45ed9aad2e463b6c0993b9300495d0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa21773bf6f02bb9e2695ba3e80bc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaffa21773bf6f02bb9e2695ba3e80bc6a">_USART_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaffa21773bf6f02bb9e2695ba3e80bc6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [3] (in _USART_CR4)  <a href="group___s_t_m8_t_l5_x.html#gaffa21773bf6f02bb9e2695ba3e80bc6a">More...</a><br /></td></tr>
<tr class="separator:gaffa21773bf6f02bb9e2695ba3e80bc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc029d96eb787df8749eeadd0736e093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacc029d96eb787df8749eeadd0736e093">_WFE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_w_f_e__t.html">WFE_t</a>,      <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>)</td></tr>
<tr class="memdesc:gacc029d96eb787df8749eeadd0736e093"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#gacc029d96eb787df8749eeadd0736e093">More...</a><br /></td></tr>
<tr class="separator:gacc029d96eb787df8749eeadd0736e093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8529494e7a96b32d511b5211f7116ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8529494e7a96b32d511b5211f7116ef2">_WFE_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga8529494e7a96b32d511b5211f7116ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 1.  <a href="group___s_t_m8_t_l5_x.html#ga8529494e7a96b32d511b5211f7116ef2">More...</a><br /></td></tr>
<tr class="separator:ga8529494e7a96b32d511b5211f7116ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa362445098419126f12b0c3b3007b04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa362445098419126f12b0c3b3007b04e">_WFE_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaa362445098419126f12b0c3b3007b04e"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 2.  <a href="group___s_t_m8_t_l5_x.html#gaa362445098419126f12b0c3b3007b04e">More...</a><br /></td></tr>
<tr class="separator:gaa362445098419126f12b0c3b3007b04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44f0afab633ebf65ca2ac9360c61d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab44f0afab633ebf65ca2ac9360c61d93">_WFE_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x03)</td></tr>
<tr class="memdesc:gab44f0afab633ebf65ca2ac9360c61d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#gab44f0afab633ebf65ca2ac9360c61d93">More...</a><br /></td></tr>
<tr class="separator:gab44f0afab633ebf65ca2ac9360c61d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac600d5c3e7d52711a185e9b7ea36a94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac600d5c3e7d52711a185e9b7ea36a94e">_WFE_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac600d5c3e7d52711a185e9b7ea36a94e"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#gac600d5c3e7d52711a185e9b7ea36a94e">More...</a><br /></td></tr>
<tr class="separator:gac600d5c3e7d52711a185e9b7ea36a94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325760643ac2ed582f77e3295681570c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga325760643ac2ed582f77e3295681570c">_WFE_TIM2_EV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga325760643ac2ed582f77e3295681570c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 update, trigger or break event [0] (in _WFE_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga325760643ac2ed582f77e3295681570c">More...</a><br /></td></tr>
<tr class="separator:ga325760643ac2ed582f77e3295681570c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336f5e6196f2342f8d83435a0533361f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga336f5e6196f2342f8d83435a0533361f">_WFE_TIM2_EV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga336f5e6196f2342f8d83435a0533361f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 capture or compare event [0] (in _WFE_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga336f5e6196f2342f8d83435a0533361f">More...</a><br /></td></tr>
<tr class="separator:ga336f5e6196f2342f8d83435a0533361f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1859da0c6d21d5ac460af6248821934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf1859da0c6d21d5ac460af6248821934">_WFE_PXS_EV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf1859da0c6d21d5ac460af6248821934"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on proximity sense event [0] (in _WFE_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaf1859da0c6d21d5ac460af6248821934">More...</a><br /></td></tr>
<tr class="separator:gaf1859da0c6d21d5ac460af6248821934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab40d3e975f136c822af97fba0e17383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaab40d3e975f136c822af97fba0e17383">_WFE_EXTI_EV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaab40d3e975f136c822af97fba0e17383"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 0 of all ports event [0] (in _WFE_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaab40d3e975f136c822af97fba0e17383">More...</a><br /></td></tr>
<tr class="separator:gaab40d3e975f136c822af97fba0e17383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68292b99688b092221770af19e70e0d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga68292b99688b092221770af19e70e0d7">_WFE_EXTI_EV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga68292b99688b092221770af19e70e0d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 1 of all ports event [0] (in _WFE_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga68292b99688b092221770af19e70e0d7">More...</a><br /></td></tr>
<tr class="separator:ga68292b99688b092221770af19e70e0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64a04320ac7e46fa1aa37b4e7fbd985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad64a04320ac7e46fa1aa37b4e7fbd985">_WFE_EXTI_EV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad64a04320ac7e46fa1aa37b4e7fbd985"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 2 of all ports event [0] (in _WFE_CR1)  <a href="group___s_t_m8_t_l5_x.html#gad64a04320ac7e46fa1aa37b4e7fbd985">More...</a><br /></td></tr>
<tr class="separator:gad64a04320ac7e46fa1aa37b4e7fbd985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff6e4073a4a3a48a3b32865bf155b8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaff6e4073a4a3a48a3b32865bf155b8e0">_WFE_EXTI_EV3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaff6e4073a4a3a48a3b32865bf155b8e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 3 of all ports event [0] (in _WFE_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaff6e4073a4a3a48a3b32865bf155b8e0">More...</a><br /></td></tr>
<tr class="separator:gaff6e4073a4a3a48a3b32865bf155b8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34bdcf9d1788070ea3bcf3c3f1a7aeb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga34bdcf9d1788070ea3bcf3c3f1a7aeb7">_WFE_EXTI_EV4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga34bdcf9d1788070ea3bcf3c3f1a7aeb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 4 of all ports event [0] (in _WFE_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga34bdcf9d1788070ea3bcf3c3f1a7aeb7">More...</a><br /></td></tr>
<tr class="separator:ga34bdcf9d1788070ea3bcf3c3f1a7aeb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0aeee55e4ae607319a903476ebeb2c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab0aeee55e4ae607319a903476ebeb2c8">_WFE_EXTI_EV5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab0aeee55e4ae607319a903476ebeb2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 5 of all ports event [0] (in _WFE_CR1)  <a href="group___s_t_m8_t_l5_x.html#gab0aeee55e4ae607319a903476ebeb2c8">More...</a><br /></td></tr>
<tr class="separator:gab0aeee55e4ae607319a903476ebeb2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cbd6f4ef2086a9a5593382f86ea3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga17cbd6f4ef2086a9a5593382f86ea3e5">_WFE_EXTI_EV6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga17cbd6f4ef2086a9a5593382f86ea3e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 6 of all ports event [0] (in _WFE_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga17cbd6f4ef2086a9a5593382f86ea3e5">More...</a><br /></td></tr>
<tr class="separator:ga17cbd6f4ef2086a9a5593382f86ea3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0bcd704acdb827aae365ec27a582c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae0bcd704acdb827aae365ec27a582c22">_WFE_EXTI_EV7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae0bcd704acdb827aae365ec27a582c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 7 of all ports event [0] (in _WFE_CR1)  <a href="group___s_t_m8_t_l5_x.html#gae0bcd704acdb827aae365ec27a582c22">More...</a><br /></td></tr>
<tr class="separator:gae0bcd704acdb827aae365ec27a582c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c5e42802c4d39c722d27f7eb03c0fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae8c5e42802c4d39c722d27f7eb03c0fd">_WFE_EXTI_EVB</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae8c5e42802c4d39c722d27f7eb03c0fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on port B event [0] (in _WFE_CR1)  <a href="group___s_t_m8_t_l5_x.html#gae8c5e42802c4d39c722d27f7eb03c0fd">More...</a><br /></td></tr>
<tr class="separator:gae8c5e42802c4d39c722d27f7eb03c0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga330c2647fda1281d65ccd295a4730590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga330c2647fda1281d65ccd295a4730590">_WFE_EXTI_EVD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga330c2647fda1281d65ccd295a4730590"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on port D event [0] (in _WFE_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga330c2647fda1281d65ccd295a4730590">More...</a><br /></td></tr>
<tr class="separator:ga330c2647fda1281d65ccd295a4730590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0a6ebdd503a9d2a226b262ea8e063b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6a0a6ebdd503a9d2a226b262ea8e063b">_TIM2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m2__3__t.html">TIM2_3_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>)</td></tr>
<tr class="memdesc:ga6a0a6ebdd503a9d2a226b262ea8e063b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga6a0a6ebdd503a9d2a226b262ea8e063b">More...</a><br /></td></tr>
<tr class="separator:ga6a0a6ebdd503a9d2a226b262ea8e063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259ff2028d576b62fb2f65de582dd10f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga259ff2028d576b62fb2f65de582dd10f">_TIM2_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga259ff2028d576b62fb2f65de582dd10f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 control register 1.  <a href="group___s_t_m8_t_l5_x.html#ga259ff2028d576b62fb2f65de582dd10f">More...</a><br /></td></tr>
<tr class="separator:ga259ff2028d576b62fb2f65de582dd10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92755f0f3aff3ddde2623d89f5565989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga92755f0f3aff3ddde2623d89f5565989">_TIM2_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga92755f0f3aff3ddde2623d89f5565989"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 control register 2.  <a href="group___s_t_m8_t_l5_x.html#ga92755f0f3aff3ddde2623d89f5565989">More...</a><br /></td></tr>
<tr class="separator:ga92755f0f3aff3ddde2623d89f5565989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c702b8975dd4bb057218cb4e207ac48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5c702b8975dd4bb057218cb4e207ac48">_TIM2_SMCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga5c702b8975dd4bb057218cb4e207ac48"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Slave mode control register.  <a href="group___s_t_m8_t_l5_x.html#ga5c702b8975dd4bb057218cb4e207ac48">More...</a><br /></td></tr>
<tr class="separator:ga5c702b8975dd4bb057218cb4e207ac48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295aa37fcaf14be3b0bcbf86cef394ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga295aa37fcaf14be3b0bcbf86cef394ec">_TIM2_ETR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga295aa37fcaf14be3b0bcbf86cef394ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger register.  <a href="group___s_t_m8_t_l5_x.html#ga295aa37fcaf14be3b0bcbf86cef394ec">More...</a><br /></td></tr>
<tr class="separator:ga295aa37fcaf14be3b0bcbf86cef394ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db0bff36d08f4d61ac8908896310fc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5db0bff36d08f4d61ac8908896310fc2">_TIM2_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga5db0bff36d08f4d61ac8908896310fc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 interrupt enable register.  <a href="group___s_t_m8_t_l5_x.html#ga5db0bff36d08f4d61ac8908896310fc2">More...</a><br /></td></tr>
<tr class="separator:ga5db0bff36d08f4d61ac8908896310fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086ab0027ced0aecf235f8b3ff687240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga086ab0027ced0aecf235f8b3ff687240">_TIM2_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga086ab0027ced0aecf235f8b3ff687240"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 1.  <a href="group___s_t_m8_t_l5_x.html#ga086ab0027ced0aecf235f8b3ff687240">More...</a><br /></td></tr>
<tr class="separator:ga086ab0027ced0aecf235f8b3ff687240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98846caaf5051f3c41f004e3d3a2765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab98846caaf5051f3c41f004e3d3a2765">_TIM2_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gab98846caaf5051f3c41f004e3d3a2765"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 2.  <a href="group___s_t_m8_t_l5_x.html#gab98846caaf5051f3c41f004e3d3a2765">More...</a><br /></td></tr>
<tr class="separator:gab98846caaf5051f3c41f004e3d3a2765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84afe2e3ed990fbbd3e46aff3102085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae84afe2e3ed990fbbd3e46aff3102085">_TIM2_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gae84afe2e3ed990fbbd3e46aff3102085"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Event generation register.  <a href="group___s_t_m8_t_l5_x.html#gae84afe2e3ed990fbbd3e46aff3102085">More...</a><br /></td></tr>
<tr class="separator:gae84afe2e3ed990fbbd3e46aff3102085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286474ac74d8c46a6a1e24f457e7ea69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga286474ac74d8c46a6a1e24f457e7ea69">_TIM2_CCMR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga286474ac74d8c46a6a1e24f457e7ea69"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 1.  <a href="group___s_t_m8_t_l5_x.html#ga286474ac74d8c46a6a1e24f457e7ea69">More...</a><br /></td></tr>
<tr class="separator:ga286474ac74d8c46a6a1e24f457e7ea69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163e32eacbda611a1cd4bbd25d6b3ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga163e32eacbda611a1cd4bbd25d6b3ed4">_TIM2_CCMR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga163e32eacbda611a1cd4bbd25d6b3ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 2.  <a href="group___s_t_m8_t_l5_x.html#ga163e32eacbda611a1cd4bbd25d6b3ed4">More...</a><br /></td></tr>
<tr class="separator:ga163e32eacbda611a1cd4bbd25d6b3ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f076ff80f1cefa4ebe006805475a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf4f076ff80f1cefa4ebe006805475a1b">_TIM2_CCER1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gaf4f076ff80f1cefa4ebe006805475a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare enable register 1.  <a href="group___s_t_m8_t_l5_x.html#gaf4f076ff80f1cefa4ebe006805475a1b">More...</a><br /></td></tr>
<tr class="separator:gaf4f076ff80f1cefa4ebe006805475a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad088902b227c5e0ea66b534917900c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad088902b227c5e0ea66b534917900c58">_TIM2_CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gad088902b227c5e0ea66b534917900c58"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register high byte.  <a href="group___s_t_m8_t_l5_x.html#gad088902b227c5e0ea66b534917900c58">More...</a><br /></td></tr>
<tr class="separator:gad088902b227c5e0ea66b534917900c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de76a27d9f851cdef1874e594dc0729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8de76a27d9f851cdef1874e594dc0729">_TIM2_CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga8de76a27d9f851cdef1874e594dc0729"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register low byte.  <a href="group___s_t_m8_t_l5_x.html#ga8de76a27d9f851cdef1874e594dc0729">More...</a><br /></td></tr>
<tr class="separator:ga8de76a27d9f851cdef1874e594dc0729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ac311914213e0346adb82d72e66cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga43ac311914213e0346adb82d72e66cd9">_TIM2_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga43ac311914213e0346adb82d72e66cd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 clock prescaler register.  <a href="group___s_t_m8_t_l5_x.html#ga43ac311914213e0346adb82d72e66cd9">More...</a><br /></td></tr>
<tr class="separator:ga43ac311914213e0346adb82d72e66cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6557578ddcf9a7d6b3336fd11ce68b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad6557578ddcf9a7d6b3336fd11ce68b7">_TIM2_ARRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:gad6557578ddcf9a7d6b3336fd11ce68b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register high byte.  <a href="group___s_t_m8_t_l5_x.html#gad6557578ddcf9a7d6b3336fd11ce68b7">More...</a><br /></td></tr>
<tr class="separator:gad6557578ddcf9a7d6b3336fd11ce68b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b366186cfa83bf1b39eecca607e1092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6b366186cfa83bf1b39eecca607e1092">_TIM2_ARRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga6b366186cfa83bf1b39eecca607e1092"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register low byte.  <a href="group___s_t_m8_t_l5_x.html#ga6b366186cfa83bf1b39eecca607e1092">More...</a><br /></td></tr>
<tr class="separator:ga6b366186cfa83bf1b39eecca607e1092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca425c741ad29ec4228bc7f15fb203cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaca425c741ad29ec4228bc7f15fb203cc">_TIM2_CCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:gaca425c741ad29ec4228bc7f15fb203cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 high byte.  <a href="group___s_t_m8_t_l5_x.html#gaca425c741ad29ec4228bc7f15fb203cc">More...</a><br /></td></tr>
<tr class="separator:gaca425c741ad29ec4228bc7f15fb203cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59c0e55382db47c8c958688036a50a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad59c0e55382db47c8c958688036a50a7">_TIM2_CCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:gad59c0e55382db47c8c958688036a50a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 low byte.  <a href="group___s_t_m8_t_l5_x.html#gad59c0e55382db47c8c958688036a50a7">More...</a><br /></td></tr>
<tr class="separator:gad59c0e55382db47c8c958688036a50a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d67a0d3d61549e2bf55f6bff441eab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2d67a0d3d61549e2bf55f6bff441eab5">_TIM2_CCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga2d67a0d3d61549e2bf55f6bff441eab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga2d67a0d3d61549e2bf55f6bff441eab5">More...</a><br /></td></tr>
<tr class="separator:ga2d67a0d3d61549e2bf55f6bff441eab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fb42f2cc04ceb0e43c57a0eb678222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8fb42f2cc04ceb0e43c57a0eb678222">_TIM2_CCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:gac8fb42f2cc04ceb0e43c57a0eb678222"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 low byte.  <a href="group___s_t_m8_t_l5_x.html#gac8fb42f2cc04ceb0e43c57a0eb678222">More...</a><br /></td></tr>
<tr class="separator:gac8fb42f2cc04ceb0e43c57a0eb678222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119594770aaaeb938f2933edd26d1a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga119594770aaaeb938f2933edd26d1a2d">_TIM2_BKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:ga119594770aaaeb938f2933edd26d1a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Break register.  <a href="group___s_t_m8_t_l5_x.html#ga119594770aaaeb938f2933edd26d1a2d">More...</a><br /></td></tr>
<tr class="separator:ga119594770aaaeb938f2933edd26d1a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b1f3bf2ed80fcb1699133d506a95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaea5b1f3bf2ed80fcb1699133d506a95e">_TIM2_OISR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x15)</td></tr>
<tr class="memdesc:gaea5b1f3bf2ed80fcb1699133d506a95e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output idle state register.  <a href="group___s_t_m8_t_l5_x.html#gaea5b1f3bf2ed80fcb1699133d506a95e">More...</a><br /></td></tr>
<tr class="separator:gaea5b1f3bf2ed80fcb1699133d506a95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd257efd4630bea294ceb69be8a9c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3fd257efd4630bea294ceb69be8a9c95">_TIM2_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3fd257efd4630bea294ceb69be8a9c95"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 control register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga3fd257efd4630bea294ceb69be8a9c95">More...</a><br /></td></tr>
<tr class="separator:ga3fd257efd4630bea294ceb69be8a9c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bdf4062e8e955c88b15773c48ff198b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2bdf4062e8e955c88b15773c48ff198b">_TIM2_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2bdf4062e8e955c88b15773c48ff198b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 control register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga2bdf4062e8e955c88b15773c48ff198b">More...</a><br /></td></tr>
<tr class="separator:ga2bdf4062e8e955c88b15773c48ff198b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3dd020a9019cde352e01e16de2e5637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad3dd020a9019cde352e01e16de2e5637">_TIM2_SMCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad3dd020a9019cde352e01e16de2e5637"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Slave mode control register reset value.  <a href="group___s_t_m8_t_l5_x.html#gad3dd020a9019cde352e01e16de2e5637">More...</a><br /></td></tr>
<tr class="separator:gad3dd020a9019cde352e01e16de2e5637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe26749012691cc3333286acc420ae3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafe26749012691cc3333286acc420ae3d">_TIM2_ETR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafe26749012691cc3333286acc420ae3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger register reset value.  <a href="group___s_t_m8_t_l5_x.html#gafe26749012691cc3333286acc420ae3d">More...</a><br /></td></tr>
<tr class="separator:gafe26749012691cc3333286acc420ae3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a610d5292dd04abed7de2f6fc5c804a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a610d5292dd04abed7de2f6fc5c804a">_TIM2_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0a610d5292dd04abed7de2f6fc5c804a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 interrupt enable register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga0a610d5292dd04abed7de2f6fc5c804a">More...</a><br /></td></tr>
<tr class="separator:ga0a610d5292dd04abed7de2f6fc5c804a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d9a5ad8c582f401afd6712277714dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga48d9a5ad8c582f401afd6712277714dd">_TIM2_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga48d9a5ad8c582f401afd6712277714dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga48d9a5ad8c582f401afd6712277714dd">More...</a><br /></td></tr>
<tr class="separator:ga48d9a5ad8c582f401afd6712277714dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd56e7836e5986613b08c311209aa048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacd56e7836e5986613b08c311209aa048">_TIM2_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacd56e7836e5986613b08c311209aa048"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#gacd56e7836e5986613b08c311209aa048">More...</a><br /></td></tr>
<tr class="separator:gacd56e7836e5986613b08c311209aa048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f55252472e1149bc1556b879a530db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f55252472e1149bc1556b879a530db0">_TIM2_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1f55252472e1149bc1556b879a530db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Event generation register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga1f55252472e1149bc1556b879a530db0">More...</a><br /></td></tr>
<tr class="separator:ga1f55252472e1149bc1556b879a530db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae562fb9eb8d258557dbc398ac196728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaae562fb9eb8d258557dbc398ac196728">_TIM2_CCMR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaae562fb9eb8d258557dbc398ac196728"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#gaae562fb9eb8d258557dbc398ac196728">More...</a><br /></td></tr>
<tr class="separator:gaae562fb9eb8d258557dbc398ac196728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09798015a68ecbc5b5f057cfa9268d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga09798015a68ecbc5b5f057cfa9268d62">_TIM2_CCMR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga09798015a68ecbc5b5f057cfa9268d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga09798015a68ecbc5b5f057cfa9268d62">More...</a><br /></td></tr>
<tr class="separator:ga09798015a68ecbc5b5f057cfa9268d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da3ff9d87075fd1b11d4c43e182a110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4da3ff9d87075fd1b11d4c43e182a110">_TIM2_CCER1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4da3ff9d87075fd1b11d4c43e182a110"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare enable register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga4da3ff9d87075fd1b11d4c43e182a110">More...</a><br /></td></tr>
<tr class="separator:ga4da3ff9d87075fd1b11d4c43e182a110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80aaf76548b5b529c76de7ce93b0a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf80aaf76548b5b529c76de7ce93b0a03">_TIM2_CNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf80aaf76548b5b529c76de7ce93b0a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gaf80aaf76548b5b529c76de7ce93b0a03">More...</a><br /></td></tr>
<tr class="separator:gaf80aaf76548b5b529c76de7ce93b0a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2bfe06586787c41fe1596fbf4aeaf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1c2bfe06586787c41fe1596fbf4aeaf0">_TIM2_CNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1c2bfe06586787c41fe1596fbf4aeaf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga1c2bfe06586787c41fe1596fbf4aeaf0">More...</a><br /></td></tr>
<tr class="separator:ga1c2bfe06586787c41fe1596fbf4aeaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d4fe296823929c8e0d8e42f79f8337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8d4fe296823929c8e0d8e42f79f8337">_TIM2_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac8d4fe296823929c8e0d8e42f79f8337"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 clock prescaler register reset value.  <a href="group___s_t_m8_t_l5_x.html#gac8d4fe296823929c8e0d8e42f79f8337">More...</a><br /></td></tr>
<tr class="separator:gac8d4fe296823929c8e0d8e42f79f8337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a77d688b906af5fca8e2db58df5ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga23a77d688b906af5fca8e2db58df5ea1">_TIM2_ARRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga23a77d688b906af5fca8e2db58df5ea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga23a77d688b906af5fca8e2db58df5ea1">More...</a><br /></td></tr>
<tr class="separator:ga23a77d688b906af5fca8e2db58df5ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48df2e2a993a1d74dfdbb302c4b816ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga48df2e2a993a1d74dfdbb302c4b816ee">_TIM2_ARRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga48df2e2a993a1d74dfdbb302c4b816ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga48df2e2a993a1d74dfdbb302c4b816ee">More...</a><br /></td></tr>
<tr class="separator:ga48df2e2a993a1d74dfdbb302c4b816ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96818889d661a0a3df9359f3873f2e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf96818889d661a0a3df9359f3873f2e9">_TIM2_RCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf96818889d661a0a3df9359f3873f2e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Repetition counter reset value.  <a href="group___s_t_m8_t_l5_x.html#gaf96818889d661a0a3df9359f3873f2e9">More...</a><br /></td></tr>
<tr class="separator:gaf96818889d661a0a3df9359f3873f2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ee81caa1bf6619048160b0a72e9ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad3ee81caa1bf6619048160b0a72e9ab7">_TIM2_CCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad3ee81caa1bf6619048160b0a72e9ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gad3ee81caa1bf6619048160b0a72e9ab7">More...</a><br /></td></tr>
<tr class="separator:gad3ee81caa1bf6619048160b0a72e9ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d7d0ca72818b15dead92db1969b2338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8d7d0ca72818b15dead92db1969b2338">_TIM2_CCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8d7d0ca72818b15dead92db1969b2338"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga8d7d0ca72818b15dead92db1969b2338">More...</a><br /></td></tr>
<tr class="separator:ga8d7d0ca72818b15dead92db1969b2338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d007d28375d64296ecd236e7eb429f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa1d007d28375d64296ecd236e7eb429f">_TIM2_CCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa1d007d28375d64296ecd236e7eb429f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gaa1d007d28375d64296ecd236e7eb429f">More...</a><br /></td></tr>
<tr class="separator:gaa1d007d28375d64296ecd236e7eb429f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1b934ed7abb6ca2e71a409b6edb94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad1b934ed7abb6ca2e71a409b6edb94d">_TIM2_CCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaad1b934ed7abb6ca2e71a409b6edb94d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gaad1b934ed7abb6ca2e71a409b6edb94d">More...</a><br /></td></tr>
<tr class="separator:gaad1b934ed7abb6ca2e71a409b6edb94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c9437ec23a4507d8f3605ddcadf4d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga96c9437ec23a4507d8f3605ddcadf4d6">_TIM2_BKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga96c9437ec23a4507d8f3605ddcadf4d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Break register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga96c9437ec23a4507d8f3605ddcadf4d6">More...</a><br /></td></tr>
<tr class="separator:ga96c9437ec23a4507d8f3605ddcadf4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c54a2c75a4b05b0427e3b31e7e6cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga59c54a2c75a4b05b0427e3b31e7e6cb3">_TIM2_OISR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga59c54a2c75a4b05b0427e3b31e7e6cb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output idle state register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga59c54a2c75a4b05b0427e3b31e7e6cb3">More...</a><br /></td></tr>
<tr class="separator:ga59c54a2c75a4b05b0427e3b31e7e6cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d0d54d3db419428ce9487555ec39a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4d0d54d3db419428ce9487555ec39a86">_TIM2_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4d0d54d3db419428ce9487555ec39a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Counter enable [0] (in _TIM2_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga4d0d54d3db419428ce9487555ec39a86">More...</a><br /></td></tr>
<tr class="separator:ga4d0d54d3db419428ce9487555ec39a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga488ad93313916680e3367217c8a76146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga488ad93313916680e3367217c8a76146">_TIM2_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga488ad93313916680e3367217c8a76146"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update disable [0] (in _TIM2_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga488ad93313916680e3367217c8a76146">More...</a><br /></td></tr>
<tr class="separator:ga488ad93313916680e3367217c8a76146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6acc91ac1d081ce0729457f87c48ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2c6acc91ac1d081ce0729457f87c48ea">_TIM2_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2c6acc91ac1d081ce0729457f87c48ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update request source [0] (in _TIM2_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga2c6acc91ac1d081ce0729457f87c48ea">More...</a><br /></td></tr>
<tr class="separator:ga2c6acc91ac1d081ce0729457f87c48ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb0fbb1fc52a314d983cf9f3ae2def9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabdb0fbb1fc52a314d983cf9f3ae2def9">_TIM2_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabdb0fbb1fc52a314d983cf9f3ae2def9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 One-pulse mode [0] (in _TIM2_CR1)  <a href="group___s_t_m8_t_l5_x.html#gabdb0fbb1fc52a314d983cf9f3ae2def9">More...</a><br /></td></tr>
<tr class="separator:gabdb0fbb1fc52a314d983cf9f3ae2def9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe35859bed4a0c883367628fdf61c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0fe35859bed4a0c883367628fdf61c9e">_TIM2_DIR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0fe35859bed4a0c883367628fdf61c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Direction [0] (in _TIM2_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga0fe35859bed4a0c883367628fdf61c9e">More...</a><br /></td></tr>
<tr class="separator:ga0fe35859bed4a0c883367628fdf61c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65974f8c815ad46930cc9715d206995e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga65974f8c815ad46930cc9715d206995e">_TIM2_CMS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga65974f8c815ad46930cc9715d206995e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Center-aligned Mode Selection [0:1] (in _TIM2_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga65974f8c815ad46930cc9715d206995e">More...</a><br /></td></tr>
<tr class="separator:ga65974f8c815ad46930cc9715d206995e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3c394cfeb60e05f9f1cd7f1aa8c9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaed3c394cfeb60e05f9f1cd7f1aa8c9f6">_TIM2_CMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaed3c394cfeb60e05f9f1cd7f1aa8c9f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Center-aligned Mode Selection [0] (in _TIM2_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaed3c394cfeb60e05f9f1cd7f1aa8c9f6">More...</a><br /></td></tr>
<tr class="separator:gaed3c394cfeb60e05f9f1cd7f1aa8c9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7ed1fe5ba65af01cf7331eea95e952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaac7ed1fe5ba65af01cf7331eea95e952">_TIM2_CMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaac7ed1fe5ba65af01cf7331eea95e952"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Center-aligned Mode Selection [1] (in _TIM2_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaac7ed1fe5ba65af01cf7331eea95e952">More...</a><br /></td></tr>
<tr class="separator:gaac7ed1fe5ba65af01cf7331eea95e952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044541cbe466002090107ec9ab24ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2044541cbe466002090107ec9ab24ccb">_TIM2_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2044541cbe466002090107ec9ab24ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Auto-reload preload enable [0] (in _TIM2_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga2044541cbe466002090107ec9ab24ccb">More...</a><br /></td></tr>
<tr class="separator:ga2044541cbe466002090107ec9ab24ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2744f261f016a13bd9acb3589bd24427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2744f261f016a13bd9acb3589bd24427">_TIM2_MMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2744f261f016a13bd9acb3589bd24427"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Master mode selection [2:0] (in _TIM2_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga2744f261f016a13bd9acb3589bd24427">More...</a><br /></td></tr>
<tr class="separator:ga2744f261f016a13bd9acb3589bd24427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476db6a7b3805e6f46926c8d77c3ab5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga476db6a7b3805e6f46926c8d77c3ab5e">_TIM2_MMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga476db6a7b3805e6f46926c8d77c3ab5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Master mode selection [0] (in _TIM2_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga476db6a7b3805e6f46926c8d77c3ab5e">More...</a><br /></td></tr>
<tr class="separator:ga476db6a7b3805e6f46926c8d77c3ab5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ff2744f7fb2288e4bd42b8c65d4596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga50ff2744f7fb2288e4bd42b8c65d4596">_TIM2_MMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga50ff2744f7fb2288e4bd42b8c65d4596"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Master mode selection [1] (in _TIM2_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga50ff2744f7fb2288e4bd42b8c65d4596">More...</a><br /></td></tr>
<tr class="separator:ga50ff2744f7fb2288e4bd42b8c65d4596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae719a3858fff0109589ae112ffeb7636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae719a3858fff0109589ae112ffeb7636">_TIM2_MMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae719a3858fff0109589ae112ffeb7636"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Master mode selection [2] (in _TIM2_CR2)  <a href="group___s_t_m8_t_l5_x.html#gae719a3858fff0109589ae112ffeb7636">More...</a><br /></td></tr>
<tr class="separator:gae719a3858fff0109589ae112ffeb7636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94284f8b4658986c2f43848934f82283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga94284f8b4658986c2f43848934f82283">_TIM2_SMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga94284f8b4658986c2f43848934f82283"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Clock/trigger/slave mode selection [2:0] (in _TIM2_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga94284f8b4658986c2f43848934f82283">More...</a><br /></td></tr>
<tr class="separator:ga94284f8b4658986c2f43848934f82283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3814b890ad42f2fd86d1672fb580a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafd3814b890ad42f2fd86d1672fb580a6">_TIM2_SMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafd3814b890ad42f2fd86d1672fb580a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Clock/trigger/slave mode selection [0] (in _TIM2_SMCR)  <a href="group___s_t_m8_t_l5_x.html#gafd3814b890ad42f2fd86d1672fb580a6">More...</a><br /></td></tr>
<tr class="separator:gafd3814b890ad42f2fd86d1672fb580a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab02d3cb283c51255e8820c237438084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaab02d3cb283c51255e8820c237438084">_TIM2_SMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaab02d3cb283c51255e8820c237438084"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Clock/trigger/slave mode selection [1] (in _TIM2_SMCR)  <a href="group___s_t_m8_t_l5_x.html#gaab02d3cb283c51255e8820c237438084">More...</a><br /></td></tr>
<tr class="separator:gaab02d3cb283c51255e8820c237438084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d8fc1163da4912b07243457ad67fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga40d8fc1163da4912b07243457ad67fc6">_TIM2_SMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga40d8fc1163da4912b07243457ad67fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Clock/trigger/slave mode selection [2] (in _TIM2_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga40d8fc1163da4912b07243457ad67fc6">More...</a><br /></td></tr>
<tr class="separator:ga40d8fc1163da4912b07243457ad67fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef29604f9904b05ca9421dd3f88696a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6ef29604f9904b05ca9421dd3f88696a">_TIM2_TS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6ef29604f9904b05ca9421dd3f88696a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Trigger selection [2:0] (in _TIM2_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga6ef29604f9904b05ca9421dd3f88696a">More...</a><br /></td></tr>
<tr class="separator:ga6ef29604f9904b05ca9421dd3f88696a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18f4d5ab6db763ddd5f2d08f7477fd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf18f4d5ab6db763ddd5f2d08f7477fd4">_TIM2_TS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaf18f4d5ab6db763ddd5f2d08f7477fd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Trigger selection [0] (in _TIM2_SMCR)  <a href="group___s_t_m8_t_l5_x.html#gaf18f4d5ab6db763ddd5f2d08f7477fd4">More...</a><br /></td></tr>
<tr class="separator:gaf18f4d5ab6db763ddd5f2d08f7477fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2a71b392e22b6a62c739a0be270cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabb2a71b392e22b6a62c739a0be270cbd">_TIM2_TS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabb2a71b392e22b6a62c739a0be270cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Trigger selection [1] (in _TIM2_SMCR)  <a href="group___s_t_m8_t_l5_x.html#gabb2a71b392e22b6a62c739a0be270cbd">More...</a><br /></td></tr>
<tr class="separator:gabb2a71b392e22b6a62c739a0be270cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4993874591bb56ddf2910d713cc6adc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4993874591bb56ddf2910d713cc6adc9">_TIM2_TS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4993874591bb56ddf2910d713cc6adc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Trigger selection [2] (in _TIM2_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga4993874591bb56ddf2910d713cc6adc9">More...</a><br /></td></tr>
<tr class="separator:ga4993874591bb56ddf2910d713cc6adc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b82ebd67e672d8dbc939d7150786cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0b82ebd67e672d8dbc939d7150786cf9">_TIM2_MSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga0b82ebd67e672d8dbc939d7150786cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Master/slave mode [0] (in _TIM2_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga0b82ebd67e672d8dbc939d7150786cf9">More...</a><br /></td></tr>
<tr class="separator:ga0b82ebd67e672d8dbc939d7150786cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37046fa16df23621cc0f582ce2609715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga37046fa16df23621cc0f582ce2609715">_TIM2_ETF</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga37046fa16df23621cc0f582ce2609715"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger filter [3:0] (in _TIM2_ETR)  <a href="group___s_t_m8_t_l5_x.html#ga37046fa16df23621cc0f582ce2609715">More...</a><br /></td></tr>
<tr class="separator:ga37046fa16df23621cc0f582ce2609715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f654695220985a81e48a5291b5274c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7f654695220985a81e48a5291b5274c2">_TIM2_ETF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7f654695220985a81e48a5291b5274c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger filter [0] (in _TIM2_ETR)  <a href="group___s_t_m8_t_l5_x.html#ga7f654695220985a81e48a5291b5274c2">More...</a><br /></td></tr>
<tr class="separator:ga7f654695220985a81e48a5291b5274c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1a9f1cc93a4de0c6505851a8692705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e1a9f1cc93a4de0c6505851a8692705">_TIM2_ETF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7e1a9f1cc93a4de0c6505851a8692705"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger filter [1] (in _TIM2_ETR)  <a href="group___s_t_m8_t_l5_x.html#ga7e1a9f1cc93a4de0c6505851a8692705">More...</a><br /></td></tr>
<tr class="separator:ga7e1a9f1cc93a4de0c6505851a8692705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1489acc6efb3b21452a74a56648ca9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1489acc6efb3b21452a74a56648ca9d2">_TIM2_ETF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1489acc6efb3b21452a74a56648ca9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger filter [2] (in _TIM2_ETR)  <a href="group___s_t_m8_t_l5_x.html#ga1489acc6efb3b21452a74a56648ca9d2">More...</a><br /></td></tr>
<tr class="separator:ga1489acc6efb3b21452a74a56648ca9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270ed56019b12d376aab2012ee113c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga270ed56019b12d376aab2012ee113c3c">_TIM2_ETF3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga270ed56019b12d376aab2012ee113c3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger filter [3] (in _TIM2_ETR)  <a href="group___s_t_m8_t_l5_x.html#ga270ed56019b12d376aab2012ee113c3c">More...</a><br /></td></tr>
<tr class="separator:ga270ed56019b12d376aab2012ee113c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0818e00ed4aeac4c205bbd9c66148e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gade0818e00ed4aeac4c205bbd9c66148e">_TIM2_ETPS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gade0818e00ed4aeac4c205bbd9c66148e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger prescaler [1:0] (in _TIM2_ETR)  <a href="group___s_t_m8_t_l5_x.html#gade0818e00ed4aeac4c205bbd9c66148e">More...</a><br /></td></tr>
<tr class="separator:gade0818e00ed4aeac4c205bbd9c66148e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac363f35d1349a127e30eeada9f9e3770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac363f35d1349a127e30eeada9f9e3770">_TIM2_ETPS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac363f35d1349a127e30eeada9f9e3770"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger prescaler [0] (in _TIM2_ETR)  <a href="group___s_t_m8_t_l5_x.html#gac363f35d1349a127e30eeada9f9e3770">More...</a><br /></td></tr>
<tr class="separator:gac363f35d1349a127e30eeada9f9e3770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1958d6a3ffcfe9967d0a8059a4f00b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1958d6a3ffcfe9967d0a8059a4f00b2f">_TIM2_ETPS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1958d6a3ffcfe9967d0a8059a4f00b2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger prescaler [1] (in _TIM2_ETR)  <a href="group___s_t_m8_t_l5_x.html#ga1958d6a3ffcfe9967d0a8059a4f00b2f">More...</a><br /></td></tr>
<tr class="separator:ga1958d6a3ffcfe9967d0a8059a4f00b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga335122e8d88ea1f875603da9f764a64e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga335122e8d88ea1f875603da9f764a64e">_TIM2_ECE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga335122e8d88ea1f875603da9f764a64e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External clock enable [0] (in _TIM2_ETR)  <a href="group___s_t_m8_t_l5_x.html#ga335122e8d88ea1f875603da9f764a64e">More...</a><br /></td></tr>
<tr class="separator:ga335122e8d88ea1f875603da9f764a64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa42cb92a5868024b52371ab113b4b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafa42cb92a5868024b52371ab113b4b68">_TIM2_ETP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gafa42cb92a5868024b52371ab113b4b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger polarity [0] (in _TIM2_ETR)  <a href="group___s_t_m8_t_l5_x.html#gafa42cb92a5868024b52371ab113b4b68">More...</a><br /></td></tr>
<tr class="separator:gafa42cb92a5868024b52371ab113b4b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5382e3368a17c164079e4a991aa2a679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5382e3368a17c164079e4a991aa2a679">_TIM2_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5382e3368a17c164079e4a991aa2a679"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update interrupt enable [0] (in _TIM2_IER)  <a href="group___s_t_m8_t_l5_x.html#ga5382e3368a17c164079e4a991aa2a679">More...</a><br /></td></tr>
<tr class="separator:ga5382e3368a17c164079e4a991aa2a679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a0d687d3894ea6b2cd0c032e76806e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga92a0d687d3894ea6b2cd0c032e76806e">_TIM2_CC1IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga92a0d687d3894ea6b2cd0c032e76806e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 interrupt enable [0] (in _TIM2_IER)  <a href="group___s_t_m8_t_l5_x.html#ga92a0d687d3894ea6b2cd0c032e76806e">More...</a><br /></td></tr>
<tr class="separator:ga92a0d687d3894ea6b2cd0c032e76806e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c07b080b18f9c3d80a9e7a79ad716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeb0c07b080b18f9c3d80a9e7a79ad716">_TIM2_CC2IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaeb0c07b080b18f9c3d80a9e7a79ad716"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 interrupt enable [0] (in _TIM2_IER)  <a href="group___s_t_m8_t_l5_x.html#gaeb0c07b080b18f9c3d80a9e7a79ad716">More...</a><br /></td></tr>
<tr class="separator:gaeb0c07b080b18f9c3d80a9e7a79ad716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c7f0afb8794f05255ee7d9c46ce913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga35c7f0afb8794f05255ee7d9c46ce913">_TIM2_TIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga35c7f0afb8794f05255ee7d9c46ce913"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Trigger interrupt enable [0] (in _TIM2_IER)  <a href="group___s_t_m8_t_l5_x.html#ga35c7f0afb8794f05255ee7d9c46ce913">More...</a><br /></td></tr>
<tr class="separator:ga35c7f0afb8794f05255ee7d9c46ce913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac423a5ba524193cd8af985fa2d778931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac423a5ba524193cd8af985fa2d778931">_TIM2_BIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac423a5ba524193cd8af985fa2d778931"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Break interrupt enable [0] (in _TIM2_IER)  <a href="group___s_t_m8_t_l5_x.html#gac423a5ba524193cd8af985fa2d778931">More...</a><br /></td></tr>
<tr class="separator:gac423a5ba524193cd8af985fa2d778931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab335b7c6e170360ccb59f24c06c0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5ab335b7c6e170360ccb59f24c06c0be">_TIM2_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5ab335b7c6e170360ccb59f24c06c0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update interrupt flag [0] (in _TIM2_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga5ab335b7c6e170360ccb59f24c06c0be">More...</a><br /></td></tr>
<tr class="separator:ga5ab335b7c6e170360ccb59f24c06c0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fd20f65491c46ec6a314a1fbaf2e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga96fd20f65491c46ec6a314a1fbaf2e12">_TIM2_CC1IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga96fd20f65491c46ec6a314a1fbaf2e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 interrupt flag [0] (in _TIM2_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga96fd20f65491c46ec6a314a1fbaf2e12">More...</a><br /></td></tr>
<tr class="separator:ga96fd20f65491c46ec6a314a1fbaf2e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50fba008438299b220706d51b4fa4cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga50fba008438299b220706d51b4fa4cad">_TIM2_CC2IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga50fba008438299b220706d51b4fa4cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 interrupt flag [0] (in _TIM2_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga50fba008438299b220706d51b4fa4cad">More...</a><br /></td></tr>
<tr class="separator:ga50fba008438299b220706d51b4fa4cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20652081ecbc76c40df7cdc98e7bb4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga20652081ecbc76c40df7cdc98e7bb4bd">_TIM2_TIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga20652081ecbc76c40df7cdc98e7bb4bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Trigger interrupt flag [0] (in _TIM2_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga20652081ecbc76c40df7cdc98e7bb4bd">More...</a><br /></td></tr>
<tr class="separator:ga20652081ecbc76c40df7cdc98e7bb4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c42242a61352813ccd9fc45671c62ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1c42242a61352813ccd9fc45671c62ca">_TIM2_BIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1c42242a61352813ccd9fc45671c62ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Break interrupt flag [0] (in _TIM2_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga1c42242a61352813ccd9fc45671c62ca">More...</a><br /></td></tr>
<tr class="separator:ga1c42242a61352813ccd9fc45671c62ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9481bbd7ca5da5eeb5e21f342957c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0f9481bbd7ca5da5eeb5e21f342957c6">_TIM2_CC1OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0f9481bbd7ca5da5eeb5e21f342957c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 overcapture flag [0] (in _TIM2_SR2)  <a href="group___s_t_m8_t_l5_x.html#ga0f9481bbd7ca5da5eeb5e21f342957c6">More...</a><br /></td></tr>
<tr class="separator:ga0f9481bbd7ca5da5eeb5e21f342957c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02879cf72726a4b9e6f6c0b262dbbec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga02879cf72726a4b9e6f6c0b262dbbec5">_TIM2_CC2OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga02879cf72726a4b9e6f6c0b262dbbec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 overcapture flag [0] (in _TIM2_SR2)  <a href="group___s_t_m8_t_l5_x.html#ga02879cf72726a4b9e6f6c0b262dbbec5">More...</a><br /></td></tr>
<tr class="separator:ga02879cf72726a4b9e6f6c0b262dbbec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5266adba8da88800d10a98c05a1bbf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5266adba8da88800d10a98c05a1bbf84">_TIM2_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5266adba8da88800d10a98c05a1bbf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update generation [0] (in _TIM2_EGR)  <a href="group___s_t_m8_t_l5_x.html#ga5266adba8da88800d10a98c05a1bbf84">More...</a><br /></td></tr>
<tr class="separator:ga5266adba8da88800d10a98c05a1bbf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e34e1bf126f5661c201715cf6097136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5e34e1bf126f5661c201715cf6097136">_TIM2_CC1G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5e34e1bf126f5661c201715cf6097136"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 generation [0] (in _TIM2_EGR)  <a href="group___s_t_m8_t_l5_x.html#ga5e34e1bf126f5661c201715cf6097136">More...</a><br /></td></tr>
<tr class="separator:ga5e34e1bf126f5661c201715cf6097136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2682ba3b1b677695f51397e17b3946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d2682ba3b1b677695f51397e17b3946">_TIM2_CC2G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3d2682ba3b1b677695f51397e17b3946"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 generation [0] (in _TIM2_EGR)  <a href="group___s_t_m8_t_l5_x.html#ga3d2682ba3b1b677695f51397e17b3946">More...</a><br /></td></tr>
<tr class="separator:ga3d2682ba3b1b677695f51397e17b3946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6373eb083403ae5d64b0cff9c354654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf6373eb083403ae5d64b0cff9c354654">_TIM2_TG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf6373eb083403ae5d64b0cff9c354654"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Trigger generation [0] (in _TIM2_EGR)  <a href="group___s_t_m8_t_l5_x.html#gaf6373eb083403ae5d64b0cff9c354654">More...</a><br /></td></tr>
<tr class="separator:gaf6373eb083403ae5d64b0cff9c354654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3944920fa65e7962e60f422fa561475b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3944920fa65e7962e60f422fa561475b">_TIM2_BG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga3944920fa65e7962e60f422fa561475b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Break generation [0] (in _TIM2_EGR)  <a href="group___s_t_m8_t_l5_x.html#ga3944920fa65e7962e60f422fa561475b">More...</a><br /></td></tr>
<tr class="separator:ga3944920fa65e7962e60f422fa561475b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e517956ceb92633eaf3be3ddb27039a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6e517956ceb92633eaf3be3ddb27039a">_TIM2_CC1S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6e517956ceb92633eaf3be3ddb27039a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 1 selection [1:0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga6e517956ceb92633eaf3be3ddb27039a">More...</a><br /></td></tr>
<tr class="separator:ga6e517956ceb92633eaf3be3ddb27039a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4919d1d2610955b18cffc74e8717c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1b4919d1d2610955b18cffc74e8717c8">_TIM2_CC1S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1b4919d1d2610955b18cffc74e8717c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 1 selection [0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga1b4919d1d2610955b18cffc74e8717c8">More...</a><br /></td></tr>
<tr class="separator:ga1b4919d1d2610955b18cffc74e8717c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0084685f417ff1c3658edbc2be572dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0084685f417ff1c3658edbc2be572dff">_TIM2_CC1S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0084685f417ff1c3658edbc2be572dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 1 selection [1] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga0084685f417ff1c3658edbc2be572dff">More...</a><br /></td></tr>
<tr class="separator:ga0084685f417ff1c3658edbc2be572dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022c48a5c03a7b5c8c4cb967ad8f2971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga022c48a5c03a7b5c8c4cb967ad8f2971">_TIM2_OC1FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga022c48a5c03a7b5c8c4cb967ad8f2971"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 fast enable [0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga022c48a5c03a7b5c8c4cb967ad8f2971">More...</a><br /></td></tr>
<tr class="separator:ga022c48a5c03a7b5c8c4cb967ad8f2971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456e651c5a48a00e8832616a4e89094f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga456e651c5a48a00e8832616a4e89094f">_TIM2_OC1PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga456e651c5a48a00e8832616a4e89094f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 preload enable [0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga456e651c5a48a00e8832616a4e89094f">More...</a><br /></td></tr>
<tr class="separator:ga456e651c5a48a00e8832616a4e89094f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5341aec01be144d3ef04ecaa05fe010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad5341aec01be144d3ef04ecaa05fe010">_TIM2_OC1M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad5341aec01be144d3ef04ecaa05fe010"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [2:0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#gad5341aec01be144d3ef04ecaa05fe010">More...</a><br /></td></tr>
<tr class="separator:gad5341aec01be144d3ef04ecaa05fe010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5d7aa290b72341120f4ff6c1aa1dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaa5d7aa290b72341120f4ff6c1aa1dd5">_TIM2_OC1M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaaa5d7aa290b72341120f4ff6c1aa1dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#gaaa5d7aa290b72341120f4ff6c1aa1dd5">More...</a><br /></td></tr>
<tr class="separator:gaaa5d7aa290b72341120f4ff6c1aa1dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e4a5f6e4ee6e938c8703debf90387b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0e4a5f6e4ee6e938c8703debf90387b4">_TIM2_OC1M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0e4a5f6e4ee6e938c8703debf90387b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [1] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga0e4a5f6e4ee6e938c8703debf90387b4">More...</a><br /></td></tr>
<tr class="separator:ga0e4a5f6e4ee6e938c8703debf90387b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fca2ac40cfffc059112877322e26bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab2fca2ac40cfffc059112877322e26bb">_TIM2_OC1M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab2fca2ac40cfffc059112877322e26bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [2] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#gab2fca2ac40cfffc059112877322e26bb">More...</a><br /></td></tr>
<tr class="separator:gab2fca2ac40cfffc059112877322e26bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b59da9c390a86970f742766d8f33f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7b59da9c390a86970f742766d8f33f8c">_TIM2_IC1PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7b59da9c390a86970f742766d8f33f8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 prescaler [1:0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga7b59da9c390a86970f742766d8f33f8c">More...</a><br /></td></tr>
<tr class="separator:ga7b59da9c390a86970f742766d8f33f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c4c0cabc38009f19af2147a9f848e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga97c4c0cabc38009f19af2147a9f848e3">_TIM2_IC1PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga97c4c0cabc38009f19af2147a9f848e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 prescaler [0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga97c4c0cabc38009f19af2147a9f848e3">More...</a><br /></td></tr>
<tr class="separator:ga97c4c0cabc38009f19af2147a9f848e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500ae9648ad0d75fb2f4b84019cb178d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga500ae9648ad0d75fb2f4b84019cb178d">_TIM2_IC1PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga500ae9648ad0d75fb2f4b84019cb178d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 prescaler [1] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga500ae9648ad0d75fb2f4b84019cb178d">More...</a><br /></td></tr>
<tr class="separator:ga500ae9648ad0d75fb2f4b84019cb178d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0debc2aa30160bf7dce9c290eb8e3db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0debc2aa30160bf7dce9c290eb8e3db0">_TIM2_IC1F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0debc2aa30160bf7dce9c290eb8e3db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [3:0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga0debc2aa30160bf7dce9c290eb8e3db0">More...</a><br /></td></tr>
<tr class="separator:ga0debc2aa30160bf7dce9c290eb8e3db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58593b26c52ab830701c34fc9d50caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab58593b26c52ab830701c34fc9d50caa">_TIM2_IC1F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab58593b26c52ab830701c34fc9d50caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 filter [0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#gab58593b26c52ab830701c34fc9d50caa">More...</a><br /></td></tr>
<tr class="separator:gab58593b26c52ab830701c34fc9d50caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ef1f1146bfb15e1221363a345e9855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae1ef1f1146bfb15e1221363a345e9855">_TIM2_IC1F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae1ef1f1146bfb15e1221363a345e9855"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 filter [1] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#gae1ef1f1146bfb15e1221363a345e9855">More...</a><br /></td></tr>
<tr class="separator:gae1ef1f1146bfb15e1221363a345e9855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21d7d9149960e25f574d43517e8b17e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf21d7d9149960e25f574d43517e8b17e">_TIM2_IC1F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf21d7d9149960e25f574d43517e8b17e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 filter [2] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#gaf21d7d9149960e25f574d43517e8b17e">More...</a><br /></td></tr>
<tr class="separator:gaf21d7d9149960e25f574d43517e8b17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5fafe163fa624296c6c86e4365f0dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5fafe163fa624296c6c86e4365f0dca">_TIM2_IC1F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa5fafe163fa624296c6c86e4365f0dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 filter [3] (in _TIM2_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#gaa5fafe163fa624296c6c86e4365f0dca">More...</a><br /></td></tr>
<tr class="separator:gaa5fafe163fa624296c6c86e4365f0dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913b74bc4a812b082c40e0581053c805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga913b74bc4a812b082c40e0581053c805">_TIM2_CC2S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga913b74bc4a812b082c40e0581053c805"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 2 selection [1:0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga913b74bc4a812b082c40e0581053c805">More...</a><br /></td></tr>
<tr class="separator:ga913b74bc4a812b082c40e0581053c805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga570e9c1366cdeeedae3a3319175edad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga570e9c1366cdeeedae3a3319175edad3">_TIM2_CC2S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga570e9c1366cdeeedae3a3319175edad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 2 selection [0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga570e9c1366cdeeedae3a3319175edad3">More...</a><br /></td></tr>
<tr class="separator:ga570e9c1366cdeeedae3a3319175edad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e558aaed3a44682dfee40271bcc1945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0e558aaed3a44682dfee40271bcc1945">_TIM2_CC2S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0e558aaed3a44682dfee40271bcc1945"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 2 selection [1] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga0e558aaed3a44682dfee40271bcc1945">More...</a><br /></td></tr>
<tr class="separator:ga0e558aaed3a44682dfee40271bcc1945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5e444b5cd00da5f3175b472ea1164d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7f5e444b5cd00da5f3175b472ea1164d">_TIM2_OC2FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7f5e444b5cd00da5f3175b472ea1164d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 fast enable [0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga7f5e444b5cd00da5f3175b472ea1164d">More...</a><br /></td></tr>
<tr class="separator:ga7f5e444b5cd00da5f3175b472ea1164d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0285ff1ff8e499c9733fb1b4e6ee6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa0285ff1ff8e499c9733fb1b4e6ee6cd">_TIM2_OC2PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa0285ff1ff8e499c9733fb1b4e6ee6cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 preload enable [0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#gaa0285ff1ff8e499c9733fb1b4e6ee6cd">More...</a><br /></td></tr>
<tr class="separator:gaa0285ff1ff8e499c9733fb1b4e6ee6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847971ea717ff933285397c7bb000afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga847971ea717ff933285397c7bb000afa">_TIM2_OC2M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga847971ea717ff933285397c7bb000afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [2:0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga847971ea717ff933285397c7bb000afa">More...</a><br /></td></tr>
<tr class="separator:ga847971ea717ff933285397c7bb000afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa224e2148ffefd81fbaf64a57692293c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa224e2148ffefd81fbaf64a57692293c">_TIM2_OC2M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa224e2148ffefd81fbaf64a57692293c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#gaa224e2148ffefd81fbaf64a57692293c">More...</a><br /></td></tr>
<tr class="separator:gaa224e2148ffefd81fbaf64a57692293c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c83bdae5c141c781e4e5a53a5a991e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c83bdae5c141c781e4e5a53a5a991e4">_TIM2_OC2M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8c83bdae5c141c781e4e5a53a5a991e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [1] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga8c83bdae5c141c781e4e5a53a5a991e4">More...</a><br /></td></tr>
<tr class="separator:ga8c83bdae5c141c781e4e5a53a5a991e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612781df9c577e0cdbb1b7651e144937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga612781df9c577e0cdbb1b7651e144937">_TIM2_OC2M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga612781df9c577e0cdbb1b7651e144937"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [2] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga612781df9c577e0cdbb1b7651e144937">More...</a><br /></td></tr>
<tr class="separator:ga612781df9c577e0cdbb1b7651e144937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa27f32a861b6f013414fa4c52cebca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaffa27f32a861b6f013414fa4c52cebca">_TIM2_IC2PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaffa27f32a861b6f013414fa4c52cebca"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 prescaler [1:0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#gaffa27f32a861b6f013414fa4c52cebca">More...</a><br /></td></tr>
<tr class="separator:gaffa27f32a861b6f013414fa4c52cebca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e4b4fc13b8ef669afcbf208e34435f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga38e4b4fc13b8ef669afcbf208e34435f">_TIM2_IC2PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga38e4b4fc13b8ef669afcbf208e34435f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 prescaler [0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga38e4b4fc13b8ef669afcbf208e34435f">More...</a><br /></td></tr>
<tr class="separator:ga38e4b4fc13b8ef669afcbf208e34435f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456380e16c62e3c7e4e843320d7545b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga456380e16c62e3c7e4e843320d7545b1">_TIM2_IC2PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga456380e16c62e3c7e4e843320d7545b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 prescaler [1] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga456380e16c62e3c7e4e843320d7545b1">More...</a><br /></td></tr>
<tr class="separator:ga456380e16c62e3c7e4e843320d7545b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613d6d1532814927c546c8facf4174c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga613d6d1532814927c546c8facf4174c6">_TIM2_IC2F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga613d6d1532814927c546c8facf4174c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [3:0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga613d6d1532814927c546c8facf4174c6">More...</a><br /></td></tr>
<tr class="separator:ga613d6d1532814927c546c8facf4174c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc27cec3aeb0c7576642a2e89bebd699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabc27cec3aeb0c7576642a2e89bebd699">_TIM2_IC2F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gabc27cec3aeb0c7576642a2e89bebd699"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 filter [0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#gabc27cec3aeb0c7576642a2e89bebd699">More...</a><br /></td></tr>
<tr class="separator:gabc27cec3aeb0c7576642a2e89bebd699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38915038f33a0040b3182604c023143d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga38915038f33a0040b3182604c023143d">_TIM2_IC2F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga38915038f33a0040b3182604c023143d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 filter [1] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga38915038f33a0040b3182604c023143d">More...</a><br /></td></tr>
<tr class="separator:ga38915038f33a0040b3182604c023143d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb6267a07239bfa0582a016e0a6edc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1cb6267a07239bfa0582a016e0a6edc7">_TIM2_IC2F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1cb6267a07239bfa0582a016e0a6edc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 filter [2] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga1cb6267a07239bfa0582a016e0a6edc7">More...</a><br /></td></tr>
<tr class="separator:ga1cb6267a07239bfa0582a016e0a6edc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1114956c2e25e5e14adc053e3c5bbaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1114956c2e25e5e14adc053e3c5bbaf2">_TIM2_IC2F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1114956c2e25e5e14adc053e3c5bbaf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 filter [3] (in _TIM2_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga1114956c2e25e5e14adc053e3c5bbaf2">More...</a><br /></td></tr>
<tr class="separator:ga1114956c2e25e5e14adc053e3c5bbaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc3bf0bd0bdf589310aa79f1adf1912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4dc3bf0bd0bdf589310aa79f1adf1912">_TIM2_CC1E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4dc3bf0bd0bdf589310aa79f1adf1912"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 output enable [0] (in _TIM2_CCER1)  <a href="group___s_t_m8_t_l5_x.html#ga4dc3bf0bd0bdf589310aa79f1adf1912">More...</a><br /></td></tr>
<tr class="separator:ga4dc3bf0bd0bdf589310aa79f1adf1912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f5c27bd074e6fd84e2cc2c4e2e45fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga92f5c27bd074e6fd84e2cc2c4e2e45fb">_TIM2_CC1P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga92f5c27bd074e6fd84e2cc2c4e2e45fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 output polarity [0] (in _TIM2_CCER1)  <a href="group___s_t_m8_t_l5_x.html#ga92f5c27bd074e6fd84e2cc2c4e2e45fb">More...</a><br /></td></tr>
<tr class="separator:ga92f5c27bd074e6fd84e2cc2c4e2e45fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa562baa4127b917bf6cc4e4ff4d7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadaa562baa4127b917bf6cc4e4ff4d7cc">_TIM2_CC2E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gadaa562baa4127b917bf6cc4e4ff4d7cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 output enable [0] (in _TIM2_CCER1)  <a href="group___s_t_m8_t_l5_x.html#gadaa562baa4127b917bf6cc4e4ff4d7cc">More...</a><br /></td></tr>
<tr class="separator:gadaa562baa4127b917bf6cc4e4ff4d7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a13347d8f9899461e694032adb6429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga25a13347d8f9899461e694032adb6429">_TIM2_CC2P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga25a13347d8f9899461e694032adb6429"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 output polarity [0] (in _TIM2_CCER1)  <a href="group___s_t_m8_t_l5_x.html#ga25a13347d8f9899461e694032adb6429">More...</a><br /></td></tr>
<tr class="separator:ga25a13347d8f9899461e694032adb6429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga004c5856d2f9b5652f4d9d063b7c8243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga004c5856d2f9b5652f4d9d063b7c8243">_TIM2_PSC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga004c5856d2f9b5652f4d9d063b7c8243"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [2:0] (in _TIM2_PSCR)  <a href="group___s_t_m8_t_l5_x.html#ga004c5856d2f9b5652f4d9d063b7c8243">More...</a><br /></td></tr>
<tr class="separator:ga004c5856d2f9b5652f4d9d063b7c8243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502225b7737a5bd7b3567db621f6ddbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga502225b7737a5bd7b3567db621f6ddbb">_TIM2_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga502225b7737a5bd7b3567db621f6ddbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [0] (in _TIM2_PSCR)  <a href="group___s_t_m8_t_l5_x.html#ga502225b7737a5bd7b3567db621f6ddbb">More...</a><br /></td></tr>
<tr class="separator:ga502225b7737a5bd7b3567db621f6ddbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1d908f45a1de13e4b4c3d85a6d7640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafd1d908f45a1de13e4b4c3d85a6d7640">_TIM2_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafd1d908f45a1de13e4b4c3d85a6d7640"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [1] (in _TIM2_PSCR)  <a href="group___s_t_m8_t_l5_x.html#gafd1d908f45a1de13e4b4c3d85a6d7640">More...</a><br /></td></tr>
<tr class="separator:gafd1d908f45a1de13e4b4c3d85a6d7640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6000823df049fc87092f4f897df5031b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6000823df049fc87092f4f897df5031b">_TIM2_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6000823df049fc87092f4f897df5031b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [2] (in _TIM2_PSCR)  <a href="group___s_t_m8_t_l5_x.html#ga6000823df049fc87092f4f897df5031b">More...</a><br /></td></tr>
<tr class="separator:ga6000823df049fc87092f4f897df5031b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb97f670344f8e095804ff0c220674a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacb97f670344f8e095804ff0c220674a1">_TIM2_LOCK</a>&#160;&#160;&#160;((int8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacb97f670344f8e095804ff0c220674a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Lock configuration [1:0] (in _TIM2_BKR)  <a href="group___s_t_m8_t_l5_x.html#gacb97f670344f8e095804ff0c220674a1">More...</a><br /></td></tr>
<tr class="separator:gacb97f670344f8e095804ff0c220674a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac047b66162f239031988672fc2fd138a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac047b66162f239031988672fc2fd138a">_TIM2_LOCK0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac047b66162f239031988672fc2fd138a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Lock configuration [0] (in _TIM2_BKR)  <a href="group___s_t_m8_t_l5_x.html#gac047b66162f239031988672fc2fd138a">More...</a><br /></td></tr>
<tr class="separator:gac047b66162f239031988672fc2fd138a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b9fd00f5040918e8065b3db37bfdc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga10b9fd00f5040918e8065b3db37bfdc9">_TIM2_LOCK1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga10b9fd00f5040918e8065b3db37bfdc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Lock configuration [1] (in _TIM2_BKR)  <a href="group___s_t_m8_t_l5_x.html#ga10b9fd00f5040918e8065b3db37bfdc9">More...</a><br /></td></tr>
<tr class="separator:ga10b9fd00f5040918e8065b3db37bfdc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d62cf52938312c025ec8a2946e82f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4d62cf52938312c025ec8a2946e82f79">_TIM2_OSSI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4d62cf52938312c025ec8a2946e82f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Off state selection for idle mode [0] (in _TIM2_BKR)  <a href="group___s_t_m8_t_l5_x.html#ga4d62cf52938312c025ec8a2946e82f79">More...</a><br /></td></tr>
<tr class="separator:ga4d62cf52938312c025ec8a2946e82f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a4203db25a56a8f7d45ce5683183cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga61a4203db25a56a8f7d45ce5683183cf">_TIM2_BKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga61a4203db25a56a8f7d45ce5683183cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Break enable [0] (in _TIM2_BKR)  <a href="group___s_t_m8_t_l5_x.html#ga61a4203db25a56a8f7d45ce5683183cf">More...</a><br /></td></tr>
<tr class="separator:ga61a4203db25a56a8f7d45ce5683183cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6fcc98d48c855c628da30b3a7c8533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1d6fcc98d48c855c628da30b3a7c8533">_TIM2_BKP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1d6fcc98d48c855c628da30b3a7c8533"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Break polarity [0] (in _TIM2_BKR)  <a href="group___s_t_m8_t_l5_x.html#ga1d6fcc98d48c855c628da30b3a7c8533">More...</a><br /></td></tr>
<tr class="separator:ga1d6fcc98d48c855c628da30b3a7c8533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffca7642703cc9f7fa7413a0dce527cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaffca7642703cc9f7fa7413a0dce527cd">_TIM2_AOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaffca7642703cc9f7fa7413a0dce527cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Automatic output enable [0] (in _TIM2_BKR)  <a href="group___s_t_m8_t_l5_x.html#gaffca7642703cc9f7fa7413a0dce527cd">More...</a><br /></td></tr>
<tr class="separator:gaffca7642703cc9f7fa7413a0dce527cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4b39df45979e9edd6297248f7a5ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5b4b39df45979e9edd6297248f7a5ec0">_TIM2_MOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5b4b39df45979e9edd6297248f7a5ec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Main output enable [0] (in _TIM2_BKR)  <a href="group___s_t_m8_t_l5_x.html#ga5b4b39df45979e9edd6297248f7a5ec0">More...</a><br /></td></tr>
<tr class="separator:ga5b4b39df45979e9edd6297248f7a5ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4594b635dca19e22dea59fa84f3a5c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad4594b635dca19e22dea59fa84f3a5c4">_TIM2_OIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad4594b635dca19e22dea59fa84f3a5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output idle state 1 (OC1 output) [0] (in _TIM2_OISR)  <a href="group___s_t_m8_t_l5_x.html#gad4594b635dca19e22dea59fa84f3a5c4">More...</a><br /></td></tr>
<tr class="separator:gad4594b635dca19e22dea59fa84f3a5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203a1322e4361e445ee6cf650ad4eda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga203a1322e4361e445ee6cf650ad4eda2">_TIM2_OIS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga203a1322e4361e445ee6cf650ad4eda2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output idle state 2 (OC2 output) [0] (in _TIM2_OISR)  <a href="group___s_t_m8_t_l5_x.html#ga203a1322e4361e445ee6cf650ad4eda2">More...</a><br /></td></tr>
<tr class="separator:ga203a1322e4361e445ee6cf650ad4eda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c74d48b0c680b04c101f30fa93f62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga01c74d48b0c680b04c101f30fa93f62e">_TIM3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m2__3__t.html">TIM2_3_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>)</td></tr>
<tr class="memdesc:ga01c74d48b0c680b04c101f30fa93f62e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga01c74d48b0c680b04c101f30fa93f62e">More...</a><br /></td></tr>
<tr class="separator:ga01c74d48b0c680b04c101f30fa93f62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1bb3982e34724777baddc824fec35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gace1bb3982e34724777baddc824fec35c">_TIM3_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gace1bb3982e34724777baddc824fec35c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 control register 1.  <a href="group___s_t_m8_t_l5_x.html#gace1bb3982e34724777baddc824fec35c">More...</a><br /></td></tr>
<tr class="separator:gace1bb3982e34724777baddc824fec35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02260462fd2ce0313ca26be5df3b3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf02260462fd2ce0313ca26be5df3b3eb">_TIM3_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaf02260462fd2ce0313ca26be5df3b3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 control register 2.  <a href="group___s_t_m8_t_l5_x.html#gaf02260462fd2ce0313ca26be5df3b3eb">More...</a><br /></td></tr>
<tr class="separator:gaf02260462fd2ce0313ca26be5df3b3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751ea83f2eb3f310f6626f9d8b7eb160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga751ea83f2eb3f310f6626f9d8b7eb160">_TIM3_SMCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga751ea83f2eb3f310f6626f9d8b7eb160"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Slave mode control register.  <a href="group___s_t_m8_t_l5_x.html#ga751ea83f2eb3f310f6626f9d8b7eb160">More...</a><br /></td></tr>
<tr class="separator:ga751ea83f2eb3f310f6626f9d8b7eb160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d6846550813498fe455e040e8f95c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga91d6846550813498fe455e040e8f95c6">_TIM3_ETR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga91d6846550813498fe455e040e8f95c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger register.  <a href="group___s_t_m8_t_l5_x.html#ga91d6846550813498fe455e040e8f95c6">More...</a><br /></td></tr>
<tr class="separator:ga91d6846550813498fe455e040e8f95c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2da84a5310643b83dc6d34d52a0f8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf2da84a5310643b83dc6d34d52a0f8ff">_TIM3_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaf2da84a5310643b83dc6d34d52a0f8ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 interrupt enable register.  <a href="group___s_t_m8_t_l5_x.html#gaf2da84a5310643b83dc6d34d52a0f8ff">More...</a><br /></td></tr>
<tr class="separator:gaf2da84a5310643b83dc6d34d52a0f8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548194718109b478d0d8f4197994a7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga548194718109b478d0d8f4197994a7e4">_TIM3_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga548194718109b478d0d8f4197994a7e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 1.  <a href="group___s_t_m8_t_l5_x.html#ga548194718109b478d0d8f4197994a7e4">More...</a><br /></td></tr>
<tr class="separator:ga548194718109b478d0d8f4197994a7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2273dc4deb160209c6de4f39b3b2491c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2273dc4deb160209c6de4f39b3b2491c">_TIM3_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga2273dc4deb160209c6de4f39b3b2491c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 2.  <a href="group___s_t_m8_t_l5_x.html#ga2273dc4deb160209c6de4f39b3b2491c">More...</a><br /></td></tr>
<tr class="separator:ga2273dc4deb160209c6de4f39b3b2491c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c07b9aba5c0ced387c7a94d8a9357b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa3c07b9aba5c0ced387c7a94d8a9357b">_TIM3_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gaa3c07b9aba5c0ced387c7a94d8a9357b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Event generation register.  <a href="group___s_t_m8_t_l5_x.html#gaa3c07b9aba5c0ced387c7a94d8a9357b">More...</a><br /></td></tr>
<tr class="separator:gaa3c07b9aba5c0ced387c7a94d8a9357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920a0f8eb2829ec7e06e91a776f812c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga920a0f8eb2829ec7e06e91a776f812c2">_TIM3_CCMR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga920a0f8eb2829ec7e06e91a776f812c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 1.  <a href="group___s_t_m8_t_l5_x.html#ga920a0f8eb2829ec7e06e91a776f812c2">More...</a><br /></td></tr>
<tr class="separator:ga920a0f8eb2829ec7e06e91a776f812c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155b6c97c2a7d3942c41d0b6ba7055a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga155b6c97c2a7d3942c41d0b6ba7055a5">_TIM3_CCMR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga155b6c97c2a7d3942c41d0b6ba7055a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 2.  <a href="group___s_t_m8_t_l5_x.html#ga155b6c97c2a7d3942c41d0b6ba7055a5">More...</a><br /></td></tr>
<tr class="separator:ga155b6c97c2a7d3942c41d0b6ba7055a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9655e7b0efa6e9bbcc48edfc774d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafb9655e7b0efa6e9bbcc48edfc774d95">_TIM3_CCER1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gafb9655e7b0efa6e9bbcc48edfc774d95"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare enable register 1.  <a href="group___s_t_m8_t_l5_x.html#gafb9655e7b0efa6e9bbcc48edfc774d95">More...</a><br /></td></tr>
<tr class="separator:gafb9655e7b0efa6e9bbcc48edfc774d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24436a8ff308cf3a813579763c9c4a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab24436a8ff308cf3a813579763c9c4a7">_TIM3_CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gab24436a8ff308cf3a813579763c9c4a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register high byte.  <a href="group___s_t_m8_t_l5_x.html#gab24436a8ff308cf3a813579763c9c4a7">More...</a><br /></td></tr>
<tr class="separator:gab24436a8ff308cf3a813579763c9c4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119c92744b8385f712eab90fecca868f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga119c92744b8385f712eab90fecca868f">_TIM3_CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga119c92744b8385f712eab90fecca868f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register low byte.  <a href="group___s_t_m8_t_l5_x.html#ga119c92744b8385f712eab90fecca868f">More...</a><br /></td></tr>
<tr class="separator:ga119c92744b8385f712eab90fecca868f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f68c94e67e99cb7df7c246bbd445fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga61f68c94e67e99cb7df7c246bbd445fa">_TIM3_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga61f68c94e67e99cb7df7c246bbd445fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler register.  <a href="group___s_t_m8_t_l5_x.html#ga61f68c94e67e99cb7df7c246bbd445fa">More...</a><br /></td></tr>
<tr class="separator:ga61f68c94e67e99cb7df7c246bbd445fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa400ce95c4c0b46d489ca0af0b808a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa400ce95c4c0b46d489ca0af0b808a27">_TIM3_ARRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:gaa400ce95c4c0b46d489ca0af0b808a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register high byte.  <a href="group___s_t_m8_t_l5_x.html#gaa400ce95c4c0b46d489ca0af0b808a27">More...</a><br /></td></tr>
<tr class="separator:gaa400ce95c4c0b46d489ca0af0b808a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0491aeea1a17862de2b628bb07b4a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0491aeea1a17862de2b628bb07b4a9db">_TIM3_ARRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga0491aeea1a17862de2b628bb07b4a9db"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register low byte.  <a href="group___s_t_m8_t_l5_x.html#ga0491aeea1a17862de2b628bb07b4a9db">More...</a><br /></td></tr>
<tr class="separator:ga0491aeea1a17862de2b628bb07b4a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f6a8c45c1f65b9c91f6effab297488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga64f6a8c45c1f65b9c91f6effab297488">_TIM3_CCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:ga64f6a8c45c1f65b9c91f6effab297488"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga64f6a8c45c1f65b9c91f6effab297488">More...</a><br /></td></tr>
<tr class="separator:ga64f6a8c45c1f65b9c91f6effab297488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77bffec9a6830f10118258fa75bf0c0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga77bffec9a6830f10118258fa75bf0c0d">_TIM3_CCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:ga77bffec9a6830f10118258fa75bf0c0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga77bffec9a6830f10118258fa75bf0c0d">More...</a><br /></td></tr>
<tr class="separator:ga77bffec9a6830f10118258fa75bf0c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033e6c1e0bf90f6aee6cb805939f76ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga033e6c1e0bf90f6aee6cb805939f76ad">_TIM3_CCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga033e6c1e0bf90f6aee6cb805939f76ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga033e6c1e0bf90f6aee6cb805939f76ad">More...</a><br /></td></tr>
<tr class="separator:ga033e6c1e0bf90f6aee6cb805939f76ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f4662b7f205e5c1bbbda8c9050be8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga05f4662b7f205e5c1bbbda8c9050be8d">_TIM3_CCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:ga05f4662b7f205e5c1bbbda8c9050be8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga05f4662b7f205e5c1bbbda8c9050be8d">More...</a><br /></td></tr>
<tr class="separator:ga05f4662b7f205e5c1bbbda8c9050be8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce825eecd5709bd6e1668951b2cd759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2ce825eecd5709bd6e1668951b2cd759">_TIM3_BKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:ga2ce825eecd5709bd6e1668951b2cd759"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Break register.  <a href="group___s_t_m8_t_l5_x.html#ga2ce825eecd5709bd6e1668951b2cd759">More...</a><br /></td></tr>
<tr class="separator:ga2ce825eecd5709bd6e1668951b2cd759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f4468c5cdd3cde79f3ac126193b644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga03f4468c5cdd3cde79f3ac126193b644">_TIM3_OISR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x15)</td></tr>
<tr class="memdesc:ga03f4468c5cdd3cde79f3ac126193b644"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output idle state register.  <a href="group___s_t_m8_t_l5_x.html#ga03f4468c5cdd3cde79f3ac126193b644">More...</a><br /></td></tr>
<tr class="separator:ga03f4468c5cdd3cde79f3ac126193b644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b6c244e6a2c82adebe6d8178885f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga72b6c244e6a2c82adebe6d8178885f3f">_TIM3_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga72b6c244e6a2c82adebe6d8178885f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 control register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga72b6c244e6a2c82adebe6d8178885f3f">More...</a><br /></td></tr>
<tr class="separator:ga72b6c244e6a2c82adebe6d8178885f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a1f6551d0b917ed9fb742936485d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga01a1f6551d0b917ed9fb742936485d4f">_TIM3_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga01a1f6551d0b917ed9fb742936485d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 control register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga01a1f6551d0b917ed9fb742936485d4f">More...</a><br /></td></tr>
<tr class="separator:ga01a1f6551d0b917ed9fb742936485d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db8b7222594fda1720547e86f1492f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8db8b7222594fda1720547e86f1492f7">_TIM3_SMCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8db8b7222594fda1720547e86f1492f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Slave mode control register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga8db8b7222594fda1720547e86f1492f7">More...</a><br /></td></tr>
<tr class="separator:ga8db8b7222594fda1720547e86f1492f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175f2a224b5b2297ed245831cfc71526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga175f2a224b5b2297ed245831cfc71526">_TIM3_ETR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga175f2a224b5b2297ed245831cfc71526"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga175f2a224b5b2297ed245831cfc71526">More...</a><br /></td></tr>
<tr class="separator:ga175f2a224b5b2297ed245831cfc71526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab219639b718fabdeee8ec3c5207fa46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab219639b718fabdeee8ec3c5207fa46c">_TIM3_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab219639b718fabdeee8ec3c5207fa46c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 interrupt enable register reset value.  <a href="group___s_t_m8_t_l5_x.html#gab219639b718fabdeee8ec3c5207fa46c">More...</a><br /></td></tr>
<tr class="separator:gab219639b718fabdeee8ec3c5207fa46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b4272cce1f61af5a52885cabc1aeb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab0b4272cce1f61af5a52885cabc1aeb5">_TIM3_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab0b4272cce1f61af5a52885cabc1aeb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#gab0b4272cce1f61af5a52885cabc1aeb5">More...</a><br /></td></tr>
<tr class="separator:gab0b4272cce1f61af5a52885cabc1aeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df00e4bfedbb3d038e679b7e622e686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9df00e4bfedbb3d038e679b7e622e686">_TIM3_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9df00e4bfedbb3d038e679b7e622e686"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga9df00e4bfedbb3d038e679b7e622e686">More...</a><br /></td></tr>
<tr class="separator:ga9df00e4bfedbb3d038e679b7e622e686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b3a59f8b9b65c3f9ecf0525b65ee86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab3b3a59f8b9b65c3f9ecf0525b65ee86">_TIM3_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab3b3a59f8b9b65c3f9ecf0525b65ee86"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Event generation register reset value.  <a href="group___s_t_m8_t_l5_x.html#gab3b3a59f8b9b65c3f9ecf0525b65ee86">More...</a><br /></td></tr>
<tr class="separator:gab3b3a59f8b9b65c3f9ecf0525b65ee86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6a605ca631f74d274aeb575102ea43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaea6a605ca631f74d274aeb575102ea43">_TIM3_CCMR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaea6a605ca631f74d274aeb575102ea43"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#gaea6a605ca631f74d274aeb575102ea43">More...</a><br /></td></tr>
<tr class="separator:gaea6a605ca631f74d274aeb575102ea43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7726330e7db3ad7249b2b70bbd6b334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae7726330e7db3ad7249b2b70bbd6b334">_TIM3_CCMR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae7726330e7db3ad7249b2b70bbd6b334"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#gae7726330e7db3ad7249b2b70bbd6b334">More...</a><br /></td></tr>
<tr class="separator:gae7726330e7db3ad7249b2b70bbd6b334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d8d594f72a3c88e629424c4d7ece6f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4d8d594f72a3c88e629424c4d7ece6f8">_TIM3_CCER1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4d8d594f72a3c88e629424c4d7ece6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare enable register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga4d8d594f72a3c88e629424c4d7ece6f8">More...</a><br /></td></tr>
<tr class="separator:ga4d8d594f72a3c88e629424c4d7ece6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb9ee75391745193adbd0493f3a70f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9bb9ee75391745193adbd0493f3a70f7">_TIM3_CNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9bb9ee75391745193adbd0493f3a70f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga9bb9ee75391745193adbd0493f3a70f7">More...</a><br /></td></tr>
<tr class="separator:ga9bb9ee75391745193adbd0493f3a70f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac60fb4197dbfa47d0aeee28aa58d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4ac60fb4197dbfa47d0aeee28aa58d0e">_TIM3_CNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4ac60fb4197dbfa47d0aeee28aa58d0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga4ac60fb4197dbfa47d0aeee28aa58d0e">More...</a><br /></td></tr>
<tr class="separator:ga4ac60fb4197dbfa47d0aeee28aa58d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff4543d4904b3141108b1eda0f6f079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8ff4543d4904b3141108b1eda0f6f079">_TIM3_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8ff4543d4904b3141108b1eda0f6f079"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga8ff4543d4904b3141108b1eda0f6f079">More...</a><br /></td></tr>
<tr class="separator:ga8ff4543d4904b3141108b1eda0f6f079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb6c08e667789eb5c3e3b8eec36a411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaeb6c08e667789eb5c3e3b8eec36a411">_TIM3_ARRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaaeb6c08e667789eb5c3e3b8eec36a411"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gaaeb6c08e667789eb5c3e3b8eec36a411">More...</a><br /></td></tr>
<tr class="separator:gaaeb6c08e667789eb5c3e3b8eec36a411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639a4e035e2a78c68eb947228629e7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga639a4e035e2a78c68eb947228629e7a9">_TIM3_ARRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga639a4e035e2a78c68eb947228629e7a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga639a4e035e2a78c68eb947228629e7a9">More...</a><br /></td></tr>
<tr class="separator:ga639a4e035e2a78c68eb947228629e7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89a7aca267f018f08c7817c00ec3bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa89a7aca267f018f08c7817c00ec3bd6">_TIM3_RCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa89a7aca267f018f08c7817c00ec3bd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Repetition counter reset value.  <a href="group___s_t_m8_t_l5_x.html#gaa89a7aca267f018f08c7817c00ec3bd6">More...</a><br /></td></tr>
<tr class="separator:gaa89a7aca267f018f08c7817c00ec3bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bda9f0d4c799132969818deb668f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4bda9f0d4c799132969818deb668f7a">_TIM3_CCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa4bda9f0d4c799132969818deb668f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gaa4bda9f0d4c799132969818deb668f7a">More...</a><br /></td></tr>
<tr class="separator:gaa4bda9f0d4c799132969818deb668f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae42ea3cab2a39b5318089dab93f558d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaae42ea3cab2a39b5318089dab93f558d">_TIM3_CCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaae42ea3cab2a39b5318089dab93f558d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gaae42ea3cab2a39b5318089dab93f558d">More...</a><br /></td></tr>
<tr class="separator:gaae42ea3cab2a39b5318089dab93f558d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215c2b4ddd1588fa06569da54a32e9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga215c2b4ddd1588fa06569da54a32e9c4">_TIM3_CCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga215c2b4ddd1588fa06569da54a32e9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga215c2b4ddd1588fa06569da54a32e9c4">More...</a><br /></td></tr>
<tr class="separator:ga215c2b4ddd1588fa06569da54a32e9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135adc82caf6a880274f3034954803df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga135adc82caf6a880274f3034954803df">_TIM3_CCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga135adc82caf6a880274f3034954803df"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga135adc82caf6a880274f3034954803df">More...</a><br /></td></tr>
<tr class="separator:ga135adc82caf6a880274f3034954803df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17020676dbb5becb8572f1a32e26bab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga17020676dbb5becb8572f1a32e26bab4">_TIM3_BKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga17020676dbb5becb8572f1a32e26bab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Break register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga17020676dbb5becb8572f1a32e26bab4">More...</a><br /></td></tr>
<tr class="separator:ga17020676dbb5becb8572f1a32e26bab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9996cf9871c678d3b7217402f5b9b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadf9996cf9871c678d3b7217402f5b9b4">_TIM3_OISR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gadf9996cf9871c678d3b7217402f5b9b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output idle state register reset value.  <a href="group___s_t_m8_t_l5_x.html#gadf9996cf9871c678d3b7217402f5b9b4">More...</a><br /></td></tr>
<tr class="separator:gadf9996cf9871c678d3b7217402f5b9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c9c1799aff12dba3968a7a8a03b824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa3c9c1799aff12dba3968a7a8a03b824">_TIM3_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa3c9c1799aff12dba3968a7a8a03b824"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Counter enable [0] (in _TIM3_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaa3c9c1799aff12dba3968a7a8a03b824">More...</a><br /></td></tr>
<tr class="separator:gaa3c9c1799aff12dba3968a7a8a03b824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2bcd1d4e21f90c50fa10eb62b88662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2a2bcd1d4e21f90c50fa10eb62b88662">_TIM3_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2a2bcd1d4e21f90c50fa10eb62b88662"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update disable [0] (in _TIM3_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga2a2bcd1d4e21f90c50fa10eb62b88662">More...</a><br /></td></tr>
<tr class="separator:ga2a2bcd1d4e21f90c50fa10eb62b88662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21807594982efb47487032b43ffd154f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga21807594982efb47487032b43ffd154f">_TIM3_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga21807594982efb47487032b43ffd154f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update request source [0] (in _TIM3_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga21807594982efb47487032b43ffd154f">More...</a><br /></td></tr>
<tr class="separator:ga21807594982efb47487032b43ffd154f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31097501e62bcc400ea8e5afb48c13b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga31097501e62bcc400ea8e5afb48c13b2">_TIM3_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga31097501e62bcc400ea8e5afb48c13b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 One-pulse mode [0] (in _TIM3_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga31097501e62bcc400ea8e5afb48c13b2">More...</a><br /></td></tr>
<tr class="separator:ga31097501e62bcc400ea8e5afb48c13b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c5d4034e78a73850bdce3c6fededc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga50c5d4034e78a73850bdce3c6fededc6">_TIM3_DIR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga50c5d4034e78a73850bdce3c6fededc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Direction [0] (in _TIM3_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga50c5d4034e78a73850bdce3c6fededc6">More...</a><br /></td></tr>
<tr class="separator:ga50c5d4034e78a73850bdce3c6fededc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1148ca89658f894a59204547574a4ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1148ca89658f894a59204547574a4ae0">_TIM3_CMS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1148ca89658f894a59204547574a4ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Center-aligned Mode Selection [0:1] (in _TIM2_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga1148ca89658f894a59204547574a4ae0">More...</a><br /></td></tr>
<tr class="separator:ga1148ca89658f894a59204547574a4ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ca54356674ac999e7dcfbf6b91411c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga86ca54356674ac999e7dcfbf6b91411c">_TIM3_CMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga86ca54356674ac999e7dcfbf6b91411c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Center-aligned Mode Selection [0] (in _TIM2_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga86ca54356674ac999e7dcfbf6b91411c">More...</a><br /></td></tr>
<tr class="separator:ga86ca54356674ac999e7dcfbf6b91411c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c0b63d78aae13f970f12d952bae81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga87c0b63d78aae13f970f12d952bae81a">_TIM3_CMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga87c0b63d78aae13f970f12d952bae81a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Center-aligned Mode Selection [1] (in _TIM2_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga87c0b63d78aae13f970f12d952bae81a">More...</a><br /></td></tr>
<tr class="separator:ga87c0b63d78aae13f970f12d952bae81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf138a4c05709cfc340750915b8266c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf138a4c05709cfc340750915b8266c4b">_TIM3_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf138a4c05709cfc340750915b8266c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Auto-reload preload enable [0] (in _TIM3_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaf138a4c05709cfc340750915b8266c4b">More...</a><br /></td></tr>
<tr class="separator:gaf138a4c05709cfc340750915b8266c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128ad2fb1ed00c268674d3a58be97365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga128ad2fb1ed00c268674d3a58be97365">_TIM3_MMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga128ad2fb1ed00c268674d3a58be97365"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Master mode selection [2:0] (in _TIM3_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga128ad2fb1ed00c268674d3a58be97365">More...</a><br /></td></tr>
<tr class="separator:ga128ad2fb1ed00c268674d3a58be97365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70728d7e445ec678549b5f1a75dfa76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga70728d7e445ec678549b5f1a75dfa76f">_TIM3_MMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga70728d7e445ec678549b5f1a75dfa76f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Master mode selection [0] (in _TIM3_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga70728d7e445ec678549b5f1a75dfa76f">More...</a><br /></td></tr>
<tr class="separator:ga70728d7e445ec678549b5f1a75dfa76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9499ee0fafdeeb985c515b520df761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3c9499ee0fafdeeb985c515b520df761">_TIM3_MMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3c9499ee0fafdeeb985c515b520df761"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Master mode selection [1] (in _TIM3_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga3c9499ee0fafdeeb985c515b520df761">More...</a><br /></td></tr>
<tr class="separator:ga3c9499ee0fafdeeb985c515b520df761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b522e3be9ad5c4c2702a6abdfcde19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1b522e3be9ad5c4c2702a6abdfcde19f">_TIM3_MMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1b522e3be9ad5c4c2702a6abdfcde19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Master mode selection [2] (in _TIM3_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga1b522e3be9ad5c4c2702a6abdfcde19f">More...</a><br /></td></tr>
<tr class="separator:ga1b522e3be9ad5c4c2702a6abdfcde19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae528599b6f3caeaa6cf972514137d9fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae528599b6f3caeaa6cf972514137d9fa">_TIM3_SMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae528599b6f3caeaa6cf972514137d9fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Clock/trigger/slave mode selection [2:0] (in _TIM3_SMCR)  <a href="group___s_t_m8_t_l5_x.html#gae528599b6f3caeaa6cf972514137d9fa">More...</a><br /></td></tr>
<tr class="separator:gae528599b6f3caeaa6cf972514137d9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga905d97830f3b0cefcdcec94a3ae393b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga905d97830f3b0cefcdcec94a3ae393b8">_TIM3_SMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga905d97830f3b0cefcdcec94a3ae393b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Clock/trigger/slave mode selection [0] (in _TIM3_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga905d97830f3b0cefcdcec94a3ae393b8">More...</a><br /></td></tr>
<tr class="separator:ga905d97830f3b0cefcdcec94a3ae393b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1115d0566206fec48eac4064fc5ba164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1115d0566206fec48eac4064fc5ba164">_TIM3_SMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1115d0566206fec48eac4064fc5ba164"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Clock/trigger/slave mode selection [1] (in _TIM3_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga1115d0566206fec48eac4064fc5ba164">More...</a><br /></td></tr>
<tr class="separator:ga1115d0566206fec48eac4064fc5ba164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4121291fcf24b1ec0e5437be4b9f49ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4121291fcf24b1ec0e5437be4b9f49ee">_TIM3_SMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4121291fcf24b1ec0e5437be4b9f49ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Clock/trigger/slave mode selection [2] (in _TIM3_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga4121291fcf24b1ec0e5437be4b9f49ee">More...</a><br /></td></tr>
<tr class="separator:ga4121291fcf24b1ec0e5437be4b9f49ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864f7acc6c3829a26946d120e981986f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga864f7acc6c3829a26946d120e981986f">_TIM3_TS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga864f7acc6c3829a26946d120e981986f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Trigger selection [2:0] (in _TIM3_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga864f7acc6c3829a26946d120e981986f">More...</a><br /></td></tr>
<tr class="separator:ga864f7acc6c3829a26946d120e981986f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb3c8886aa148b3cf58e1e6d894cdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadcb3c8886aa148b3cf58e1e6d894cdf8">_TIM3_TS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gadcb3c8886aa148b3cf58e1e6d894cdf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Trigger selection [0] (in _TIM3_SMCR)  <a href="group___s_t_m8_t_l5_x.html#gadcb3c8886aa148b3cf58e1e6d894cdf8">More...</a><br /></td></tr>
<tr class="separator:gadcb3c8886aa148b3cf58e1e6d894cdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a721e0ec575636ddb7bc88366d8cf31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7a721e0ec575636ddb7bc88366d8cf31">_TIM3_TS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7a721e0ec575636ddb7bc88366d8cf31"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Trigger selection [1] (in _TIM3_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga7a721e0ec575636ddb7bc88366d8cf31">More...</a><br /></td></tr>
<tr class="separator:ga7a721e0ec575636ddb7bc88366d8cf31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aa2a68d19610db6a8a95f1834da724b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6aa2a68d19610db6a8a95f1834da724b">_TIM3_TS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6aa2a68d19610db6a8a95f1834da724b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Trigger selection [2] (in _TIM3_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga6aa2a68d19610db6a8a95f1834da724b">More...</a><br /></td></tr>
<tr class="separator:ga6aa2a68d19610db6a8a95f1834da724b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2632a1a38849f8d4c06d7f6a607b1dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2632a1a38849f8d4c06d7f6a607b1dbc">_TIM3_MSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2632a1a38849f8d4c06d7f6a607b1dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Master/slave mode [0] (in _TIM3_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga2632a1a38849f8d4c06d7f6a607b1dbc">More...</a><br /></td></tr>
<tr class="separator:ga2632a1a38849f8d4c06d7f6a607b1dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f91276500b93073f24dcf822c60ead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0f91276500b93073f24dcf822c60ead2">_TIM3_ETF</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0f91276500b93073f24dcf822c60ead2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger filter [3:0] (in _TIM3_ETR)  <a href="group___s_t_m8_t_l5_x.html#ga0f91276500b93073f24dcf822c60ead2">More...</a><br /></td></tr>
<tr class="separator:ga0f91276500b93073f24dcf822c60ead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ff848db2a64bd1073c6c8007f2504b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga33ff848db2a64bd1073c6c8007f2504b">_TIM3_ETF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga33ff848db2a64bd1073c6c8007f2504b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger filter [0] (in _TIM3_ETR)  <a href="group___s_t_m8_t_l5_x.html#ga33ff848db2a64bd1073c6c8007f2504b">More...</a><br /></td></tr>
<tr class="separator:ga33ff848db2a64bd1073c6c8007f2504b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga727ad3b197c59fdcdb3d2885fde7cbcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga727ad3b197c59fdcdb3d2885fde7cbcc">_TIM3_ETF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga727ad3b197c59fdcdb3d2885fde7cbcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger filter [1] (in _TIM3_ETR)  <a href="group___s_t_m8_t_l5_x.html#ga727ad3b197c59fdcdb3d2885fde7cbcc">More...</a><br /></td></tr>
<tr class="separator:ga727ad3b197c59fdcdb3d2885fde7cbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c0970f056d84b2777bb99c2acffd1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad4c0970f056d84b2777bb99c2acffd1e">_TIM3_ETF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad4c0970f056d84b2777bb99c2acffd1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger filter [2] (in _TIM3_ETR)  <a href="group___s_t_m8_t_l5_x.html#gad4c0970f056d84b2777bb99c2acffd1e">More...</a><br /></td></tr>
<tr class="separator:gad4c0970f056d84b2777bb99c2acffd1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a6c4a1161d7bd115378fe4258ce088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad6a6c4a1161d7bd115378fe4258ce088">_TIM3_ETF3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad6a6c4a1161d7bd115378fe4258ce088"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger filter [3] (in _TIM3_ETR)  <a href="group___s_t_m8_t_l5_x.html#gad6a6c4a1161d7bd115378fe4258ce088">More...</a><br /></td></tr>
<tr class="separator:gad6a6c4a1161d7bd115378fe4258ce088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb048828653cd5957df8a52e2bdfbee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacb048828653cd5957df8a52e2bdfbee4">_TIM3_ETPS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacb048828653cd5957df8a52e2bdfbee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger prescaler [1:0] (in _TIM3_ETR)  <a href="group___s_t_m8_t_l5_x.html#gacb048828653cd5957df8a52e2bdfbee4">More...</a><br /></td></tr>
<tr class="separator:gacb048828653cd5957df8a52e2bdfbee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bf6a177b7635bb23dcac47c0e1ba68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4bf6a177b7635bb23dcac47c0e1ba68">_TIM3_ETPS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa4bf6a177b7635bb23dcac47c0e1ba68"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger prescaler [0] (in _TIM3_ETR)  <a href="group___s_t_m8_t_l5_x.html#gaa4bf6a177b7635bb23dcac47c0e1ba68">More...</a><br /></td></tr>
<tr class="separator:gaa4bf6a177b7635bb23dcac47c0e1ba68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb0165b397b45d2a9eb2d2edf152fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaacb0165b397b45d2a9eb2d2edf152fa2">_TIM3_ETPS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaacb0165b397b45d2a9eb2d2edf152fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger prescaler [1] (in _TIM3_ETR)  <a href="group___s_t_m8_t_l5_x.html#gaacb0165b397b45d2a9eb2d2edf152fa2">More...</a><br /></td></tr>
<tr class="separator:gaacb0165b397b45d2a9eb2d2edf152fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3081a48e86d2a73e91e4db9962bae9fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3081a48e86d2a73e91e4db9962bae9fa">_TIM3_ECE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga3081a48e86d2a73e91e4db9962bae9fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External clock enable [0] (in _TIM3_ETR)  <a href="group___s_t_m8_t_l5_x.html#ga3081a48e86d2a73e91e4db9962bae9fa">More...</a><br /></td></tr>
<tr class="separator:ga3081a48e86d2a73e91e4db9962bae9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1331426c017ff4bd757bc0f78e4366b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1331426c017ff4bd757bc0f78e4366b7">_TIM3_ETP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1331426c017ff4bd757bc0f78e4366b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger polarity [0] (in _TIM3_ETR)  <a href="group___s_t_m8_t_l5_x.html#ga1331426c017ff4bd757bc0f78e4366b7">More...</a><br /></td></tr>
<tr class="separator:ga1331426c017ff4bd757bc0f78e4366b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d3e436024a1760efdefe5c5c5af7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga43d3e436024a1760efdefe5c5c5af7a6">_TIM3_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga43d3e436024a1760efdefe5c5c5af7a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update interrupt enable [0] (in _TIM3_IER)  <a href="group___s_t_m8_t_l5_x.html#ga43d3e436024a1760efdefe5c5c5af7a6">More...</a><br /></td></tr>
<tr class="separator:ga43d3e436024a1760efdefe5c5c5af7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf374a2ec15b7e0ff005998a77c3a2e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf374a2ec15b7e0ff005998a77c3a2e92">_TIM3_CC1IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf374a2ec15b7e0ff005998a77c3a2e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 interrupt enable [0] (in _TIM3_IER)  <a href="group___s_t_m8_t_l5_x.html#gaf374a2ec15b7e0ff005998a77c3a2e92">More...</a><br /></td></tr>
<tr class="separator:gaf374a2ec15b7e0ff005998a77c3a2e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86395fbf46e48c9938e7dedfc18206f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf86395fbf46e48c9938e7dedfc18206f">_TIM3_CC2IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf86395fbf46e48c9938e7dedfc18206f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 interrupt enable [0] (in _TIM3_IER)  <a href="group___s_t_m8_t_l5_x.html#gaf86395fbf46e48c9938e7dedfc18206f">More...</a><br /></td></tr>
<tr class="separator:gaf86395fbf46e48c9938e7dedfc18206f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d2699e6b460f1efd0f025a06a26149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga82d2699e6b460f1efd0f025a06a26149">_TIM3_TIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga82d2699e6b460f1efd0f025a06a26149"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Trigger interrupt enable [0] (in _TIM3_IER)  <a href="group___s_t_m8_t_l5_x.html#ga82d2699e6b460f1efd0f025a06a26149">More...</a><br /></td></tr>
<tr class="separator:ga82d2699e6b460f1efd0f025a06a26149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf731d8d8ce9dadf5f8530b9b66ff86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4bf731d8d8ce9dadf5f8530b9b66ff86">_TIM3_BIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga4bf731d8d8ce9dadf5f8530b9b66ff86"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Break interrupt enable [0] (in _TIM3_IER)  <a href="group___s_t_m8_t_l5_x.html#ga4bf731d8d8ce9dadf5f8530b9b66ff86">More...</a><br /></td></tr>
<tr class="separator:ga4bf731d8d8ce9dadf5f8530b9b66ff86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2a6ed68cdf2f6add6c1e0982d9d5e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaef2a6ed68cdf2f6add6c1e0982d9d5e0">_TIM3_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaef2a6ed68cdf2f6add6c1e0982d9d5e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update interrupt flag [0] (in _TIM3_SR1)  <a href="group___s_t_m8_t_l5_x.html#gaef2a6ed68cdf2f6add6c1e0982d9d5e0">More...</a><br /></td></tr>
<tr class="separator:gaef2a6ed68cdf2f6add6c1e0982d9d5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210f7095973dda57a902a6988928b713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga210f7095973dda57a902a6988928b713">_TIM3_CC1IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga210f7095973dda57a902a6988928b713"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 interrupt flag [0] (in _TIM3_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga210f7095973dda57a902a6988928b713">More...</a><br /></td></tr>
<tr class="separator:ga210f7095973dda57a902a6988928b713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21341d7029fb0423f4b11650c346a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8e21341d7029fb0423f4b11650c346a3">_TIM3_CC2IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8e21341d7029fb0423f4b11650c346a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 interrupt flag [0] (in _TIM3_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga8e21341d7029fb0423f4b11650c346a3">More...</a><br /></td></tr>
<tr class="separator:ga8e21341d7029fb0423f4b11650c346a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5300689ffb5e4ab73316a8c093cc20c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5300689ffb5e4ab73316a8c093cc20c8">_TIM3_TIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5300689ffb5e4ab73316a8c093cc20c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Trigger interrupt flag [0] (in _TIM3_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga5300689ffb5e4ab73316a8c093cc20c8">More...</a><br /></td></tr>
<tr class="separator:ga5300689ffb5e4ab73316a8c093cc20c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57dfa22f5ec11bb984cd2216e1963635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga57dfa22f5ec11bb984cd2216e1963635">_TIM3_BIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga57dfa22f5ec11bb984cd2216e1963635"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Break interrupt flag [0] (in _TIM3_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga57dfa22f5ec11bb984cd2216e1963635">More...</a><br /></td></tr>
<tr class="separator:ga57dfa22f5ec11bb984cd2216e1963635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6cbd4376a5ebdc729f016bc04e0a13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaba6cbd4376a5ebdc729f016bc04e0a13">_TIM3_CC1OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaba6cbd4376a5ebdc729f016bc04e0a13"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 overcapture flag [0] (in _TIM3_SR2)  <a href="group___s_t_m8_t_l5_x.html#gaba6cbd4376a5ebdc729f016bc04e0a13">More...</a><br /></td></tr>
<tr class="separator:gaba6cbd4376a5ebdc729f016bc04e0a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4dab4faf16179f8b9cd82b4e7e12b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8b4dab4faf16179f8b9cd82b4e7e12b4">_TIM3_CC2OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8b4dab4faf16179f8b9cd82b4e7e12b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 overcapture flag [0] (in _TIM3_SR2)  <a href="group___s_t_m8_t_l5_x.html#ga8b4dab4faf16179f8b9cd82b4e7e12b4">More...</a><br /></td></tr>
<tr class="separator:ga8b4dab4faf16179f8b9cd82b4e7e12b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e9d595263b076ad7df524edbbb722e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44e9d595263b076ad7df524edbbb722e">_TIM3_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga44e9d595263b076ad7df524edbbb722e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update generation [0] (in _TIM3_EGR)  <a href="group___s_t_m8_t_l5_x.html#ga44e9d595263b076ad7df524edbbb722e">More...</a><br /></td></tr>
<tr class="separator:ga44e9d595263b076ad7df524edbbb722e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b968fe10f2d05cebd492b8c0b223f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6b968fe10f2d05cebd492b8c0b223f7d">_TIM3_CC1G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6b968fe10f2d05cebd492b8c0b223f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 generation [0] (in _TIM3_EGR)  <a href="group___s_t_m8_t_l5_x.html#ga6b968fe10f2d05cebd492b8c0b223f7d">More...</a><br /></td></tr>
<tr class="separator:ga6b968fe10f2d05cebd492b8c0b223f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7194c6790b7b75acb255c318af8063e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac7194c6790b7b75acb255c318af8063e">_TIM3_CC2G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac7194c6790b7b75acb255c318af8063e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 generation [0] (in _TIM3_EGR)  <a href="group___s_t_m8_t_l5_x.html#gac7194c6790b7b75acb255c318af8063e">More...</a><br /></td></tr>
<tr class="separator:gac7194c6790b7b75acb255c318af8063e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f27ab3e1d4e56ef5dd008c45bdf8d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7f27ab3e1d4e56ef5dd008c45bdf8d11">_TIM3_TG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7f27ab3e1d4e56ef5dd008c45bdf8d11"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Trigger generation [0] (in _TIM3_EGR)  <a href="group___s_t_m8_t_l5_x.html#ga7f27ab3e1d4e56ef5dd008c45bdf8d11">More...</a><br /></td></tr>
<tr class="separator:ga7f27ab3e1d4e56ef5dd008c45bdf8d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd88fd5e44a287e253627490ab36082e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafd88fd5e44a287e253627490ab36082e">_TIM3_BG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gafd88fd5e44a287e253627490ab36082e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Break generation [0] (in _TIM3_EGR)  <a href="group___s_t_m8_t_l5_x.html#gafd88fd5e44a287e253627490ab36082e">More...</a><br /></td></tr>
<tr class="separator:gafd88fd5e44a287e253627490ab36082e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83cd522477cf3e80783c80dcb77cd7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83cd522477cf3e80783c80dcb77cd7f6">_TIM3_CC1S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga83cd522477cf3e80783c80dcb77cd7f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 1 selection [1:0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga83cd522477cf3e80783c80dcb77cd7f6">More...</a><br /></td></tr>
<tr class="separator:ga83cd522477cf3e80783c80dcb77cd7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18fee13d89b4fe37a830513509fa9cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga18fee13d89b4fe37a830513509fa9cbc">_TIM3_CC1S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga18fee13d89b4fe37a830513509fa9cbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 1 selection [0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga18fee13d89b4fe37a830513509fa9cbc">More...</a><br /></td></tr>
<tr class="separator:ga18fee13d89b4fe37a830513509fa9cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76149dfbc4a8c04729aec8021e5c4218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga76149dfbc4a8c04729aec8021e5c4218">_TIM3_CC1S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga76149dfbc4a8c04729aec8021e5c4218"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 1 selection [1] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga76149dfbc4a8c04729aec8021e5c4218">More...</a><br /></td></tr>
<tr class="separator:ga76149dfbc4a8c04729aec8021e5c4218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7634be914310cfcb4010075d7eaadc35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7634be914310cfcb4010075d7eaadc35">_TIM3_OC1FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7634be914310cfcb4010075d7eaadc35"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 fast enable [0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga7634be914310cfcb4010075d7eaadc35">More...</a><br /></td></tr>
<tr class="separator:ga7634be914310cfcb4010075d7eaadc35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03dd1bcd282e3424a5cd29582e377b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga03dd1bcd282e3424a5cd29582e377b28">_TIM3_OC1PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga03dd1bcd282e3424a5cd29582e377b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 preload enable [0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga03dd1bcd282e3424a5cd29582e377b28">More...</a><br /></td></tr>
<tr class="separator:ga03dd1bcd282e3424a5cd29582e377b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d059b6f9a90b25f784781a30820e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad0d059b6f9a90b25f784781a30820e30">_TIM3_OC1M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad0d059b6f9a90b25f784781a30820e30"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [2:0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#gad0d059b6f9a90b25f784781a30820e30">More...</a><br /></td></tr>
<tr class="separator:gad0d059b6f9a90b25f784781a30820e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0301709d7c7326d472470e82c0da4ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0301709d7c7326d472470e82c0da4ff6">_TIM3_OC1M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0301709d7c7326d472470e82c0da4ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga0301709d7c7326d472470e82c0da4ff6">More...</a><br /></td></tr>
<tr class="separator:ga0301709d7c7326d472470e82c0da4ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e4be5cfb64926ff97811ff01cab5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44e4be5cfb64926ff97811ff01cab5f1">_TIM3_OC1M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga44e4be5cfb64926ff97811ff01cab5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [1] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga44e4be5cfb64926ff97811ff01cab5f1">More...</a><br /></td></tr>
<tr class="separator:ga44e4be5cfb64926ff97811ff01cab5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef222e534d80de3f36eea8796f27797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ef222e534d80de3f36eea8796f27797">_TIM3_OC1M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7ef222e534d80de3f36eea8796f27797"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [2] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga7ef222e534d80de3f36eea8796f27797">More...</a><br /></td></tr>
<tr class="separator:ga7ef222e534d80de3f36eea8796f27797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b0a4e50aa74fb90b5fd7d0e9c0052f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab5b0a4e50aa74fb90b5fd7d0e9c0052f">_TIM3_IC1PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab5b0a4e50aa74fb90b5fd7d0e9c0052f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 prescaler [1:0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#gab5b0a4e50aa74fb90b5fd7d0e9c0052f">More...</a><br /></td></tr>
<tr class="separator:gab5b0a4e50aa74fb90b5fd7d0e9c0052f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb75f24a8c0ab65a5458729bcf501818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafb75f24a8c0ab65a5458729bcf501818">_TIM3_IC1PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gafb75f24a8c0ab65a5458729bcf501818"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 prescaler [0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#gafb75f24a8c0ab65a5458729bcf501818">More...</a><br /></td></tr>
<tr class="separator:gafb75f24a8c0ab65a5458729bcf501818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e945916e0cc91a182d01cbe15072a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2e945916e0cc91a182d01cbe15072a21">_TIM3_IC1PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2e945916e0cc91a182d01cbe15072a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 prescaler [1] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga2e945916e0cc91a182d01cbe15072a21">More...</a><br /></td></tr>
<tr class="separator:ga2e945916e0cc91a182d01cbe15072a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b081528c041fcfbd63a814a769df11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga24b081528c041fcfbd63a814a769df11">_TIM3_IC1F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga24b081528c041fcfbd63a814a769df11"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [3:0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga24b081528c041fcfbd63a814a769df11">More...</a><br /></td></tr>
<tr class="separator:ga24b081528c041fcfbd63a814a769df11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68010cbd1c38c6a9c4ea7a3b9fce309b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga68010cbd1c38c6a9c4ea7a3b9fce309b">_TIM3_IC1F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga68010cbd1c38c6a9c4ea7a3b9fce309b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 filter [0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga68010cbd1c38c6a9c4ea7a3b9fce309b">More...</a><br /></td></tr>
<tr class="separator:ga68010cbd1c38c6a9c4ea7a3b9fce309b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04541b4b636f069a6729fb8b10a5ecce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga04541b4b636f069a6729fb8b10a5ecce">_TIM3_IC1F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga04541b4b636f069a6729fb8b10a5ecce"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 filter [1] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga04541b4b636f069a6729fb8b10a5ecce">More...</a><br /></td></tr>
<tr class="separator:ga04541b4b636f069a6729fb8b10a5ecce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22db08041da65a733eb5072b204dec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac22db08041da65a733eb5072b204dec0">_TIM3_IC1F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac22db08041da65a733eb5072b204dec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 filter [2] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#gac22db08041da65a733eb5072b204dec0">More...</a><br /></td></tr>
<tr class="separator:gac22db08041da65a733eb5072b204dec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599f764ec05f89e695944ac36c52d40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga599f764ec05f89e695944ac36c52d40b">_TIM3_IC1F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga599f764ec05f89e695944ac36c52d40b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 filter [3] (in _TIM3_CCMR1)  <a href="group___s_t_m8_t_l5_x.html#ga599f764ec05f89e695944ac36c52d40b">More...</a><br /></td></tr>
<tr class="separator:ga599f764ec05f89e695944ac36c52d40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8995ab8850b5004afeb10bd4a1006d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8995ab8850b5004afeb10bd4a1006d5e">_TIM3_CC2S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8995ab8850b5004afeb10bd4a1006d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 2 selection [1:0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga8995ab8850b5004afeb10bd4a1006d5e">More...</a><br /></td></tr>
<tr class="separator:ga8995ab8850b5004afeb10bd4a1006d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d81b9eacdc6396a3adefff730c9cc01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1d81b9eacdc6396a3adefff730c9cc01">_TIM3_CC2S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1d81b9eacdc6396a3adefff730c9cc01"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 2 selection [0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga1d81b9eacdc6396a3adefff730c9cc01">More...</a><br /></td></tr>
<tr class="separator:ga1d81b9eacdc6396a3adefff730c9cc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd35656d0cae6a1611ac41dded29c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacfd35656d0cae6a1611ac41dded29c43">_TIM3_CC2S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gacfd35656d0cae6a1611ac41dded29c43"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 2 selection [1] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#gacfd35656d0cae6a1611ac41dded29c43">More...</a><br /></td></tr>
<tr class="separator:gacfd35656d0cae6a1611ac41dded29c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa973077a9028a45d5957a510293b7e86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa973077a9028a45d5957a510293b7e86">_TIM3_OC2FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa973077a9028a45d5957a510293b7e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 fast enable [0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#gaa973077a9028a45d5957a510293b7e86">More...</a><br /></td></tr>
<tr class="separator:gaa973077a9028a45d5957a510293b7e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bfc82cf40618dfef217d8f0c9876adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3bfc82cf40618dfef217d8f0c9876adb">_TIM3_OC2PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3bfc82cf40618dfef217d8f0c9876adb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 preload enable [0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga3bfc82cf40618dfef217d8f0c9876adb">More...</a><br /></td></tr>
<tr class="separator:ga3bfc82cf40618dfef217d8f0c9876adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90021ab05f63eb77f1041275b181aee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga90021ab05f63eb77f1041275b181aee6">_TIM3_OC2M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga90021ab05f63eb77f1041275b181aee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [2:0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga90021ab05f63eb77f1041275b181aee6">More...</a><br /></td></tr>
<tr class="separator:ga90021ab05f63eb77f1041275b181aee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad1762c81397871d2ee59ec91877c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ad1762c81397871d2ee59ec91877c80">_TIM3_OC2M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7ad1762c81397871d2ee59ec91877c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga7ad1762c81397871d2ee59ec91877c80">More...</a><br /></td></tr>
<tr class="separator:ga7ad1762c81397871d2ee59ec91877c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace85d18b4653a91205143bebe08d6fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gace85d18b4653a91205143bebe08d6fdf">_TIM3_OC2M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gace85d18b4653a91205143bebe08d6fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [1] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#gace85d18b4653a91205143bebe08d6fdf">More...</a><br /></td></tr>
<tr class="separator:gace85d18b4653a91205143bebe08d6fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6f377190b7bf62339265600d55b97c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6f6f377190b7bf62339265600d55b97c">_TIM3_OC2M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6f6f377190b7bf62339265600d55b97c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [2] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga6f6f377190b7bf62339265600d55b97c">More...</a><br /></td></tr>
<tr class="separator:ga6f6f377190b7bf62339265600d55b97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfded4492c57a2684adea253a73846b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadfded4492c57a2684adea253a73846b9">_TIM3_IC2PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadfded4492c57a2684adea253a73846b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 prescaler [1:0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#gadfded4492c57a2684adea253a73846b9">More...</a><br /></td></tr>
<tr class="separator:gadfded4492c57a2684adea253a73846b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26240a8de78272c9bcb6292bae32fa47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga26240a8de78272c9bcb6292bae32fa47">_TIM3_IC2PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga26240a8de78272c9bcb6292bae32fa47"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 prescaler [0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga26240a8de78272c9bcb6292bae32fa47">More...</a><br /></td></tr>
<tr class="separator:ga26240a8de78272c9bcb6292bae32fa47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae894ad05fedd461074b19f9051596c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae894ad05fedd461074b19f9051596c23">_TIM3_IC2PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae894ad05fedd461074b19f9051596c23"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 prescaler [1] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#gae894ad05fedd461074b19f9051596c23">More...</a><br /></td></tr>
<tr class="separator:gae894ad05fedd461074b19f9051596c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72928486108cdd7b5e62da0568d29c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga72928486108cdd7b5e62da0568d29c43">_TIM3_IC2F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga72928486108cdd7b5e62da0568d29c43"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [3:0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga72928486108cdd7b5e62da0568d29c43">More...</a><br /></td></tr>
<tr class="separator:ga72928486108cdd7b5e62da0568d29c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc00f1d91a42e602d6dcdd7c5277937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5dc00f1d91a42e602d6dcdd7c5277937">_TIM3_IC2F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5dc00f1d91a42e602d6dcdd7c5277937"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 filter [0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga5dc00f1d91a42e602d6dcdd7c5277937">More...</a><br /></td></tr>
<tr class="separator:ga5dc00f1d91a42e602d6dcdd7c5277937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497858969bcc31bcd50ebbe991991120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga497858969bcc31bcd50ebbe991991120">_TIM3_IC2F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga497858969bcc31bcd50ebbe991991120"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 filter [1] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga497858969bcc31bcd50ebbe991991120">More...</a><br /></td></tr>
<tr class="separator:ga497858969bcc31bcd50ebbe991991120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c776e6b479c88d669feaeb291fd95d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c776e6b479c88d669feaeb291fd95d8">_TIM3_IC2F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6c776e6b479c88d669feaeb291fd95d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 filter [2] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga6c776e6b479c88d669feaeb291fd95d8">More...</a><br /></td></tr>
<tr class="separator:ga6c776e6b479c88d669feaeb291fd95d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc1797b9f34a4fca7acaf46969f1473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4bc1797b9f34a4fca7acaf46969f1473">_TIM3_IC2F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga4bc1797b9f34a4fca7acaf46969f1473"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 filter [3] (in _TIM3_CCMR2)  <a href="group___s_t_m8_t_l5_x.html#ga4bc1797b9f34a4fca7acaf46969f1473">More...</a><br /></td></tr>
<tr class="separator:ga4bc1797b9f34a4fca7acaf46969f1473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab270aec1ac58ae82f6fc4628d0042319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab270aec1ac58ae82f6fc4628d0042319">_TIM3_CC1E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab270aec1ac58ae82f6fc4628d0042319"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 output enable [0] (in _TIM3_CCER1)  <a href="group___s_t_m8_t_l5_x.html#gab270aec1ac58ae82f6fc4628d0042319">More...</a><br /></td></tr>
<tr class="separator:gab270aec1ac58ae82f6fc4628d0042319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6499c72801d86cf630db9bc376cced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5c6499c72801d86cf630db9bc376cced">_TIM3_CC1P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5c6499c72801d86cf630db9bc376cced"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 output polarity [0] (in _TIM3_CCER1)  <a href="group___s_t_m8_t_l5_x.html#ga5c6499c72801d86cf630db9bc376cced">More...</a><br /></td></tr>
<tr class="separator:ga5c6499c72801d86cf630db9bc376cced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb70970917ebbe50ec03e1e159850bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6fb70970917ebbe50ec03e1e159850bc">_TIM3_CC2E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6fb70970917ebbe50ec03e1e159850bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 output enable [0] (in _TIM3_CCER1)  <a href="group___s_t_m8_t_l5_x.html#ga6fb70970917ebbe50ec03e1e159850bc">More...</a><br /></td></tr>
<tr class="separator:ga6fb70970917ebbe50ec03e1e159850bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91b66f0b9907bffba8fc4ef8b93461f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab91b66f0b9907bffba8fc4ef8b93461f">_TIM3_CC2P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab91b66f0b9907bffba8fc4ef8b93461f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 output polarity [0] (in _TIM3_CCER1)  <a href="group___s_t_m8_t_l5_x.html#gab91b66f0b9907bffba8fc4ef8b93461f">More...</a><br /></td></tr>
<tr class="separator:gab91b66f0b9907bffba8fc4ef8b93461f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97ab9cf948e0b0b8e015598ca57974a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa97ab9cf948e0b0b8e015598ca57974a">_TIM3_PSC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa97ab9cf948e0b0b8e015598ca57974a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 prescaler [2:0] (in _TIM3_PSCR)  <a href="group___s_t_m8_t_l5_x.html#gaa97ab9cf948e0b0b8e015598ca57974a">More...</a><br /></td></tr>
<tr class="separator:gaa97ab9cf948e0b0b8e015598ca57974a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89edf2e6c7e98fc2d683cafb35978a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa89edf2e6c7e98fc2d683cafb35978a1">_TIM3_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa89edf2e6c7e98fc2d683cafb35978a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 prescaler [0] (in _TIM3_PSCR)  <a href="group___s_t_m8_t_l5_x.html#gaa89edf2e6c7e98fc2d683cafb35978a1">More...</a><br /></td></tr>
<tr class="separator:gaa89edf2e6c7e98fc2d683cafb35978a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4588b5f8e7025064da46159dc38db34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae4588b5f8e7025064da46159dc38db34">_TIM3_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4588b5f8e7025064da46159dc38db34"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 prescaler [1] (in _TIM3_PSCR)  <a href="group___s_t_m8_t_l5_x.html#gae4588b5f8e7025064da46159dc38db34">More...</a><br /></td></tr>
<tr class="separator:gae4588b5f8e7025064da46159dc38db34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb62254e89445c959603f20ed163e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaabb62254e89445c959603f20ed163e5b">_TIM3_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaabb62254e89445c959603f20ed163e5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 prescaler [2] (in _TIM3_PSCR)  <a href="group___s_t_m8_t_l5_x.html#gaabb62254e89445c959603f20ed163e5b">More...</a><br /></td></tr>
<tr class="separator:gaabb62254e89445c959603f20ed163e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b544aca4b61ac8ca6aa79cb42fbc366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6b544aca4b61ac8ca6aa79cb42fbc366">_TIM3_LOCK</a>&#160;&#160;&#160;((int8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6b544aca4b61ac8ca6aa79cb42fbc366"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Lock configuration [1:0] (in _TIM3_BKR)  <a href="group___s_t_m8_t_l5_x.html#ga6b544aca4b61ac8ca6aa79cb42fbc366">More...</a><br /></td></tr>
<tr class="separator:ga6b544aca4b61ac8ca6aa79cb42fbc366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063a06b313a1772c61fcad1e9aa257f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga063a06b313a1772c61fcad1e9aa257f3">_TIM3_LOCK0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga063a06b313a1772c61fcad1e9aa257f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Lock configuration [0] (in _TIM3_BKR)  <a href="group___s_t_m8_t_l5_x.html#ga063a06b313a1772c61fcad1e9aa257f3">More...</a><br /></td></tr>
<tr class="separator:ga063a06b313a1772c61fcad1e9aa257f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd50a43ad0ac10a0f6e120a3c1ed55f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacd50a43ad0ac10a0f6e120a3c1ed55f3">_TIM3_LOCK1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gacd50a43ad0ac10a0f6e120a3c1ed55f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Lock configuration [1] (in _TIM3_BKR)  <a href="group___s_t_m8_t_l5_x.html#gacd50a43ad0ac10a0f6e120a3c1ed55f3">More...</a><br /></td></tr>
<tr class="separator:gacd50a43ad0ac10a0f6e120a3c1ed55f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2fbbf1037193aec4b72be7973432f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadd2fbbf1037193aec4b72be7973432f6">_TIM3_OSSI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadd2fbbf1037193aec4b72be7973432f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Off state selection for idle mode [0] (in _TIM3_BKR)  <a href="group___s_t_m8_t_l5_x.html#gadd2fbbf1037193aec4b72be7973432f6">More...</a><br /></td></tr>
<tr class="separator:gadd2fbbf1037193aec4b72be7973432f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346699680e81cdd7434c329d5668da52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga346699680e81cdd7434c329d5668da52">_TIM3_BKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga346699680e81cdd7434c329d5668da52"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Break enable [0] (in _TIM3_BKR)  <a href="group___s_t_m8_t_l5_x.html#ga346699680e81cdd7434c329d5668da52">More...</a><br /></td></tr>
<tr class="separator:ga346699680e81cdd7434c329d5668da52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e69e739bcbfb9984988066765226994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4e69e739bcbfb9984988066765226994">_TIM3_BKP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4e69e739bcbfb9984988066765226994"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Break polarity [0] (in _TIM3_BKR)  <a href="group___s_t_m8_t_l5_x.html#ga4e69e739bcbfb9984988066765226994">More...</a><br /></td></tr>
<tr class="separator:ga4e69e739bcbfb9984988066765226994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87144880cde2bd6f7296d43c6e3f048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac87144880cde2bd6f7296d43c6e3f048">_TIM3_AOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac87144880cde2bd6f7296d43c6e3f048"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Automatic output enable [0] (in _TIM3_BKR)  <a href="group___s_t_m8_t_l5_x.html#gac87144880cde2bd6f7296d43c6e3f048">More...</a><br /></td></tr>
<tr class="separator:gac87144880cde2bd6f7296d43c6e3f048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e4a1b3e32d4bc840a059aa6720ec9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9e4a1b3e32d4bc840a059aa6720ec9d2">_TIM3_MOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9e4a1b3e32d4bc840a059aa6720ec9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Main output enable [0] (in _TIM3_BKR)  <a href="group___s_t_m8_t_l5_x.html#ga9e4a1b3e32d4bc840a059aa6720ec9d2">More...</a><br /></td></tr>
<tr class="separator:ga9e4a1b3e32d4bc840a059aa6720ec9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad497e0b80548491d2ab6d1953266453e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad497e0b80548491d2ab6d1953266453e">_TIM3_OIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad497e0b80548491d2ab6d1953266453e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output idle state 1 (OC1 output) [0] (in _TIM3_OISR)  <a href="group___s_t_m8_t_l5_x.html#gad497e0b80548491d2ab6d1953266453e">More...</a><br /></td></tr>
<tr class="separator:gad497e0b80548491d2ab6d1953266453e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7774186e07b2919223b7d7643a3c4847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7774186e07b2919223b7d7643a3c4847">_TIM3_OIS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7774186e07b2919223b7d7643a3c4847"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output idle state 2 (OC2 output) [0] (in _TIM3_OISR)  <a href="group___s_t_m8_t_l5_x.html#ga7774186e07b2919223b7d7643a3c4847">More...</a><br /></td></tr>
<tr class="separator:ga7774186e07b2919223b7d7643a3c4847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4fd9fa5128a8c610790c9f6a48100c77">_TIM4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m4__t.html">TIM4_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>)</td></tr>
<tr class="memdesc:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga4fd9fa5128a8c610790c9f6a48100c77">More...</a><br /></td></tr>
<tr class="separator:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af9bd5423297cae3314e289b5f3a870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0af9bd5423297cae3314e289b5f3a870">_TIM4_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga0af9bd5423297cae3314e289b5f3a870"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 1.  <a href="group___s_t_m8_t_l5_x.html#ga0af9bd5423297cae3314e289b5f3a870">More...</a><br /></td></tr>
<tr class="separator:ga0af9bd5423297cae3314e289b5f3a870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2a311339e7fabdcbc8409dac70fa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabc2a311339e7fabdcbc8409dac70fa9d">_TIM4_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gabc2a311339e7fabdcbc8409dac70fa9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 2.  <a href="group___s_t_m8_t_l5_x.html#gabc2a311339e7fabdcbc8409dac70fa9d">More...</a><br /></td></tr>
<tr class="separator:gabc2a311339e7fabdcbc8409dac70fa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4683d1b5b9ebe23d07936f8b9a8d1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac4683d1b5b9ebe23d07936f8b9a8d1ad">_TIM4_SMCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gac4683d1b5b9ebe23d07936f8b9a8d1ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Slave mode control register.  <a href="group___s_t_m8_t_l5_x.html#gac4683d1b5b9ebe23d07936f8b9a8d1ad">More...</a><br /></td></tr>
<tr class="separator:gac4683d1b5b9ebe23d07936f8b9a8d1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5214d829fd6feab45b8246ce5529797b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5214d829fd6feab45b8246ce5529797b">_TIM4_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga5214d829fd6feab45b8246ce5529797b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 interrupt enable register.  <a href="group___s_t_m8_t_l5_x.html#ga5214d829fd6feab45b8246ce5529797b">More...</a><br /></td></tr>
<tr class="separator:ga5214d829fd6feab45b8246ce5529797b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a897743dd8105b3d92c6f247ee39bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a897743dd8105b3d92c6f247ee39bc3">_TIM4_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga9a897743dd8105b3d92c6f247ee39bc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 status register.  <a href="group___s_t_m8_t_l5_x.html#ga9a897743dd8105b3d92c6f247ee39bc3">More...</a><br /></td></tr>
<tr class="separator:ga9a897743dd8105b3d92c6f247ee39bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f26d7c6551d1d24d63177f9acaf903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga33f26d7c6551d1d24d63177f9acaf903">_TIM4_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga33f26d7c6551d1d24d63177f9acaf903"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 event generation register.  <a href="group___s_t_m8_t_l5_x.html#ga33f26d7c6551d1d24d63177f9acaf903">More...</a><br /></td></tr>
<tr class="separator:ga33f26d7c6551d1d24d63177f9acaf903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33796f0041d695cf74033910c0531d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga33796f0041d695cf74033910c0531d33">_TIM4_CNTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga33796f0041d695cf74033910c0531d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 counter register.  <a href="group___s_t_m8_t_l5_x.html#ga33796f0041d695cf74033910c0531d33">More...</a><br /></td></tr>
<tr class="separator:ga33796f0041d695cf74033910c0531d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2185e1a70be3e70465f34a4df26e8067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2185e1a70be3e70465f34a4df26e8067">_TIM4_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga2185e1a70be3e70465f34a4df26e8067"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler register.  <a href="group___s_t_m8_t_l5_x.html#ga2185e1a70be3e70465f34a4df26e8067">More...</a><br /></td></tr>
<tr class="separator:ga2185e1a70be3e70465f34a4df26e8067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8a1cfb8ec32d4a88c118d484b4d284d4">_TIM4_ARR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 auto-reload register.  <a href="group___s_t_m8_t_l5_x.html#ga8a1cfb8ec32d4a88c118d484b4d284d4">More...</a><br /></td></tr>
<tr class="separator:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bda1ce7d7f0e677b6a23fecd7c72a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bda1ce7d7f0e677b6a23fecd7c72a3b">_TIM4_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6bda1ce7d7f0e677b6a23fecd7c72a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga6bda1ce7d7f0e677b6a23fecd7c72a3b">More...</a><br /></td></tr>
<tr class="separator:ga6bda1ce7d7f0e677b6a23fecd7c72a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42b8fa9180c8400b77e599a89279427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad42b8fa9180c8400b77e599a89279427">_TIM4_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad42b8fa9180c8400b77e599a89279427"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#gad42b8fa9180c8400b77e599a89279427">More...</a><br /></td></tr>
<tr class="separator:gad42b8fa9180c8400b77e599a89279427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5d0a5a47698d45bed4ff3025fdb8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0c5d0a5a47698d45bed4ff3025fdb8ae">_TIM4_SMCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0c5d0a5a47698d45bed4ff3025fdb8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Slave mode control register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga0c5d0a5a47698d45bed4ff3025fdb8ae">More...</a><br /></td></tr>
<tr class="separator:ga0c5d0a5a47698d45bed4ff3025fdb8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc97542a8f9cf14866a208521f45cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacdc97542a8f9cf14866a208521f45cc0">_TIM4_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacdc97542a8f9cf14866a208521f45cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 interrupt enable register reset value.  <a href="group___s_t_m8_t_l5_x.html#gacdc97542a8f9cf14866a208521f45cc0">More...</a><br /></td></tr>
<tr class="separator:gacdc97542a8f9cf14866a208521f45cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b6398f1e326221b4d85c33d1b93b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf9b6398f1e326221b4d85c33d1b93b34">_TIM4_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf9b6398f1e326221b4d85c33d1b93b34"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 status register reset value.  <a href="group___s_t_m8_t_l5_x.html#gaf9b6398f1e326221b4d85c33d1b93b34">More...</a><br /></td></tr>
<tr class="separator:gaf9b6398f1e326221b4d85c33d1b93b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c1550dea4f111c3ce28e0997e7f49fb">_TIM4_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 event generation register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga6c1550dea4f111c3ce28e0997e7f49fb">More...</a><br /></td></tr>
<tr class="separator:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga24a0ae77488a3374ddb67dc7cd2e9686">_TIM4_CNTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 counter register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga24a0ae77488a3374ddb67dc7cd2e9686">More...</a><br /></td></tr>
<tr class="separator:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1624af99d76b9397c568f4bc262a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaea1624af99d76b9397c568f4bc262a92">_TIM4_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaea1624af99d76b9397c568f4bc262a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler register reset value.  <a href="group___s_t_m8_t_l5_x.html#gaea1624af99d76b9397c568f4bc262a92">More...</a><br /></td></tr>
<tr class="separator:gaea1624af99d76b9397c568f4bc262a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga364fc317c2d1ec8dc221569f0b2ef51c">_TIM4_ARR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 auto-reload register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga364fc317c2d1ec8dc221569f0b2ef51c">More...</a><br /></td></tr>
<tr class="separator:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53f71800dd0a70d932fd3f506ed2e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae53f71800dd0a70d932fd3f506ed2e06">_TIM4_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae53f71800dd0a70d932fd3f506ed2e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Counter enable [0] (in _TIM4_CR1)  <a href="group___s_t_m8_t_l5_x.html#gae53f71800dd0a70d932fd3f506ed2e06">More...</a><br /></td></tr>
<tr class="separator:gae53f71800dd0a70d932fd3f506ed2e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82972c5cab6ff03f3a77f382835f6079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga82972c5cab6ff03f3a77f382835f6079">_TIM4_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga82972c5cab6ff03f3a77f382835f6079"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update disable [0] (in _TIM4_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga82972c5cab6ff03f3a77f382835f6079">More...</a><br /></td></tr>
<tr class="separator:ga82972c5cab6ff03f3a77f382835f6079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3eb20dc283dc4002b23c363610e8a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaf3eb20dc283dc4002b23c363610e8a4">_TIM4_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaaf3eb20dc283dc4002b23c363610e8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update request source [0] (in _TIM4_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaaf3eb20dc283dc4002b23c363610e8a4">More...</a><br /></td></tr>
<tr class="separator:gaaf3eb20dc283dc4002b23c363610e8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6803a4f1da7a910b57a15fb74b0d90a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6803a4f1da7a910b57a15fb74b0d90a6">_TIM4_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6803a4f1da7a910b57a15fb74b0d90a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 One-pulse mode [0] (in _TIM4_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga6803a4f1da7a910b57a15fb74b0d90a6">More...</a><br /></td></tr>
<tr class="separator:ga6803a4f1da7a910b57a15fb74b0d90a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61530bb772a055a30616ecc04d44e957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga61530bb772a055a30616ecc04d44e957">_TIM4_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga61530bb772a055a30616ecc04d44e957"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Auto-reload preload enable [0] (in _TIM4_CR)  <a href="group___s_t_m8_t_l5_x.html#ga61530bb772a055a30616ecc04d44e957">More...</a><br /></td></tr>
<tr class="separator:ga61530bb772a055a30616ecc04d44e957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e824a903d5eb228fc56f4c75f86c3ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4e824a903d5eb228fc56f4c75f86c3ae">_TIM4_MMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4e824a903d5eb228fc56f4c75f86c3ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [2:0] (in _TIM4_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga4e824a903d5eb228fc56f4c75f86c3ae">More...</a><br /></td></tr>
<tr class="separator:ga4e824a903d5eb228fc56f4c75f86c3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cc3885afa9a950ee654352d8bce7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga93cc3885afa9a950ee654352d8bce7cb">_TIM4_MMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga93cc3885afa9a950ee654352d8bce7cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [0] (in _TIM4_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga93cc3885afa9a950ee654352d8bce7cb">More...</a><br /></td></tr>
<tr class="separator:ga93cc3885afa9a950ee654352d8bce7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0627013b613393ba83ca2422acc60fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac0627013b613393ba83ca2422acc60fd">_TIM4_MMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac0627013b613393ba83ca2422acc60fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [1] (in _TIM4_CR2)  <a href="group___s_t_m8_t_l5_x.html#gac0627013b613393ba83ca2422acc60fd">More...</a><br /></td></tr>
<tr class="separator:gac0627013b613393ba83ca2422acc60fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b4d961ec238cc1585bc5cb5eecf65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab0b4d961ec238cc1585bc5cb5eecf65b">_TIM4_MMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab0b4d961ec238cc1585bc5cb5eecf65b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [2] (in _TIM4_CR2)  <a href="group___s_t_m8_t_l5_x.html#gab0b4d961ec238cc1585bc5cb5eecf65b">More...</a><br /></td></tr>
<tr class="separator:gab0b4d961ec238cc1585bc5cb5eecf65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa52ade46be8f05f9137eff4d01dd6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaa52ade46be8f05f9137eff4d01dd6d6">_TIM4_SMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaaa52ade46be8f05f9137eff4d01dd6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [2:0] (in _TIM4_SMCR)  <a href="group___s_t_m8_t_l5_x.html#gaaa52ade46be8f05f9137eff4d01dd6d6">More...</a><br /></td></tr>
<tr class="separator:gaaa52ade46be8f05f9137eff4d01dd6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3512bd47b4422e3cb6c1c82ed4ca6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab3512bd47b4422e3cb6c1c82ed4ca6d2">_TIM4_SMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab3512bd47b4422e3cb6c1c82ed4ca6d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [0] (in _TIM4_SMCR)  <a href="group___s_t_m8_t_l5_x.html#gab3512bd47b4422e3cb6c1c82ed4ca6d2">More...</a><br /></td></tr>
<tr class="separator:gab3512bd47b4422e3cb6c1c82ed4ca6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f21168b7bf290f48fde53c800fd669a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f21168b7bf290f48fde53c800fd669a">_TIM4_SMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3f21168b7bf290f48fde53c800fd669a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [1] (in _TIM4_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga3f21168b7bf290f48fde53c800fd669a">More...</a><br /></td></tr>
<tr class="separator:ga3f21168b7bf290f48fde53c800fd669a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1564aa0ad29a02a73a151f0f591a1163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1564aa0ad29a02a73a151f0f591a1163">_TIM4_SMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1564aa0ad29a02a73a151f0f591a1163"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [2] (in _TIM4_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga1564aa0ad29a02a73a151f0f591a1163">More...</a><br /></td></tr>
<tr class="separator:ga1564aa0ad29a02a73a151f0f591a1163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb82fefecad5c3c92d48ac7e43666a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacb82fefecad5c3c92d48ac7e43666a0d">_TIM4_TS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacb82fefecad5c3c92d48ac7e43666a0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [2:0] (in _TIM4_SMCR)  <a href="group___s_t_m8_t_l5_x.html#gacb82fefecad5c3c92d48ac7e43666a0d">More...</a><br /></td></tr>
<tr class="separator:gacb82fefecad5c3c92d48ac7e43666a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae77d7cf6f2beb0360cc1cf3f2d98a572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae77d7cf6f2beb0360cc1cf3f2d98a572">_TIM4_TS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae77d7cf6f2beb0360cc1cf3f2d98a572"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [0] (in _TIM4_SMCR)  <a href="group___s_t_m8_t_l5_x.html#gae77d7cf6f2beb0360cc1cf3f2d98a572">More...</a><br /></td></tr>
<tr class="separator:gae77d7cf6f2beb0360cc1cf3f2d98a572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga365f83e5be4b62346d9862789d8b8b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga365f83e5be4b62346d9862789d8b8b0c">_TIM4_TS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga365f83e5be4b62346d9862789d8b8b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [1] (in _TIM4_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga365f83e5be4b62346d9862789d8b8b0c">More...</a><br /></td></tr>
<tr class="separator:ga365f83e5be4b62346d9862789d8b8b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72944a0e1e60933792955ecd0f80de18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga72944a0e1e60933792955ecd0f80de18">_TIM4_TS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga72944a0e1e60933792955ecd0f80de18"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [2] (in _TIM4_SMCR)  <a href="group___s_t_m8_t_l5_x.html#ga72944a0e1e60933792955ecd0f80de18">More...</a><br /></td></tr>
<tr class="separator:ga72944a0e1e60933792955ecd0f80de18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffe1f39fb13ba76cadf94769dbce29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabffe1f39fb13ba76cadf94769dbce29e">_TIM4_MSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabffe1f39fb13ba76cadf94769dbce29e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master/slave mode [0] (in _TIM4_SMCR)  <a href="group___s_t_m8_t_l5_x.html#gabffe1f39fb13ba76cadf94769dbce29e">More...</a><br /></td></tr>
<tr class="separator:gabffe1f39fb13ba76cadf94769dbce29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa869677aa4ac5a8a54bd22e2364fc4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa869677aa4ac5a8a54bd22e2364fc4ea">_TIM4_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa869677aa4ac5a8a54bd22e2364fc4ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update interrupt enable [0] (in _TIM4_IER)  <a href="group___s_t_m8_t_l5_x.html#gaa869677aa4ac5a8a54bd22e2364fc4ea">More...</a><br /></td></tr>
<tr class="separator:gaa869677aa4ac5a8a54bd22e2364fc4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c001a2289175a84c8f89e9eb9904bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa8c001a2289175a84c8f89e9eb9904bc">_TIM4_TIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa8c001a2289175a84c8f89e9eb9904bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger interrupt enable [0] (in _TIM4_IER)  <a href="group___s_t_m8_t_l5_x.html#gaa8c001a2289175a84c8f89e9eb9904bc">More...</a><br /></td></tr>
<tr class="separator:gaa8c001a2289175a84c8f89e9eb9904bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f03722638a27be9f2729b75c992a770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0f03722638a27be9f2729b75c992a770">_TIM4_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0f03722638a27be9f2729b75c992a770"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update interrupt flag [0] (in _TIM4_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga0f03722638a27be9f2729b75c992a770">More...</a><br /></td></tr>
<tr class="separator:ga0f03722638a27be9f2729b75c992a770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788c682ac8dcfaa231962c9fe91ad2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga788c682ac8dcfaa231962c9fe91ad2e0">_TIM4_TIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga788c682ac8dcfaa231962c9fe91ad2e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger interrupt flag [0] (in _TIM4_SR1)  <a href="group___s_t_m8_t_l5_x.html#ga788c682ac8dcfaa231962c9fe91ad2e0">More...</a><br /></td></tr>
<tr class="separator:ga788c682ac8dcfaa231962c9fe91ad2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5338a0297786119afefb930beba9dade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5338a0297786119afefb930beba9dade">_TIM4_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5338a0297786119afefb930beba9dade"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update generation [0] (in _TIM4_EGR)  <a href="group___s_t_m8_t_l5_x.html#ga5338a0297786119afefb930beba9dade">More...</a><br /></td></tr>
<tr class="separator:ga5338a0297786119afefb930beba9dade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31443ff6c68378fa132003d7a3314a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga31443ff6c68378fa132003d7a3314a86">_TIM4_TG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga31443ff6c68378fa132003d7a3314a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger generation [0] (in _TIM4_EGR)  <a href="group___s_t_m8_t_l5_x.html#ga31443ff6c68378fa132003d7a3314a86">More...</a><br /></td></tr>
<tr class="separator:ga31443ff6c68378fa132003d7a3314a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be020ae3c1c3487c2b799debe51c1fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4be020ae3c1c3487c2b799debe51c1fd">_TIM4_PSC</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4be020ae3c1c3487c2b799debe51c1fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [3:0] (in _TIM4_PSCR)  <a href="group___s_t_m8_t_l5_x.html#ga4be020ae3c1c3487c2b799debe51c1fd">More...</a><br /></td></tr>
<tr class="separator:ga4be020ae3c1c3487c2b799debe51c1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaba6ab7103cbfea3bfc95f6f60b9f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeaba6ab7103cbfea3bfc95f6f60b9f0e">_TIM4_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaeaba6ab7103cbfea3bfc95f6f60b9f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [0] (in _TIM4_PSCR)  <a href="group___s_t_m8_t_l5_x.html#gaeaba6ab7103cbfea3bfc95f6f60b9f0e">More...</a><br /></td></tr>
<tr class="separator:gaeaba6ab7103cbfea3bfc95f6f60b9f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6909611e163377a8a002258c8eaa765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac6909611e163377a8a002258c8eaa765">_TIM4_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac6909611e163377a8a002258c8eaa765"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [1] (in _TIM4_PSCR)  <a href="group___s_t_m8_t_l5_x.html#gac6909611e163377a8a002258c8eaa765">More...</a><br /></td></tr>
<tr class="separator:gac6909611e163377a8a002258c8eaa765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36391becc858eb5eb68ca9d70fb65370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga36391becc858eb5eb68ca9d70fb65370">_TIM4_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga36391becc858eb5eb68ca9d70fb65370"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [2] (in _TIM4_PSCR)  <a href="group___s_t_m8_t_l5_x.html#ga36391becc858eb5eb68ca9d70fb65370">More...</a><br /></td></tr>
<tr class="separator:ga36391becc858eb5eb68ca9d70fb65370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8479425682d17463b1542eaea1365de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8479425682d17463b1542eaea1365de6">_TIM4_PSC3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8479425682d17463b1542eaea1365de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [3] (in _TIM4_PSCR)  <a href="group___s_t_m8_t_l5_x.html#ga8479425682d17463b1542eaea1365de6">More...</a><br /></td></tr>
<tr class="separator:ga8479425682d17463b1542eaea1365de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1eef30a65b7daa456f9368396c29f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1eef30a65b7daa456f9368396c29f00">_PXS</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_x_s__t.html">PXS_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>)</td></tr>
<tr class="memdesc:gab1eef30a65b7daa456f9368396c29f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#gab1eef30a65b7daa456f9368396c29f00">More...</a><br /></td></tr>
<tr class="separator:gab1eef30a65b7daa456f9368396c29f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bc41beb2795879628a3cfdf7d29735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga53bc41beb2795879628a3cfdf7d29735">_PXS_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga53bc41beb2795879628a3cfdf7d29735"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 1.  <a href="group___s_t_m8_t_l5_x.html#ga53bc41beb2795879628a3cfdf7d29735">More...</a><br /></td></tr>
<tr class="separator:ga53bc41beb2795879628a3cfdf7d29735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce5722d39ae5a6560912785c33272cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8ce5722d39ae5a6560912785c33272cd">_PXS_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga8ce5722d39ae5a6560912785c33272cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 2.  <a href="group___s_t_m8_t_l5_x.html#ga8ce5722d39ae5a6560912785c33272cd">More...</a><br /></td></tr>
<tr class="separator:ga8ce5722d39ae5a6560912785c33272cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcc019be1b08ba2cbeb31d7362f5d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafbcc019be1b08ba2cbeb31d7362f5d80">_PXS_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gafbcc019be1b08ba2cbeb31d7362f5d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 3.  <a href="group___s_t_m8_t_l5_x.html#gafbcc019be1b08ba2cbeb31d7362f5d80">More...</a><br /></td></tr>
<tr class="separator:gafbcc019be1b08ba2cbeb31d7362f5d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga231dead82c0c533fa0d7bf00f27fd56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga231dead82c0c533fa0d7bf00f27fd56d">_PXS_ISR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga231dead82c0c533fa0d7bf00f27fd56d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Interrupt and Status Register.  <a href="group___s_t_m8_t_l5_x.html#ga231dead82c0c533fa0d7bf00f27fd56d">More...</a><br /></td></tr>
<tr class="separator:ga231dead82c0c533fa0d7bf00f27fd56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e0d65d3e85f6d4712800cecd3a892c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga00e0d65d3e85f6d4712800cecd3a892c">_PXS_CKCR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga00e0d65d3e85f6d4712800cecd3a892c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 1.  <a href="group___s_t_m8_t_l5_x.html#ga00e0d65d3e85f6d4712800cecd3a892c">More...</a><br /></td></tr>
<tr class="separator:ga00e0d65d3e85f6d4712800cecd3a892c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7bfacb4630f12ed77380030af40d036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7bfacb4630f12ed77380030af40d036">_PXS_CKCR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gad7bfacb4630f12ed77380030af40d036"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 2.  <a href="group___s_t_m8_t_l5_x.html#gad7bfacb4630f12ed77380030af40d036">More...</a><br /></td></tr>
<tr class="separator:gad7bfacb4630f12ed77380030af40d036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aad9ee0c55681fbf488e21bef11c077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7aad9ee0c55681fbf488e21bef11c077">_PXS_RXENRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga7aad9ee0c55681fbf488e21bef11c077"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register high byte.  <a href="group___s_t_m8_t_l5_x.html#ga7aad9ee0c55681fbf488e21bef11c077">More...</a><br /></td></tr>
<tr class="separator:ga7aad9ee0c55681fbf488e21bef11c077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192e71f1a11db60fe3a7ab8fe2a28a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga192e71f1a11db60fe3a7ab8fe2a28a9f">_PXS_RXENRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga192e71f1a11db60fe3a7ab8fe2a28a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register low byte.  <a href="group___s_t_m8_t_l5_x.html#ga192e71f1a11db60fe3a7ab8fe2a28a9f">More...</a><br /></td></tr>
<tr class="separator:ga192e71f1a11db60fe3a7ab8fe2a28a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e13cf4f04e84df00d8a07da5bed4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga20e13cf4f04e84df00d8a07da5bed4e0">_PXS_RXCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga20e13cf4f04e84df00d8a07da5bed4e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga20e13cf4f04e84df00d8a07da5bed4e0">More...</a><br /></td></tr>
<tr class="separator:ga20e13cf4f04e84df00d8a07da5bed4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50de75145c6df3b7fbe957eeca905e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf50de75145c6df3b7fbe957eeca905e8">_PXS_RXCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gaf50de75145c6df3b7fbe957eeca905e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 low byte.  <a href="group___s_t_m8_t_l5_x.html#gaf50de75145c6df3b7fbe957eeca905e8">More...</a><br /></td></tr>
<tr class="separator:gaf50de75145c6df3b7fbe957eeca905e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6b89f03599b3933fc31930ca7d86d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a6b89f03599b3933fc31930ca7d86d7">_PXS_RXCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga3a6b89f03599b3933fc31930ca7d86d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga3a6b89f03599b3933fc31930ca7d86d7">More...</a><br /></td></tr>
<tr class="separator:ga3a6b89f03599b3933fc31930ca7d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98164b73466ff2a1552c425c30dfb7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98164b73466ff2a1552c425c30dfb7da">_PXS_RXCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga98164b73466ff2a1552c425c30dfb7da"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga98164b73466ff2a1552c425c30dfb7da">More...</a><br /></td></tr>
<tr class="separator:ga98164b73466ff2a1552c425c30dfb7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f7b955201652e9daee1f80abf9f7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga76f7b955201652e9daee1f80abf9f7d8">_PXS_RXCR3H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga76f7b955201652e9daee1f80abf9f7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga76f7b955201652e9daee1f80abf9f7d8">More...</a><br /></td></tr>
<tr class="separator:ga76f7b955201652e9daee1f80abf9f7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9616860e01fbc038aa1a79d1e1f2975f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9616860e01fbc038aa1a79d1e1f2975f">_PXS_RXCR3L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga9616860e01fbc038aa1a79d1e1f2975f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga9616860e01fbc038aa1a79d1e1f2975f">More...</a><br /></td></tr>
<tr class="separator:ga9616860e01fbc038aa1a79d1e1f2975f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b56fad67efbf7b2ae51d16c817e3651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7b56fad67efbf7b2ae51d16c817e3651">_PXS_RXINSRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga7b56fad67efbf7b2ae51d16c817e3651"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register high byte.  <a href="group___s_t_m8_t_l5_x.html#ga7b56fad67efbf7b2ae51d16c817e3651">More...</a><br /></td></tr>
<tr class="separator:ga7b56fad67efbf7b2ae51d16c817e3651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb80b2bf39bbcd278012a228418d720b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafb80b2bf39bbcd278012a228418d720b">_PXS_RXINSRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:gafb80b2bf39bbcd278012a228418d720b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register low byte.  <a href="group___s_t_m8_t_l5_x.html#gafb80b2bf39bbcd278012a228418d720b">More...</a><br /></td></tr>
<tr class="separator:gafb80b2bf39bbcd278012a228418d720b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab279620671464cc04d4caa8d8e8d69a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab279620671464cc04d4caa8d8e8d69a6">_PXS_TXENRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x16)</td></tr>
<tr class="memdesc:gab279620671464cc04d4caa8d8e8d69a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register high byte.  <a href="group___s_t_m8_t_l5_x.html#gab279620671464cc04d4caa8d8e8d69a6">More...</a><br /></td></tr>
<tr class="separator:gab279620671464cc04d4caa8d8e8d69a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0bb989c1d8f1653bf9352d7e61a8ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad0bb989c1d8f1653bf9352d7e61a8ad3">_PXS_TXENRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x17)</td></tr>
<tr class="memdesc:gad0bb989c1d8f1653bf9352d7e61a8ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register low byte.  <a href="group___s_t_m8_t_l5_x.html#gad0bb989c1d8f1653bf9352d7e61a8ad3">More...</a><br /></td></tr>
<tr class="separator:gad0bb989c1d8f1653bf9352d7e61a8ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c56eb611f77bc50c24785a4a817bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga76c56eb611f77bc50c24785a4a817bde">_PXS_MAXRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1A)</td></tr>
<tr class="memdesc:ga76c56eb611f77bc50c24785a4a817bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register high byte.  <a href="group___s_t_m8_t_l5_x.html#ga76c56eb611f77bc50c24785a4a817bde">More...</a><br /></td></tr>
<tr class="separator:ga76c56eb611f77bc50c24785a4a817bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6a17c66c3ff0d179d5755edb74d3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a6a17c66c3ff0d179d5755edb74d3e0">_PXS_MAXRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1B)</td></tr>
<tr class="memdesc:ga3a6a17c66c3ff0d179d5755edb74d3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register low byte.  <a href="group___s_t_m8_t_l5_x.html#ga3a6a17c66c3ff0d179d5755edb74d3e0">More...</a><br /></td></tr>
<tr class="separator:ga3a6a17c66c3ff0d179d5755edb74d3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7a10646f248585618c7c2605bf9a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f7a10646f248585618c7c2605bf9a75">_PXS_MAXENRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1C)</td></tr>
<tr class="memdesc:ga3f7a10646f248585618c7c2605bf9a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register high byte.  <a href="group___s_t_m8_t_l5_x.html#ga3f7a10646f248585618c7c2605bf9a75">More...</a><br /></td></tr>
<tr class="separator:ga3f7a10646f248585618c7c2605bf9a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a986453cce2c1cdd12b5896f77c633f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a986453cce2c1cdd12b5896f77c633f">_PXS_MAXENRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1D)</td></tr>
<tr class="memdesc:ga0a986453cce2c1cdd12b5896f77c633f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register low byte.  <a href="group___s_t_m8_t_l5_x.html#ga0a986453cce2c1cdd12b5896f77c633f">More...</a><br /></td></tr>
<tr class="separator:ga0a986453cce2c1cdd12b5896f77c633f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91a00d2d056caf66696d0478d468b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab91a00d2d056caf66696d0478d468b5f">_PXS_RXSRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1E)</td></tr>
<tr class="memdesc:gab91a00d2d056caf66696d0478d468b5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register high byte.  <a href="group___s_t_m8_t_l5_x.html#gab91a00d2d056caf66696d0478d468b5f">More...</a><br /></td></tr>
<tr class="separator:gab91a00d2d056caf66696d0478d468b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd6e9c5f504edff72fe57f39c2f7152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3bd6e9c5f504edff72fe57f39c2f7152">_PXS_RXSRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1F)</td></tr>
<tr class="memdesc:ga3bd6e9c5f504edff72fe57f39c2f7152"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register low byte.  <a href="group___s_t_m8_t_l5_x.html#ga3bd6e9c5f504edff72fe57f39c2f7152">More...</a><br /></td></tr>
<tr class="separator:ga3bd6e9c5f504edff72fe57f39c2f7152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425f13baa5ddc49b3820403dbb0b6729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga425f13baa5ddc49b3820403dbb0b6729">_PXS_RX0CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x20)</td></tr>
<tr class="memdesc:ga425f13baa5ddc49b3820403dbb0b6729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 0 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga425f13baa5ddc49b3820403dbb0b6729">More...</a><br /></td></tr>
<tr class="separator:ga425f13baa5ddc49b3820403dbb0b6729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfdfdcd1e7ca241965e99e816453e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadcfdfdcd1e7ca241965e99e816453e03">_PXS_RX0CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x21)</td></tr>
<tr class="memdesc:gadcfdfdcd1e7ca241965e99e816453e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 0 low byte.  <a href="group___s_t_m8_t_l5_x.html#gadcfdfdcd1e7ca241965e99e816453e03">More...</a><br /></td></tr>
<tr class="separator:gadcfdfdcd1e7ca241965e99e816453e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ad4253dea5f66e3cadf4fd23a77dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaee6ad4253dea5f66e3cadf4fd23a77dd">_PXS_RX1CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x22)</td></tr>
<tr class="memdesc:gaee6ad4253dea5f66e3cadf4fd23a77dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 1 high byte.  <a href="group___s_t_m8_t_l5_x.html#gaee6ad4253dea5f66e3cadf4fd23a77dd">More...</a><br /></td></tr>
<tr class="separator:gaee6ad4253dea5f66e3cadf4fd23a77dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e46914eb640efd49f3494bb0d56b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa8e46914eb640efd49f3494bb0d56b2a">_PXS_RX1CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x23)</td></tr>
<tr class="memdesc:gaa8e46914eb640efd49f3494bb0d56b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 1 low byte.  <a href="group___s_t_m8_t_l5_x.html#gaa8e46914eb640efd49f3494bb0d56b2a">More...</a><br /></td></tr>
<tr class="separator:gaa8e46914eb640efd49f3494bb0d56b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fecb75bcb2c489f3348537c24780cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8fecb75bcb2c489f3348537c24780cf">_PXS_RX2CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x24)</td></tr>
<tr class="memdesc:gac8fecb75bcb2c489f3348537c24780cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 2 high byte.  <a href="group___s_t_m8_t_l5_x.html#gac8fecb75bcb2c489f3348537c24780cf">More...</a><br /></td></tr>
<tr class="separator:gac8fecb75bcb2c489f3348537c24780cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4118ef8e8b04f7833871789e6fa66728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4118ef8e8b04f7833871789e6fa66728">_PXS_RX2CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x25)</td></tr>
<tr class="memdesc:ga4118ef8e8b04f7833871789e6fa66728"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 2 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga4118ef8e8b04f7833871789e6fa66728">More...</a><br /></td></tr>
<tr class="separator:ga4118ef8e8b04f7833871789e6fa66728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae654b0b12b5d1cfe3daa4912aada343c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae654b0b12b5d1cfe3daa4912aada343c">_PXS_RX3CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x26)</td></tr>
<tr class="memdesc:gae654b0b12b5d1cfe3daa4912aada343c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 3 high byte.  <a href="group___s_t_m8_t_l5_x.html#gae654b0b12b5d1cfe3daa4912aada343c">More...</a><br /></td></tr>
<tr class="separator:gae654b0b12b5d1cfe3daa4912aada343c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44998b0e38c87a0e9931e3a759d34548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44998b0e38c87a0e9931e3a759d34548">_PXS_RX3CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x27)</td></tr>
<tr class="memdesc:ga44998b0e38c87a0e9931e3a759d34548"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 3 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga44998b0e38c87a0e9931e3a759d34548">More...</a><br /></td></tr>
<tr class="separator:ga44998b0e38c87a0e9931e3a759d34548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020e1997c8b44f8152177a43211f2ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga020e1997c8b44f8152177a43211f2ec0">_PXS_RX4CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x28)</td></tr>
<tr class="memdesc:ga020e1997c8b44f8152177a43211f2ec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 4 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga020e1997c8b44f8152177a43211f2ec0">More...</a><br /></td></tr>
<tr class="separator:ga020e1997c8b44f8152177a43211f2ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401905484ce0deb77805d862174f1d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga401905484ce0deb77805d862174f1d5a">_PXS_RX4CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x29)</td></tr>
<tr class="memdesc:ga401905484ce0deb77805d862174f1d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 4 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga401905484ce0deb77805d862174f1d5a">More...</a><br /></td></tr>
<tr class="separator:ga401905484ce0deb77805d862174f1d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5238f810e4de2c1841c3d1acdf0d11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf5238f810e4de2c1841c3d1acdf0d11e">_PXS_RX5CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2A)</td></tr>
<tr class="memdesc:gaf5238f810e4de2c1841c3d1acdf0d11e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 5 high byte.  <a href="group___s_t_m8_t_l5_x.html#gaf5238f810e4de2c1841c3d1acdf0d11e">More...</a><br /></td></tr>
<tr class="separator:gaf5238f810e4de2c1841c3d1acdf0d11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079e2ff31d930852728d30c6ee9140cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga079e2ff31d930852728d30c6ee9140cf">_PXS_RX5CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2B)</td></tr>
<tr class="memdesc:ga079e2ff31d930852728d30c6ee9140cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 5 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga079e2ff31d930852728d30c6ee9140cf">More...</a><br /></td></tr>
<tr class="separator:ga079e2ff31d930852728d30c6ee9140cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a872594d0fc4a52bd121534db7b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga28a872594d0fc4a52bd121534db7b7b2">_PXS_RX6CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2C)</td></tr>
<tr class="memdesc:ga28a872594d0fc4a52bd121534db7b7b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 6 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga28a872594d0fc4a52bd121534db7b7b2">More...</a><br /></td></tr>
<tr class="separator:ga28a872594d0fc4a52bd121534db7b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621eacb1732459236c48ed9fe2070f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga621eacb1732459236c48ed9fe2070f68">_PXS_RX6CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga621eacb1732459236c48ed9fe2070f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 6 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga621eacb1732459236c48ed9fe2070f68">More...</a><br /></td></tr>
<tr class="separator:ga621eacb1732459236c48ed9fe2070f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d6090570e3cc9b0969e971785b403d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5d6090570e3cc9b0969e971785b403d">_PXS_RX7CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2E)</td></tr>
<tr class="memdesc:gae5d6090570e3cc9b0969e971785b403d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 7 high byte.  <a href="group___s_t_m8_t_l5_x.html#gae5d6090570e3cc9b0969e971785b403d">More...</a><br /></td></tr>
<tr class="separator:gae5d6090570e3cc9b0969e971785b403d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a057f8f1626a909d0553daa87671db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1a057f8f1626a909d0553daa87671db7">_PXS_RX7CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2F)</td></tr>
<tr class="memdesc:ga1a057f8f1626a909d0553daa87671db7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 7 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga1a057f8f1626a909d0553daa87671db7">More...</a><br /></td></tr>
<tr class="separator:ga1a057f8f1626a909d0553daa87671db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462ae392a7ce8af435f0fee6a43286cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga462ae392a7ce8af435f0fee6a43286cb">_PXS_RX8CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x30)</td></tr>
<tr class="memdesc:ga462ae392a7ce8af435f0fee6a43286cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 8 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga462ae392a7ce8af435f0fee6a43286cb">More...</a><br /></td></tr>
<tr class="separator:ga462ae392a7ce8af435f0fee6a43286cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7340b17ed898731976d84f613ddbb71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7340b17ed898731976d84f613ddbb71e">_PXS_RX8CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x31)</td></tr>
<tr class="memdesc:ga7340b17ed898731976d84f613ddbb71e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 8 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga7340b17ed898731976d84f613ddbb71e">More...</a><br /></td></tr>
<tr class="separator:ga7340b17ed898731976d84f613ddbb71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1aeb822c7fb807a5d348b9627e1ea11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae1aeb822c7fb807a5d348b9627e1ea11">_PXS_RX9CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x32)</td></tr>
<tr class="memdesc:gae1aeb822c7fb807a5d348b9627e1ea11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 9 high byte.  <a href="group___s_t_m8_t_l5_x.html#gae1aeb822c7fb807a5d348b9627e1ea11">More...</a><br /></td></tr>
<tr class="separator:gae1aeb822c7fb807a5d348b9627e1ea11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58988349f0fe4d06c6d014881ea751ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga58988349f0fe4d06c6d014881ea751ad">_PXS_RX9CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x33)</td></tr>
<tr class="memdesc:ga58988349f0fe4d06c6d014881ea751ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 9 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga58988349f0fe4d06c6d014881ea751ad">More...</a><br /></td></tr>
<tr class="separator:ga58988349f0fe4d06c6d014881ea751ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd7a8d282b6c74fc7861b17242f1e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3bd7a8d282b6c74fc7861b17242f1e4f">_PXS_RX0CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x40)</td></tr>
<tr class="memdesc:ga3bd7a8d282b6c74fc7861b17242f1e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 0.  <a href="group___s_t_m8_t_l5_x.html#ga3bd7a8d282b6c74fc7861b17242f1e4f">More...</a><br /></td></tr>
<tr class="separator:ga3bd7a8d282b6c74fc7861b17242f1e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b5883dd59d2ca14f10820b246d6e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga47b5883dd59d2ca14f10820b246d6e65">_PXS_RX1CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x41)</td></tr>
<tr class="memdesc:ga47b5883dd59d2ca14f10820b246d6e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 1.  <a href="group___s_t_m8_t_l5_x.html#ga47b5883dd59d2ca14f10820b246d6e65">More...</a><br /></td></tr>
<tr class="separator:ga47b5883dd59d2ca14f10820b246d6e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dfcdc2b43b1ea1da0eae91101ce971c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0dfcdc2b43b1ea1da0eae91101ce971c">_PXS_RX2CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x42)</td></tr>
<tr class="memdesc:ga0dfcdc2b43b1ea1da0eae91101ce971c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 2.  <a href="group___s_t_m8_t_l5_x.html#ga0dfcdc2b43b1ea1da0eae91101ce971c">More...</a><br /></td></tr>
<tr class="separator:ga0dfcdc2b43b1ea1da0eae91101ce971c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83096c8b5ecb2651c090a49971959fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83096c8b5ecb2651c090a49971959fb9">_PXS_RX3CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x43)</td></tr>
<tr class="memdesc:ga83096c8b5ecb2651c090a49971959fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 3.  <a href="group___s_t_m8_t_l5_x.html#ga83096c8b5ecb2651c090a49971959fb9">More...</a><br /></td></tr>
<tr class="separator:ga83096c8b5ecb2651c090a49971959fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd69a003fe2b694d5ae151a133e64d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaadd69a003fe2b694d5ae151a133e64d0">_PXS_RX4CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x44)</td></tr>
<tr class="memdesc:gaadd69a003fe2b694d5ae151a133e64d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 4.  <a href="group___s_t_m8_t_l5_x.html#gaadd69a003fe2b694d5ae151a133e64d0">More...</a><br /></td></tr>
<tr class="separator:gaadd69a003fe2b694d5ae151a133e64d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16db5f2f01adfd24294418a3191bb22d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16db5f2f01adfd24294418a3191bb22d">_PXS_RX5CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x45)</td></tr>
<tr class="memdesc:ga16db5f2f01adfd24294418a3191bb22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 5.  <a href="group___s_t_m8_t_l5_x.html#ga16db5f2f01adfd24294418a3191bb22d">More...</a><br /></td></tr>
<tr class="separator:ga16db5f2f01adfd24294418a3191bb22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cbb82366cdc22a57c9bc5284bdb2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga11cbb82366cdc22a57c9bc5284bdb2c6">_PXS_RX6CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x46)</td></tr>
<tr class="memdesc:ga11cbb82366cdc22a57c9bc5284bdb2c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 6.  <a href="group___s_t_m8_t_l5_x.html#ga11cbb82366cdc22a57c9bc5284bdb2c6">More...</a><br /></td></tr>
<tr class="separator:ga11cbb82366cdc22a57c9bc5284bdb2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4949dae2083a8fe84ecde934841e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2d4949dae2083a8fe84ecde934841e58">_PXS_RX7CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x47)</td></tr>
<tr class="memdesc:ga2d4949dae2083a8fe84ecde934841e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 7.  <a href="group___s_t_m8_t_l5_x.html#ga2d4949dae2083a8fe84ecde934841e58">More...</a><br /></td></tr>
<tr class="separator:ga2d4949dae2083a8fe84ecde934841e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a95e0dadb3958d018bbafcab39adc10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a95e0dadb3958d018bbafcab39adc10">_PXS_RX8CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x48)</td></tr>
<tr class="memdesc:ga9a95e0dadb3958d018bbafcab39adc10"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 8.  <a href="group___s_t_m8_t_l5_x.html#ga9a95e0dadb3958d018bbafcab39adc10">More...</a><br /></td></tr>
<tr class="separator:ga9a95e0dadb3958d018bbafcab39adc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a3ab17f94f6f3fd215515dcee23cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3ab17f94f6f3fd215515dcee23cb9">_PXS_RX9CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x49)</td></tr>
<tr class="memdesc:gaa2a3ab17f94f6f3fd215515dcee23cb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 9.  <a href="group___s_t_m8_t_l5_x.html#gaa2a3ab17f94f6f3fd215515dcee23cb9">More...</a><br /></td></tr>
<tr class="separator:gaa2a3ab17f94f6f3fd215515dcee23cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844021259b5f304e9434f020f992d148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga844021259b5f304e9434f020f992d148">_PXS_RX0EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x50)</td></tr>
<tr class="memdesc:ga844021259b5f304e9434f020f992d148"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 0.  <a href="group___s_t_m8_t_l5_x.html#ga844021259b5f304e9434f020f992d148">More...</a><br /></td></tr>
<tr class="separator:ga844021259b5f304e9434f020f992d148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8834b50c4498397ce6a1920ae8a0bf44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8834b50c4498397ce6a1920ae8a0bf44">_PXS_RX1EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x51)</td></tr>
<tr class="memdesc:ga8834b50c4498397ce6a1920ae8a0bf44"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 1.  <a href="group___s_t_m8_t_l5_x.html#ga8834b50c4498397ce6a1920ae8a0bf44">More...</a><br /></td></tr>
<tr class="separator:ga8834b50c4498397ce6a1920ae8a0bf44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad781a3a5016db0b21b551796e971d2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad781a3a5016db0b21b551796e971d2c5">_PXS_RX2EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x52)</td></tr>
<tr class="memdesc:gad781a3a5016db0b21b551796e971d2c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 2.  <a href="group___s_t_m8_t_l5_x.html#gad781a3a5016db0b21b551796e971d2c5">More...</a><br /></td></tr>
<tr class="separator:gad781a3a5016db0b21b551796e971d2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd9e138ae6e5fde54cb303858af5f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2bd9e138ae6e5fde54cb303858af5f47">_PXS_RX3EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x53)</td></tr>
<tr class="memdesc:ga2bd9e138ae6e5fde54cb303858af5f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 3.  <a href="group___s_t_m8_t_l5_x.html#ga2bd9e138ae6e5fde54cb303858af5f47">More...</a><br /></td></tr>
<tr class="separator:ga2bd9e138ae6e5fde54cb303858af5f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a554deff6e1573abd131812239c410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga25a554deff6e1573abd131812239c410">_PXS_RX4EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x54)</td></tr>
<tr class="memdesc:ga25a554deff6e1573abd131812239c410"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 4.  <a href="group___s_t_m8_t_l5_x.html#ga25a554deff6e1573abd131812239c410">More...</a><br /></td></tr>
<tr class="separator:ga25a554deff6e1573abd131812239c410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e995eaf2c6cafb327707968d9431939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6e995eaf2c6cafb327707968d9431939">_PXS_RX5EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x55)</td></tr>
<tr class="memdesc:ga6e995eaf2c6cafb327707968d9431939"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 5.  <a href="group___s_t_m8_t_l5_x.html#ga6e995eaf2c6cafb327707968d9431939">More...</a><br /></td></tr>
<tr class="separator:ga6e995eaf2c6cafb327707968d9431939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e04dff592faf450e119d890c94d6e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79e04dff592faf450e119d890c94d6e5">_PXS_RX6EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x56)</td></tr>
<tr class="memdesc:ga79e04dff592faf450e119d890c94d6e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 6.  <a href="group___s_t_m8_t_l5_x.html#ga79e04dff592faf450e119d890c94d6e5">More...</a><br /></td></tr>
<tr class="separator:ga79e04dff592faf450e119d890c94d6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa076d17d61ef2b5e334c03c95e3e2673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa076d17d61ef2b5e334c03c95e3e2673">_PXS_RX7EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x57)</td></tr>
<tr class="memdesc:gaa076d17d61ef2b5e334c03c95e3e2673"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 7.  <a href="group___s_t_m8_t_l5_x.html#gaa076d17d61ef2b5e334c03c95e3e2673">More...</a><br /></td></tr>
<tr class="separator:gaa076d17d61ef2b5e334c03c95e3e2673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa740e5fb6f5a770ae4bbf209c3ff4e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa740e5fb6f5a770ae4bbf209c3ff4e53">_PXS_RX8EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x58)</td></tr>
<tr class="memdesc:gaa740e5fb6f5a770ae4bbf209c3ff4e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 8.  <a href="group___s_t_m8_t_l5_x.html#gaa740e5fb6f5a770ae4bbf209c3ff4e53">More...</a><br /></td></tr>
<tr class="separator:gaa740e5fb6f5a770ae4bbf209c3ff4e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0819c1a065e794596b42e1c85cd2fbe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0819c1a065e794596b42e1c85cd2fbe7">_PXS_RX9EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x59)</td></tr>
<tr class="memdesc:ga0819c1a065e794596b42e1c85cd2fbe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 9.  <a href="group___s_t_m8_t_l5_x.html#ga0819c1a065e794596b42e1c85cd2fbe7">More...</a><br /></td></tr>
<tr class="separator:ga0819c1a065e794596b42e1c85cd2fbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e3858884cecfad04860600333affb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98e3858884cecfad04860600333affb6">_PXS_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga98e3858884cecfad04860600333affb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga98e3858884cecfad04860600333affb6">More...</a><br /></td></tr>
<tr class="separator:ga98e3858884cecfad04860600333affb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e4a2bcfb5cfee7a0b420b454b48d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55e4a2bcfb5cfee7a0b420b454b48d50">_PXS_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga55e4a2bcfb5cfee7a0b420b454b48d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga55e4a2bcfb5cfee7a0b420b454b48d50">More...</a><br /></td></tr>
<tr class="separator:ga55e4a2bcfb5cfee7a0b420b454b48d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3494beea6b4c819fe76cc6977d23aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3494beea6b4c819fe76cc6977d23aa9d">_PXS_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga3494beea6b4c819fe76cc6977d23aa9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 3 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga3494beea6b4c819fe76cc6977d23aa9d">More...</a><br /></td></tr>
<tr class="separator:ga3494beea6b4c819fe76cc6977d23aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa114a7a4b2625b4ff38fe74abf156c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa114a7a4b2625b4ff38fe74abf156c9a">_PXS_ISR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaa114a7a4b2625b4ff38fe74abf156c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Interrupt and Status Register reset value.  <a href="group___s_t_m8_t_l5_x.html#gaa114a7a4b2625b4ff38fe74abf156c9a">More...</a><br /></td></tr>
<tr class="separator:gaa114a7a4b2625b4ff38fe74abf156c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5febf067988d309e93bc3d3b1f927790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5febf067988d309e93bc3d3b1f927790">_PXS_CKCR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x30)</td></tr>
<tr class="memdesc:ga5febf067988d309e93bc3d3b1f927790"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga5febf067988d309e93bc3d3b1f927790">More...</a><br /></td></tr>
<tr class="separator:ga5febf067988d309e93bc3d3b1f927790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c05dab340d641e2b1ab25f4833150db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c05dab340d641e2b1ab25f4833150db">_PXS_CKCR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x11)</td></tr>
<tr class="memdesc:ga6c05dab340d641e2b1ab25f4833150db"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga6c05dab340d641e2b1ab25f4833150db">More...</a><br /></td></tr>
<tr class="separator:ga6c05dab340d641e2b1ab25f4833150db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920e54ccf13e7291d8693ca68ad7e473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga920e54ccf13e7291d8693ca68ad7e473">_PXS_RXENRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga920e54ccf13e7291d8693ca68ad7e473"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga920e54ccf13e7291d8693ca68ad7e473">More...</a><br /></td></tr>
<tr class="separator:ga920e54ccf13e7291d8693ca68ad7e473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ebac82d0736166b16e727893c6e9796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2ebac82d0736166b16e727893c6e9796">_PXS_RXENRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga2ebac82d0736166b16e727893c6e9796"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga2ebac82d0736166b16e727893c6e9796">More...</a><br /></td></tr>
<tr class="separator:ga2ebac82d0736166b16e727893c6e9796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1726ccab72dcad0f2cfb35fbdd807b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1726ccab72dcad0f2cfb35fbdd807b1f">_PXS_RXCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga1726ccab72dcad0f2cfb35fbdd807b1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga1726ccab72dcad0f2cfb35fbdd807b1f">More...</a><br /></td></tr>
<tr class="separator:ga1726ccab72dcad0f2cfb35fbdd807b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae945a7af8dd5c1756605363b228c09b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae945a7af8dd5c1756605363b228c09b9">_PXS_RXCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gae945a7af8dd5c1756605363b228c09b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gae945a7af8dd5c1756605363b228c09b9">More...</a><br /></td></tr>
<tr class="separator:gae945a7af8dd5c1756605363b228c09b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf58956a3626eceee77c424ab6c9138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadf58956a3626eceee77c424ab6c9138d">_PXS_RXCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gadf58956a3626eceee77c424ab6c9138d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gadf58956a3626eceee77c424ab6c9138d">More...</a><br /></td></tr>
<tr class="separator:gadf58956a3626eceee77c424ab6c9138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c1d83a5fab726e21c6d94283e3eb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga23c1d83a5fab726e21c6d94283e3eb8b">_PXS_RXCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga23c1d83a5fab726e21c6d94283e3eb8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga23c1d83a5fab726e21c6d94283e3eb8b">More...</a><br /></td></tr>
<tr class="separator:ga23c1d83a5fab726e21c6d94283e3eb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga37ac6f81cf1a8b0a5b75fccbd8b79f4b">_PXS_RXCR3H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga37ac6f81cf1a8b0a5b75fccbd8b79f4b">More...</a><br /></td></tr>
<tr class="separator:ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30822a4f4b69bbcb507daf877a793c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga30822a4f4b69bbcb507daf877a793c5d">_PXS_RXCR3L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga30822a4f4b69bbcb507daf877a793c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga30822a4f4b69bbcb507daf877a793c5d">More...</a><br /></td></tr>
<tr class="separator:ga30822a4f4b69bbcb507daf877a793c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad27b23f41c034cabf915e39757238cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad27b23f41c034cabf915e39757238cf4">_PXS_RXINSRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gad27b23f41c034cabf915e39757238cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gad27b23f41c034cabf915e39757238cf4">More...</a><br /></td></tr>
<tr class="separator:gad27b23f41c034cabf915e39757238cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bc1a5fcfda01641462cd5edcc70a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga15bc1a5fcfda01641462cd5edcc70a8c">_PXS_RXINSRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga15bc1a5fcfda01641462cd5edcc70a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga15bc1a5fcfda01641462cd5edcc70a8c">More...</a><br /></td></tr>
<tr class="separator:ga15bc1a5fcfda01641462cd5edcc70a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68af9c8332074a4842ab262669c56c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga68af9c8332074a4842ab262669c56c4f">_PXS_TXENRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga68af9c8332074a4842ab262669c56c4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga68af9c8332074a4842ab262669c56c4f">More...</a><br /></td></tr>
<tr class="separator:ga68af9c8332074a4842ab262669c56c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea79920f2314c3a7d50d170c6771708d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaea79920f2314c3a7d50d170c6771708d">_PXS_TXENRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaea79920f2314c3a7d50d170c6771708d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gaea79920f2314c3a7d50d170c6771708d">More...</a><br /></td></tr>
<tr class="separator:gaea79920f2314c3a7d50d170c6771708d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14a38d3a06ea5ade56b3bd8acecd289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad14a38d3a06ea5ade56b3bd8acecd289">_PXS_MAXRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="memdesc:gad14a38d3a06ea5ade56b3bd8acecd289"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gad14a38d3a06ea5ade56b3bd8acecd289">More...</a><br /></td></tr>
<tr class="separator:gad14a38d3a06ea5ade56b3bd8acecd289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53dc83e8e6e42c8ae26d23b4f2984051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga53dc83e8e6e42c8ae26d23b4f2984051">_PXS_MAXRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="memdesc:ga53dc83e8e6e42c8ae26d23b4f2984051"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga53dc83e8e6e42c8ae26d23b4f2984051">More...</a><br /></td></tr>
<tr class="separator:ga53dc83e8e6e42c8ae26d23b4f2984051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86c272278264b519d007b0b565f700f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa86c272278264b519d007b0b565f700f">_PXS_MAXENRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaa86c272278264b519d007b0b565f700f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gaa86c272278264b519d007b0b565f700f">More...</a><br /></td></tr>
<tr class="separator:gaa86c272278264b519d007b0b565f700f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfbc90ba6f54cc23aa6f5f0c1af43f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadfbc90ba6f54cc23aa6f5f0c1af43f6a">_PXS_MAXENRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gadfbc90ba6f54cc23aa6f5f0c1af43f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gadfbc90ba6f54cc23aa6f5f0c1af43f6a">More...</a><br /></td></tr>
<tr class="separator:gadfbc90ba6f54cc23aa6f5f0c1af43f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a3a04b07dcc2c7170a90b0541e147c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2a3a04b07dcc2c7170a90b0541e147c">_PXS_RXSRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gae2a3a04b07dcc2c7170a90b0541e147c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gae2a3a04b07dcc2c7170a90b0541e147c">More...</a><br /></td></tr>
<tr class="separator:gae2a3a04b07dcc2c7170a90b0541e147c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4334ced9e7500292bd9b8b0824322ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab4334ced9e7500292bd9b8b0824322ac">_PXS_RXSRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gab4334ced9e7500292bd9b8b0824322ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gab4334ced9e7500292bd9b8b0824322ac">More...</a><br /></td></tr>
<tr class="separator:gab4334ced9e7500292bd9b8b0824322ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59be8a633de81ff0ec6139bd40fc3c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga59be8a633de81ff0ec6139bd40fc3c8e">_PXS_RXNCNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga59be8a633de81ff0ec6139bd40fc3c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel n (0..9) high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga59be8a633de81ff0ec6139bd40fc3c8e">More...</a><br /></td></tr>
<tr class="separator:ga59be8a633de81ff0ec6139bd40fc3c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f962d8a18ee14d0f7223d4544b25f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac0f962d8a18ee14d0f7223d4544b25f2">_PXS_RXNCNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gac0f962d8a18ee14d0f7223d4544b25f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel n (0..9) low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gac0f962d8a18ee14d0f7223d4544b25f2">More...</a><br /></td></tr>
<tr class="separator:gac0f962d8a18ee14d0f7223d4544b25f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc667712792f46b5df96573dec320ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8fc667712792f46b5df96573dec320ff">_PXS_RXNCSSELR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga8fc667712792f46b5df96573dec320ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel n (0..9) reset value.  <a href="group___s_t_m8_t_l5_x.html#ga8fc667712792f46b5df96573dec320ff">More...</a><br /></td></tr>
<tr class="separator:ga8fc667712792f46b5df96573dec320ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b401aaf0aa41d74f17f9981ce0ee9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga66b401aaf0aa41d74f17f9981ce0ee9e">_PXS_RXNEPCCSELR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga66b401aaf0aa41d74f17f9981ce0ee9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel n (0..9) reset value.  <a href="group___s_t_m8_t_l5_x.html#ga66b401aaf0aa41d74f17f9981ce0ee9e">More...</a><br /></td></tr>
<tr class="separator:ga66b401aaf0aa41d74f17f9981ce0ee9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7928b9855d5eae7ee15f0397c33321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaca7928b9855d5eae7ee15f0397c33321">_PXS_LOW_POWER</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaca7928b9855d5eae7ee15f0397c33321"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Low power mode [0] (in _PXS_CR1)  <a href="group___s_t_m8_t_l5_x.html#gaca7928b9855d5eae7ee15f0397c33321">More...</a><br /></td></tr>
<tr class="separator:gaca7928b9855d5eae7ee15f0397c33321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3e3a4f2339cb6b2b49ac0a3f33aeb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabb3e3a4f2339cb6b2b49ac0a3f33aeb8">_PXS_START</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gabb3e3a4f2339cb6b2b49ac0a3f33aeb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Start conversion [0] (in _PXS_CR1)  <a href="group___s_t_m8_t_l5_x.html#gabb3e3a4f2339cb6b2b49ac0a3f33aeb8">More...</a><br /></td></tr>
<tr class="separator:gabb3e3a4f2339cb6b2b49ac0a3f33aeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6dc47ba4008c3182f30e8d3bee4582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1b6dc47ba4008c3182f30e8d3bee4582">_PXS_PXSEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1b6dc47ba4008c3182f30e8d3bee4582"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enable [0] (in _PXS_CR1)  <a href="group___s_t_m8_t_l5_x.html#ga1b6dc47ba4008c3182f30e8d3bee4582">More...</a><br /></td></tr>
<tr class="separator:ga1b6dc47ba4008c3182f30e8d3bee4582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dbc42761b0df16cb114b27009709643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4dbc42761b0df16cb114b27009709643">_PXS_SYNCEDGE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4dbc42761b0df16cb114b27009709643"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Synchronization edge selection [0] (in_PXS_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga4dbc42761b0df16cb114b27009709643">More...</a><br /></td></tr>
<tr class="separator:ga4dbc42761b0df16cb114b27009709643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7593da3dbbf7c8289270565dc4442bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7593da3dbbf7c8289270565dc4442bc">_PXS_SYNCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad7593da3dbbf7c8289270565dc4442bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable synchronization (SYNC) feature [0] (in_PXS_CR2)  <a href="group___s_t_m8_t_l5_x.html#gad7593da3dbbf7c8289270565dc4442bc">More...</a><br /></td></tr>
<tr class="separator:gad7593da3dbbf7c8289270565dc4442bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63dcecd74b7ace0398287086a71634c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga63dcecd74b7ace0398287086a71634c2">_PXS_RXCOUPLING</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga63dcecd74b7ace0398287086a71634c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Reduce coupling between receiver lines [0] (in_PXS_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga63dcecd74b7ace0398287086a71634c2">More...</a><br /></td></tr>
<tr class="separator:ga63dcecd74b7ace0398287086a71634c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdefba645c650d3682da81c374752b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5fdefba645c650d3682da81c374752b0">_PXS_RXGROUP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5fdefba645c650d3682da81c374752b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Rx group selection [0] (in_PXS_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga5fdefba645c650d3682da81c374752b0">More...</a><br /></td></tr>
<tr class="separator:ga5fdefba645c650d3682da81c374752b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0feff7b3b320116949cb2492186101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacd0feff7b3b320116949cb2492186101">_PXS_NOISEDETEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacd0feff7b3b320116949cb2492186101"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Noise detection enable [0] (in_PXS_CR2)  <a href="group___s_t_m8_t_l5_x.html#gacd0feff7b3b320116949cb2492186101">More...</a><br /></td></tr>
<tr class="separator:gacd0feff7b3b320116949cb2492186101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580ba3820db29350eae3eefb657482d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga580ba3820db29350eae3eefb657482d3">_PXS_FCCITEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga580ba3820db29350eae3eefb657482d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense First conversion completion interrupt enable [0] (in_PXS_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga580ba3820db29350eae3eefb657482d3">More...</a><br /></td></tr>
<tr class="separator:ga580ba3820db29350eae3eefb657482d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656b95801a7fd45dbe4baf1f04ff3075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga656b95801a7fd45dbe4baf1f04ff3075">_PXS_EOCITEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga656b95801a7fd45dbe4baf1f04ff3075"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense End of conversion interrupt enable [0] (in_PXS_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga656b95801a7fd45dbe4baf1f04ff3075">More...</a><br /></td></tr>
<tr class="separator:ga656b95801a7fd45dbe4baf1f04ff3075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a119aacd8dcf42bb223a88f1d052c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a119aacd8dcf42bb223a88f1d052c73">_PXS_VTHR</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9a119aacd8dcf42bb223a88f1d052c73"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [3:0] (in_PXS_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga9a119aacd8dcf42bb223a88f1d052c73">More...</a><br /></td></tr>
<tr class="separator:ga9a119aacd8dcf42bb223a88f1d052c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae254218c3733383c285a57e3da023340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae254218c3733383c285a57e3da023340">_PXS_VTHR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae254218c3733383c285a57e3da023340"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [0] (in_PXS_CR3)  <a href="group___s_t_m8_t_l5_x.html#gae254218c3733383c285a57e3da023340">More...</a><br /></td></tr>
<tr class="separator:gae254218c3733383c285a57e3da023340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099f21092a3740b9f17ea40a7bfba502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga099f21092a3740b9f17ea40a7bfba502">_PXS_VTHR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga099f21092a3740b9f17ea40a7bfba502"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [1] (in_PXS_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga099f21092a3740b9f17ea40a7bfba502">More...</a><br /></td></tr>
<tr class="separator:ga099f21092a3740b9f17ea40a7bfba502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b2e35c302039b146b97d359ee9b76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83b2e35c302039b146b97d359ee9b76e">_PXS_VTHR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga83b2e35c302039b146b97d359ee9b76e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [2] (in_PXS_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga83b2e35c302039b146b97d359ee9b76e">More...</a><br /></td></tr>
<tr class="separator:ga83b2e35c302039b146b97d359ee9b76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09fec3731d8a129392ec13efba21c330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga09fec3731d8a129392ec13efba21c330">_PXS_VTHR3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga09fec3731d8a129392ec13efba21c330"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [3] (in_PXS_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga09fec3731d8a129392ec13efba21c330">More...</a><br /></td></tr>
<tr class="separator:ga09fec3731d8a129392ec13efba21c330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab733c68941a1e6c22532db1e7ea360af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab733c68941a1e6c22532db1e7ea360af">_PXS_BIAS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab733c68941a1e6c22532db1e7ea360af"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sample and hold strength selection [1:0] (in_PXS_CR3)  <a href="group___s_t_m8_t_l5_x.html#gab733c68941a1e6c22532db1e7ea360af">More...</a><br /></td></tr>
<tr class="separator:gab733c68941a1e6c22532db1e7ea360af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fc37e14b2cad182d796ffbd8c7403c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga12fc37e14b2cad182d796ffbd8c7403c">_PXS_BIAS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga12fc37e14b2cad182d796ffbd8c7403c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sample and hold strength selection [0] (in_PXS_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga12fc37e14b2cad182d796ffbd8c7403c">More...</a><br /></td></tr>
<tr class="separator:ga12fc37e14b2cad182d796ffbd8c7403c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ace14cd7254b009eaa03a2399e29427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9ace14cd7254b009eaa03a2399e29427">_PXS_BIAS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9ace14cd7254b009eaa03a2399e29427"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sample and hold strength selection [1] (in_PXS_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga9ace14cd7254b009eaa03a2399e29427">More...</a><br /></td></tr>
<tr class="separator:ga9ace14cd7254b009eaa03a2399e29427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639727805849920c3219dd98b9428239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga639727805849920c3219dd98b9428239">_PXS_STAB</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga639727805849920c3219dd98b9428239"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Selection for stabilization time after ProxSense power-on [1:0] (in_PXS_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga639727805849920c3219dd98b9428239">More...</a><br /></td></tr>
<tr class="separator:ga639727805849920c3219dd98b9428239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae36876f6997b7d53088f506037a05e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae36876f6997b7d53088f506037a05e68">_PXS_STAB0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae36876f6997b7d53088f506037a05e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Selection for stabilization time after ProxSense power-on [0] (in_PXS_CR3)  <a href="group___s_t_m8_t_l5_x.html#gae36876f6997b7d53088f506037a05e68">More...</a><br /></td></tr>
<tr class="separator:gae36876f6997b7d53088f506037a05e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee6032d2fc67dfa49da023484214d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ee6032d2fc67dfa49da023484214d14">_PXS_STAB1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7ee6032d2fc67dfa49da023484214d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Selection for stabilization time after ProxSense power-on [1] (in_PXS_CR3)  <a href="group___s_t_m8_t_l5_x.html#ga7ee6032d2fc67dfa49da023484214d14">More...</a><br /></td></tr>
<tr class="separator:ga7ee6032d2fc67dfa49da023484214d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f2c54b89b5b949d28e20a8d7f0ae19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83f2c54b89b5b949d28e20a8d7f0ae19">_PXS_SYNC_OVRF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga83f2c54b89b5b949d28e20a8d7f0ae19"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Synchronization (SYNC) overflow flag [0] (in _PXS_ISR)  <a href="group___s_t_m8_t_l5_x.html#ga83f2c54b89b5b949d28e20a8d7f0ae19">More...</a><br /></td></tr>
<tr class="separator:ga83f2c54b89b5b949d28e20a8d7f0ae19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a79f425e03cc249f3238e66076ae07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a79f425e03cc249f3238e66076ae07c">_PXS_SYNCPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3a79f425e03cc249f3238e66076ae07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Synchronization (SYNC) pending flag [0] (in _PXS_ISR)  <a href="group___s_t_m8_t_l5_x.html#ga3a79f425e03cc249f3238e66076ae07c">More...</a><br /></td></tr>
<tr class="separator:ga3a79f425e03cc249f3238e66076ae07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1989989038a6d2cf612ba5d229f417fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1989989038a6d2cf612ba5d229f417fd">_PXS_CIPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1989989038a6d2cf612ba5d229f417fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [0] (in _PXS_ISR)  <a href="group___s_t_m8_t_l5_x.html#ga1989989038a6d2cf612ba5d229f417fd">More...</a><br /></td></tr>
<tr class="separator:ga1989989038a6d2cf612ba5d229f417fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab708783e5f5d003ff9ee77a33a84bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaab708783e5f5d003ff9ee77a33a84bac">_PXS_NOISEDETF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaab708783e5f5d003ff9ee77a33a84bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Noise detection flag [0] (in _PXS_ISR)  <a href="group___s_t_m8_t_l5_x.html#gaab708783e5f5d003ff9ee77a33a84bac">More...</a><br /></td></tr>
<tr class="separator:gaab708783e5f5d003ff9ee77a33a84bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e6f201d13d8b390b73cfc5e110b448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9e6f201d13d8b390b73cfc5e110b448">_PXS_FCCF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad9e6f201d13d8b390b73cfc5e110b448"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense First conversion completion flag [0] (in _PXS_ISR)  <a href="group___s_t_m8_t_l5_x.html#gad9e6f201d13d8b390b73cfc5e110b448">More...</a><br /></td></tr>
<tr class="separator:gad9e6f201d13d8b390b73cfc5e110b448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10e4c05e26f3e8a48dd24ab5b440da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac10e4c05e26f3e8a48dd24ab5b440da7">_PXS_EOCF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac10e4c05e26f3e8a48dd24ab5b440da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense End of conversion flag [0] (in _PXS_ISR)  <a href="group___s_t_m8_t_l5_x.html#gac10e4c05e26f3e8a48dd24ab5b440da7">More...</a><br /></td></tr>
<tr class="separator:gac10e4c05e26f3e8a48dd24ab5b440da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga667294cc7e1f8be80a2a7bd8cefb9b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga667294cc7e1f8be80a2a7bd8cefb9b00">_PXS_INCPHASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga667294cc7e1f8be80a2a7bd8cefb9b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Increase length of UP and PASS by 1/2 clock cycle [0] (in _PXS_CKCR1)  <a href="group___s_t_m8_t_l5_x.html#ga667294cc7e1f8be80a2a7bd8cefb9b00">More...</a><br /></td></tr>
<tr class="separator:ga667294cc7e1f8be80a2a7bd8cefb9b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1c13cb93b20ed957ca8d3a9f03ba7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6e1c13cb93b20ed957ca8d3a9f03ba7b">_PXS_ANADEAD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6e1c13cb93b20ed957ca8d3a9f03ba7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense ensure UP-PASS deadtime using analog delay [0] (in _PXS_CKCR1)  <a href="group___s_t_m8_t_l5_x.html#ga6e1c13cb93b20ed957ca8d3a9f03ba7b">More...</a><br /></td></tr>
<tr class="separator:ga6e1c13cb93b20ed957ca8d3a9f03ba7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47efabc9cdf58f5abcdc54d0ea59b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac47efabc9cdf58f5abcdc54d0ea59b56">_PXS_PRESC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac47efabc9cdf58f5abcdc54d0ea59b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [2:0] (in _PXS_CKCR1)  <a href="group___s_t_m8_t_l5_x.html#gac47efabc9cdf58f5abcdc54d0ea59b56">More...</a><br /></td></tr>
<tr class="separator:gac47efabc9cdf58f5abcdc54d0ea59b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee16b63d4630c51b1e6b1ac458acb20b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaee16b63d4630c51b1e6b1ac458acb20b">_PXS_PRESC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaee16b63d4630c51b1e6b1ac458acb20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [0] (in _PXS_CKCR1)  <a href="group___s_t_m8_t_l5_x.html#gaee16b63d4630c51b1e6b1ac458acb20b">More...</a><br /></td></tr>
<tr class="separator:gaee16b63d4630c51b1e6b1ac458acb20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga301f56806cad14b774ee9ff4aae0e42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga301f56806cad14b774ee9ff4aae0e42b">_PXS_PRESC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga301f56806cad14b774ee9ff4aae0e42b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [1] (in _PXS_CKCR1)  <a href="group___s_t_m8_t_l5_x.html#ga301f56806cad14b774ee9ff4aae0e42b">More...</a><br /></td></tr>
<tr class="separator:ga301f56806cad14b774ee9ff4aae0e42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306a460a297e2c53b99a1152ec8c4e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga306a460a297e2c53b99a1152ec8c4e5d">_PXS_PRESC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga306a460a297e2c53b99a1152ec8c4e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [2] (in _PXS_CKCR1)  <a href="group___s_t_m8_t_l5_x.html#ga306a460a297e2c53b99a1152ec8c4e5d">More...</a><br /></td></tr>
<tr class="separator:ga306a460a297e2c53b99a1152ec8c4e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6adfc26f8124b3500fd5564aa3074e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacf6adfc26f8124b3500fd5564aa3074e">_PXS_PASSLEN</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacf6adfc26f8124b3500fd5564aa3074e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [2:0] (in _PXS_CKCR2)  <a href="group___s_t_m8_t_l5_x.html#gacf6adfc26f8124b3500fd5564aa3074e">More...</a><br /></td></tr>
<tr class="separator:gacf6adfc26f8124b3500fd5564aa3074e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce1ebe42fd9079815f41d9e5fe390ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacce1ebe42fd9079815f41d9e5fe390ef">_PXS_PASSLEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacce1ebe42fd9079815f41d9e5fe390ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [0] (in _PXS_CKCR2)  <a href="group___s_t_m8_t_l5_x.html#gacce1ebe42fd9079815f41d9e5fe390ef">More...</a><br /></td></tr>
<tr class="separator:gacce1ebe42fd9079815f41d9e5fe390ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1296cfd7f873fd5ddde80d25442a649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1296cfd7f873fd5ddde80d25442a649">_PXS_PASSLEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad1296cfd7f873fd5ddde80d25442a649"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [1] (in _PXS_CKCR2)  <a href="group___s_t_m8_t_l5_x.html#gad1296cfd7f873fd5ddde80d25442a649">More...</a><br /></td></tr>
<tr class="separator:gad1296cfd7f873fd5ddde80d25442a649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519b90cea3a50a69b569888898540eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga519b90cea3a50a69b569888898540eba">_PXS_PASSLEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga519b90cea3a50a69b569888898540eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [2] (in _PXS_CKCR2)  <a href="group___s_t_m8_t_l5_x.html#ga519b90cea3a50a69b569888898540eba">More...</a><br /></td></tr>
<tr class="separator:ga519b90cea3a50a69b569888898540eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4082e33a3e185188e66fff6619eda989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4082e33a3e185188e66fff6619eda989">_PXS_UPLEN</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4082e33a3e185188e66fff6619eda989"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [2:0] (in _PXS_CKCR2)  <a href="group___s_t_m8_t_l5_x.html#ga4082e33a3e185188e66fff6619eda989">More...</a><br /></td></tr>
<tr class="separator:ga4082e33a3e185188e66fff6619eda989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801e1cd972ab22852ad6a794c725f800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga801e1cd972ab22852ad6a794c725f800">_PXS_UPLEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga801e1cd972ab22852ad6a794c725f800"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [0] (in _PXS_CKCR2)  <a href="group___s_t_m8_t_l5_x.html#ga801e1cd972ab22852ad6a794c725f800">More...</a><br /></td></tr>
<tr class="separator:ga801e1cd972ab22852ad6a794c725f800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0a958968db0d68e4c5c9a093db84a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e0a958968db0d68e4c5c9a093db84a2">_PXS_UPLEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7e0a958968db0d68e4c5c9a093db84a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [1] (in _PXS_CKCR2)  <a href="group___s_t_m8_t_l5_x.html#ga7e0a958968db0d68e4c5c9a093db84a2">More...</a><br /></td></tr>
<tr class="separator:ga7e0a958968db0d68e4c5c9a093db84a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7958ae08d1004919c4f5ae777a04079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae7958ae08d1004919c4f5ae777a04079">_PXS_UPLEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae7958ae08d1004919c4f5ae777a04079"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [2] (in _PXS_CKCR2)  <a href="group___s_t_m8_t_l5_x.html#gae7958ae08d1004919c4f5ae777a04079">More...</a><br /></td></tr>
<tr class="separator:gae7958ae08d1004919c4f5ae777a04079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b38f1efe5d5be6639131476f6344c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5b38f1efe5d5be6639131476f6344c88">_PXS_RXEN8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5b38f1efe5d5be6639131476f6344c88"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 8 [0] (in _PXS_RXENRH)  <a href="group___s_t_m8_t_l5_x.html#ga5b38f1efe5d5be6639131476f6344c88">More...</a><br /></td></tr>
<tr class="separator:ga5b38f1efe5d5be6639131476f6344c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1377525f786778869e4990f0e74077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f1377525f786778869e4990f0e74077">_PXS_RXEN9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1f1377525f786778869e4990f0e74077"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 9 [0] (in _PXS_RXENRH)  <a href="group___s_t_m8_t_l5_x.html#ga1f1377525f786778869e4990f0e74077">More...</a><br /></td></tr>
<tr class="separator:ga1f1377525f786778869e4990f0e74077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa51e1fb8a2ebb1aa9ad5adffe795c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0aa51e1fb8a2ebb1aa9ad5adffe795c8">_PXS_RXEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0aa51e1fb8a2ebb1aa9ad5adffe795c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 0 [0] (in _PXS_RXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga0aa51e1fb8a2ebb1aa9ad5adffe795c8">More...</a><br /></td></tr>
<tr class="separator:ga0aa51e1fb8a2ebb1aa9ad5adffe795c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7265e1414111ec05c6c28cf828b26d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7265e1414111ec05c6c28cf828b26d06">_PXS_RXEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7265e1414111ec05c6c28cf828b26d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 1 [0] (in _PXS_RXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga7265e1414111ec05c6c28cf828b26d06">More...</a><br /></td></tr>
<tr class="separator:ga7265e1414111ec05c6c28cf828b26d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae163b0f85df88e0307f8f733aa79a86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae163b0f85df88e0307f8f733aa79a86f">_PXS_RXEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae163b0f85df88e0307f8f733aa79a86f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 2 [0] (in _PXS_RXENRL)  <a href="group___s_t_m8_t_l5_x.html#gae163b0f85df88e0307f8f733aa79a86f">More...</a><br /></td></tr>
<tr class="separator:gae163b0f85df88e0307f8f733aa79a86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4339edb1b0f6e69f884ec232a05a122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae4339edb1b0f6e69f884ec232a05a122">_PXS_RXEN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae4339edb1b0f6e69f884ec232a05a122"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 3 [0] (in _PXS_RXENRL)  <a href="group___s_t_m8_t_l5_x.html#gae4339edb1b0f6e69f884ec232a05a122">More...</a><br /></td></tr>
<tr class="separator:gae4339edb1b0f6e69f884ec232a05a122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad1f9b7f8d7060d2393bb0b27e91d99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8ad1f9b7f8d7060d2393bb0b27e91d99">_PXS_RXEN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8ad1f9b7f8d7060d2393bb0b27e91d99"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 4 [0] (in _PXS_RXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga8ad1f9b7f8d7060d2393bb0b27e91d99">More...</a><br /></td></tr>
<tr class="separator:ga8ad1f9b7f8d7060d2393bb0b27e91d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a4ecac0ab9e2c0b6bf238e05058fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga05a4ecac0ab9e2c0b6bf238e05058fad">_PXS_RXEN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga05a4ecac0ab9e2c0b6bf238e05058fad"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 5 [0] (in _PXS_RXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga05a4ecac0ab9e2c0b6bf238e05058fad">More...</a><br /></td></tr>
<tr class="separator:ga05a4ecac0ab9e2c0b6bf238e05058fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738e0102683c74276156c1fb74e19d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga738e0102683c74276156c1fb74e19d62">_PXS_RXEN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga738e0102683c74276156c1fb74e19d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 6 [0] (in _PXS_RXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga738e0102683c74276156c1fb74e19d62">More...</a><br /></td></tr>
<tr class="separator:ga738e0102683c74276156c1fb74e19d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647deaa9fc58bf1b6d296233d9c6ba76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga647deaa9fc58bf1b6d296233d9c6ba76">_PXS_RXEN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga647deaa9fc58bf1b6d296233d9c6ba76"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 7 [0] (in _PXS_RXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga647deaa9fc58bf1b6d296233d9c6ba76">More...</a><br /></td></tr>
<tr class="separator:ga647deaa9fc58bf1b6d296233d9c6ba76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9667c4a8ba09577e825aec679877327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab9667c4a8ba09577e825aec679877327">_PXS_RXCR1_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab9667c4a8ba09577e825aec679877327"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 8 [0] (in _PXS_RXCR1H)  <a href="group___s_t_m8_t_l5_x.html#gab9667c4a8ba09577e825aec679877327">More...</a><br /></td></tr>
<tr class="separator:gab9667c4a8ba09577e825aec679877327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03aa04b6d5fe007f431837ad0b7206da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga03aa04b6d5fe007f431837ad0b7206da">_PXS_RXCR1_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga03aa04b6d5fe007f431837ad0b7206da"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 9 [0] (in _PXS_RXCR1H)  <a href="group___s_t_m8_t_l5_x.html#ga03aa04b6d5fe007f431837ad0b7206da">More...</a><br /></td></tr>
<tr class="separator:ga03aa04b6d5fe007f431837ad0b7206da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e380c3afcf0aba137626cdcd341d3ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8e380c3afcf0aba137626cdcd341d3ab">_PXS_RXCR1_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8e380c3afcf0aba137626cdcd341d3ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 0 [0] (in _PXS_RXCR1L)  <a href="group___s_t_m8_t_l5_x.html#ga8e380c3afcf0aba137626cdcd341d3ab">More...</a><br /></td></tr>
<tr class="separator:ga8e380c3afcf0aba137626cdcd341d3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287436a7fcbe16cfbe443eb961376d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga287436a7fcbe16cfbe443eb961376d93">_PXS_RXCR1_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga287436a7fcbe16cfbe443eb961376d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 1 [0] (in _PXS_RXCR1L)  <a href="group___s_t_m8_t_l5_x.html#ga287436a7fcbe16cfbe443eb961376d93">More...</a><br /></td></tr>
<tr class="separator:ga287436a7fcbe16cfbe443eb961376d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37abf3f1e6a6b8bbe4339814d2faf841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga37abf3f1e6a6b8bbe4339814d2faf841">_PXS_RXCR1_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga37abf3f1e6a6b8bbe4339814d2faf841"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 2 [0] (in _PXS_RXCR1L)  <a href="group___s_t_m8_t_l5_x.html#ga37abf3f1e6a6b8bbe4339814d2faf841">More...</a><br /></td></tr>
<tr class="separator:ga37abf3f1e6a6b8bbe4339814d2faf841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55482408b54d19b615273aa64765c096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55482408b54d19b615273aa64765c096">_PXS_RXCR1_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga55482408b54d19b615273aa64765c096"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 3 [0] (in _PXS_RXCR1L)  <a href="group___s_t_m8_t_l5_x.html#ga55482408b54d19b615273aa64765c096">More...</a><br /></td></tr>
<tr class="separator:ga55482408b54d19b615273aa64765c096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a3a12b0498fe2912a5ddb07e7fce88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6a3a12b0498fe2912a5ddb07e7fce88c">_PXS_RXCR1_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6a3a12b0498fe2912a5ddb07e7fce88c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 4 [0] (in _PXS_RXCR1L)  <a href="group___s_t_m8_t_l5_x.html#ga6a3a12b0498fe2912a5ddb07e7fce88c">More...</a><br /></td></tr>
<tr class="separator:ga6a3a12b0498fe2912a5ddb07e7fce88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ebaaf1b40ee21dfe2737b019d55569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga04ebaaf1b40ee21dfe2737b019d55569">_PXS_RXCR1_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga04ebaaf1b40ee21dfe2737b019d55569"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 5 [0] (in _PXS_RXCR1L)  <a href="group___s_t_m8_t_l5_x.html#ga04ebaaf1b40ee21dfe2737b019d55569">More...</a><br /></td></tr>
<tr class="separator:ga04ebaaf1b40ee21dfe2737b019d55569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220ad6d6c19fd1f1b9486d41b92168bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga220ad6d6c19fd1f1b9486d41b92168bf">_PXS_RXCR1_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga220ad6d6c19fd1f1b9486d41b92168bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 6 [0] (in _PXS_RXCR1L)  <a href="group___s_t_m8_t_l5_x.html#ga220ad6d6c19fd1f1b9486d41b92168bf">More...</a><br /></td></tr>
<tr class="separator:ga220ad6d6c19fd1f1b9486d41b92168bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea59d1eaf70867229a2514a9596ff6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacea59d1eaf70867229a2514a9596ff6c">_PXS_RXCR1_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gacea59d1eaf70867229a2514a9596ff6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 7 [0] (in _PXS_RXCR1L)  <a href="group___s_t_m8_t_l5_x.html#gacea59d1eaf70867229a2514a9596ff6c">More...</a><br /></td></tr>
<tr class="separator:gacea59d1eaf70867229a2514a9596ff6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b51663b34ef6d72214f3cfc358aefe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2b51663b34ef6d72214f3cfc358aefe6">_PXS_RXCR2_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2b51663b34ef6d72214f3cfc358aefe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 8 [0] (in _PXS_RXCR2H)  <a href="group___s_t_m8_t_l5_x.html#ga2b51663b34ef6d72214f3cfc358aefe6">More...</a><br /></td></tr>
<tr class="separator:ga2b51663b34ef6d72214f3cfc358aefe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0617357d60e5490cb50bd3fa53ac6cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0617357d60e5490cb50bd3fa53ac6cde">_PXS_RXCR2_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0617357d60e5490cb50bd3fa53ac6cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 9 [0] (in _PXS_RXCR2H)  <a href="group___s_t_m8_t_l5_x.html#ga0617357d60e5490cb50bd3fa53ac6cde">More...</a><br /></td></tr>
<tr class="separator:ga0617357d60e5490cb50bd3fa53ac6cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9092a1d06768e3f54d9d7938f6a75fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9092a1d06768e3f54d9d7938f6a75fe6">_PXS_RXCR2_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9092a1d06768e3f54d9d7938f6a75fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 0 [0] (in _PXS_RXCR2L)  <a href="group___s_t_m8_t_l5_x.html#ga9092a1d06768e3f54d9d7938f6a75fe6">More...</a><br /></td></tr>
<tr class="separator:ga9092a1d06768e3f54d9d7938f6a75fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3263ec000259d58464261b61b5ac8a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad3263ec000259d58464261b61b5ac8a4">_PXS_RXCR2_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad3263ec000259d58464261b61b5ac8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 1 [0] (in _PXS_RXCR2L)  <a href="group___s_t_m8_t_l5_x.html#gad3263ec000259d58464261b61b5ac8a4">More...</a><br /></td></tr>
<tr class="separator:gad3263ec000259d58464261b61b5ac8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68bf2474b749390a084681f4fb058763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga68bf2474b749390a084681f4fb058763">_PXS_RXCR2_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga68bf2474b749390a084681f4fb058763"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 2 [0] (in _PXS_RXCR2L)  <a href="group___s_t_m8_t_l5_x.html#ga68bf2474b749390a084681f4fb058763">More...</a><br /></td></tr>
<tr class="separator:ga68bf2474b749390a084681f4fb058763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ef3d8bf2afa4db3312b8fe8a0546a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf2ef3d8bf2afa4db3312b8fe8a0546a4">_PXS_RXCR2_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf2ef3d8bf2afa4db3312b8fe8a0546a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 3 [0] (in _PXS_RXCR2L)  <a href="group___s_t_m8_t_l5_x.html#gaf2ef3d8bf2afa4db3312b8fe8a0546a4">More...</a><br /></td></tr>
<tr class="separator:gaf2ef3d8bf2afa4db3312b8fe8a0546a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251068b57c6d76f696def5a7ea40936d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga251068b57c6d76f696def5a7ea40936d">_PXS_RXCR2_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga251068b57c6d76f696def5a7ea40936d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 4 [0] (in _PXS_RXCR2L)  <a href="group___s_t_m8_t_l5_x.html#ga251068b57c6d76f696def5a7ea40936d">More...</a><br /></td></tr>
<tr class="separator:ga251068b57c6d76f696def5a7ea40936d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cc5fa3d245ad79108c1b0ba9f8fa67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab9cc5fa3d245ad79108c1b0ba9f8fa67">_PXS_RXCR2_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab9cc5fa3d245ad79108c1b0ba9f8fa67"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 5 [0] (in _PXS_RXCR2L)  <a href="group___s_t_m8_t_l5_x.html#gab9cc5fa3d245ad79108c1b0ba9f8fa67">More...</a><br /></td></tr>
<tr class="separator:gab9cc5fa3d245ad79108c1b0ba9f8fa67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d130b0b8d2ec082ff00e373e9549da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0d130b0b8d2ec082ff00e373e9549da9">_PXS_RXCR2_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0d130b0b8d2ec082ff00e373e9549da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 6 [0] (in _PXS_RXCR2L)  <a href="group___s_t_m8_t_l5_x.html#ga0d130b0b8d2ec082ff00e373e9549da9">More...</a><br /></td></tr>
<tr class="separator:ga0d130b0b8d2ec082ff00e373e9549da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c8b420e4578861854bbd1c0f8d8468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa7c8b420e4578861854bbd1c0f8d8468">_PXS_RXCR2_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa7c8b420e4578861854bbd1c0f8d8468"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 7 [0] (in _PXS_RXCR2L)  <a href="group___s_t_m8_t_l5_x.html#gaa7c8b420e4578861854bbd1c0f8d8468">More...</a><br /></td></tr>
<tr class="separator:gaa7c8b420e4578861854bbd1c0f8d8468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac56ca93a431b3155e50cc962fd7e7e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac56ca93a431b3155e50cc962fd7e7e7a">_PXS_RXCR3_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac56ca93a431b3155e50cc962fd7e7e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 8 [0] (in _PXS_RXCR3H)  <a href="group___s_t_m8_t_l5_x.html#gac56ca93a431b3155e50cc962fd7e7e7a">More...</a><br /></td></tr>
<tr class="separator:gac56ca93a431b3155e50cc962fd7e7e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027571c3f84c4609d780d0bbbd908553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga027571c3f84c4609d780d0bbbd908553">_PXS_RXCR3_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga027571c3f84c4609d780d0bbbd908553"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 9 [0] (in _PXS_RXCR3H)  <a href="group___s_t_m8_t_l5_x.html#ga027571c3f84c4609d780d0bbbd908553">More...</a><br /></td></tr>
<tr class="separator:ga027571c3f84c4609d780d0bbbd908553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf22d4798ed0721825668c0a84371b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8cf22d4798ed0721825668c0a84371b7">_PXS_RXCR3_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8cf22d4798ed0721825668c0a84371b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 0 [0] (in _PXS_RXCR3L)  <a href="group___s_t_m8_t_l5_x.html#ga8cf22d4798ed0721825668c0a84371b7">More...</a><br /></td></tr>
<tr class="separator:ga8cf22d4798ed0721825668c0a84371b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d50f7310a0eee9bdf099b32e7985c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16d50f7310a0eee9bdf099b32e7985c1">_PXS_RXCR3_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga16d50f7310a0eee9bdf099b32e7985c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 1 [0] (in _PXS_RXCR3L)  <a href="group___s_t_m8_t_l5_x.html#ga16d50f7310a0eee9bdf099b32e7985c1">More...</a><br /></td></tr>
<tr class="separator:ga16d50f7310a0eee9bdf099b32e7985c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d68318ea2a165a993badaff7078eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac6d68318ea2a165a993badaff7078eb1">_PXS_RXCR3_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac6d68318ea2a165a993badaff7078eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 2 [0] (in _PXS_RXCR3L)  <a href="group___s_t_m8_t_l5_x.html#gac6d68318ea2a165a993badaff7078eb1">More...</a><br /></td></tr>
<tr class="separator:gac6d68318ea2a165a993badaff7078eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3825d1134374551cf5ee62593676f011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3825d1134374551cf5ee62593676f011">_PXS_RXCR3_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3825d1134374551cf5ee62593676f011"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 3 [0] (in _PXS_RXCR3L)  <a href="group___s_t_m8_t_l5_x.html#ga3825d1134374551cf5ee62593676f011">More...</a><br /></td></tr>
<tr class="separator:ga3825d1134374551cf5ee62593676f011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddf1c2a265e7d431241283ef116dcf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1ddf1c2a265e7d431241283ef116dcf2">_PXS_RXCR3_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1ddf1c2a265e7d431241283ef116dcf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 4 [0] (in _PXS_RXCR3L)  <a href="group___s_t_m8_t_l5_x.html#ga1ddf1c2a265e7d431241283ef116dcf2">More...</a><br /></td></tr>
<tr class="separator:ga1ddf1c2a265e7d431241283ef116dcf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f306edf7869f77aec9ccda1b7a1515c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6f306edf7869f77aec9ccda1b7a1515c">_PXS_RXCR3_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6f306edf7869f77aec9ccda1b7a1515c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 5 [0] (in _PXS_RXCR3L)  <a href="group___s_t_m8_t_l5_x.html#ga6f306edf7869f77aec9ccda1b7a1515c">More...</a><br /></td></tr>
<tr class="separator:ga6f306edf7869f77aec9ccda1b7a1515c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1e17a549c28511fb4e16cc1c4aae65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e1e17a549c28511fb4e16cc1c4aae65">_PXS_RXCR3_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7e1e17a549c28511fb4e16cc1c4aae65"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 6 [0] (in _PXS_RXCR3L)  <a href="group___s_t_m8_t_l5_x.html#ga7e1e17a549c28511fb4e16cc1c4aae65">More...</a><br /></td></tr>
<tr class="separator:ga7e1e17a549c28511fb4e16cc1c4aae65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcecf2625a995d3a60d266e7bca39dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadcecf2625a995d3a60d266e7bca39dc4">_PXS_RXCR3_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gadcecf2625a995d3a60d266e7bca39dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 7 [0] (in _PXS_RXCR3L)  <a href="group___s_t_m8_t_l5_x.html#gadcecf2625a995d3a60d266e7bca39dc4">More...</a><br /></td></tr>
<tr class="separator:gadcecf2625a995d3a60d266e7bca39dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab402e534272d4f7f4dc26e4d01388e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaab402e534272d4f7f4dc26e4d01388e5">_PXS_RXINS_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaab402e534272d4f7f4dc26e4d01388e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 8 inactive state selection [0] (in _PXS_RXINSRH)  <a href="group___s_t_m8_t_l5_x.html#gaab402e534272d4f7f4dc26e4d01388e5">More...</a><br /></td></tr>
<tr class="separator:gaab402e534272d4f7f4dc26e4d01388e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc905ca9173b123ab85c85f51aa259e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0dc905ca9173b123ab85c85f51aa259e">_PXS_RXINS_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0dc905ca9173b123ab85c85f51aa259e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 9 inactive state selection [0] (in _PXS_RXINSRH)  <a href="group___s_t_m8_t_l5_x.html#ga0dc905ca9173b123ab85c85f51aa259e">More...</a><br /></td></tr>
<tr class="separator:ga0dc905ca9173b123ab85c85f51aa259e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac583e6082d1db32b0c9c0036dcb38e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac583e6082d1db32b0c9c0036dcb38e59">_PXS_RXINS_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac583e6082d1db32b0c9c0036dcb38e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 0 inactive state selection [0] (in _PXS_RXINSRL)  <a href="group___s_t_m8_t_l5_x.html#gac583e6082d1db32b0c9c0036dcb38e59">More...</a><br /></td></tr>
<tr class="separator:gac583e6082d1db32b0c9c0036dcb38e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975e7dd971cacabe0e9b40bc8a3dbde9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga975e7dd971cacabe0e9b40bc8a3dbde9">_PXS_RXINS_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga975e7dd971cacabe0e9b40bc8a3dbde9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 inactive state selection [0] (in _PXS_RXINSRL)  <a href="group___s_t_m8_t_l5_x.html#ga975e7dd971cacabe0e9b40bc8a3dbde9">More...</a><br /></td></tr>
<tr class="separator:ga975e7dd971cacabe0e9b40bc8a3dbde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497e6038677c68b4be0fe4713b6535ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga497e6038677c68b4be0fe4713b6535ab">_PXS_RXINS_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga497e6038677c68b4be0fe4713b6535ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 inactive state selection [0] (in _PXS_RXINSRL)  <a href="group___s_t_m8_t_l5_x.html#ga497e6038677c68b4be0fe4713b6535ab">More...</a><br /></td></tr>
<tr class="separator:ga497e6038677c68b4be0fe4713b6535ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18859ef00ef05bf282b1db7de3f44881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga18859ef00ef05bf282b1db7de3f44881">_PXS_RXINS_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga18859ef00ef05bf282b1db7de3f44881"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 inactive state selection [0] (in _PXS_RXINSRL)  <a href="group___s_t_m8_t_l5_x.html#ga18859ef00ef05bf282b1db7de3f44881">More...</a><br /></td></tr>
<tr class="separator:ga18859ef00ef05bf282b1db7de3f44881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab191ebe3e8238cc75657e5f2a138f7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab191ebe3e8238cc75657e5f2a138f7de">_PXS_RXINS_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab191ebe3e8238cc75657e5f2a138f7de"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 4 inactive state selection [0] (in _PXS_RXINSRL)  <a href="group___s_t_m8_t_l5_x.html#gab191ebe3e8238cc75657e5f2a138f7de">More...</a><br /></td></tr>
<tr class="separator:gab191ebe3e8238cc75657e5f2a138f7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4125f36835e652e78eed6aa18efd07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae4125f36835e652e78eed6aa18efd07d">_PXS_RXINS_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae4125f36835e652e78eed6aa18efd07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 5 inactive state selection [0] (in _PXS_RXINSRL)  <a href="group___s_t_m8_t_l5_x.html#gae4125f36835e652e78eed6aa18efd07d">More...</a><br /></td></tr>
<tr class="separator:gae4125f36835e652e78eed6aa18efd07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337141b3e271e602e3a9c5460bb8217f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga337141b3e271e602e3a9c5460bb8217f">_PXS_RXINS_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga337141b3e271e602e3a9c5460bb8217f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 6 inactive state selection [0] (in _PXS_RXINSRL)  <a href="group___s_t_m8_t_l5_x.html#ga337141b3e271e602e3a9c5460bb8217f">More...</a><br /></td></tr>
<tr class="separator:ga337141b3e271e602e3a9c5460bb8217f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3663a170585be3c2164f6902c54157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2e3663a170585be3c2164f6902c54157">_PXS_RXINS_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2e3663a170585be3c2164f6902c54157"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 7 inactive state selection [0] (in _PXS_RXINSRL)  <a href="group___s_t_m8_t_l5_x.html#ga2e3663a170585be3c2164f6902c54157">More...</a><br /></td></tr>
<tr class="separator:ga2e3663a170585be3c2164f6902c54157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca18aa14a00a9d673b1880ab62b12ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaca18aa14a00a9d673b1880ab62b12ad8">_PXS_TXEN8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaca18aa14a00a9d673b1880ab62b12ad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 8 function enable [0] (in _PXS_PXS_TXENRH)  <a href="group___s_t_m8_t_l5_x.html#gaca18aa14a00a9d673b1880ab62b12ad8">More...</a><br /></td></tr>
<tr class="separator:gaca18aa14a00a9d673b1880ab62b12ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1acb0d76b1a142f320af267a612c140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1acb0d76b1a142f320af267a612c140">_PXS_TXEN9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad1acb0d76b1a142f320af267a612c140"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 9 function enable [0] (in _PXS_PXS_TXENRH)  <a href="group___s_t_m8_t_l5_x.html#gad1acb0d76b1a142f320af267a612c140">More...</a><br /></td></tr>
<tr class="separator:gad1acb0d76b1a142f320af267a612c140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a3162f4e74925cbd873322351c1bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16a3162f4e74925cbd873322351c1bf2">_PXS_TXEN10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga16a3162f4e74925cbd873322351c1bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 10 function enable [0] (in _PXS_PXS_TXENRH)  <a href="group___s_t_m8_t_l5_x.html#ga16a3162f4e74925cbd873322351c1bf2">More...</a><br /></td></tr>
<tr class="separator:ga16a3162f4e74925cbd873322351c1bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a50133b6a5b62211e98b0cf5c04c332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5a50133b6a5b62211e98b0cf5c04c332">_PXS_TXEN11</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5a50133b6a5b62211e98b0cf5c04c332"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 11 function enable [0] (in _PXS_PXS_TXENRH)  <a href="group___s_t_m8_t_l5_x.html#ga5a50133b6a5b62211e98b0cf5c04c332">More...</a><br /></td></tr>
<tr class="separator:ga5a50133b6a5b62211e98b0cf5c04c332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63847480008bf6a619e3464fd3fa227b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga63847480008bf6a619e3464fd3fa227b">_PXS_TXEN12</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga63847480008bf6a619e3464fd3fa227b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 12 function enable [0] (in _PXS_PXS_TXENRH)  <a href="group___s_t_m8_t_l5_x.html#ga63847480008bf6a619e3464fd3fa227b">More...</a><br /></td></tr>
<tr class="separator:ga63847480008bf6a619e3464fd3fa227b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1476742dc5b2f8e0201ef48b6efd148a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1476742dc5b2f8e0201ef48b6efd148a">_PXS_TXEN13</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1476742dc5b2f8e0201ef48b6efd148a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 13 function enable [0] (in _PXS_PXS_TXENRH)  <a href="group___s_t_m8_t_l5_x.html#ga1476742dc5b2f8e0201ef48b6efd148a">More...</a><br /></td></tr>
<tr class="separator:ga1476742dc5b2f8e0201ef48b6efd148a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026d99c66f796395a03f1d78619f5c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga026d99c66f796395a03f1d78619f5c51">_PXS_TXEN14</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga026d99c66f796395a03f1d78619f5c51"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 14 function enable [0] (in _PXS_PXS_TXENRH)  <a href="group___s_t_m8_t_l5_x.html#ga026d99c66f796395a03f1d78619f5c51">More...</a><br /></td></tr>
<tr class="separator:ga026d99c66f796395a03f1d78619f5c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9085f64e3cdcd27ffe9556385a870015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9085f64e3cdcd27ffe9556385a870015">_PXS_TXEN15</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9085f64e3cdcd27ffe9556385a870015"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 15 function enable [0] (in _PXS_PXS_TXENRH)  <a href="group___s_t_m8_t_l5_x.html#ga9085f64e3cdcd27ffe9556385a870015">More...</a><br /></td></tr>
<tr class="separator:ga9085f64e3cdcd27ffe9556385a870015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d39fcbef7cfdf4bc97dfb9239821969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8d39fcbef7cfdf4bc97dfb9239821969">_PXS_TXEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8d39fcbef7cfdf4bc97dfb9239821969"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 0 function enable [0] (in _PXS_TXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga8d39fcbef7cfdf4bc97dfb9239821969">More...</a><br /></td></tr>
<tr class="separator:ga8d39fcbef7cfdf4bc97dfb9239821969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101cda216c7c219f32580189ea667d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga101cda216c7c219f32580189ea667d2f">_PXS_TXEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga101cda216c7c219f32580189ea667d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 1 function enable [0] (in _PXS_TXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga101cda216c7c219f32580189ea667d2f">More...</a><br /></td></tr>
<tr class="separator:ga101cda216c7c219f32580189ea667d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c5a49d7a626644cb030b381ad5ab58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga87c5a49d7a626644cb030b381ad5ab58">_PXS_TXEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga87c5a49d7a626644cb030b381ad5ab58"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 2 function enable [0] (in _PXS_TXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga87c5a49d7a626644cb030b381ad5ab58">More...</a><br /></td></tr>
<tr class="separator:ga87c5a49d7a626644cb030b381ad5ab58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25412eec483f4c7204f7c9affb644860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga25412eec483f4c7204f7c9affb644860">_PXS_TXEN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga25412eec483f4c7204f7c9affb644860"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 3 function enable [0] (in _PXS_TXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga25412eec483f4c7204f7c9affb644860">More...</a><br /></td></tr>
<tr class="separator:ga25412eec483f4c7204f7c9affb644860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a9a78ff49813f741661ea17b0d3b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga96a9a78ff49813f741661ea17b0d3b83">_PXS_TXEN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga96a9a78ff49813f741661ea17b0d3b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 4 function enable [0] (in _PXS_TXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga96a9a78ff49813f741661ea17b0d3b83">More...</a><br /></td></tr>
<tr class="separator:ga96a9a78ff49813f741661ea17b0d3b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad807ddec36e31fc586244e41321843d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad807ddec36e31fc586244e41321843d1">_PXS_TXEN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad807ddec36e31fc586244e41321843d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 5 function enable [0] (in _PXS_TXENRL)  <a href="group___s_t_m8_t_l5_x.html#gad807ddec36e31fc586244e41321843d1">More...</a><br /></td></tr>
<tr class="separator:gad807ddec36e31fc586244e41321843d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018b2c2c957d55f939e1a81db5662ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga018b2c2c957d55f939e1a81db5662ab6">_PXS_TXEN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga018b2c2c957d55f939e1a81db5662ab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 6 function enable [0] (in _PXS_TXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga018b2c2c957d55f939e1a81db5662ab6">More...</a><br /></td></tr>
<tr class="separator:ga018b2c2c957d55f939e1a81db5662ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282f1f267eb955f656e9c3d32e263c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga282f1f267eb955f656e9c3d32e263c80">_PXS_TXEN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga282f1f267eb955f656e9c3d32e263c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 7 function enable [0] (in _PXS_TXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga282f1f267eb955f656e9c3d32e263c80">More...</a><br /></td></tr>
<tr class="separator:ga282f1f267eb955f656e9c3d32e263c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bbd44eb6b6fc83f899af41b7e8c2695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bbd44eb6b6fc83f899af41b7e8c2695">_PXS_MAXEN8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6bbd44eb6b6fc83f899af41b7e8c2695"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 8 [0] (in _PXS_MAXENRH)  <a href="group___s_t_m8_t_l5_x.html#ga6bbd44eb6b6fc83f899af41b7e8c2695">More...</a><br /></td></tr>
<tr class="separator:ga6bbd44eb6b6fc83f899af41b7e8c2695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab122d655078802e97d4c146386749f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab122d655078802e97d4c146386749f2b">_PXS_MAXEN9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab122d655078802e97d4c146386749f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 9 [0] (in _PXS_MAXENRH)  <a href="group___s_t_m8_t_l5_x.html#gab122d655078802e97d4c146386749f2b">More...</a><br /></td></tr>
<tr class="separator:gab122d655078802e97d4c146386749f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1daa4b33f397019d5973d3d11a4c2da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1daa4b33f397019d5973d3d11a4c2da8">_PXS_MAXEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1daa4b33f397019d5973d3d11a4c2da8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 0 [0] (in _PXS_MAXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga1daa4b33f397019d5973d3d11a4c2da8">More...</a><br /></td></tr>
<tr class="separator:ga1daa4b33f397019d5973d3d11a4c2da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9c60fd35fae30d821d48929fe575717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac9c60fd35fae30d821d48929fe575717">_PXS_MAXEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac9c60fd35fae30d821d48929fe575717"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 1 [0] (in _PXS_MAXENRL)  <a href="group___s_t_m8_t_l5_x.html#gac9c60fd35fae30d821d48929fe575717">More...</a><br /></td></tr>
<tr class="separator:gac9c60fd35fae30d821d48929fe575717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fcc13f372105e96e28d68d9ecb4196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2fcc13f372105e96e28d68d9ecb4196">_PXS_MAXEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad2fcc13f372105e96e28d68d9ecb4196"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 2 [0] (in _PXS_MAXENRL)  <a href="group___s_t_m8_t_l5_x.html#gad2fcc13f372105e96e28d68d9ecb4196">More...</a><br /></td></tr>
<tr class="separator:gad2fcc13f372105e96e28d68d9ecb4196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebcfdfa9127512199ec5d72626cb9f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaebcfdfa9127512199ec5d72626cb9f6f">_PXS_MAXEN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaebcfdfa9127512199ec5d72626cb9f6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 3 [0] (in _PXS_MAXENRL)  <a href="group___s_t_m8_t_l5_x.html#gaebcfdfa9127512199ec5d72626cb9f6f">More...</a><br /></td></tr>
<tr class="separator:gaebcfdfa9127512199ec5d72626cb9f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc8ff202c1116235e4c8892f92de360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bc8ff202c1116235e4c8892f92de360">_PXS_MAXEN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6bc8ff202c1116235e4c8892f92de360"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 4 [0] (in _PXS_MAXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga6bc8ff202c1116235e4c8892f92de360">More...</a><br /></td></tr>
<tr class="separator:ga6bc8ff202c1116235e4c8892f92de360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741c6052339f56214b33b8aaa78ab322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga741c6052339f56214b33b8aaa78ab322">_PXS_MAXEN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga741c6052339f56214b33b8aaa78ab322"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 5 [0] (in _PXS_MAXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga741c6052339f56214b33b8aaa78ab322">More...</a><br /></td></tr>
<tr class="separator:ga741c6052339f56214b33b8aaa78ab322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75fb80d681253b0161ceeff203a9f49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga75fb80d681253b0161ceeff203a9f49c">_PXS_MAXEN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga75fb80d681253b0161ceeff203a9f49c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 6 [0] (in _PXS_MAXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga75fb80d681253b0161ceeff203a9f49c">More...</a><br /></td></tr>
<tr class="separator:ga75fb80d681253b0161ceeff203a9f49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e705b16759d0751e0dd0d04c75e8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga62e705b16759d0751e0dd0d04c75e8b9">_PXS_MAXEN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga62e705b16759d0751e0dd0d04c75e8b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 7 [0] (in _PXS_MAXENRL)  <a href="group___s_t_m8_t_l5_x.html#ga62e705b16759d0751e0dd0d04c75e8b9">More...</a><br /></td></tr>
<tr class="separator:ga62e705b16759d0751e0dd0d04c75e8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab776c746838df846e6e42e0e80cc7dc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab776c746838df846e6e42e0e80cc7dc2">_PXS_VALID8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab776c746838df846e6e42e0e80cc7dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 8 is valid [0] (in _PXS_RXSRH)  <a href="group___s_t_m8_t_l5_x.html#gab776c746838df846e6e42e0e80cc7dc2">More...</a><br /></td></tr>
<tr class="separator:gab776c746838df846e6e42e0e80cc7dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1dddcd6068a95b75d4427ecaf4f261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gace1dddcd6068a95b75d4427ecaf4f261">_PXS_VALID9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gace1dddcd6068a95b75d4427ecaf4f261"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 9 is valid [0] (in _PXS_RXSRH)  <a href="group___s_t_m8_t_l5_x.html#gace1dddcd6068a95b75d4427ecaf4f261">More...</a><br /></td></tr>
<tr class="separator:gace1dddcd6068a95b75d4427ecaf4f261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f6286ce0629b4caf92601657562f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga34f6286ce0629b4caf92601657562f17">_PXS_VALID0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga34f6286ce0629b4caf92601657562f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 0 is valid [0] (in _PXS_RXSRL)  <a href="group___s_t_m8_t_l5_x.html#ga34f6286ce0629b4caf92601657562f17">More...</a><br /></td></tr>
<tr class="separator:ga34f6286ce0629b4caf92601657562f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16bb0b2ebf9bda6d4d72691fe37b73e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16bb0b2ebf9bda6d4d72691fe37b73e0">_PXS_VALID1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga16bb0b2ebf9bda6d4d72691fe37b73e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 1 is valid [0] (in _PXS_RXSRL)  <a href="group___s_t_m8_t_l5_x.html#ga16bb0b2ebf9bda6d4d72691fe37b73e0">More...</a><br /></td></tr>
<tr class="separator:ga16bb0b2ebf9bda6d4d72691fe37b73e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc84bd0445f2eec002aca56b4b1ccd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafc84bd0445f2eec002aca56b4b1ccd09">_PXS_VALID2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gafc84bd0445f2eec002aca56b4b1ccd09"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 2 is valid [0] (in _PXS_RXSRL)  <a href="group___s_t_m8_t_l5_x.html#gafc84bd0445f2eec002aca56b4b1ccd09">More...</a><br /></td></tr>
<tr class="separator:gafc84bd0445f2eec002aca56b4b1ccd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91b66a6ea535e133a414a4da2f2c75a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae91b66a6ea535e133a414a4da2f2c75a">_PXS_VALID3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae91b66a6ea535e133a414a4da2f2c75a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 3 is valid [0] (in _PXS_RXSRL)  <a href="group___s_t_m8_t_l5_x.html#gae91b66a6ea535e133a414a4da2f2c75a">More...</a><br /></td></tr>
<tr class="separator:gae91b66a6ea535e133a414a4da2f2c75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034b8cd24c9771e530591201af1cb396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga034b8cd24c9771e530591201af1cb396">_PXS_VALID4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga034b8cd24c9771e530591201af1cb396"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 4 is valid [0] (in _PXS_RXSRL)  <a href="group___s_t_m8_t_l5_x.html#ga034b8cd24c9771e530591201af1cb396">More...</a><br /></td></tr>
<tr class="separator:ga034b8cd24c9771e530591201af1cb396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f39b684ba874d061f78e6c64f3847e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8f39b684ba874d061f78e6c64f3847e">_PXS_VALID5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac8f39b684ba874d061f78e6c64f3847e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 5 is valid [0] (in _PXS_RXSRL)  <a href="group___s_t_m8_t_l5_x.html#gac8f39b684ba874d061f78e6c64f3847e">More...</a><br /></td></tr>
<tr class="separator:gac8f39b684ba874d061f78e6c64f3847e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7bc92d758824a17f4d5574f5f26862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5c7bc92d758824a17f4d5574f5f26862">_PXS_VALID6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5c7bc92d758824a17f4d5574f5f26862"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 6 is valid [0] (in _PXS_RXSRL)  <a href="group___s_t_m8_t_l5_x.html#ga5c7bc92d758824a17f4d5574f5f26862">More...</a><br /></td></tr>
<tr class="separator:ga5c7bc92d758824a17f4d5574f5f26862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf930c9d057200810758956a704e5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1bf930c9d057200810758956a704e5c3">_PXS_VALID7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1bf930c9d057200810758956a704e5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 7 is valid [0] (in _PXS_RXSRL)  <a href="group___s_t_m8_t_l5_x.html#ga1bf930c9d057200810758956a704e5c3">More...</a><br /></td></tr>
<tr class="separator:ga1bf930c9d057200810758956a704e5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52138677195173a66c66c252963d77a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga52138677195173a66c66c252963d77a8">_PXS_RXnCSSEL</a>&#160;&#160;&#160;((uint8_t) (0x1F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga52138677195173a66c66c252963d77a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [4:0] (in _PXS_RXnCSSELR)  <a href="group___s_t_m8_t_l5_x.html#ga52138677195173a66c66c252963d77a8">More...</a><br /></td></tr>
<tr class="separator:ga52138677195173a66c66c252963d77a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f93958622ca72c6347eab75e5118d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga82f93958622ca72c6347eab75e5118d5">_PXS_RXnCSSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga82f93958622ca72c6347eab75e5118d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [0] (in _PXS_RXnCSSELR)  <a href="group___s_t_m8_t_l5_x.html#ga82f93958622ca72c6347eab75e5118d5">More...</a><br /></td></tr>
<tr class="separator:ga82f93958622ca72c6347eab75e5118d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34707cca77a37ef78496cf7bc6461af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga34707cca77a37ef78496cf7bc6461af9">_PXS_RXnCSSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga34707cca77a37ef78496cf7bc6461af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [1] (in _PXS_RXnCSSELR)  <a href="group___s_t_m8_t_l5_x.html#ga34707cca77a37ef78496cf7bc6461af9">More...</a><br /></td></tr>
<tr class="separator:ga34707cca77a37ef78496cf7bc6461af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172bab184c1963ae232011b286e99461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga172bab184c1963ae232011b286e99461">_PXS_RXnCSSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga172bab184c1963ae232011b286e99461"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [2] (in _PXS_RXnCSSELR)  <a href="group___s_t_m8_t_l5_x.html#ga172bab184c1963ae232011b286e99461">More...</a><br /></td></tr>
<tr class="separator:ga172bab184c1963ae232011b286e99461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9138c8322d0f540b32a59cd014c9581d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9138c8322d0f540b32a59cd014c9581d">_PXS_RXnCSSEL3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9138c8322d0f540b32a59cd014c9581d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [3] (in _PXS_RXnCSSELR)  <a href="group___s_t_m8_t_l5_x.html#ga9138c8322d0f540b32a59cd014c9581d">More...</a><br /></td></tr>
<tr class="separator:ga9138c8322d0f540b32a59cd014c9581d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016cdd52f39a0132882d3948932d3f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga016cdd52f39a0132882d3948932d3f43">_PXS_RXnCSSEL4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga016cdd52f39a0132882d3948932d3f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [4] (in _PXS_RXnCSSELR)  <a href="group___s_t_m8_t_l5_x.html#ga016cdd52f39a0132882d3948932d3f43">More...</a><br /></td></tr>
<tr class="separator:ga016cdd52f39a0132882d3948932d3f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab3c73e4690ae9a4f2d8dafe9930e6331">_CFG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_c_f_g__t.html">CFG_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>)</td></tr>
<tr class="memdesc:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="mdescLeft">&#160;</td><td class="mdescRight">CFG struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#gab3c73e4690ae9a4f2d8dafe9930e6331">More...</a><br /></td></tr>
<tr class="separator:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7679b5517847c80083efb7f9df207c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf7679b5517847c80083efb7f9df207c1">_CFG_GCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaf7679b5517847c80083efb7f9df207c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register (CFG_GCR)  <a href="group___s_t_m8_t_l5_x.html#gaf7679b5517847c80083efb7f9df207c1">More...</a><br /></td></tr>
<tr class="separator:gaf7679b5517847c80083efb7f9df207c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac998e464bee8246900227f404dd76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1ac998e464bee8246900227f404dd76a">_CFG_GCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga1ac998e464bee8246900227f404dd76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb23fec33a6eadc2e746aabd944b810b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabb23fec33a6eadc2e746aabd944b810b">_CFG_SWD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabb23fec33a6eadc2e746aabd944b810b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM disable [0].  <a href="group___s_t_m8_t_l5_x.html#gabb23fec33a6eadc2e746aabd944b810b">More...</a><br /></td></tr>
<tr class="separator:gabb23fec33a6eadc2e746aabd944b810b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62193af9c12c16ba237be191868255b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga62193af9c12c16ba237be191868255b8">_CFG_AL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga62193af9c12c16ba237be191868255b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activation level [0].  <a href="group___s_t_m8_t_l5_x.html#ga62193af9c12c16ba237be191868255b8">More...</a><br /></td></tr>
<tr class="separator:ga62193af9c12c16ba237be191868255b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698008bf28582986c8fe2f6447acdc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga698008bf28582986c8fe2f6447acdc7c">_ITC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_i_t_c__t.html">ITC_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>)</td></tr>
<tr class="memdesc:ga698008bf28582986c8fe2f6447acdc7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga698008bf28582986c8fe2f6447acdc7c">More...</a><br /></td></tr>
<tr class="separator:ga698008bf28582986c8fe2f6447acdc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga367b681dc479c8ee39f4e76b5ed55af5">_ITC_SPR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8.  <a href="group___s_t_m8_t_l5_x.html#ga367b681dc479c8ee39f4e76b5ed55af5">More...</a><br /></td></tr>
<tr class="separator:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eada758494172adef7affc15bafc23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga07eada758494172adef7affc15bafc23">_ITC_SPR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga07eada758494172adef7affc15bafc23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8.  <a href="group___s_t_m8_t_l5_x.html#ga07eada758494172adef7affc15bafc23">More...</a><br /></td></tr>
<tr class="separator:ga07eada758494172adef7affc15bafc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5d81daa3a39664da4b2460f6e2d6aa02">_ITC_SPR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8.  <a href="group___s_t_m8_t_l5_x.html#ga5d81daa3a39664da4b2460f6e2d6aa02">More...</a><br /></td></tr>
<tr class="separator:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8ddc1ed491c3fd780418d592f14247b8">_ITC_SPR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga8ddc1ed491c3fd780418d592f14247b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8.  <a href="group___s_t_m8_t_l5_x.html#ga8ddc1ed491c3fd780418d592f14247b8">More...</a><br /></td></tr>
<tr class="separator:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9">_ITC_SPR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8.  <a href="group___s_t_m8_t_l5_x.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9">More...</a><br /></td></tr>
<tr class="separator:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga420d208dc3cb9c70b1a12bfd77da474b">_ITC_SPR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8.  <a href="group___s_t_m8_t_l5_x.html#ga420d208dc3cb9c70b1a12bfd77da474b">More...</a><br /></td></tr>
<tr class="separator:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328e92977f925591fb57f5b918bbd456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga328e92977f925591fb57f5b918bbd456">_ITC_SPR7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga328e92977f925591fb57f5b918bbd456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8.  <a href="group___s_t_m8_t_l5_x.html#ga328e92977f925591fb57f5b918bbd456">More...</a><br /></td></tr>
<tr class="separator:ga328e92977f925591fb57f5b918bbd456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga52a4cc4405f1e3ce8d1763d5da488b32">_ITC_SPR8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8.  <a href="group___s_t_m8_t_l5_x.html#ga52a4cc4405f1e3ce8d1763d5da488b32">More...</a><br /></td></tr>
<tr class="separator:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c6b7d75b0394e72f748257537f77c3a">_ITC_SPR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga8c6b7d75b0394e72f748257537f77c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga8c6b7d75b0394e72f748257537f77c3a">More...</a><br /></td></tr>
<tr class="separator:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4a68033a4995662ffe1eb6f4a1bba41d">_ITC_SPR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga4a68033a4995662ffe1eb6f4a1bba41d">More...</a><br /></td></tr>
<tr class="separator:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf31d3e75b89b5bd0efdf2ac12faca114">_ITC_SPR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#gaf31d3e75b89b5bd0efdf2ac12faca114">More...</a><br /></td></tr>
<tr class="separator:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9e7b662438863dc20111d417353b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaba9e7b662438863dc20111d417353b13">_ITC_SPR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaba9e7b662438863dc20111d417353b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#gaba9e7b662438863dc20111d417353b13">More...</a><br /></td></tr>
<tr class="separator:gaba9e7b662438863dc20111d417353b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac032a4c32fbbe53d913ef2e7baa127e4">_ITC_SPR5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#gac032a4c32fbbe53d913ef2e7baa127e4">More...</a><br /></td></tr>
<tr class="separator:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e07fe969af04d1788bde095d544ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga933e07fe969af04d1788bde095d544ad">_ITC_SPR6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga933e07fe969af04d1788bde095d544ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga933e07fe969af04d1788bde095d544ad">More...</a><br /></td></tr>
<tr class="separator:ga933e07fe969af04d1788bde095d544ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebd827cc7c14075cfde917df65afc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9ebd827cc7c14075cfde917df65afc64">_ITC_SPR7_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga9ebd827cc7c14075cfde917df65afc64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga9ebd827cc7c14075cfde917df65afc64">More...</a><br /></td></tr>
<tr class="separator:ga9ebd827cc7c14075cfde917df65afc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga59420d1c7bde78f40459a4387d07c4a6">_ITC_SPR8_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x0F)</td></tr>
<tr class="memdesc:ga59420d1c7bde78f40459a4387d07c4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga59420d1c7bde78f40459a4387d07c4a6">More...</a><br /></td></tr>
<tr class="separator:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c58e876bfbcc3ed96cd8215e9853c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae6c58e876bfbcc3ed96cd8215e9853c8">_ITC_VECT1SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae6c58e876bfbcc3ed96cd8215e9853c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1:0] (in _ITC_SPR1)  <a href="group___s_t_m8_t_l5_x.html#gae6c58e876bfbcc3ed96cd8215e9853c8">More...</a><br /></td></tr>
<tr class="separator:gae6c58e876bfbcc3ed96cd8215e9853c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff5c50b05a695bb8dc4a2467212710f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeff5c50b05a695bb8dc4a2467212710f">_ITC_VECT1SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaeff5c50b05a695bb8dc4a2467212710f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [0] (in _ITC_SPR1)  <a href="group___s_t_m8_t_l5_x.html#gaeff5c50b05a695bb8dc4a2467212710f">More...</a><br /></td></tr>
<tr class="separator:gaeff5c50b05a695bb8dc4a2467212710f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa42404a90f88ae294834a18feb98a935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa42404a90f88ae294834a18feb98a935">_ITC_VECT1SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa42404a90f88ae294834a18feb98a935"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1] (in _ITC_SPR1)  <a href="group___s_t_m8_t_l5_x.html#gaa42404a90f88ae294834a18feb98a935">More...</a><br /></td></tr>
<tr class="separator:gaa42404a90f88ae294834a18feb98a935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f230b833ab939fac0d0674f711c239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga08f230b833ab939fac0d0674f711c239">_ITC_VECT2SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga08f230b833ab939fac0d0674f711c239"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1:0] (in _ITC_SPR1)  <a href="group___s_t_m8_t_l5_x.html#ga08f230b833ab939fac0d0674f711c239">More...</a><br /></td></tr>
<tr class="separator:ga08f230b833ab939fac0d0674f711c239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe32bee0137eb5e59e2a5f52799326e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3fe32bee0137eb5e59e2a5f52799326e">_ITC_VECT2SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3fe32bee0137eb5e59e2a5f52799326e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [0] (in _ITC_SPR1)  <a href="group___s_t_m8_t_l5_x.html#ga3fe32bee0137eb5e59e2a5f52799326e">More...</a><br /></td></tr>
<tr class="separator:ga3fe32bee0137eb5e59e2a5f52799326e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cf40b27d595b72b7a4ab028d1408b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga35cf40b27d595b72b7a4ab028d1408b2">_ITC_VECT2SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga35cf40b27d595b72b7a4ab028d1408b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1] (in _ITC_SPR1)  <a href="group___s_t_m8_t_l5_x.html#ga35cf40b27d595b72b7a4ab028d1408b2">More...</a><br /></td></tr>
<tr class="separator:ga35cf40b27d595b72b7a4ab028d1408b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18af64c2e5e16ef5bd5ecae415a49fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga18af64c2e5e16ef5bd5ecae415a49fb2">_ITC_VECT4SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga18af64c2e5e16ef5bd5ecae415a49fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1:0] (in _ITC_SPR2)  <a href="group___s_t_m8_t_l5_x.html#ga18af64c2e5e16ef5bd5ecae415a49fb2">More...</a><br /></td></tr>
<tr class="separator:ga18af64c2e5e16ef5bd5ecae415a49fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d87f5b6936a31506192c245aa7fca31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8d87f5b6936a31506192c245aa7fca31">_ITC_VECT4SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8d87f5b6936a31506192c245aa7fca31"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [0] (in _ITC_SPR2)  <a href="group___s_t_m8_t_l5_x.html#ga8d87f5b6936a31506192c245aa7fca31">More...</a><br /></td></tr>
<tr class="separator:ga8d87f5b6936a31506192c245aa7fca31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac372440818d9cc28897677e7c5388352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac372440818d9cc28897677e7c5388352">_ITC_VECT4SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac372440818d9cc28897677e7c5388352"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1] (in _ITC_SPR2)  <a href="group___s_t_m8_t_l5_x.html#gac372440818d9cc28897677e7c5388352">More...</a><br /></td></tr>
<tr class="separator:gac372440818d9cc28897677e7c5388352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc92c7a72258f2a838e2a975aa8086cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacc92c7a72258f2a838e2a975aa8086cb">_ITC_VECT6SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacc92c7a72258f2a838e2a975aa8086cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1:0] (in _ITC_SPR2)  <a href="group___s_t_m8_t_l5_x.html#gacc92c7a72258f2a838e2a975aa8086cb">More...</a><br /></td></tr>
<tr class="separator:gacc92c7a72258f2a838e2a975aa8086cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a9008e6a60e61119e39e9f8d1499482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a9008e6a60e61119e39e9f8d1499482">_ITC_VECT6SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0a9008e6a60e61119e39e9f8d1499482"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [0] (in _ITC_SPR2)  <a href="group___s_t_m8_t_l5_x.html#ga0a9008e6a60e61119e39e9f8d1499482">More...</a><br /></td></tr>
<tr class="separator:ga0a9008e6a60e61119e39e9f8d1499482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a1058ccb4fa4c0c61e66f7e324b034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf0a1058ccb4fa4c0c61e66f7e324b034">_ITC_VECT6SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf0a1058ccb4fa4c0c61e66f7e324b034"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1] (in _ITC_SPR2)  <a href="group___s_t_m8_t_l5_x.html#gaf0a1058ccb4fa4c0c61e66f7e324b034">More...</a><br /></td></tr>
<tr class="separator:gaf0a1058ccb4fa4c0c61e66f7e324b034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced8dc0e419b84ae117dc986766caf1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaced8dc0e419b84ae117dc986766caf1c">_ITC_VECT7SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaced8dc0e419b84ae117dc986766caf1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1:0] (in _ITC_SPR2)  <a href="group___s_t_m8_t_l5_x.html#gaced8dc0e419b84ae117dc986766caf1c">More...</a><br /></td></tr>
<tr class="separator:gaced8dc0e419b84ae117dc986766caf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5599159ee318c97fd0b60279c07f5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac5599159ee318c97fd0b60279c07f5bc">_ITC_VECT7SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac5599159ee318c97fd0b60279c07f5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [0] (in _ITC_SPR2)  <a href="group___s_t_m8_t_l5_x.html#gac5599159ee318c97fd0b60279c07f5bc">More...</a><br /></td></tr>
<tr class="separator:gac5599159ee318c97fd0b60279c07f5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b3ad81e82424159b7a22ed05815d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad4b3ad81e82424159b7a22ed05815d1e">_ITC_VECT7SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gad4b3ad81e82424159b7a22ed05815d1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1] (in _ITC_SPR2)  <a href="group___s_t_m8_t_l5_x.html#gad4b3ad81e82424159b7a22ed05815d1e">More...</a><br /></td></tr>
<tr class="separator:gad4b3ad81e82424159b7a22ed05815d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0c7961f25c54c6f1b720e1aa572bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4b0c7961f25c54c6f1b720e1aa572bcc">_ITC_VECT8SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4b0c7961f25c54c6f1b720e1aa572bcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1:0] (in _ITC_SPR3)  <a href="group___s_t_m8_t_l5_x.html#ga4b0c7961f25c54c6f1b720e1aa572bcc">More...</a><br /></td></tr>
<tr class="separator:ga4b0c7961f25c54c6f1b720e1aa572bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec54ea8a2f1b2d6dd2dfc1aaad88ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadec54ea8a2f1b2d6dd2dfc1aaad88ac9">_ITC_VECT8SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadec54ea8a2f1b2d6dd2dfc1aaad88ac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [0] (in _ITC_SPR3)  <a href="group___s_t_m8_t_l5_x.html#gadec54ea8a2f1b2d6dd2dfc1aaad88ac9">More...</a><br /></td></tr>
<tr class="separator:gadec54ea8a2f1b2d6dd2dfc1aaad88ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d97d2088e4d9021d1764c1e8dde6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55d97d2088e4d9021d1764c1e8dde6ff">_ITC_VECT8SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga55d97d2088e4d9021d1764c1e8dde6ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1] (in _ITC_SPR3)  <a href="group___s_t_m8_t_l5_x.html#ga55d97d2088e4d9021d1764c1e8dde6ff">More...</a><br /></td></tr>
<tr class="separator:ga55d97d2088e4d9021d1764c1e8dde6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga674bfd561ddaf18bbc8e0509a4476fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga674bfd561ddaf18bbc8e0509a4476fb9">_ITC_VECT9SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga674bfd561ddaf18bbc8e0509a4476fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1:0] (in _ITC_SPR3)  <a href="group___s_t_m8_t_l5_x.html#ga674bfd561ddaf18bbc8e0509a4476fb9">More...</a><br /></td></tr>
<tr class="separator:ga674bfd561ddaf18bbc8e0509a4476fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d832bd669992706c227f2e512199520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8d832bd669992706c227f2e512199520">_ITC_VECT9SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8d832bd669992706c227f2e512199520"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [0] (in _ITC_SPR3)  <a href="group___s_t_m8_t_l5_x.html#ga8d832bd669992706c227f2e512199520">More...</a><br /></td></tr>
<tr class="separator:ga8d832bd669992706c227f2e512199520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6d4d89ed84063725d5fe587b3ea2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaed6d4d89ed84063725d5fe587b3ea2ca">_ITC_VECT9SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaed6d4d89ed84063725d5fe587b3ea2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1] (in _ITC_SPR3)  <a href="group___s_t_m8_t_l5_x.html#gaed6d4d89ed84063725d5fe587b3ea2ca">More...</a><br /></td></tr>
<tr class="separator:gaed6d4d89ed84063725d5fe587b3ea2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51915df0e2d51e958825184a2401e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa51915df0e2d51e958825184a2401e73">_ITC_VECT10SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa51915df0e2d51e958825184a2401e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1:0] (in _ITC_SPR3)  <a href="group___s_t_m8_t_l5_x.html#gaa51915df0e2d51e958825184a2401e73">More...</a><br /></td></tr>
<tr class="separator:gaa51915df0e2d51e958825184a2401e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb453ea7804b9ae6a6e5ef376606937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaedb453ea7804b9ae6a6e5ef376606937">_ITC_VECT10SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaedb453ea7804b9ae6a6e5ef376606937"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [0] (in _ITC_SPR3)  <a href="group___s_t_m8_t_l5_x.html#gaedb453ea7804b9ae6a6e5ef376606937">More...</a><br /></td></tr>
<tr class="separator:gaedb453ea7804b9ae6a6e5ef376606937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b0e161e4f066f07fab5add18927a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98b0e161e4f066f07fab5add18927a97">_ITC_VECT10SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga98b0e161e4f066f07fab5add18927a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1] (in _ITC_SPR3)  <a href="group___s_t_m8_t_l5_x.html#ga98b0e161e4f066f07fab5add18927a97">More...</a><br /></td></tr>
<tr class="separator:ga98b0e161e4f066f07fab5add18927a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b94bfda28ea2d9e762b9bda3f799cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga08b94bfda28ea2d9e762b9bda3f799cd">_ITC_VECT11SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga08b94bfda28ea2d9e762b9bda3f799cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1:0] (in _ITC_SPR3)  <a href="group___s_t_m8_t_l5_x.html#ga08b94bfda28ea2d9e762b9bda3f799cd">More...</a><br /></td></tr>
<tr class="separator:ga08b94bfda28ea2d9e762b9bda3f799cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02fadab7de5e9fcec623d8f31909c3c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga02fadab7de5e9fcec623d8f31909c3c4">_ITC_VECT11SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga02fadab7de5e9fcec623d8f31909c3c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [0] (in _ITC_SPR3)  <a href="group___s_t_m8_t_l5_x.html#ga02fadab7de5e9fcec623d8f31909c3c4">More...</a><br /></td></tr>
<tr class="separator:ga02fadab7de5e9fcec623d8f31909c3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf625dae85c76f325b2d2452f279939d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaf625dae85c76f325b2d2452f279939d">_ITC_VECT11SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaaf625dae85c76f325b2d2452f279939d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1] (in _ITC_SPR3)  <a href="group___s_t_m8_t_l5_x.html#gaaf625dae85c76f325b2d2452f279939d">More...</a><br /></td></tr>
<tr class="separator:gaaf625dae85c76f325b2d2452f279939d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa57f56bddc857e9d4288aa030ae0c573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa57f56bddc857e9d4288aa030ae0c573">_ITC_VECT12SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa57f56bddc857e9d4288aa030ae0c573"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1:0] (in _ITC_SPR4)  <a href="group___s_t_m8_t_l5_x.html#gaa57f56bddc857e9d4288aa030ae0c573">More...</a><br /></td></tr>
<tr class="separator:gaa57f56bddc857e9d4288aa030ae0c573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae389a1bf07b186b625482e321b5d8b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae389a1bf07b186b625482e321b5d8b09">_ITC_VECT12SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae389a1bf07b186b625482e321b5d8b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [0] (in _ITC_SPR4)  <a href="group___s_t_m8_t_l5_x.html#gae389a1bf07b186b625482e321b5d8b09">More...</a><br /></td></tr>
<tr class="separator:gae389a1bf07b186b625482e321b5d8b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1388aaadd3a01aae93d2a28d980ce1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae1388aaadd3a01aae93d2a28d980ce1c">_ITC_VECT12SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae1388aaadd3a01aae93d2a28d980ce1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1] (in _ITC_SPR4)  <a href="group___s_t_m8_t_l5_x.html#gae1388aaadd3a01aae93d2a28d980ce1c">More...</a><br /></td></tr>
<tr class="separator:gae1388aaadd3a01aae93d2a28d980ce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b4b2fcb8e1844b37e52489980f5ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga86b4b2fcb8e1844b37e52489980f5ad3">_ITC_VECT13SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga86b4b2fcb8e1844b37e52489980f5ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1:0] (in _ITC_SPR4)  <a href="group___s_t_m8_t_l5_x.html#ga86b4b2fcb8e1844b37e52489980f5ad3">More...</a><br /></td></tr>
<tr class="separator:ga86b4b2fcb8e1844b37e52489980f5ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94af0f2fcaf29d1cad079c3fc6c585dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga94af0f2fcaf29d1cad079c3fc6c585dc">_ITC_VECT13SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga94af0f2fcaf29d1cad079c3fc6c585dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [0] (in _ITC_SPR4)  <a href="group___s_t_m8_t_l5_x.html#ga94af0f2fcaf29d1cad079c3fc6c585dc">More...</a><br /></td></tr>
<tr class="separator:ga94af0f2fcaf29d1cad079c3fc6c585dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b4ea8d80b196c06315241da9be1738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf3b4ea8d80b196c06315241da9be1738">_ITC_VECT13SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf3b4ea8d80b196c06315241da9be1738"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1] (in _ITC_SPR4)  <a href="group___s_t_m8_t_l5_x.html#gaf3b4ea8d80b196c06315241da9be1738">More...</a><br /></td></tr>
<tr class="separator:gaf3b4ea8d80b196c06315241da9be1738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45eeb5a221ec0432417e65eccb5e000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf45eeb5a221ec0432417e65eccb5e000">_ITC_VECT14SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaf45eeb5a221ec0432417e65eccb5e000"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1:0] (in _ITC_SPR4)  <a href="group___s_t_m8_t_l5_x.html#gaf45eeb5a221ec0432417e65eccb5e000">More...</a><br /></td></tr>
<tr class="separator:gaf45eeb5a221ec0432417e65eccb5e000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6b80240a8b591d32fcbbc059707287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gace6b80240a8b591d32fcbbc059707287">_ITC_VECT14SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gace6b80240a8b591d32fcbbc059707287"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [0] (in _ITC_SPR4)  <a href="group___s_t_m8_t_l5_x.html#gace6b80240a8b591d32fcbbc059707287">More...</a><br /></td></tr>
<tr class="separator:gace6b80240a8b591d32fcbbc059707287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a858d5f1bd35703e9ccd7c67a65f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16a858d5f1bd35703e9ccd7c67a65f9d">_ITC_VECT14SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga16a858d5f1bd35703e9ccd7c67a65f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1] (in _ITC_SPR4)  <a href="group___s_t_m8_t_l5_x.html#ga16a858d5f1bd35703e9ccd7c67a65f9d">More...</a><br /></td></tr>
<tr class="separator:ga16a858d5f1bd35703e9ccd7c67a65f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92cf9de0eb050b291a5aa4f186b8ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab92cf9de0eb050b291a5aa4f186b8ef1">_ITC_VECT15SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab92cf9de0eb050b291a5aa4f186b8ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1:0] (in _ITC_SPR4)  <a href="group___s_t_m8_t_l5_x.html#gab92cf9de0eb050b291a5aa4f186b8ef1">More...</a><br /></td></tr>
<tr class="separator:gab92cf9de0eb050b291a5aa4f186b8ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e276351c7da71b52bdae618b996a6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga56e276351c7da71b52bdae618b996a6f">_ITC_VECT15SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga56e276351c7da71b52bdae618b996a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [0] (in _ITC_SPR4)  <a href="group___s_t_m8_t_l5_x.html#ga56e276351c7da71b52bdae618b996a6f">More...</a><br /></td></tr>
<tr class="separator:ga56e276351c7da71b52bdae618b996a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628415f64793a85b1cc1e1c493b33b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga628415f64793a85b1cc1e1c493b33b9d">_ITC_VECT15SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga628415f64793a85b1cc1e1c493b33b9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1] (in _ITC_SPR4)  <a href="group___s_t_m8_t_l5_x.html#ga628415f64793a85b1cc1e1c493b33b9d">More...</a><br /></td></tr>
<tr class="separator:ga628415f64793a85b1cc1e1c493b33b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565b6ad012b443718f3486781e98fb9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga565b6ad012b443718f3486781e98fb9b">_ITC_VECT19SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga565b6ad012b443718f3486781e98fb9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1:0] (in _ITC_SPR5)  <a href="group___s_t_m8_t_l5_x.html#ga565b6ad012b443718f3486781e98fb9b">More...</a><br /></td></tr>
<tr class="separator:ga565b6ad012b443718f3486781e98fb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a587fdab046f9e5f22ef38a0f5ac3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga85a587fdab046f9e5f22ef38a0f5ac3d">_ITC_VECT19SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga85a587fdab046f9e5f22ef38a0f5ac3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [0] (in _ITC_SPR5)  <a href="group___s_t_m8_t_l5_x.html#ga85a587fdab046f9e5f22ef38a0f5ac3d">More...</a><br /></td></tr>
<tr class="separator:ga85a587fdab046f9e5f22ef38a0f5ac3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc1334402d2a009a1ea058aa617d903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7dc1334402d2a009a1ea058aa617d903">_ITC_VECT19SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7dc1334402d2a009a1ea058aa617d903"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1] (in _ITC_SPR5)  <a href="group___s_t_m8_t_l5_x.html#ga7dc1334402d2a009a1ea058aa617d903">More...</a><br /></td></tr>
<tr class="separator:ga7dc1334402d2a009a1ea058aa617d903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c9da736d510318f2c75cd73fc1a0e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c9da736d510318f2c75cd73fc1a0e5a">_ITC_VECT20SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8c9da736d510318f2c75cd73fc1a0e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1:0] (in _ITC_SPR6)  <a href="group___s_t_m8_t_l5_x.html#ga8c9da736d510318f2c75cd73fc1a0e5a">More...</a><br /></td></tr>
<tr class="separator:ga8c9da736d510318f2c75cd73fc1a0e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af497078d404a8c84911184a5da3dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5af497078d404a8c84911184a5da3dbf">_ITC_VECT20SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5af497078d404a8c84911184a5da3dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [0] (in _ITC_SPR6)  <a href="group___s_t_m8_t_l5_x.html#ga5af497078d404a8c84911184a5da3dbf">More...</a><br /></td></tr>
<tr class="separator:ga5af497078d404a8c84911184a5da3dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb88094a3ebbfb623b1f2b98607fc5c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadb88094a3ebbfb623b1f2b98607fc5c9">_ITC_VECT20SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gadb88094a3ebbfb623b1f2b98607fc5c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1] (in _ITC_SPR6)  <a href="group___s_t_m8_t_l5_x.html#gadb88094a3ebbfb623b1f2b98607fc5c9">More...</a><br /></td></tr>
<tr class="separator:gadb88094a3ebbfb623b1f2b98607fc5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d67b7b645c4c9979a8305e270460917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1d67b7b645c4c9979a8305e270460917">_ITC_VECT21SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1d67b7b645c4c9979a8305e270460917"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1:0] (in _ITC_SPR6)  <a href="group___s_t_m8_t_l5_x.html#ga1d67b7b645c4c9979a8305e270460917">More...</a><br /></td></tr>
<tr class="separator:ga1d67b7b645c4c9979a8305e270460917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd3a55a309ff73fa80efe0dc2aedae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4bd3a55a309ff73fa80efe0dc2aedae7">_ITC_VECT21SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4bd3a55a309ff73fa80efe0dc2aedae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [0] (in _ITC_SPR6)  <a href="group___s_t_m8_t_l5_x.html#ga4bd3a55a309ff73fa80efe0dc2aedae7">More...</a><br /></td></tr>
<tr class="separator:ga4bd3a55a309ff73fa80efe0dc2aedae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c523ff340e23d85fb83e1f824ecb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1c523ff340e23d85fb83e1f824ecb0d">_ITC_VECT21SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab1c523ff340e23d85fb83e1f824ecb0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1] (in _ITC_SPR6)  <a href="group___s_t_m8_t_l5_x.html#gab1c523ff340e23d85fb83e1f824ecb0d">More...</a><br /></td></tr>
<tr class="separator:gab1c523ff340e23d85fb83e1f824ecb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8b93ed2bb2ec0d77c57eb052d7604c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4e8b93ed2bb2ec0d77c57eb052d7604c">_ITC_VECT22SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4e8b93ed2bb2ec0d77c57eb052d7604c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1:0] (in _ITC_SPR6)  <a href="group___s_t_m8_t_l5_x.html#ga4e8b93ed2bb2ec0d77c57eb052d7604c">More...</a><br /></td></tr>
<tr class="separator:ga4e8b93ed2bb2ec0d77c57eb052d7604c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad422661da3f0c4c27ebd1ce98f2caef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad422661da3f0c4c27ebd1ce98f2caef">_ITC_VECT22SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaad422661da3f0c4c27ebd1ce98f2caef"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [0] (in _ITC_SPR6)  <a href="group___s_t_m8_t_l5_x.html#gaad422661da3f0c4c27ebd1ce98f2caef">More...</a><br /></td></tr>
<tr class="separator:gaad422661da3f0c4c27ebd1ce98f2caef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec72fa81395ffc372b5dd675b02467e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabec72fa81395ffc372b5dd675b02467e">_ITC_VECT22SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabec72fa81395ffc372b5dd675b02467e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1] (in _ITC_SPR6)  <a href="group___s_t_m8_t_l5_x.html#gabec72fa81395ffc372b5dd675b02467e">More...</a><br /></td></tr>
<tr class="separator:gabec72fa81395ffc372b5dd675b02467e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6921fbcc08513a86e88a4f728f70bc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6921fbcc08513a86e88a4f728f70bc79">_ITC_VECT25SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6921fbcc08513a86e88a4f728f70bc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1:0] (in _ITC_SPR7)  <a href="group___s_t_m8_t_l5_x.html#ga6921fbcc08513a86e88a4f728f70bc79">More...</a><br /></td></tr>
<tr class="separator:ga6921fbcc08513a86e88a4f728f70bc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1711d38fc49c6c7263d14f04bbb7a060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1711d38fc49c6c7263d14f04bbb7a060">_ITC_VECT25SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1711d38fc49c6c7263d14f04bbb7a060"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [0] (in _ITC_SPR7)  <a href="group___s_t_m8_t_l5_x.html#ga1711d38fc49c6c7263d14f04bbb7a060">More...</a><br /></td></tr>
<tr class="separator:ga1711d38fc49c6c7263d14f04bbb7a060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b00e34f06e206e460f0dcf29e5aa2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8b00e34f06e206e460f0dcf29e5aa2ca">_ITC_VECT25SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8b00e34f06e206e460f0dcf29e5aa2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1] (in _ITC_SPR7)  <a href="group___s_t_m8_t_l5_x.html#ga8b00e34f06e206e460f0dcf29e5aa2ca">More...</a><br /></td></tr>
<tr class="separator:ga8b00e34f06e206e460f0dcf29e5aa2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5789d0ceb1750bc199247fd2fc798bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5789d0ceb1750bc199247fd2fc798bd4">_ITC_VECT26SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5789d0ceb1750bc199247fd2fc798bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1:0] (in _ITC_SPR7)  <a href="group___s_t_m8_t_l5_x.html#ga5789d0ceb1750bc199247fd2fc798bd4">More...</a><br /></td></tr>
<tr class="separator:ga5789d0ceb1750bc199247fd2fc798bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d98115b8cc679190a9eba3e32ce72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae0d98115b8cc679190a9eba3e32ce72d">_ITC_VECT26SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae0d98115b8cc679190a9eba3e32ce72d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [0] (in _ITC_SPR7)  <a href="group___s_t_m8_t_l5_x.html#gae0d98115b8cc679190a9eba3e32ce72d">More...</a><br /></td></tr>
<tr class="separator:gae0d98115b8cc679190a9eba3e32ce72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c7e2e8bf1c452f18606a3088ebcc93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga40c7e2e8bf1c452f18606a3088ebcc93">_ITC_VECT26SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga40c7e2e8bf1c452f18606a3088ebcc93"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1] (in _ITC_SPR7)  <a href="group___s_t_m8_t_l5_x.html#ga40c7e2e8bf1c452f18606a3088ebcc93">More...</a><br /></td></tr>
<tr class="separator:ga40c7e2e8bf1c452f18606a3088ebcc93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b4f882899adfb351a0068225b511f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga21b4f882899adfb351a0068225b511f6">_ITC_VECT27SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga21b4f882899adfb351a0068225b511f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1:0] (in _ITC_SPR7)  <a href="group___s_t_m8_t_l5_x.html#ga21b4f882899adfb351a0068225b511f6">More...</a><br /></td></tr>
<tr class="separator:ga21b4f882899adfb351a0068225b511f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ef401805f32d216125269ae32022c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga52ef401805f32d216125269ae32022c7">_ITC_VECT27SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga52ef401805f32d216125269ae32022c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [0] (in _ITC_SPR7)  <a href="group___s_t_m8_t_l5_x.html#ga52ef401805f32d216125269ae32022c7">More...</a><br /></td></tr>
<tr class="separator:ga52ef401805f32d216125269ae32022c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf703a1c3b14a0744eba2e4c3098e970d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf703a1c3b14a0744eba2e4c3098e970d">_ITC_VECT27SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf703a1c3b14a0744eba2e4c3098e970d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1] (in _ITC_SPR7)  <a href="group___s_t_m8_t_l5_x.html#gaf703a1c3b14a0744eba2e4c3098e970d">More...</a><br /></td></tr>
<tr class="separator:gaf703a1c3b14a0744eba2e4c3098e970d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090e09af0c01b327ff876ea5d926d4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga090e09af0c01b327ff876ea5d926d4e0">_ITC_VECT28SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga090e09af0c01b327ff876ea5d926d4e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1:0] (in _ITC_SPR8)  <a href="group___s_t_m8_t_l5_x.html#ga090e09af0c01b327ff876ea5d926d4e0">More...</a><br /></td></tr>
<tr class="separator:ga090e09af0c01b327ff876ea5d926d4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga450e8fed1918c7958275ba8d35ed267d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga450e8fed1918c7958275ba8d35ed267d">_ITC_VECT28SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga450e8fed1918c7958275ba8d35ed267d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [0] (in _ITC_SPR8)  <a href="group___s_t_m8_t_l5_x.html#ga450e8fed1918c7958275ba8d35ed267d">More...</a><br /></td></tr>
<tr class="separator:ga450e8fed1918c7958275ba8d35ed267d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e93d43b2647bde77745922794952b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga19e93d43b2647bde77745922794952b0">_ITC_VECT28SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga19e93d43b2647bde77745922794952b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1] (in _ITC_SPR8)  <a href="group___s_t_m8_t_l5_x.html#ga19e93d43b2647bde77745922794952b0">More...</a><br /></td></tr>
<tr class="separator:ga19e93d43b2647bde77745922794952b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa8c0fe60eda7bb1345a666c46dbb11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1aa8c0fe60eda7bb1345a666c46dbb11">_ITC_VECT29SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1aa8c0fe60eda7bb1345a666c46dbb11"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1:0] (in _ITC_SPR8)  <a href="group___s_t_m8_t_l5_x.html#ga1aa8c0fe60eda7bb1345a666c46dbb11">More...</a><br /></td></tr>
<tr class="separator:ga1aa8c0fe60eda7bb1345a666c46dbb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd56a0460e5787d201b67747a561a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9dd56a0460e5787d201b67747a561a18">_ITC_VECT29SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9dd56a0460e5787d201b67747a561a18"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [0] (in _ITC_SPR8)  <a href="group___s_t_m8_t_l5_x.html#ga9dd56a0460e5787d201b67747a561a18">More...</a><br /></td></tr>
<tr class="separator:ga9dd56a0460e5787d201b67747a561a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1a5cf512f9089ef80dca778d022f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5b1a5cf512f9089ef80dca778d022f22">_ITC_VECT29SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5b1a5cf512f9089ef80dca778d022f22"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1] (in _ITC_SPR8)  <a href="group___s_t_m8_t_l5_x.html#ga5b1a5cf512f9089ef80dca778d022f22">More...</a><br /></td></tr>
<tr class="separator:ga5b1a5cf512f9089ef80dca778d022f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
