
TimerWithRegister.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002d4  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000480  08000480  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000480  08000480  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000480  08000480  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000480  08000480  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000480  08000480  00010480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000484  08000484  00010484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000488  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020004  2**0
                  CONTENTS
 10 .bss          00000024  20000004  20000004  00020004  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000028  20000028  00020004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 14 .debug_info   000013d0  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00000496  00000000  00000000  00021447  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000001e0  00000000  00000000  000218e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000151  00000000  00000000  00021ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023302  00000000  00000000  00021c11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00002494  00000000  00000000  00044f13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d8577  00000000  00000000  000473a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000005a8  00000000  00000000  0011f920  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  0011fec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000004 	.word	0x20000004
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08000468 	.word	0x08000468

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000008 	.word	0x20000008
 80001e8:	08000468 	.word	0x08000468

080001ec <RCC_Config>:
#include "string.h"

uint16_t count = 0;

void RCC_Config()
{
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0
	RCC->CR |= 0x10000; 			  // HSEON enable
 80001f0:	4b27      	ldr	r3, [pc, #156]	; (8000290 <RCC_Config+0xa4>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a26      	ldr	r2, [pc, #152]	; (8000290 <RCC_Config+0xa4>)
 80001f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80001fa:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & 0x20000));      // HSEON Ready Flag wait
 80001fc:	bf00      	nop
 80001fe:	4b24      	ldr	r3, [pc, #144]	; (8000290 <RCC_Config+0xa4>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000206:	2b00      	cmp	r3, #0
 8000208:	d0f9      	beq.n	80001fe <RCC_Config+0x12>
	RCC->CR |= 0x80000;				  // CSS enable
 800020a:	4b21      	ldr	r3, [pc, #132]	; (8000290 <RCC_Config+0xa4>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	4a20      	ldr	r2, [pc, #128]	; (8000290 <RCC_Config+0xa4>)
 8000210:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000214:	6013      	str	r3, [r2, #0]
	RCC->CR |= 0x1000000;			  // PLL Enable
 8000216:	4b1e      	ldr	r3, [pc, #120]	; (8000290 <RCC_Config+0xa4>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	4a1d      	ldr	r2, [pc, #116]	; (8000290 <RCC_Config+0xa4>)
 800021c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000220:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR |= 0x400000; 		  // PLL e HSE sectik
 8000222:	4b1b      	ldr	r3, [pc, #108]	; (8000290 <RCC_Config+0xa4>)
 8000224:	685b      	ldr	r3, [r3, #4]
 8000226:	4a1a      	ldr	r2, [pc, #104]	; (8000290 <RCC_Config+0xa4>)
 8000228:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800022c:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= 0x000004; 		  // PLL M = 4
 800022e:	4b18      	ldr	r3, [pc, #96]	; (8000290 <RCC_Config+0xa4>)
 8000230:	685b      	ldr	r3, [r3, #4]
 8000232:	4a17      	ldr	r2, [pc, #92]	; (8000290 <RCC_Config+0xa4>)
 8000234:	f043 0304 	orr.w	r3, r3, #4
 8000238:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= 0x005A00; 		  // PLL N=168
 800023a:	4b15      	ldr	r3, [pc, #84]	; (8000290 <RCC_Config+0xa4>)
 800023c:	685b      	ldr	r3, [r3, #4]
 800023e:	4a14      	ldr	r2, [pc, #80]	; (8000290 <RCC_Config+0xa4>)
 8000240:	f443 43b4 	orr.w	r3, r3, #23040	; 0x5a00
 8000244:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= 0x000000; 		  // PLL P=2
 8000246:	4b12      	ldr	r3, [pc, #72]	; (8000290 <RCC_Config+0xa4>)
 8000248:	4a11      	ldr	r2, [pc, #68]	; (8000290 <RCC_Config+0xa4>)
 800024a:	685b      	ldr	r3, [r3, #4]
 800024c:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= 0x000000; 		 	  // AHB Prescaler = 1
 800024e:	4b10      	ldr	r3, [pc, #64]	; (8000290 <RCC_Config+0xa4>)
 8000250:	4a0f      	ldr	r2, [pc, #60]	; (8000290 <RCC_Config+0xa4>)
 8000252:	689b      	ldr	r3, [r3, #8]
 8000254:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= 0x080000; 		  	  // APB2 Prescaler = 2
 8000256:	4b0e      	ldr	r3, [pc, #56]	; (8000290 <RCC_Config+0xa4>)
 8000258:	689b      	ldr	r3, [r3, #8]
 800025a:	4a0d      	ldr	r2, [pc, #52]	; (8000290 <RCC_Config+0xa4>)
 800025c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000260:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= 0x001400; 		  	  // APB1 Presclaer = 4
 8000262:	4b0b      	ldr	r3, [pc, #44]	; (8000290 <RCC_Config+0xa4>)
 8000264:	689b      	ldr	r3, [r3, #8]
 8000266:	4a0a      	ldr	r2, [pc, #40]	; (8000290 <RCC_Config+0xa4>)
 8000268:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800026c:	6093      	str	r3, [r2, #8]
	RCC->CIR |= 0x00080000;			  // HSERDY Flag Clear
 800026e:	4b08      	ldr	r3, [pc, #32]	; (8000290 <RCC_Config+0xa4>)
 8000270:	68db      	ldr	r3, [r3, #12]
 8000272:	4a07      	ldr	r2, [pc, #28]	; (8000290 <RCC_Config+0xa4>)
 8000274:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000278:	60d3      	str	r3, [r2, #12]
	RCC->CIR |= 0x00800000;			  // CSS Flag Clear
 800027a:	4b05      	ldr	r3, [pc, #20]	; (8000290 <RCC_Config+0xa4>)
 800027c:	68db      	ldr	r3, [r3, #12]
 800027e:	4a04      	ldr	r2, [pc, #16]	; (8000290 <RCC_Config+0xa4>)
 8000280:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000284:	60d3      	str	r3, [r2, #12]

}
 8000286:	bf00      	nop
 8000288:	46bd      	mov	sp, r7
 800028a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028e:	4770      	bx	lr
 8000290:	40023800 	.word	0x40023800

08000294 <Timer2_Config>:

void Timer2_Config()
{
 8000294:	b480      	push	{r7}
 8000296:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= 0x01 << 0U;		  // Timer 2 Clock Enable
 8000298:	4b1b      	ldr	r3, [pc, #108]	; (8000308 <Timer2_Config+0x74>)
 800029a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800029c:	4a1a      	ldr	r2, [pc, #104]	; (8000308 <Timer2_Config+0x74>)
 800029e:	f043 0301 	orr.w	r3, r3, #1
 80002a2:	6413      	str	r3, [r2, #64]	; 0x40

	TIM2->CR1 &= ~(0x00 << 4U);		  // Counter mode's Upcounter mode
 80002a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002a8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	6013      	str	r3, [r2, #0]
	TIM2->CR1 &= ~(0x00 << 5U);		  // Center Alignment mode's Edge Alignment mode
 80002b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	6013      	str	r3, [r2, #0]
	TIM2->CR1 &= ~(0x00 << 8U);		  // Clock Division's 84Mhz
 80002bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	6013      	str	r3, [r2, #0]
	//TIM2->SMCR &= ~(0x00 << 0U);	  // Clock Source Internal Clock Mode
	TIM2->EGR |= 0x01 << 0U;		  // Timer Update Generation
 80002c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002cc:	695b      	ldr	r3, [r3, #20]
 80002ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002d2:	f043 0301 	orr.w	r3, r3, #1
 80002d6:	6153      	str	r3, [r2, #20]
	TIM2->PSC = 41999;
 80002d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002dc:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80002e0:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = 4000;
 80002e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002e6:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80002ea:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM2->CR1 |= 0x01 << 0U;		  // Timer 2 Counter Enable
 80002ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002f6:	f043 0301 	orr.w	r3, r3, #1
 80002fa:	6013      	str	r3, [r2, #0]
}
 80002fc:	bf00      	nop
 80002fe:	46bd      	mov	sp, r7
 8000300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	40023800 	.word	0x40023800

0800030c <main>:

int main(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
	RCC_Config();
 8000310:	f7ff ff6c 	bl	80001ec <RCC_Config>
	Timer2_Config();
 8000314:	f7ff ffbe 	bl	8000294 <Timer2_Config>



	while(1)
	{
		count = TIM2->CNT;
 8000318:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800031c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800031e:	b29a      	uxth	r2, r3
 8000320:	4b01      	ldr	r3, [pc, #4]	; (8000328 <main+0x1c>)
 8000322:	801a      	strh	r2, [r3, #0]
 8000324:	e7f8      	b.n	8000318 <main+0xc>
 8000326:	bf00      	nop
 8000328:	20000020 	.word	0x20000020

0800032c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000330:	e7fe      	b.n	8000330 <NMI_Handler+0x4>

08000332 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000332:	b480      	push	{r7}
 8000334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000336:	e7fe      	b.n	8000336 <HardFault_Handler+0x4>

08000338 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800033c:	e7fe      	b.n	800033c <MemManage_Handler+0x4>

0800033e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800033e:	b480      	push	{r7}
 8000340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000342:	e7fe      	b.n	8000342 <BusFault_Handler+0x4>

08000344 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000348:	e7fe      	b.n	8000348 <UsageFault_Handler+0x4>

0800034a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800034a:	b480      	push	{r7}
 800034c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800034e:	bf00      	nop
 8000350:	46bd      	mov	sp, r7
 8000352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000356:	4770      	bx	lr

08000358 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800035c:	bf00      	nop
 800035e:	46bd      	mov	sp, r7
 8000360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000364:	4770      	bx	lr

08000366 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000366:	b480      	push	{r7}
 8000368:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800036a:	bf00      	nop
 800036c:	46bd      	mov	sp, r7
 800036e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000372:	4770      	bx	lr

08000374 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000378:	f000 f83e 	bl	80003f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800037c:	bf00      	nop
 800037e:	bd80      	pop	{r7, pc}

08000380 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000384:	4b06      	ldr	r3, [pc, #24]	; (80003a0 <SystemInit+0x20>)
 8000386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800038a:	4a05      	ldr	r2, [pc, #20]	; (80003a0 <SystemInit+0x20>)
 800038c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000390:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000394:	bf00      	nop
 8000396:	46bd      	mov	sp, r7
 8000398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop
 80003a0:	e000ed00 	.word	0xe000ed00

080003a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80003a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003dc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80003a8:	f7ff ffea 	bl	8000380 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80003ac:	480c      	ldr	r0, [pc, #48]	; (80003e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80003ae:	490d      	ldr	r1, [pc, #52]	; (80003e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80003b0:	4a0d      	ldr	r2, [pc, #52]	; (80003e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80003b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003b4:	e002      	b.n	80003bc <LoopCopyDataInit>

080003b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003ba:	3304      	adds	r3, #4

080003bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003c0:	d3f9      	bcc.n	80003b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003c2:	4a0a      	ldr	r2, [pc, #40]	; (80003ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80003c4:	4c0a      	ldr	r4, [pc, #40]	; (80003f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80003c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003c8:	e001      	b.n	80003ce <LoopFillZerobss>

080003ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003cc:	3204      	adds	r2, #4

080003ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003d0:	d3fb      	bcc.n	80003ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80003d2:	f000 f825 	bl	8000420 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003d6:	f7ff ff99 	bl	800030c <main>
  bx  lr    
 80003da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80003dc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80003e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003e4:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80003e8:	08000488 	.word	0x08000488
  ldr r2, =_sbss
 80003ec:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80003f0:	20000028 	.word	0x20000028

080003f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80003f4:	e7fe      	b.n	80003f4 <ADC_IRQHandler>
	...

080003f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80003fc:	4b06      	ldr	r3, [pc, #24]	; (8000418 <HAL_IncTick+0x20>)
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	461a      	mov	r2, r3
 8000402:	4b06      	ldr	r3, [pc, #24]	; (800041c <HAL_IncTick+0x24>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	4413      	add	r3, r2
 8000408:	4a04      	ldr	r2, [pc, #16]	; (800041c <HAL_IncTick+0x24>)
 800040a:	6013      	str	r3, [r2, #0]
}
 800040c:	bf00      	nop
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	20000000 	.word	0x20000000
 800041c:	20000024 	.word	0x20000024

08000420 <__libc_init_array>:
 8000420:	b570      	push	{r4, r5, r6, lr}
 8000422:	4d0d      	ldr	r5, [pc, #52]	; (8000458 <__libc_init_array+0x38>)
 8000424:	4c0d      	ldr	r4, [pc, #52]	; (800045c <__libc_init_array+0x3c>)
 8000426:	1b64      	subs	r4, r4, r5
 8000428:	10a4      	asrs	r4, r4, #2
 800042a:	2600      	movs	r6, #0
 800042c:	42a6      	cmp	r6, r4
 800042e:	d109      	bne.n	8000444 <__libc_init_array+0x24>
 8000430:	4d0b      	ldr	r5, [pc, #44]	; (8000460 <__libc_init_array+0x40>)
 8000432:	4c0c      	ldr	r4, [pc, #48]	; (8000464 <__libc_init_array+0x44>)
 8000434:	f000 f818 	bl	8000468 <_init>
 8000438:	1b64      	subs	r4, r4, r5
 800043a:	10a4      	asrs	r4, r4, #2
 800043c:	2600      	movs	r6, #0
 800043e:	42a6      	cmp	r6, r4
 8000440:	d105      	bne.n	800044e <__libc_init_array+0x2e>
 8000442:	bd70      	pop	{r4, r5, r6, pc}
 8000444:	f855 3b04 	ldr.w	r3, [r5], #4
 8000448:	4798      	blx	r3
 800044a:	3601      	adds	r6, #1
 800044c:	e7ee      	b.n	800042c <__libc_init_array+0xc>
 800044e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000452:	4798      	blx	r3
 8000454:	3601      	adds	r6, #1
 8000456:	e7f2      	b.n	800043e <__libc_init_array+0x1e>
 8000458:	08000480 	.word	0x08000480
 800045c:	08000480 	.word	0x08000480
 8000460:	08000480 	.word	0x08000480
 8000464:	08000484 	.word	0x08000484

08000468 <_init>:
 8000468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800046a:	bf00      	nop
 800046c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800046e:	bc08      	pop	{r3}
 8000470:	469e      	mov	lr, r3
 8000472:	4770      	bx	lr

08000474 <_fini>:
 8000474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000476:	bf00      	nop
 8000478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800047a:	bc08      	pop	{r3}
 800047c:	469e      	mov	lr, r3
 800047e:	4770      	bx	lr
