Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,632
design__instance__area,6325
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00013994667096994817
power__switching__total,0.00002013818630075548
power__leakage__total,2.3481125310809148E-7
power__total,0.0001603196724317968
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2509423295743771
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2509423295743771
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12148030147885042
timing__setup__ws__corner:nom_fast_1p32V_m40C,2.636237525117409
timing__hold__tns__corner:nom_fast_1p32V_m40C,0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.12148
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,3.504199
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2517320312341273
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2517320312341273
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6268896690302945
timing__setup__ws__corner:nom_slow_1p08V_125C,1.116473167740604
timing__hold__tns__corner:nom_slow_1p08V_125C,0
timing__setup__tns__corner:nom_slow_1p08V_125C,0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.62689
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,1.766627
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25124089630971846
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25124089630971846
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30210398926458715
timing__setup__ws__corner:nom_typ_1p20V_25C,2.0826465586027356
timing__hold__tns__corner:nom_typ_1p20V_25C,0
timing__setup__tns__corner:nom_typ_1p20V_25C,0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.302104
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,2.876742
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2509423295743771
clock__skew__worst_setup,0.2509423295743771
timing__hold__ws,0.12148030147885042
timing__setup__ws,1.116473167740604
timing__hold__tns,0
timing__setup__tns,0
timing__hold__wns,0
timing__setup__wns,0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.12148
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,1.766627
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 91.55 110.27
design__core__bbox,5.76 15.12 85.44 94.5
design__io,39
design__die__area,10095.2
design__core__area,6325
design__instance__count__stdcell,252
design__instance__area__stdcell,2961.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.468158
design__instance__utilization__stdcell,0.468158
design__rows,21
design__rows:CoreSite,21
design__sites,3486
design__sites:CoreSite,3486
design__instance__count__class:inverter,15
design__instance__area__class:inverter,87.0912
design__instance__count__class:sequential_cell,9
design__instance__area__class:sequential_cell,442.714
design__instance__count__class:multi_input_combinational_cell,153
design__instance__area__class:multi_input_combinational_cell,1431.56
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,71
design__instance__area__class:timing_repair_buffer,923.53
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5491.06
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,70.7616
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,10
global_route__vias,1621
global_route__wirelength,9374
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,253
route__net__special,2
route__drc_errors__iter:0,146
route__wirelength__iter:0,6116
route__drc_errors__iter:1,21
route__wirelength__iter:1,6056
route__drc_errors__iter:2,17
route__wirelength__iter:2,6036
route__drc_errors__iter:3,0
route__wirelength__iter:3,6030
route__drc_errors,0
route__wirelength,6030
route__vias,1473
route__vias__singlecut,1473
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,145.915
design__instance__count__class:fill_cell,380
design__instance__area__class:fill_cell,3363.9
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,1
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,1
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,1
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,1
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19817
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19958
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00183094
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00147155
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000280068
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00147155
design_powergrid__voltage__worst,0.00147155
design_powergrid__voltage__worst__net:VPWR,1.19817
design_powergrid__drop__worst,0.00183094
design_powergrid__drop__worst__net:VPWR,0.00183094
design_powergrid__voltage__worst__net:VGND,0.00147155
design_powergrid__drop__worst__net:VGND,0.00147155
ir__voltage__worst,1.2
ir__drop__avg,0.000422
ir__drop__worst,0.00183
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
