Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 19:58:34 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/ycbcr_tr/UniformILPNew/ycbcr_tr_UniformILPNew_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 Delay1No8_instance/Y_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subtract3_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 1.018ns (32.338%)  route 2.130ns (67.662%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 6.765 - 4.000 ) 
    Source Clock Delay      (SCD):    3.311ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.828ns, distribution 1.442ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.750ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=3675, routed)        2.270     3.311    Delay1No8_instance/clk_IBUF_BUFG
    SLICE_X133Y369       FDCE                                         r  Delay1No8_instance/Y_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y369       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.389 r  Delay1No8_instance/Y_reg[16]/Q
                         net (fo=4, routed)           0.276     3.665    Delay1No8_instance/Q[16]
    SLICE_X130Y369       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.789 r  Delay1No8_instance/geqOp_carry__0_i_16__0/O
                         net (fo=1, routed)           0.009     3.798    Subtract3_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[0]
    SLICE_X130Y369       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.988 r  Subtract3_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.014    Subtract3_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y370       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.066 r  Subtract3_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.213     4.279    Delay1No8_instance/CO[0]
    SLICE_X131Y370       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.138     4.417 r  Delay1No8_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.116     4.533    Delay1No8_instance/Subtract3_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X132Y370       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.632 r  Delay1No8_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.161     4.793    Delay1No8_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X133Y370       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.844 r  Delay1No8_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.429     5.273    Delay1No9_instance/shiftVal__5[0]
    SLICE_X126Y367       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.398 r  Delay1No9_instance/shiftedFracY_d1[17]_i_3__0/O
                         net (fo=5, routed)           0.475     5.873    Delay1No9_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X129Y370       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     5.910 r  Delay1No9_instance/shiftedFracY_d1[29]_i_2__0/O
                         net (fo=2, routed)           0.377     6.287    Delay1No8_instance/Y_reg[26]_0[6]
    SLICE_X125Y372       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     6.411 r  Delay1No8_instance/shiftedFracY_d1[29]_i_1__0/O
                         net (fo=1, routed)           0.048     6.459    Subtract3_1_impl_instance/FPAddSubOp_instance/D[18]
    SLICE_X125Y372       FDRE                                         r  Subtract3_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=3675, routed)        2.018     6.765    Subtract3_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X125Y372       FDRE                                         r  Subtract3_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/C
                         clock pessimism              0.453     7.218    
                         clock uncertainty           -0.035     7.182    
    SLICE_X125Y372       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.207    Subtract3_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  0.748    




