{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1454107168366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1454107168366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 17:39:28 2016 " "Processing started: Fri Jan 29 17:39:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1454107168366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1454107168366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tmc_firmware -c tmc_firmware --analyze_file=/home/tyler/epds/tmc_firmware/tmc_firmware_top.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off tmc_firmware -c tmc_firmware --analyze_file=/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1454107168367 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1454107168533 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \"endmodule\" tmc_firmware_top.v(27) " "Verilog HDL syntax error at tmc_firmware_top.v(27) near text: \".\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1454107178604 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tmc_firmware_top tmc_firmware_top.v(20) " "Ignored design unit \"tmc_firmware_top\" at tmc_firmware_top.v(20) due to previous errors" {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 20 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1454107178604 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 2 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1425 " "Peak virtual memory: 1425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1454107178608 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 29 17:39:38 2016 " "Processing ended: Fri Jan 29 17:39:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1454107178608 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1454107178608 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1454107178608 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1454107178608 ""}
