Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu May 30 09:12:28 2024
| Host         : alv-debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation
| Design       : proyecto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          54          
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.268     -116.899                     60                 1645        0.130        0.000                      0                 1645        4.020        0.000                       0                  1106  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             -3.268     -116.899                     60                 1645        0.130        0.000                      0                 1645        4.020        0.000                       0                  1106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :           60  Failing Endpoints,  Worst Slack       -3.268ns,  Total Violation     -116.899ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.268ns  (required time - arrival time)
  Source:                 fsm.i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.221ns  (logic 6.407ns (48.460%)  route 6.814ns (51.540%))
  Logic Levels:           19  (CARRY4=11 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.731     5.252    clk_IBUF_BUFG
    SLICE_X22Y133        FDRE                                         r  fsm.i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  fsm.i_reg[1]/Q
                         net (fo=9, routed)           0.600     6.308    generaPieza/fsm.i_reg[4]_0[1]
    SLICE_X22Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.964 r  generaPieza/fsm.i_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.964    generaPieza/fsm.i_reg[4]_i_5_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.186 r  generaPieza/fsm.i_reg[4]_i_8/O[0]
                         net (fo=27, routed)          0.567     7.754    generaPieza/i1[5]
    SLICE_X22Y133        LUT2 (Prop_lut2_I1_O)        0.299     8.053 r  generaPieza/fsm.i[3]_i_60/O
                         net (fo=2, routed)           0.483     8.536    generaPieza/fsm.i[3]_i_60_n_0
    SLICE_X19Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.062 r  generaPieza/fsm.i_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000     9.062    generaPieza/fsm.i_reg[3]_i_181_n_0
    SLICE_X19Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  generaPieza/fsm.i_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000     9.176    generaPieza/fsm.i_reg[3]_i_152_n_0
    SLICE_X19Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  generaPieza/fsm.i_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.290    generaPieza/fsm.i_reg[3]_i_115_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.512 r  generaPieza/fsm.i_reg[3]_i_54/O[0]
                         net (fo=2, routed)           0.933    10.445    generaPieza/fsm.i_reg[3]_i_54_n_7
    SLICE_X17Y132        LUT3 (Prop_lut3_I0_O)        0.325    10.770 r  generaPieza/fsm.i[3]_i_46/O
                         net (fo=2, routed)           0.666    11.436    generaPieza/fsm.i[3]_i_46_n_0
    SLICE_X17Y132        LUT4 (Prop_lut4_I3_O)        0.326    11.762 r  generaPieza/fsm.i[3]_i_50/O
                         net (fo=1, routed)           0.000    11.762    generaPieza/fsm.i[3]_i_50_n_0
    SLICE_X17Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.312 r  generaPieza/fsm.i_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.312    generaPieza/fsm.i_reg[3]_i_20_n_0
    SLICE_X17Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.426 r  generaPieza/fsm.i_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.426    generaPieza/fsm.i_reg[3]_i_11_n_0
    SLICE_X17Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.739 r  generaPieza/fsm.i_reg[3]_i_10/O[3]
                         net (fo=3, routed)           0.612    13.351    generaPieza/fsm.i_reg[3]_i_10_n_4
    SLICE_X21Y134        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    13.904 r  generaPieza/fsm.i_reg[4]_i_10/O[0]
                         net (fo=1, routed)           0.452    14.356    generaPieza/fsm.i_reg[4]_i_10_n_7
    SLICE_X22Y134        LUT2 (Prop_lut2_I1_O)        0.299    14.655 r  generaPieza/fsm.i[3]_i_8/O
                         net (fo=1, routed)           0.000    14.655    generaPieza/fsm.i[3]_i_8_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.295 r  generaPieza/fsm.i_reg[3]_i_4/O[3]
                         net (fo=4, routed)           0.865    16.160    generaPieza/fsm.i_reg[3]_i_4_n_4
    SLICE_X23Y133        LUT6 (Prop_lut6_I1_O)        0.306    16.466 r  generaPieza/fsm.i[3]_i_2/O
                         net (fo=6, routed)           0.460    16.926    generaPieza/fsm.i_reg[4]_i_2_0
    SLICE_X23Y131        LUT4 (Prop_lut4_I2_O)        0.124    17.050 f  generaPieza/fsm.i[4]_i_3_comp/O
                         net (fo=1, routed)           0.435    17.484    generaPieza/p_0_in_repN
    SLICE_X23Y132        LUT6 (Prop_lut6_I5_O)        0.124    17.608 f  generaPieza/fsm.i[0]_i_1_comp/O
                         net (fo=2, routed)           0.741    18.349    generaPieza/fsm.i_reg[4][0]
    SLICE_X19Y130        LUT6 (Prop_lut6_I2_O)        0.124    18.473 r  generaPieza/fsm.state[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.473    generaPieza_n_19
    SLICE_X19Y130        FDRE                                         r  fsm.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.603    14.944    clk_IBUF_BUFG
    SLICE_X19Y130        FDRE                                         r  fsm.state_reg[0]/C
                         clock pessimism              0.267    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X19Y130        FDRE (Setup_fdre_C_D)        0.029    15.205    fsm.state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                 -3.268    

Slack (VIOLATED) :        -3.190ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.153ns  (logic 6.920ns (52.610%)  route 6.233ns (47.390%))
  Logic Levels:           23  (CARRY4=13 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.725     5.246    clk_IBUF_BUFG
    SLICE_X23Y121        FDRE                                         r  fsm.j_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  fsm.j_reg[1]_replica/Q
                         net (fo=1, routed)           0.417     6.119    screenInteface/j[1]_repN_alias
    SLICE_X22Y120        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.849 r  screenInteface/fsm.j_reg[3]_i_6/O[3]
                         net (fo=32, routed)          0.932     7.781    screenInteface/fsm.j_reg[3]_i_6_n_4
    SLICE_X22Y121        LUT5 (Prop_lut5_I2_O)        0.306     8.087 r  screenInteface/fsm.j[3]_i_346/O
                         net (fo=1, routed)           0.000     8.087    screenInteface/fsm.j[3]_i_346_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.485 r  screenInteface/fsm.j_reg[3]_i_333/CO[3]
                         net (fo=1, routed)           0.000     8.485    screenInteface/fsm.j_reg[3]_i_333_n_0
    SLICE_X22Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.599    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X22Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.933 r  screenInteface/fsm.j_reg[3]_i_288/O[1]
                         net (fo=2, routed)           0.312     9.246    screenInteface/fsm.j_reg[3]_i_288_n_6
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.303     9.549 r  screenInteface/fsm.j[3]_i_280/O
                         net (fo=2, routed)           0.452    10.000    screenInteface/fsm.j[3]_i_280_n_0
    SLICE_X19Y123        LUT4 (Prop_lut4_I0_O)        0.124    10.124 r  screenInteface/fsm.j[3]_i_284/O
                         net (fo=1, routed)           0.000    10.124    screenInteface/fsm.j[3]_i_284_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.525 r  screenInteface/fsm.j_reg[3]_i_239/CO[3]
                         net (fo=1, routed)           0.000    10.525    screenInteface/fsm.j_reg[3]_i_239_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.009    10.648    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.762    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 r  screenInteface/fsm.j_reg[3]_i_60/O[3]
                         net (fo=3, routed)           0.326    11.401    screenInteface/fsm.j_reg[3]_i_60_n_4
    SLICE_X16Y126        LUT3 (Prop_lut3_I2_O)        0.306    11.707 r  screenInteface/fsm.j[3]_i_37/O
                         net (fo=1, routed)           0.491    12.198    screenInteface/fsm.j[3]_i_37_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.724 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.724    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.963 r  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.943    13.906    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X20Y131        LUT3 (Prop_lut3_I1_O)        0.302    14.208 r  screenInteface/fsm.j[3]_i_17/O
                         net (fo=1, routed)           0.000    14.208    screenInteface/fsm.j[3]_i_17_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.609 r  screenInteface/fsm.j_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.609    screenInteface/fsm.j_reg[3]_i_13_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.831 r  screenInteface/fsm.j_reg[3]_i_12/O[0]
                         net (fo=1, routed)           0.587    15.418    screenInteface/fsm.j_reg[3]_i_12_n_7
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.299    15.717 r  screenInteface/fsm.j[3]_i_5/O
                         net (fo=1, routed)           0.000    15.717    screenInteface/fsm.j[3]_i_5_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.964 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=3, routed)           0.327    16.291    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X21Y133        LUT6 (Prop_lut6_I0_O)        0.299    16.590 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=11, routed)          0.526    17.116    generaPieza_n_52
    SLICE_X21Y133        LUT6 (Prop_lut6_I1_O)        0.124    17.240 f  fsm.bordeYCnt[0]_i_1/O
                         net (fo=5, routed)           0.466    17.706    bordeYCnt[0]
    SLICE_X20Y133        LUT5 (Prop_lut5_I0_O)        0.124    17.830 r  colorTablero[9]_i_2/O
                         net (fo=4, routed)           0.446    18.276    colorTablero1
    SLICE_X23Y133        LUT4 (Prop_lut4_I0_O)        0.124    18.400 r  colorTablero[5]_i_1/O
                         net (fo=1, routed)           0.000    18.400    colorTablero[5]
    SLICE_X23Y133        FDRE                                         r  colorTablero_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.606    14.947    clk_IBUF_BUFG
    SLICE_X23Y133        FDRE                                         r  colorTablero_reg[5]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.031    15.210    colorTablero_reg[5]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -18.400    
  -------------------------------------------------------------------
                         slack                                 -3.190    

Slack (VIOLATED) :        -3.090ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.j_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.961ns  (logic 6.672ns (51.476%)  route 6.289ns (48.524%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.725     5.246    clk_IBUF_BUFG
    SLICE_X23Y121        FDRE                                         r  fsm.j_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  fsm.j_reg[1]_replica/Q
                         net (fo=1, routed)           0.417     6.119    screenInteface/j[1]_repN_alias
    SLICE_X22Y120        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.849 r  screenInteface/fsm.j_reg[3]_i_6/O[3]
                         net (fo=32, routed)          0.932     7.781    screenInteface/fsm.j_reg[3]_i_6_n_4
    SLICE_X22Y121        LUT5 (Prop_lut5_I2_O)        0.306     8.087 r  screenInteface/fsm.j[3]_i_346/O
                         net (fo=1, routed)           0.000     8.087    screenInteface/fsm.j[3]_i_346_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.485 r  screenInteface/fsm.j_reg[3]_i_333/CO[3]
                         net (fo=1, routed)           0.000     8.485    screenInteface/fsm.j_reg[3]_i_333_n_0
    SLICE_X22Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.599    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X22Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.933 r  screenInteface/fsm.j_reg[3]_i_288/O[1]
                         net (fo=2, routed)           0.312     9.246    screenInteface/fsm.j_reg[3]_i_288_n_6
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.303     9.549 r  screenInteface/fsm.j[3]_i_280/O
                         net (fo=2, routed)           0.452    10.000    screenInteface/fsm.j[3]_i_280_n_0
    SLICE_X19Y123        LUT4 (Prop_lut4_I0_O)        0.124    10.124 r  screenInteface/fsm.j[3]_i_284/O
                         net (fo=1, routed)           0.000    10.124    screenInteface/fsm.j[3]_i_284_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.525 r  screenInteface/fsm.j_reg[3]_i_239/CO[3]
                         net (fo=1, routed)           0.000    10.525    screenInteface/fsm.j_reg[3]_i_239_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.009    10.648    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.762    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 r  screenInteface/fsm.j_reg[3]_i_60/O[3]
                         net (fo=3, routed)           0.326    11.401    screenInteface/fsm.j_reg[3]_i_60_n_4
    SLICE_X16Y126        LUT3 (Prop_lut3_I2_O)        0.306    11.707 r  screenInteface/fsm.j[3]_i_37/O
                         net (fo=1, routed)           0.491    12.198    screenInteface/fsm.j[3]_i_37_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.724 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.724    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.963 r  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.943    13.906    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X20Y131        LUT3 (Prop_lut3_I1_O)        0.302    14.208 r  screenInteface/fsm.j[3]_i_17/O
                         net (fo=1, routed)           0.000    14.208    screenInteface/fsm.j[3]_i_17_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.609 r  screenInteface/fsm.j_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.609    screenInteface/fsm.j_reg[3]_i_13_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.831 r  screenInteface/fsm.j_reg[3]_i_12/O[0]
                         net (fo=1, routed)           0.587    15.418    screenInteface/fsm.j_reg[3]_i_12_n_7
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.299    15.717 r  screenInteface/fsm.j[3]_i_5/O
                         net (fo=1, routed)           0.000    15.717    screenInteface/fsm.j[3]_i_5_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.964 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=3, routed)           0.522    16.485    screenInteface/fsm.j[3]_i_5_0[0]
    SLICE_X20Y130        LUT5 (Prop_lut5_I4_O)        0.299    16.784 r  screenInteface/fsm.j[2]_i_2/O
                         net (fo=4, routed)           0.316    17.100    screenInteface/fsm.j_reg[3]_i_3_0
    SLICE_X23Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.224 r  screenInteface/fsm.j[2]_i_1/O
                         net (fo=2, routed)           0.983    18.208    screenInteface_n_15
    SLICE_X23Y120        FDRE                                         r  fsm.j_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.602    14.943    clk_IBUF_BUFG
    SLICE_X23Y120        FDRE                                         r  fsm.j_reg[2]/C
                         clock pessimism              0.281    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X23Y120        FDRE (Setup_fdre_C_D)       -0.071    15.118    fsm.j_reg[2]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                 -3.090    

Slack (VIOLATED) :        -3.082ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.bordeYCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.928ns  (logic 6.672ns (51.609%)  route 6.256ns (48.391%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.725     5.246    clk_IBUF_BUFG
    SLICE_X23Y121        FDRE                                         r  fsm.j_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  fsm.j_reg[1]_replica/Q
                         net (fo=1, routed)           0.417     6.119    screenInteface/j[1]_repN_alias
    SLICE_X22Y120        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.849 r  screenInteface/fsm.j_reg[3]_i_6/O[3]
                         net (fo=32, routed)          0.932     7.781    screenInteface/fsm.j_reg[3]_i_6_n_4
    SLICE_X22Y121        LUT5 (Prop_lut5_I2_O)        0.306     8.087 r  screenInteface/fsm.j[3]_i_346/O
                         net (fo=1, routed)           0.000     8.087    screenInteface/fsm.j[3]_i_346_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.485 r  screenInteface/fsm.j_reg[3]_i_333/CO[3]
                         net (fo=1, routed)           0.000     8.485    screenInteface/fsm.j_reg[3]_i_333_n_0
    SLICE_X22Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.599    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X22Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.933 r  screenInteface/fsm.j_reg[3]_i_288/O[1]
                         net (fo=2, routed)           0.312     9.246    screenInteface/fsm.j_reg[3]_i_288_n_6
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.303     9.549 r  screenInteface/fsm.j[3]_i_280/O
                         net (fo=2, routed)           0.452    10.000    screenInteface/fsm.j[3]_i_280_n_0
    SLICE_X19Y123        LUT4 (Prop_lut4_I0_O)        0.124    10.124 r  screenInteface/fsm.j[3]_i_284/O
                         net (fo=1, routed)           0.000    10.124    screenInteface/fsm.j[3]_i_284_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.525 r  screenInteface/fsm.j_reg[3]_i_239/CO[3]
                         net (fo=1, routed)           0.000    10.525    screenInteface/fsm.j_reg[3]_i_239_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.009    10.648    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.762    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 r  screenInteface/fsm.j_reg[3]_i_60/O[3]
                         net (fo=3, routed)           0.326    11.401    screenInteface/fsm.j_reg[3]_i_60_n_4
    SLICE_X16Y126        LUT3 (Prop_lut3_I2_O)        0.306    11.707 r  screenInteface/fsm.j[3]_i_37/O
                         net (fo=1, routed)           0.491    12.198    screenInteface/fsm.j[3]_i_37_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.724 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.724    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.963 r  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.943    13.906    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X20Y131        LUT3 (Prop_lut3_I1_O)        0.302    14.208 r  screenInteface/fsm.j[3]_i_17/O
                         net (fo=1, routed)           0.000    14.208    screenInteface/fsm.j[3]_i_17_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.609 r  screenInteface/fsm.j_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.609    screenInteface/fsm.j_reg[3]_i_13_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.831 r  screenInteface/fsm.j_reg[3]_i_12/O[0]
                         net (fo=1, routed)           0.587    15.418    screenInteface/fsm.j_reg[3]_i_12_n_7
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.299    15.717 r  screenInteface/fsm.j[3]_i_5/O
                         net (fo=1, routed)           0.000    15.717    screenInteface/fsm.j[3]_i_5_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.964 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=3, routed)           0.327    16.291    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X21Y133        LUT6 (Prop_lut6_I0_O)        0.299    16.590 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=11, routed)          0.526    17.116    generaPieza_n_52
    SLICE_X21Y133        LUT6 (Prop_lut6_I1_O)        0.124    17.240 r  fsm.bordeYCnt[0]_i_1/O
                         net (fo=5, routed)           0.934    18.174    bordeYCnt[0]
    SLICE_X27Y121        FDRE                                         r  fsm.bordeYCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.600    14.941    clk_IBUF_BUFG
    SLICE_X27Y121        FDRE                                         r  fsm.bordeYCnt_reg[0]/C
                         clock pessimism              0.267    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X27Y121        FDRE (Setup_fdre_C_D)       -0.081    15.092    fsm.bordeYCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -18.174    
  -------------------------------------------------------------------
                         slack                                 -3.082    

Slack (VIOLATED) :        -3.075ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.bordeYCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.933ns  (logic 6.672ns (51.590%)  route 6.261ns (48.410%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.725     5.246    clk_IBUF_BUFG
    SLICE_X23Y121        FDRE                                         r  fsm.j_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  fsm.j_reg[1]_replica/Q
                         net (fo=1, routed)           0.417     6.119    screenInteface/j[1]_repN_alias
    SLICE_X22Y120        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.849 r  screenInteface/fsm.j_reg[3]_i_6/O[3]
                         net (fo=32, routed)          0.932     7.781    screenInteface/fsm.j_reg[3]_i_6_n_4
    SLICE_X22Y121        LUT5 (Prop_lut5_I2_O)        0.306     8.087 r  screenInteface/fsm.j[3]_i_346/O
                         net (fo=1, routed)           0.000     8.087    screenInteface/fsm.j[3]_i_346_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.485 r  screenInteface/fsm.j_reg[3]_i_333/CO[3]
                         net (fo=1, routed)           0.000     8.485    screenInteface/fsm.j_reg[3]_i_333_n_0
    SLICE_X22Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.599    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X22Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.933 r  screenInteface/fsm.j_reg[3]_i_288/O[1]
                         net (fo=2, routed)           0.312     9.246    screenInteface/fsm.j_reg[3]_i_288_n_6
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.303     9.549 r  screenInteface/fsm.j[3]_i_280/O
                         net (fo=2, routed)           0.452    10.000    screenInteface/fsm.j[3]_i_280_n_0
    SLICE_X19Y123        LUT4 (Prop_lut4_I0_O)        0.124    10.124 r  screenInteface/fsm.j[3]_i_284/O
                         net (fo=1, routed)           0.000    10.124    screenInteface/fsm.j[3]_i_284_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.525 r  screenInteface/fsm.j_reg[3]_i_239/CO[3]
                         net (fo=1, routed)           0.000    10.525    screenInteface/fsm.j_reg[3]_i_239_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.009    10.648    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.762    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 r  screenInteface/fsm.j_reg[3]_i_60/O[3]
                         net (fo=3, routed)           0.326    11.401    screenInteface/fsm.j_reg[3]_i_60_n_4
    SLICE_X16Y126        LUT3 (Prop_lut3_I2_O)        0.306    11.707 r  screenInteface/fsm.j[3]_i_37/O
                         net (fo=1, routed)           0.491    12.198    screenInteface/fsm.j[3]_i_37_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.724 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.724    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.963 r  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.943    13.906    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X20Y131        LUT3 (Prop_lut3_I1_O)        0.302    14.208 r  screenInteface/fsm.j[3]_i_17/O
                         net (fo=1, routed)           0.000    14.208    screenInteface/fsm.j[3]_i_17_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.609 r  screenInteface/fsm.j_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.609    screenInteface/fsm.j_reg[3]_i_13_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.831 r  screenInteface/fsm.j_reg[3]_i_12/O[0]
                         net (fo=1, routed)           0.587    15.418    screenInteface/fsm.j_reg[3]_i_12_n_7
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.299    15.717 r  screenInteface/fsm.j[3]_i_5/O
                         net (fo=1, routed)           0.000    15.717    screenInteface/fsm.j[3]_i_5_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.964 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=3, routed)           0.327    16.291    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X21Y133        LUT6 (Prop_lut6_I0_O)        0.299    16.590 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=11, routed)          0.492    17.083    generaPieza_n_52
    SLICE_X20Y133        LUT6 (Prop_lut6_I1_O)        0.124    17.207 r  fsm.bordeYCnt[1]_i_1/O
                         net (fo=5, routed)           0.972    18.179    bordeYCnt[1]
    SLICE_X25Y122        FDRE                                         r  fsm.bordeYCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.598    14.939    clk_IBUF_BUFG
    SLICE_X25Y122        FDRE                                         r  fsm.bordeYCnt_reg[1]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X25Y122        FDRE (Setup_fdre_C_D)       -0.067    15.104    fsm.bordeYCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -18.179    
  -------------------------------------------------------------------
                         slack                                 -3.075    

Slack (VIOLATED) :        -3.048ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.012ns  (logic 6.920ns (53.183%)  route 6.092ns (46.817%))
  Logic Levels:           23  (CARRY4=13 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.725     5.246    clk_IBUF_BUFG
    SLICE_X23Y121        FDRE                                         r  fsm.j_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  fsm.j_reg[1]_replica/Q
                         net (fo=1, routed)           0.417     6.119    screenInteface/j[1]_repN_alias
    SLICE_X22Y120        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.849 r  screenInteface/fsm.j_reg[3]_i_6/O[3]
                         net (fo=32, routed)          0.932     7.781    screenInteface/fsm.j_reg[3]_i_6_n_4
    SLICE_X22Y121        LUT5 (Prop_lut5_I2_O)        0.306     8.087 r  screenInteface/fsm.j[3]_i_346/O
                         net (fo=1, routed)           0.000     8.087    screenInteface/fsm.j[3]_i_346_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.485 r  screenInteface/fsm.j_reg[3]_i_333/CO[3]
                         net (fo=1, routed)           0.000     8.485    screenInteface/fsm.j_reg[3]_i_333_n_0
    SLICE_X22Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.599    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X22Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.933 r  screenInteface/fsm.j_reg[3]_i_288/O[1]
                         net (fo=2, routed)           0.312     9.246    screenInteface/fsm.j_reg[3]_i_288_n_6
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.303     9.549 r  screenInteface/fsm.j[3]_i_280/O
                         net (fo=2, routed)           0.452    10.000    screenInteface/fsm.j[3]_i_280_n_0
    SLICE_X19Y123        LUT4 (Prop_lut4_I0_O)        0.124    10.124 r  screenInteface/fsm.j[3]_i_284/O
                         net (fo=1, routed)           0.000    10.124    screenInteface/fsm.j[3]_i_284_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.525 r  screenInteface/fsm.j_reg[3]_i_239/CO[3]
                         net (fo=1, routed)           0.000    10.525    screenInteface/fsm.j_reg[3]_i_239_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.009    10.648    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.762    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 r  screenInteface/fsm.j_reg[3]_i_60/O[3]
                         net (fo=3, routed)           0.326    11.401    screenInteface/fsm.j_reg[3]_i_60_n_4
    SLICE_X16Y126        LUT3 (Prop_lut3_I2_O)        0.306    11.707 r  screenInteface/fsm.j[3]_i_37/O
                         net (fo=1, routed)           0.491    12.198    screenInteface/fsm.j[3]_i_37_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.724 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.724    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.963 r  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.943    13.906    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X20Y131        LUT3 (Prop_lut3_I1_O)        0.302    14.208 r  screenInteface/fsm.j[3]_i_17/O
                         net (fo=1, routed)           0.000    14.208    screenInteface/fsm.j[3]_i_17_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.609 r  screenInteface/fsm.j_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.609    screenInteface/fsm.j_reg[3]_i_13_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.831 r  screenInteface/fsm.j_reg[3]_i_12/O[0]
                         net (fo=1, routed)           0.587    15.418    screenInteface/fsm.j_reg[3]_i_12_n_7
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.299    15.717 r  screenInteface/fsm.j[3]_i_5/O
                         net (fo=1, routed)           0.000    15.717    screenInteface/fsm.j[3]_i_5_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.964 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=3, routed)           0.327    16.291    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X21Y133        LUT6 (Prop_lut6_I0_O)        0.299    16.590 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=11, routed)          0.526    17.116    generaPieza_n_52
    SLICE_X21Y133        LUT6 (Prop_lut6_I1_O)        0.124    17.240 f  fsm.bordeYCnt[0]_i_1/O
                         net (fo=5, routed)           0.466    17.706    bordeYCnt[0]
    SLICE_X20Y133        LUT5 (Prop_lut5_I0_O)        0.124    17.830 r  colorTablero[9]_i_2/O
                         net (fo=4, routed)           0.304    18.134    colorTablero1
    SLICE_X23Y133        LUT4 (Prop_lut4_I0_O)        0.124    18.258 r  colorTablero[4]_i_1/O
                         net (fo=1, routed)           0.000    18.258    colorTablero[4]
    SLICE_X23Y133        FDRE                                         r  colorTablero_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.606    14.947    clk_IBUF_BUFG
    SLICE_X23Y133        FDRE                                         r  colorTablero_reg[4]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X23Y133        FDRE (Setup_fdre_C_D)        0.031    15.210    colorTablero_reg[4]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -18.258    
  -------------------------------------------------------------------
                         slack                                 -3.048    

Slack (VIOLATED) :        -3.046ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.009ns  (logic 6.920ns (53.193%)  route 6.089ns (46.807%))
  Logic Levels:           23  (CARRY4=13 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.725     5.246    clk_IBUF_BUFG
    SLICE_X23Y121        FDRE                                         r  fsm.j_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  fsm.j_reg[1]_replica/Q
                         net (fo=1, routed)           0.417     6.119    screenInteface/j[1]_repN_alias
    SLICE_X22Y120        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.849 r  screenInteface/fsm.j_reg[3]_i_6/O[3]
                         net (fo=32, routed)          0.932     7.781    screenInteface/fsm.j_reg[3]_i_6_n_4
    SLICE_X22Y121        LUT5 (Prop_lut5_I2_O)        0.306     8.087 r  screenInteface/fsm.j[3]_i_346/O
                         net (fo=1, routed)           0.000     8.087    screenInteface/fsm.j[3]_i_346_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.485 r  screenInteface/fsm.j_reg[3]_i_333/CO[3]
                         net (fo=1, routed)           0.000     8.485    screenInteface/fsm.j_reg[3]_i_333_n_0
    SLICE_X22Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.599    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X22Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.933 r  screenInteface/fsm.j_reg[3]_i_288/O[1]
                         net (fo=2, routed)           0.312     9.246    screenInteface/fsm.j_reg[3]_i_288_n_6
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.303     9.549 r  screenInteface/fsm.j[3]_i_280/O
                         net (fo=2, routed)           0.452    10.000    screenInteface/fsm.j[3]_i_280_n_0
    SLICE_X19Y123        LUT4 (Prop_lut4_I0_O)        0.124    10.124 r  screenInteface/fsm.j[3]_i_284/O
                         net (fo=1, routed)           0.000    10.124    screenInteface/fsm.j[3]_i_284_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.525 r  screenInteface/fsm.j_reg[3]_i_239/CO[3]
                         net (fo=1, routed)           0.000    10.525    screenInteface/fsm.j_reg[3]_i_239_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.009    10.648    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.762    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 r  screenInteface/fsm.j_reg[3]_i_60/O[3]
                         net (fo=3, routed)           0.326    11.401    screenInteface/fsm.j_reg[3]_i_60_n_4
    SLICE_X16Y126        LUT3 (Prop_lut3_I2_O)        0.306    11.707 r  screenInteface/fsm.j[3]_i_37/O
                         net (fo=1, routed)           0.491    12.198    screenInteface/fsm.j[3]_i_37_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.724 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.724    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.963 r  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.943    13.906    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X20Y131        LUT3 (Prop_lut3_I1_O)        0.302    14.208 r  screenInteface/fsm.j[3]_i_17/O
                         net (fo=1, routed)           0.000    14.208    screenInteface/fsm.j[3]_i_17_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.609 r  screenInteface/fsm.j_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.609    screenInteface/fsm.j_reg[3]_i_13_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.831 r  screenInteface/fsm.j_reg[3]_i_12/O[0]
                         net (fo=1, routed)           0.587    15.418    screenInteface/fsm.j_reg[3]_i_12_n_7
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.299    15.717 r  screenInteface/fsm.j[3]_i_5/O
                         net (fo=1, routed)           0.000    15.717    screenInteface/fsm.j[3]_i_5_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.964 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=3, routed)           0.327    16.291    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X21Y133        LUT6 (Prop_lut6_I0_O)        0.299    16.590 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=11, routed)          0.526    17.116    generaPieza_n_52
    SLICE_X21Y133        LUT6 (Prop_lut6_I1_O)        0.124    17.240 f  fsm.bordeYCnt[0]_i_1/O
                         net (fo=5, routed)           0.466    17.706    bordeYCnt[0]
    SLICE_X20Y133        LUT5 (Prop_lut5_I0_O)        0.124    17.830 r  colorTablero[9]_i_2/O
                         net (fo=4, routed)           0.302    18.132    colorTablero1
    SLICE_X20Y133        LUT4 (Prop_lut4_I1_O)        0.124    18.256 r  colorTablero[1]_i_1/O
                         net (fo=1, routed)           0.000    18.256    colorTablero[1]
    SLICE_X20Y133        FDRE                                         r  colorTablero_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.606    14.947    clk_IBUF_BUFG
    SLICE_X20Y133        FDRE                                         r  colorTablero_reg[1]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X20Y133        FDRE (Setup_fdre_C_D)        0.031    15.210    colorTablero_reg[1]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -18.256    
  -------------------------------------------------------------------
                         slack                                 -3.046    

Slack (VIOLATED) :        -3.014ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.878ns  (logic 6.590ns (51.173%)  route 6.288ns (48.827%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.721     5.242    clk_IBUF_BUFG
    SLICE_X25Y122        FDRE                                         r  fsm.bordeYCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y122        FDRE (Prop_fdre_C_Q)         0.456     5.698 r  fsm.bordeYCnt_reg[1]/Q
                         net (fo=2, routed)           0.417     6.115    generaPieza/fsm.bordeYCnt_reg[2]_i_107_0[1]
    SLICE_X25Y121        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.786 r  generaPieza/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=43, routed)          0.497     7.283    generaPieza/i2[3]
    SLICE_X24Y121        LUT2 (Prop_lut2_I1_O)        0.302     7.585 r  generaPieza/fsm.bordeYCnt[2]_i_109/O
                         net (fo=2, routed)           0.569     8.153    generaPieza/fsm.bordeYCnt[2]_i_109_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.551 r  generaPieza/fsm.bordeYCnt_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     8.551    generaPieza/fsm.bordeYCnt_reg[2]_i_267_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.773 r  generaPieza/fsm.bordeYCnt_reg[2]_i_236/O[0]
                         net (fo=2, routed)           0.753     9.526    generaPieza/fsm.bordeYCnt_reg[2]_i_236_n_7
    SLICE_X27Y125        LUT3 (Prop_lut3_I1_O)        0.299     9.825 r  generaPieza/fsm.bordeYCnt[2]_i_144/O
                         net (fo=2, routed)           0.576    10.401    generaPieza/fsm.bordeYCnt[2]_i_144_n_0
    SLICE_X29Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.525 r  generaPieza/fsm.bordeYCnt[2]_i_148/O
                         net (fo=1, routed)           0.000    10.525    generaPieza/fsm.bordeYCnt[2]_i_148_n_0
    SLICE_X29Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.057 r  generaPieza/fsm.bordeYCnt_reg[2]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.057    generaPieza/fsm.bordeYCnt_reg[2]_i_106_n_0
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.370 r  generaPieza/fsm.bordeYCnt_reg[2]_i_54/O[3]
                         net (fo=2, routed)           0.468    11.839    generaPieza/fsm.bordeYCnt_reg[2]_i_54_n_4
    SLICE_X27Y127        LUT2 (Prop_lut2_I0_O)        0.306    12.145 r  generaPieza/fsm.bordeYCnt[2]_i_33/O
                         net (fo=2, routed)           0.584    12.728    generaPieza/fsm.bordeYCnt[2]_i_33_n_0
    SLICE_X27Y129        LUT4 (Prop_lut4_I3_O)        0.124    12.852 r  generaPieza/fsm.bordeYCnt[2]_i_37/O
                         net (fo=1, routed)           0.000    12.852    generaPieza/fsm.bordeYCnt[2]_i_37_n_0
    SLICE_X27Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.384 r  generaPieza/fsm.bordeYCnt_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.384    generaPieza/fsm.bordeYCnt_reg[2]_i_15_n_0
    SLICE_X27Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  generaPieza/fsm.bordeYCnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.498    generaPieza/fsm.bordeYCnt_reg[2]_i_11_n_0
    SLICE_X27Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.832 r  generaPieza/fsm.bordeYCnt_reg[2]_i_12/O[1]
                         net (fo=2, routed)           0.583    14.416    generaPieza/fsm.bordeYCnt_reg[2]_i_12_n_6
    SLICE_X24Y131        LUT2 (Prop_lut2_I0_O)        0.303    14.719 r  generaPieza/fsm.bordeYCnt[2]_i_14/O
                         net (fo=1, routed)           0.000    14.719    generaPieza/fsm.bordeYCnt[2]_i_14_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.299 r  generaPieza/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.421    15.720    generaPieza/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X24Y132        LUT2 (Prop_lut2_I1_O)        0.302    16.022 r  generaPieza/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    16.022    generaPieza/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.270 r  generaPieza/fsm.bordeYCnt_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.350    16.620    generaPieza/O[3]
    SLICE_X23Y132        LUT4 (Prop_lut4_I2_O)        0.306    16.926 r  generaPieza/fsm.i[4]_i_3/O
                         net (fo=5, routed)           0.509    17.435    generaPieza/p_0_in
    SLICE_X23Y132        LUT6 (Prop_lut6_I1_O)        0.124    17.559 r  generaPieza/fsm.i[3]_i_1/O
                         net (fo=1, routed)           0.561    18.120    generaPieza_n_48
    SLICE_X22Y132        FDRE                                         r  fsm.i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.605    14.946    clk_IBUF_BUFG
    SLICE_X22Y132        FDRE                                         r  fsm.i_reg[3]/C
                         clock pessimism              0.267    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X22Y132        FDRE (Setup_fdre_C_D)       -0.072    15.106    fsm.i_reg[3]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -18.120    
  -------------------------------------------------------------------
                         slack                                 -3.014    

Slack (VIOLATED) :        -2.999ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.j_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.895ns  (logic 6.672ns (51.741%)  route 6.223ns (48.259%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.725     5.246    clk_IBUF_BUFG
    SLICE_X23Y121        FDRE                                         r  fsm.j_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  fsm.j_reg[1]_replica/Q
                         net (fo=1, routed)           0.417     6.119    screenInteface/j[1]_repN_alias
    SLICE_X22Y120        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.849 r  screenInteface/fsm.j_reg[3]_i_6/O[3]
                         net (fo=32, routed)          0.932     7.781    screenInteface/fsm.j_reg[3]_i_6_n_4
    SLICE_X22Y121        LUT5 (Prop_lut5_I2_O)        0.306     8.087 r  screenInteface/fsm.j[3]_i_346/O
                         net (fo=1, routed)           0.000     8.087    screenInteface/fsm.j[3]_i_346_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.485 r  screenInteface/fsm.j_reg[3]_i_333/CO[3]
                         net (fo=1, routed)           0.000     8.485    screenInteface/fsm.j_reg[3]_i_333_n_0
    SLICE_X22Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.599    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X22Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.933 r  screenInteface/fsm.j_reg[3]_i_288/O[1]
                         net (fo=2, routed)           0.312     9.246    screenInteface/fsm.j_reg[3]_i_288_n_6
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.303     9.549 r  screenInteface/fsm.j[3]_i_280/O
                         net (fo=2, routed)           0.452    10.000    screenInteface/fsm.j[3]_i_280_n_0
    SLICE_X19Y123        LUT4 (Prop_lut4_I0_O)        0.124    10.124 r  screenInteface/fsm.j[3]_i_284/O
                         net (fo=1, routed)           0.000    10.124    screenInteface/fsm.j[3]_i_284_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.525 r  screenInteface/fsm.j_reg[3]_i_239/CO[3]
                         net (fo=1, routed)           0.000    10.525    screenInteface/fsm.j_reg[3]_i_239_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.009    10.648    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.762    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 r  screenInteface/fsm.j_reg[3]_i_60/O[3]
                         net (fo=3, routed)           0.326    11.401    screenInteface/fsm.j_reg[3]_i_60_n_4
    SLICE_X16Y126        LUT3 (Prop_lut3_I2_O)        0.306    11.707 r  screenInteface/fsm.j[3]_i_37/O
                         net (fo=1, routed)           0.491    12.198    screenInteface/fsm.j[3]_i_37_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.724 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.724    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.963 r  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.943    13.906    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X20Y131        LUT3 (Prop_lut3_I1_O)        0.302    14.208 r  screenInteface/fsm.j[3]_i_17/O
                         net (fo=1, routed)           0.000    14.208    screenInteface/fsm.j[3]_i_17_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.609 r  screenInteface/fsm.j_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.609    screenInteface/fsm.j_reg[3]_i_13_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.831 r  screenInteface/fsm.j_reg[3]_i_12/O[0]
                         net (fo=1, routed)           0.587    15.418    screenInteface/fsm.j_reg[3]_i_12_n_7
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.299    15.717 r  screenInteface/fsm.j[3]_i_5/O
                         net (fo=1, routed)           0.000    15.717    screenInteface/fsm.j[3]_i_5_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.964 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=3, routed)           0.522    16.485    screenInteface/fsm.j[3]_i_5_0[0]
    SLICE_X20Y130        LUT5 (Prop_lut5_I4_O)        0.299    16.784 r  screenInteface/fsm.j[2]_i_2/O
                         net (fo=4, routed)           0.679    17.463    screenInteface_n_19
    SLICE_X20Y122        LUT5 (Prop_lut5_I3_O)        0.124    17.587 r  fsm.j[1]_i_1/O
                         net (fo=2, routed)           0.554    18.141    fsm.j[1]_i_1_n_0
    SLICE_X23Y121        FDRE                                         r  fsm.j_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.601    14.942    clk_IBUF_BUFG
    SLICE_X23Y121        FDRE                                         r  fsm.j_reg[1]_replica/C
                         clock pessimism              0.304    15.246    
                         clock uncertainty           -0.035    15.211    
    SLICE_X23Y121        FDRE (Setup_fdre_C_D)       -0.069    15.142    fsm.j_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -18.141    
  -------------------------------------------------------------------
                         slack                                 -2.999    

Slack (VIOLATED) :        -2.997ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.004ns  (logic 6.915ns (53.175%)  route 6.089ns (46.825%))
  Logic Levels:           23  (CARRY4=13 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.725     5.246    clk_IBUF_BUFG
    SLICE_X23Y121        FDRE                                         r  fsm.j_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  fsm.j_reg[1]_replica/Q
                         net (fo=1, routed)           0.417     6.119    screenInteface/j[1]_repN_alias
    SLICE_X22Y120        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.849 r  screenInteface/fsm.j_reg[3]_i_6/O[3]
                         net (fo=32, routed)          0.932     7.781    screenInteface/fsm.j_reg[3]_i_6_n_4
    SLICE_X22Y121        LUT5 (Prop_lut5_I2_O)        0.306     8.087 r  screenInteface/fsm.j[3]_i_346/O
                         net (fo=1, routed)           0.000     8.087    screenInteface/fsm.j[3]_i_346_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.485 r  screenInteface/fsm.j_reg[3]_i_333/CO[3]
                         net (fo=1, routed)           0.000     8.485    screenInteface/fsm.j_reg[3]_i_333_n_0
    SLICE_X22Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.599    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X22Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.933 r  screenInteface/fsm.j_reg[3]_i_288/O[1]
                         net (fo=2, routed)           0.312     9.246    screenInteface/fsm.j_reg[3]_i_288_n_6
    SLICE_X21Y123        LUT2 (Prop_lut2_I1_O)        0.303     9.549 r  screenInteface/fsm.j[3]_i_280/O
                         net (fo=2, routed)           0.452    10.000    screenInteface/fsm.j[3]_i_280_n_0
    SLICE_X19Y123        LUT4 (Prop_lut4_I0_O)        0.124    10.124 r  screenInteface/fsm.j[3]_i_284/O
                         net (fo=1, routed)           0.000    10.124    screenInteface/fsm.j[3]_i_284_n_0
    SLICE_X19Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.525 r  screenInteface/fsm.j_reg[3]_i_239/CO[3]
                         net (fo=1, routed)           0.000    10.525    screenInteface/fsm.j_reg[3]_i_239_n_0
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.009    10.648    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.762    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 r  screenInteface/fsm.j_reg[3]_i_60/O[3]
                         net (fo=3, routed)           0.326    11.401    screenInteface/fsm.j_reg[3]_i_60_n_4
    SLICE_X16Y126        LUT3 (Prop_lut3_I2_O)        0.306    11.707 r  screenInteface/fsm.j[3]_i_37/O
                         net (fo=1, routed)           0.491    12.198    screenInteface/fsm.j[3]_i_37_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.724 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.724    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.963 r  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.943    13.906    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X20Y131        LUT3 (Prop_lut3_I1_O)        0.302    14.208 r  screenInteface/fsm.j[3]_i_17/O
                         net (fo=1, routed)           0.000    14.208    screenInteface/fsm.j[3]_i_17_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.609 r  screenInteface/fsm.j_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.609    screenInteface/fsm.j_reg[3]_i_13_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.831 r  screenInteface/fsm.j_reg[3]_i_12/O[0]
                         net (fo=1, routed)           0.587    15.418    screenInteface/fsm.j_reg[3]_i_12_n_7
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.299    15.717 r  screenInteface/fsm.j[3]_i_5/O
                         net (fo=1, routed)           0.000    15.717    screenInteface/fsm.j[3]_i_5_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.964 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=3, routed)           0.327    16.291    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X21Y133        LUT6 (Prop_lut6_I0_O)        0.299    16.590 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=11, routed)          0.526    17.116    generaPieza_n_52
    SLICE_X21Y133        LUT6 (Prop_lut6_I1_O)        0.124    17.240 f  fsm.bordeYCnt[0]_i_1/O
                         net (fo=5, routed)           0.466    17.706    bordeYCnt[0]
    SLICE_X20Y133        LUT5 (Prop_lut5_I0_O)        0.124    17.830 r  colorTablero[9]_i_2/O
                         net (fo=4, routed)           0.302    18.132    colorTablero1
    SLICE_X20Y133        LUT4 (Prop_lut4_I0_O)        0.119    18.251 r  colorTablero[0]_i_1/O
                         net (fo=1, routed)           0.000    18.251    colorTablero[0]
    SLICE_X20Y133        FDRE                                         r  colorTablero_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.606    14.947    clk_IBUF_BUFG
    SLICE_X20Y133        FDRE                                         r  colorTablero_reg[0]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X20Y133        FDRE (Setup_fdre_C_D)        0.075    15.254    colorTablero_reg[0]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                 -2.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.644     1.528    soundGen/clk_IBUF_BUFG
    SLICE_X11Y111        FDRE                                         r  soundGen/y_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  soundGen/y_reg[1][10]/Q
                         net (fo=1, routed)           0.087     1.756    soundGen/y_reg[1]__0[10]
    SLICE_X10Y111        FDRE                                         r  soundGen/y_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.919     2.047    soundGen/clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  soundGen/y_reg[2][10]/C
                         clock pessimism             -0.506     1.541    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.085     1.626    soundGen/y_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ZInvPos2_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZInvPos1_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.081%)  route 0.079ns (29.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.663     1.547    clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  ZInvPos2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  ZInvPos2_reg/Q
                         net (fo=4, routed)           0.079     1.767    generaPieza/ZInvPos2
    SLICE_X2Y123         LUT5 (Prop_lut5_I0_O)        0.045     1.812 r  generaPieza/ZInvPos1_i_1/O
                         net (fo=1, routed)           0.000     1.812    generaPieza_n_64
    SLICE_X2Y123         FDRE                                         r  ZInvPos1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.935     2.063    clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  ZInvPos1_reg/C
                         clock pessimism             -0.503     1.560    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.120     1.680    ZInvPos1_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.277%)  route 0.089ns (38.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.644     1.528    soundGen/clk_IBUF_BUFG
    SLICE_X11Y111        FDRE                                         r  soundGen/y_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  soundGen/y_reg[1][9]/Q
                         net (fo=1, routed)           0.089     1.758    soundGen/y_reg[1]__0[9]
    SLICE_X10Y111        FDRE                                         r  soundGen/y_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.919     2.047    soundGen/clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  soundGen/y_reg[2][9]/C
                         clock pessimism             -0.506     1.541    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.083     1.624    soundGen/y_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 generaPieza/shtOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generaPieza/shtOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.670     1.554    generaPieza/clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  generaPieza/shtOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  generaPieza/shtOut_reg[1]/Q
                         net (fo=62, routed)          0.111     1.806    generaPieza/piezaSig[1]
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.048     1.854 r  generaPieza/shtOut[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    generaPieza/shtOut[2]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  generaPieza/shtOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.943     2.071    generaPieza/clk_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  generaPieza/shtOut_reg[2]/C
                         clock pessimism             -0.504     1.567    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.131     1.698    generaPieza/shtOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 generaPieza/shtOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generaPieza/shtOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.670     1.554    generaPieza/clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  generaPieza/shtOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  generaPieza/shtOut_reg[1]/Q
                         net (fo=62, routed)          0.111     1.806    generaPieza/piezaSig[1]
    SLICE_X2Y133         LUT5 (Prop_lut5_I1_O)        0.045     1.851 r  generaPieza/shtOut[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    generaPieza/shtOut[0]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  generaPieza/shtOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.943     2.071    generaPieza/clk_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  generaPieza/shtOut_reg[0]/C
                         clock pessimism             -0.504     1.567    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.120     1.687    generaPieza/shtOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.638%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.645     1.529    soundGen/clk_IBUF_BUFG
    SLICE_X10Y109        FDRE                                         r  soundGen/y_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.164     1.693 r  soundGen/y_reg[1][0]/Q
                         net (fo=1, routed)           0.082     1.775    soundGen/y_reg[1]__0[0]
    SLICE_X11Y109        FDRE                                         r  soundGen/y_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.920     2.048    soundGen/clk_IBUF_BUFG
    SLICE_X11Y109        FDRE                                         r  soundGen/y_reg[2][0]/C
                         clock pessimism             -0.506     1.542    
    SLICE_X11Y109        FDRE (Hold_fdre_C_D)         0.057     1.599    soundGen/y_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dataIn_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataIn_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.007%)  route 0.073ns (25.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.644     1.528    clk_IBUF_BUFG
    SLICE_X10Y139        FDRE                                         r  dataIn_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_fdre_C_Q)         0.164     1.692 r  dataIn_reg[2]_rep__1/Q
                         net (fo=43, routed)          0.073     1.765    generaPieza/dataIn_reg[2]_rep
    SLICE_X11Y139        LUT6 (Prop_lut6_I5_O)        0.045     1.810 r  generaPieza/dataIn[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.810    generaPieza_n_4
    SLICE_X11Y139        FDRE                                         r  dataIn_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.919     2.047    clk_IBUF_BUFG
    SLICE_X11Y139        FDRE                                         r  dataIn_reg[2]_rep__0/C
                         clock pessimism             -0.506     1.541    
    SLICE_X11Y139        FDRE (Hold_fdre_C_D)         0.092     1.633    dataIn_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.195%)  route 0.124ns (46.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.674     1.558    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X4Y146         FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDSE (Prop_fdse_C_Q)         0.141     1.699 r  ps2KeyboardInterface/ps2DataShf_reg[2]/Q
                         net (fo=3, routed)           0.124     1.823    ps2KeyboardInterface/ps2DataShf_reg_n_0_[2]
    SLICE_X7Y147         FDRE                                         r  ps2KeyboardInterface/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.949     2.077    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X7Y147         FDRE                                         r  ps2KeyboardInterface/data_reg[1]/C
                         clock pessimism             -0.502     1.575    
    SLICE_X7Y147         FDRE (Hold_fdre_C_D)         0.066     1.641    ps2KeyboardInterface/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.178%)  route 0.104ns (35.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.640     1.524    screenInteface/clk_IBUF_BUFG
    SLICE_X25Y114        FDRE                                         r  screenInteface/pixelCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y114        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  screenInteface/pixelCnt_reg[9]/Q
                         net (fo=18, routed)          0.104     1.768    screenInteface/pixelAux[9]
    SLICE_X24Y114        LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  screenInteface/pixelCnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.813    screenInteface/pixelCnt[6]_i_1_n_0
    SLICE_X24Y114        FDRE                                         r  screenInteface/pixelCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.913     2.041    screenInteface/clk_IBUF_BUFG
    SLICE_X24Y114        FDRE                                         r  screenInteface/pixelCnt_reg[6]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X24Y114        FDRE (Hold_fdre_C_D)         0.092     1.629    screenInteface/pixelCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/dataRdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboardScanner.state_reg/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.675     1.559    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X6Y147         FDRE                                         r  ps2KeyboardInterface/dataRdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y147         FDRE (Prop_fdre_C_Q)         0.148     1.707 r  ps2KeyboardInterface/dataRdy_reg/Q
                         net (fo=2, routed)           0.075     1.781    ps2KeyboardInterface/dataRdy
    SLICE_X6Y147         LUT5 (Prop_lut5_I3_O)        0.098     1.879 r  ps2KeyboardInterface/keyboardScanner.state_i_1/O
                         net (fo=1, routed)           0.000     1.879    ps2KeyboardInterface_n_1
    SLICE_X6Y147         FDSE                                         r  keyboardScanner.state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.949     2.077    clk_IBUF_BUFG
    SLICE_X6Y147         FDSE                                         r  keyboardScanner.state_reg/C
                         clock pessimism             -0.518     1.559    
    SLICE_X6Y147         FDSE (Hold_fdse_C_D)         0.120     1.679    keyboardScanner.state_reg
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y122   LInvPos1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y124   LInvPos2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y123   LInvPos3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y124   LInvPos4_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y124   LPos1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y123   LPos2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y124   LPos3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y123   LPos4_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y122   LinPos1_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y148   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y148   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y122   LInvPos1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y122   LInvPos1_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y124   LInvPos2_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y124   LInvPos2_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y123   LInvPos3_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y123   LInvPos3_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y124   LInvPos4_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y124   LInvPos4_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y148   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y148   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y122   LInvPos1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y122   LInvPos1_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y124   LInvPos2_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y124   LInvPos2_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y123   LInvPos3_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y123   LInvPos3_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y124   LInvPos4_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y124   LInvPos4_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.215ns  (logic 4.115ns (44.652%)  route 5.101ns (55.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.731     5.252    screenInteface/clk_IBUF_BUFG
    SLICE_X22Y116        FDRE                                         r  screenInteface/RGB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_fdre_C_Q)         0.419     5.671 r  screenInteface/RGB_reg[4]/Q
                         net (fo=1, routed)           5.101    10.772    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.696    14.468 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.468    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.160ns  (logic 4.110ns (44.865%)  route 5.051ns (55.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.731     5.252    screenInteface/clk_IBUF_BUFG
    SLICE_X22Y116        FDRE                                         r  screenInteface/RGB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_fdre_C_Q)         0.419     5.671 r  screenInteface/RGB_reg[2]/Q
                         net (fo=1, routed)           5.051    10.722    RGB_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.691    14.413 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.413    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.963ns  (logic 3.981ns (44.412%)  route 4.982ns (55.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.732     5.253    screenInteface/clk_IBUF_BUFG
    SLICE_X19Y116        FDRE                                         r  screenInteface/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y116        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  screenInteface/RGB_reg[3]/Q
                         net (fo=1, routed)           4.982    10.692    RGB_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.216 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.216    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.933ns  (logic 4.113ns (46.046%)  route 4.820ns (53.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.732     5.253    screenInteface/clk_IBUF_BUFG
    SLICE_X19Y116        FDRE                                         r  screenInteface/RGB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y116        FDRE (Prop_fdre_C_Q)         0.419     5.672 r  screenInteface/RGB_reg[9]/Q
                         net (fo=1, routed)           4.820    10.492    RGB_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.694    14.186 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.186    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.928ns  (logic 4.115ns (46.087%)  route 4.813ns (53.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.732     5.253    screenInteface/clk_IBUF_BUFG
    SLICE_X19Y116        FDRE                                         r  screenInteface/RGB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y116        FDRE (Prop_fdre_C_Q)         0.419     5.672 r  screenInteface/RGB_reg[8]/Q
                         net (fo=1, routed)           4.813    10.486    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.696    14.181 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.181    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.852ns  (logic 3.959ns (44.731%)  route 4.892ns (55.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.731     5.252    screenInteface/clk_IBUF_BUFG
    SLICE_X22Y116        FDRE                                         r  screenInteface/RGB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  screenInteface/RGB_reg[1]/Q
                         net (fo=1, routed)           4.892    10.600    RGB_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.104 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.104    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.844ns  (logic 3.958ns (44.759%)  route 4.885ns (55.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.732     5.253    screenInteface/clk_IBUF_BUFG
    SLICE_X19Y116        FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y116        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           4.885    10.595    RGB_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         3.502    14.097 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.097    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.835ns  (logic 3.961ns (44.840%)  route 4.873ns (55.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.731     5.252    screenInteface/clk_IBUF_BUFG
    SLICE_X22Y116        FDRE                                         r  screenInteface/RGB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  screenInteface/RGB_reg[5]/Q
                         net (fo=1, routed)           4.873    10.581    RGB_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.087 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.087    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.790ns  (logic 4.121ns (46.882%)  route 4.669ns (53.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.731     5.252    screenInteface/clk_IBUF_BUFG
    SLICE_X22Y116        FDRE                                         r  screenInteface/RGB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_fdre_C_Q)         0.419     5.671 r  screenInteface/RGB_reg[6]/Q
                         net (fo=1, routed)           4.669    10.341    RGB_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.702    14.043 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.043    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.647ns  (logic 3.959ns (45.787%)  route 4.688ns (54.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.734     5.255    screenInteface/clk_IBUF_BUFG
    SLICE_X20Y114        FDRE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_fdre_C_Q)         0.456     5.711 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           4.688    10.399    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    13.903 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000    13.903    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.391ns (74.424%)  route 0.478ns (25.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.668     1.552    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.128     1.680 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.478     2.158    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.263     3.421 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.421    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.387ns (72.382%)  route 0.529ns (27.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.668     1.552    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.128     1.680 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.529     2.209    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.259     3.468 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.468    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.395ns (72.349%)  route 0.533ns (27.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.668     1.552    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.128     1.680 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.533     2.213    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.267     3.480 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.480    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.368ns (69.679%)  route 0.595ns (30.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.642     1.526    codecInterface/clk_IBUF_BUFG
    SLICE_X10Y114        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164     1.690 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           0.595     2.285    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.489 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000     3.489    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.407ns (70.361%)  route 0.593ns (29.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.668     1.552    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.128     1.680 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.593     2.272    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.279     3.551 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.551    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.362ns (66.388%)  route 0.690ns (33.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.667     1.551    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.690     2.381    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.602 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.602    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.345ns (62.565%)  route 0.805ns (37.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.667     1.551    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.805     2.497    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.701 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.701    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.338ns (50.881%)  route 1.291ns (49.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.640     1.524    screenInteface/clk_IBUF_BUFG
    SLICE_X22Y116        FDRE                                         r  screenInteface/RGB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  screenInteface/RGB_reg[0]/Q
                         net (fo=1, routed)           1.291     2.956    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.152 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.152    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.691ns  (logic 1.366ns (50.751%)  route 1.325ns (49.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.641     1.525    screenInteface/clk_IBUF_BUFG
    SLICE_X19Y116        FDRE                                         r  screenInteface/RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y116        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  screenInteface/RGB_reg[10]/Q
                         net (fo=1, routed)           1.325     2.991    RGB_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.216 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.216    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.412ns (52.247%)  route 1.291ns (47.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.641     1.525    screenInteface/clk_IBUF_BUFG
    SLICE_X19Y116        FDRE                                         r  screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y116        FDRE (Prop_fdre_C_Q)         0.128     1.653 r  screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           1.291     2.943    RGB_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         1.284     4.228 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.228    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.159ns  (logic 1.454ns (28.180%)  route 3.705ns (71.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.705     5.159    rstSynchronizer/D[0]
    SLICE_X4Y114         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.677     5.018    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 1.452ns (43.453%)  route 1.890ns (56.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           1.890     3.341    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X0Y144         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.683     5.024    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.325ns  (logic 1.448ns (43.561%)  route 1.877ns (56.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           1.877     3.325    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X4Y144         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        1.682     5.023    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y144         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.220ns (22.399%)  route 0.763ns (77.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           0.763     0.983    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X0Y144         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.950     2.078    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.217ns (22.029%)  route 0.767ns (77.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           0.767     0.983    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X4Y144         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.948     2.076    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y144         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.660ns  (logic 0.222ns (13.366%)  route 1.438ns (86.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.438     1.660    rstSynchronizer/D[0]
    SLICE_X4Y114         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1106, routed)        0.943     2.071    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  rstSynchronizer/aux_reg[0]/C





