INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/comparch/CX-204-Lab1/lab1t1/lab1t1.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/comparch/CX-204-Lab1/lab1t1/lab1t1.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/comparch/CX-204-Lab1/lab1t1/lab1t1.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/comparch/CX-204-Lab1/lab1t1/lab1t1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
WARNING: [VRFC 10-3467] initial value of parameter 'n' is omitted [/home/it/chip_design/commoncore/comparch/CX-204-Lab1/lab1t1/lab1t1.srcs/sources_1/new/register_file.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/comparch/CX-204-Lab1/lab1t1/lab1t1.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/comparch/CX-204-Lab1/lab1t1/lab1t1.srcs/sim_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
