
I2C_MLX_Temp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d30  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000161c  08004f10  08004f10  00005f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800652c  0800652c  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800652c  0800652c  0000752c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006534  08006534  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006534  08006534  00007534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006538  08006538  00007538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800653c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000668  2000005c  08006598  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006c4  08006598  000086c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010bf0  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000259d  00000000  00000000  00018c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  0001b220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a8b  00000000  00000000  0001bfd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000297a5  00000000  00000000  0001ca5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011bea  00000000  00000000  00046200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eda42  00000000  00000000  00057dea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014582c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d2c  00000000  00000000  00145870  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0014959c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004ef8 	.word	0x08004ef8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08004ef8 	.word	0x08004ef8

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005fe:	b0a9      	sub	sp, #164	@ 0xa4
 8000600:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000602:	f000 fe84 	bl	800130e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000606:	f000 f915 	bl	8000834 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800060a:	f000 f9df 	bl	80009cc <MX_GPIO_Init>
  MX_I2C1_Init();
 800060e:	f000 f951 	bl	80008b4 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000612:	f000 f98f 	bl	8000934 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_StatusTypeDef st;

  st = HAL_I2C_IsDeviceReady(&hi2c1, MLX90614_ADDR, 3, 200);
 8000616:	23c8      	movs	r3, #200	@ 0xc8
 8000618:	2203      	movs	r2, #3
 800061a:	21b4      	movs	r1, #180	@ 0xb4
 800061c:	4879      	ldr	r0, [pc, #484]	@ (8000804 <main+0x208>)
 800061e:	f001 fc39 	bl	8001e94 <HAL_I2C_IsDeviceReady>
 8000622:	4603      	mov	r3, r0
 8000624:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  if (st == HAL_OK)
 8000628:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800062c:	2b00      	cmp	r3, #0
 800062e:	d10f      	bne.n	8000650 <main+0x54>
  {
      const char ok[] = "MLX90614 ready\r\n";
 8000630:	4b75      	ldr	r3, [pc, #468]	@ (8000808 <main+0x20c>)
 8000632:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 8000636:	461d      	mov	r5, r3
 8000638:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800063c:	682b      	ldr	r3, [r5, #0]
 800063e:	7023      	strb	r3, [r4, #0]
      HAL_UART_Transmit(&huart2, (uint8_t*)ok, strlen(ok), 100);
 8000640:	f107 017c 	add.w	r1, r7, #124	@ 0x7c
 8000644:	2364      	movs	r3, #100	@ 0x64
 8000646:	2210      	movs	r2, #16
 8000648:	4870      	ldr	r0, [pc, #448]	@ (800080c <main+0x210>)
 800064a:	f003 f8f5 	bl	8003838 <HAL_UART_Transmit>
 800064e:	e011      	b.n	8000674 <main+0x78>
  }
  else
  {
      const char fail[] = "MLX90614 NOT ready\r\n";
 8000650:	4b6f      	ldr	r3, [pc, #444]	@ (8000810 <main+0x214>)
 8000652:	f107 0464 	add.w	r4, r7, #100	@ 0x64
 8000656:	461d      	mov	r5, r3
 8000658:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800065a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800065c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000660:	6020      	str	r0, [r4, #0]
 8000662:	3404      	adds	r4, #4
 8000664:	7021      	strb	r1, [r4, #0]
      HAL_UART_Transmit(&huart2, (uint8_t*)fail, strlen(fail), 100);
 8000666:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 800066a:	2364      	movs	r3, #100	@ 0x64
 800066c:	2214      	movs	r2, #20
 800066e:	4867      	ldr	r0, [pc, #412]	@ (800080c <main+0x210>)
 8000670:	f003 f8e2 	bl	8003838 <HAL_UART_Transmit>
  }

  OLED_UI_Init();
 8000674:	f000 fc24 	bl	8000ec0 <OLED_UI_Init>
	  HAL_StatusTypeDef st;
	      char msg[96];
	      uint8_t buf[3];   // LSB, MSB, PEC

	      // Check if MLX90614 responds on the bus
	      st = HAL_I2C_IsDeviceReady(&hi2c1, MLX90614_ADDR, 1, 50);
 8000678:	2332      	movs	r3, #50	@ 0x32
 800067a:	2201      	movs	r2, #1
 800067c:	21b4      	movs	r1, #180	@ 0xb4
 800067e:	4861      	ldr	r0, [pc, #388]	@ (8000804 <main+0x208>)
 8000680:	f001 fc08 	bl	8001e94 <HAL_I2C_IsDeviceReady>
 8000684:	4603      	mov	r3, r0
 8000686:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
	      if (st != HAL_OK)
 800068a:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800068e:	2b00      	cmp	r3, #0
 8000690:	d01c      	beq.n	80006cc <main+0xd0>
	      {
	          snprintf(msg, sizeof(msg),
 8000692:	f897 408e 	ldrb.w	r4, [r7, #142]	@ 0x8e
	                   "MLX not ready st=%d err=%lu\r\n",
	                   (int)st,
	                   (unsigned long)HAL_I2C_GetError(&hi2c1));
 8000696:	485b      	ldr	r0, [pc, #364]	@ (8000804 <main+0x208>)
 8000698:	f001 fce8 	bl	800206c <HAL_I2C_GetError>
 800069c:	4603      	mov	r3, r0
	          snprintf(msg, sizeof(msg),
 800069e:	4638      	mov	r0, r7
 80006a0:	9300      	str	r3, [sp, #0]
 80006a2:	4623      	mov	r3, r4
 80006a4:	4a5b      	ldr	r2, [pc, #364]	@ (8000814 <main+0x218>)
 80006a6:	2160      	movs	r1, #96	@ 0x60
 80006a8:	f003 ff72 	bl	8004590 <sniprintf>
	          HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80006ac:	463b      	mov	r3, r7
 80006ae:	4618      	mov	r0, r3
 80006b0:	f7ff fdb6 	bl	8000220 <strlen>
 80006b4:	4603      	mov	r3, r0
 80006b6:	b29a      	uxth	r2, r3
 80006b8:	4639      	mov	r1, r7
 80006ba:	2364      	movs	r3, #100	@ 0x64
 80006bc:	4853      	ldr	r0, [pc, #332]	@ (800080c <main+0x210>)
 80006be:	f003 f8bb 	bl	8003838 <HAL_UART_Transmit>
	          HAL_Delay(500);
 80006c2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006c6:	f000 fe93 	bl	80013f0 <HAL_Delay>
 80006ca:	e7d5      	b.n	8000678 <main+0x7c>
	          continue;
	      }

	      // Read object temperature register (0x07)
	      st = HAL_I2C_Mem_Read(&hi2c1,
 80006cc:	23c8      	movs	r3, #200	@ 0xc8
 80006ce:	9302      	str	r3, [sp, #8]
 80006d0:	2303      	movs	r3, #3
 80006d2:	9301      	str	r3, [sp, #4]
 80006d4:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80006d8:	9300      	str	r3, [sp, #0]
 80006da:	2301      	movs	r3, #1
 80006dc:	2207      	movs	r2, #7
 80006de:	21b4      	movs	r1, #180	@ 0xb4
 80006e0:	4848      	ldr	r0, [pc, #288]	@ (8000804 <main+0x208>)
 80006e2:	f001 fabd 	bl	8001c60 <HAL_I2C_Mem_Read>
 80006e6:	4603      	mov	r3, r0
 80006e8:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
	                            I2C_MEMADD_SIZE_8BIT,
	                            buf,
	                            3,      // read 3 bytes: LSB, MSB, PEC
	                            200);

	      if (st == HAL_OK)
 80006ec:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d161      	bne.n	80007b8 <main+0x1bc>
	      {
	          raw_temp = ((uint16_t)buf[1] << 8) | buf[0];
 80006f4:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 80006f8:	b21b      	sxth	r3, r3
 80006fa:	021b      	lsls	r3, r3, #8
 80006fc:	b21a      	sxth	r2, r3
 80006fe:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8000702:	b21b      	sxth	r3, r3
 8000704:	4313      	orrs	r3, r2
 8000706:	b21b      	sxth	r3, r3
 8000708:	b29a      	uxth	r2, r3
 800070a:	4b43      	ldr	r3, [pc, #268]	@ (8000818 <main+0x21c>)
 800070c:	801a      	strh	r2, [r3, #0]

	          // TempC * 100 = raw * 2 - 27315
	          temp_c_x100 = (int)raw_temp * 2 - 27315;
 800070e:	4b42      	ldr	r3, [pc, #264]	@ (8000818 <main+0x21c>)
 8000710:	881b      	ldrh	r3, [r3, #0]
 8000712:	005b      	lsls	r3, r3, #1
 8000714:	f5a3 43d5 	sub.w	r3, r3, #27264	@ 0x6a80
 8000718:	3b33      	subs	r3, #51	@ 0x33
 800071a:	4a40      	ldr	r2, [pc, #256]	@ (800081c <main+0x220>)
 800071c:	6013      	str	r3, [r2, #0]
	          temp_f_x100 = temp_c_x100 * 9 / 5 + 3200;
 800071e:	4b3f      	ldr	r3, [pc, #252]	@ (800081c <main+0x220>)
 8000720:	681a      	ldr	r2, [r3, #0]
 8000722:	4613      	mov	r3, r2
 8000724:	00db      	lsls	r3, r3, #3
 8000726:	4413      	add	r3, r2
 8000728:	4a3d      	ldr	r2, [pc, #244]	@ (8000820 <main+0x224>)
 800072a:	fb82 1203 	smull	r1, r2, r2, r3
 800072e:	1052      	asrs	r2, r2, #1
 8000730:	17db      	asrs	r3, r3, #31
 8000732:	1ad3      	subs	r3, r2, r3
 8000734:	f503 6348 	add.w	r3, r3, #3200	@ 0xc80
 8000738:	4a3a      	ldr	r2, [pc, #232]	@ (8000824 <main+0x228>)
 800073a:	6013      	str	r3, [r2, #0]

	          snprintf(msg, sizeof(msg),
 800073c:	4b36      	ldr	r3, [pc, #216]	@ (8000818 <main+0x21c>)
 800073e:	881b      	ldrh	r3, [r3, #0]
 8000740:	461e      	mov	r6, r3
 8000742:	4b36      	ldr	r3, [pc, #216]	@ (800081c <main+0x220>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a38      	ldr	r2, [pc, #224]	@ (8000828 <main+0x22c>)
 8000748:	fb82 1203 	smull	r1, r2, r2, r3
 800074c:	1152      	asrs	r2, r2, #5
 800074e:	17db      	asrs	r3, r3, #31
 8000750:	1ad1      	subs	r1, r2, r3
	                   "raw=%u  TempC=%d.%02d C  TempF=%d.%02d F\r\n",
	                   (unsigned)raw_temp,
				       temp_c_x100 / 100,
				       abs(temp_c_x100 % 100),
 8000752:	4b32      	ldr	r3, [pc, #200]	@ (800081c <main+0x220>)
 8000754:	681a      	ldr	r2, [r3, #0]
 8000756:	4b34      	ldr	r3, [pc, #208]	@ (8000828 <main+0x22c>)
 8000758:	fb83 0302 	smull	r0, r3, r3, r2
 800075c:	1158      	asrs	r0, r3, #5
 800075e:	17d3      	asrs	r3, r2, #31
 8000760:	1ac3      	subs	r3, r0, r3
 8000762:	2064      	movs	r0, #100	@ 0x64
 8000764:	fb00 f303 	mul.w	r3, r0, r3
 8000768:	1ad3      	subs	r3, r2, r3
	          snprintf(msg, sizeof(msg),
 800076a:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 800076e:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8000772:	4b2c      	ldr	r3, [pc, #176]	@ (8000824 <main+0x228>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a2c      	ldr	r2, [pc, #176]	@ (8000828 <main+0x22c>)
 8000778:	fb82 4203 	smull	r4, r2, r2, r3
 800077c:	1152      	asrs	r2, r2, #5
 800077e:	17db      	asrs	r3, r3, #31
 8000780:	1ad4      	subs	r4, r2, r3
				       temp_f_x100 / 100,
				       abs(temp_f_x100 % 100));
 8000782:	4b28      	ldr	r3, [pc, #160]	@ (8000824 <main+0x228>)
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	4b28      	ldr	r3, [pc, #160]	@ (8000828 <main+0x22c>)
 8000788:	fb83 5302 	smull	r5, r3, r3, r2
 800078c:	115d      	asrs	r5, r3, #5
 800078e:	17d3      	asrs	r3, r2, #31
 8000790:	1aeb      	subs	r3, r5, r3
 8000792:	2564      	movs	r5, #100	@ 0x64
 8000794:	fb05 f303 	mul.w	r3, r5, r3
 8000798:	1ad3      	subs	r3, r2, r3
	          snprintf(msg, sizeof(msg),
 800079a:	2b00      	cmp	r3, #0
 800079c:	bfb8      	it	lt
 800079e:	425b      	neglt	r3, r3
 80007a0:	463d      	mov	r5, r7
 80007a2:	9303      	str	r3, [sp, #12]
 80007a4:	9402      	str	r4, [sp, #8]
 80007a6:	9001      	str	r0, [sp, #4]
 80007a8:	9100      	str	r1, [sp, #0]
 80007aa:	4633      	mov	r3, r6
 80007ac:	4a1f      	ldr	r2, [pc, #124]	@ (800082c <main+0x230>)
 80007ae:	2160      	movs	r1, #96	@ 0x60
 80007b0:	4628      	mov	r0, r5
 80007b2:	f003 feed 	bl	8004590 <sniprintf>
 80007b6:	e00c      	b.n	80007d2 <main+0x1d6>
	      }
	      else
	      {
	          snprintf(msg, sizeof(msg),
 80007b8:	f897 408e 	ldrb.w	r4, [r7, #142]	@ 0x8e
	                   "I2C read fail st=%d err=%lu\r\n",
	                   (int)st,
	                   (unsigned long)HAL_I2C_GetError(&hi2c1));
 80007bc:	4811      	ldr	r0, [pc, #68]	@ (8000804 <main+0x208>)
 80007be:	f001 fc55 	bl	800206c <HAL_I2C_GetError>
 80007c2:	4603      	mov	r3, r0
	          snprintf(msg, sizeof(msg),
 80007c4:	4638      	mov	r0, r7
 80007c6:	9300      	str	r3, [sp, #0]
 80007c8:	4623      	mov	r3, r4
 80007ca:	4a19      	ldr	r2, [pc, #100]	@ (8000830 <main+0x234>)
 80007cc:	2160      	movs	r1, #96	@ 0x60
 80007ce:	f003 fedf 	bl	8004590 <sniprintf>
	      }

	      HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80007d2:	463b      	mov	r3, r7
 80007d4:	4618      	mov	r0, r3
 80007d6:	f7ff fd23 	bl	8000220 <strlen>
 80007da:	4603      	mov	r3, r0
 80007dc:	b29a      	uxth	r2, r3
 80007de:	4639      	mov	r1, r7
 80007e0:	2364      	movs	r3, #100	@ 0x64
 80007e2:	480a      	ldr	r0, [pc, #40]	@ (800080c <main+0x210>)
 80007e4:	f003 f828 	bl	8003838 <HAL_UART_Transmit>


	      OLED_UI_ShowTemps(temp_c_x100, temp_f_x100);
 80007e8:	4b0c      	ldr	r3, [pc, #48]	@ (800081c <main+0x220>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000824 <main+0x228>)
 80007ee:	6812      	ldr	r2, [r2, #0]
 80007f0:	4611      	mov	r1, r2
 80007f2:	4618      	mov	r0, r3
 80007f4:	f000 fb80 	bl	8000ef8 <OLED_UI_ShowTemps>

	      HAL_Delay(500);
 80007f8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007fc:	f000 fdf8 	bl	80013f0 <HAL_Delay>
  {
 8000800:	e73a      	b.n	8000678 <main+0x7c>
 8000802:	bf00      	nop
 8000804:	20000078 	.word	0x20000078
 8000808:	08004f7c 	.word	0x08004f7c
 800080c:	200000cc 	.word	0x200000cc
 8000810:	08004f90 	.word	0x08004f90
 8000814:	08004f10 	.word	0x08004f10
 8000818:	20000160 	.word	0x20000160
 800081c:	20000164 	.word	0x20000164
 8000820:	66666667 	.word	0x66666667
 8000824:	20000168 	.word	0x20000168
 8000828:	51eb851f 	.word	0x51eb851f
 800082c:	08004f30 	.word	0x08004f30
 8000830:	08004f5c 	.word	0x08004f5c

08000834 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b094      	sub	sp, #80	@ 0x50
 8000838:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800083a:	f107 0318 	add.w	r3, r7, #24
 800083e:	2238      	movs	r2, #56	@ 0x38
 8000840:	2100      	movs	r1, #0
 8000842:	4618      	mov	r0, r3
 8000844:	f003 feda 	bl	80045fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000848:	1d3b      	adds	r3, r7, #4
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]
 8000854:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000856:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800085a:	f001 ff6d 	bl	8002738 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800085e:	2302      	movs	r3, #2
 8000860:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000862:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000866:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000868:	2340      	movs	r3, #64	@ 0x40
 800086a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800086c:	2300      	movs	r3, #0
 800086e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000870:	f107 0318 	add.w	r3, r7, #24
 8000874:	4618      	mov	r0, r3
 8000876:	f002 f813 	bl	80028a0 <HAL_RCC_OscConfig>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000880:	f000 f8c8 	bl	8000a14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000884:	230f      	movs	r3, #15
 8000886:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000888:	2301      	movs	r3, #1
 800088a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800088c:	2300      	movs	r3, #0
 800088e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000890:	2300      	movs	r3, #0
 8000892:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000894:	2300      	movs	r3, #0
 8000896:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000898:	1d3b      	adds	r3, r7, #4
 800089a:	2100      	movs	r1, #0
 800089c:	4618      	mov	r0, r3
 800089e:	f002 fb11 	bl	8002ec4 <HAL_RCC_ClockConfig>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <SystemClock_Config+0x78>
  {
    Error_Handler();
 80008a8:	f000 f8b4 	bl	8000a14 <Error_Handler>
  }
}
 80008ac:	bf00      	nop
 80008ae:	3750      	adds	r7, #80	@ 0x50
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}

080008b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000928 <MX_I2C1_Init+0x74>)
 80008ba:	4a1c      	ldr	r2, [pc, #112]	@ (800092c <MX_I2C1_Init+0x78>)
 80008bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 80008be:	4b1a      	ldr	r3, [pc, #104]	@ (8000928 <MX_I2C1_Init+0x74>)
 80008c0:	4a1b      	ldr	r2, [pc, #108]	@ (8000930 <MX_I2C1_Init+0x7c>)
 80008c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008c4:	4b18      	ldr	r3, [pc, #96]	@ (8000928 <MX_I2C1_Init+0x74>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008ca:	4b17      	ldr	r3, [pc, #92]	@ (8000928 <MX_I2C1_Init+0x74>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008d0:	4b15      	ldr	r3, [pc, #84]	@ (8000928 <MX_I2C1_Init+0x74>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008d6:	4b14      	ldr	r3, [pc, #80]	@ (8000928 <MX_I2C1_Init+0x74>)
 80008d8:	2200      	movs	r2, #0
 80008da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008dc:	4b12      	ldr	r3, [pc, #72]	@ (8000928 <MX_I2C1_Init+0x74>)
 80008de:	2200      	movs	r2, #0
 80008e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008e2:	4b11      	ldr	r3, [pc, #68]	@ (8000928 <MX_I2C1_Init+0x74>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000928 <MX_I2C1_Init+0x74>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008ee:	480e      	ldr	r0, [pc, #56]	@ (8000928 <MX_I2C1_Init+0x74>)
 80008f0:	f001 f806 	bl	8001900 <HAL_I2C_Init>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80008fa:	f000 f88b 	bl	8000a14 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008fe:	2100      	movs	r1, #0
 8000900:	4809      	ldr	r0, [pc, #36]	@ (8000928 <MX_I2C1_Init+0x74>)
 8000902:	f001 fe81 	bl	8002608 <HAL_I2CEx_ConfigAnalogFilter>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800090c:	f000 f882 	bl	8000a14 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000910:	2100      	movs	r1, #0
 8000912:	4805      	ldr	r0, [pc, #20]	@ (8000928 <MX_I2C1_Init+0x74>)
 8000914:	f001 fec3 	bl	800269e <HAL_I2CEx_ConfigDigitalFilter>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800091e:	f000 f879 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000922:	bf00      	nop
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	20000078 	.word	0x20000078
 800092c:	40005400 	.word	0x40005400
 8000930:	00503d58 	.word	0x00503d58

08000934 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000938:	4b22      	ldr	r3, [pc, #136]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 800093a:	4a23      	ldr	r2, [pc, #140]	@ (80009c8 <MX_USART2_UART_Init+0x94>)
 800093c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800093e:	4b21      	ldr	r3, [pc, #132]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 8000940:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000944:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000946:	4b1f      	ldr	r3, [pc, #124]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 8000948:	2200      	movs	r2, #0
 800094a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800094c:	4b1d      	ldr	r3, [pc, #116]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 800094e:	2200      	movs	r2, #0
 8000950:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000952:	4b1c      	ldr	r3, [pc, #112]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 8000954:	2200      	movs	r2, #0
 8000956:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000958:	4b1a      	ldr	r3, [pc, #104]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 800095a:	220c      	movs	r2, #12
 800095c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095e:	4b19      	ldr	r3, [pc, #100]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 8000960:	2200      	movs	r2, #0
 8000962:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000964:	4b17      	ldr	r3, [pc, #92]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 8000966:	2200      	movs	r2, #0
 8000968:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800096a:	4b16      	ldr	r3, [pc, #88]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 800096c:	2200      	movs	r2, #0
 800096e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000970:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 8000972:	2200      	movs	r2, #0
 8000974:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000976:	4b13      	ldr	r3, [pc, #76]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 8000978:	2200      	movs	r2, #0
 800097a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800097c:	4811      	ldr	r0, [pc, #68]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 800097e:	f002 ff0b 	bl	8003798 <HAL_UART_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000988:	f000 f844 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800098c:	2100      	movs	r1, #0
 800098e:	480d      	ldr	r0, [pc, #52]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 8000990:	f003 fd34 	bl	80043fc <HAL_UARTEx_SetTxFifoThreshold>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800099a:	f000 f83b 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800099e:	2100      	movs	r1, #0
 80009a0:	4808      	ldr	r0, [pc, #32]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 80009a2:	f003 fd69 	bl	8004478 <HAL_UARTEx_SetRxFifoThreshold>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80009ac:	f000 f832 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80009b0:	4804      	ldr	r0, [pc, #16]	@ (80009c4 <MX_USART2_UART_Init+0x90>)
 80009b2:	f003 fcea 	bl	800438a <HAL_UARTEx_DisableFifoMode>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80009bc:	f000 f82a 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009c0:	bf00      	nop
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	200000cc 	.word	0x200000cc
 80009c8:	40004400 	.word	0x40004400

080009cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <MX_GPIO_Init+0x44>)
 80009d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000a10 <MX_GPIO_Init+0x44>)
 80009d8:	f043 0301 	orr.w	r3, r3, #1
 80009dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009de:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <MX_GPIO_Init+0x44>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e2:	f003 0301 	and.w	r3, r3, #1
 80009e6:	607b      	str	r3, [r7, #4]
 80009e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ea:	4b09      	ldr	r3, [pc, #36]	@ (8000a10 <MX_GPIO_Init+0x44>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	4a08      	ldr	r2, [pc, #32]	@ (8000a10 <MX_GPIO_Init+0x44>)
 80009f0:	f043 0302 	orr.w	r3, r3, #2
 80009f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009f6:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <MX_GPIO_Init+0x44>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fa:	f003 0302 	and.w	r3, r3, #2
 80009fe:	603b      	str	r3, [r7, #0]
 8000a00:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a02:	bf00      	nop
 8000a04:	370c      	adds	r7, #12
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	40021000 	.word	0x40021000

08000a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a18:	b672      	cpsid	i
}
 8000a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <Error_Handler+0x8>

08000a20 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8000a24:	bf00      	nop
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
	...

08000a30 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b086      	sub	sp, #24
 8000a34:	af04      	add	r7, sp, #16
 8000a36:	4603      	mov	r3, r0
 8000a38:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8000a3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a3e:	9302      	str	r3, [sp, #8]
 8000a40:	2301      	movs	r3, #1
 8000a42:	9301      	str	r3, [sp, #4]
 8000a44:	1dfb      	adds	r3, r7, #7
 8000a46:	9300      	str	r3, [sp, #0]
 8000a48:	2301      	movs	r3, #1
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2178      	movs	r1, #120	@ 0x78
 8000a4e:	4803      	ldr	r0, [pc, #12]	@ (8000a5c <ssd1306_WriteCommand+0x2c>)
 8000a50:	f000 fff2 	bl	8001a38 <HAL_I2C_Mem_Write>
}
 8000a54:	bf00      	nop
 8000a56:	3708      	adds	r7, #8
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	20000078 	.word	0x20000078

08000a60 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af04      	add	r7, sp, #16
 8000a66:	6078      	str	r0, [r7, #4]
 8000a68:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	b29b      	uxth	r3, r3
 8000a6e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a72:	9202      	str	r2, [sp, #8]
 8000a74:	9301      	str	r3, [sp, #4]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	9300      	str	r3, [sp, #0]
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	2240      	movs	r2, #64	@ 0x40
 8000a7e:	2178      	movs	r1, #120	@ 0x78
 8000a80:	4803      	ldr	r0, [pc, #12]	@ (8000a90 <ssd1306_WriteData+0x30>)
 8000a82:	f000 ffd9 	bl	8001a38 <HAL_I2C_Mem_Write>
}
 8000a86:	bf00      	nop
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	20000078 	.word	0x20000078

08000a94 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8000a98:	f7ff ffc2 	bl	8000a20 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8000a9c:	2064      	movs	r0, #100	@ 0x64
 8000a9e:	f000 fca7 	bl	80013f0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8000aa2:	2000      	movs	r0, #0
 8000aa4:	f000 f9d8 	bl	8000e58 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8000aa8:	2020      	movs	r0, #32
 8000aaa:	f7ff ffc1 	bl	8000a30 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8000aae:	2000      	movs	r0, #0
 8000ab0:	f7ff ffbe 	bl	8000a30 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000ab4:	20b0      	movs	r0, #176	@ 0xb0
 8000ab6:	f7ff ffbb 	bl	8000a30 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8000aba:	20c8      	movs	r0, #200	@ 0xc8
 8000abc:	f7ff ffb8 	bl	8000a30 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8000ac0:	2000      	movs	r0, #0
 8000ac2:	f7ff ffb5 	bl	8000a30 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8000ac6:	2010      	movs	r0, #16
 8000ac8:	f7ff ffb2 	bl	8000a30 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8000acc:	2040      	movs	r0, #64	@ 0x40
 8000ace:	f7ff ffaf 	bl	8000a30 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8000ad2:	20ff      	movs	r0, #255	@ 0xff
 8000ad4:	f000 f9ac 	bl	8000e30 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000ad8:	20a1      	movs	r0, #161	@ 0xa1
 8000ada:	f7ff ffa9 	bl	8000a30 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8000ade:	20a6      	movs	r0, #166	@ 0xa6
 8000ae0:	f7ff ffa6 	bl	8000a30 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000ae4:	20a8      	movs	r0, #168	@ 0xa8
 8000ae6:	f7ff ffa3 	bl	8000a30 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8000aea:	203f      	movs	r0, #63	@ 0x3f
 8000aec:	f7ff ffa0 	bl	8000a30 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000af0:	20a4      	movs	r0, #164	@ 0xa4
 8000af2:	f7ff ff9d 	bl	8000a30 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8000af6:	20d3      	movs	r0, #211	@ 0xd3
 8000af8:	f7ff ff9a 	bl	8000a30 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8000afc:	2000      	movs	r0, #0
 8000afe:	f7ff ff97 	bl	8000a30 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8000b02:	20d5      	movs	r0, #213	@ 0xd5
 8000b04:	f7ff ff94 	bl	8000a30 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8000b08:	20f0      	movs	r0, #240	@ 0xf0
 8000b0a:	f7ff ff91 	bl	8000a30 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8000b0e:	20d9      	movs	r0, #217	@ 0xd9
 8000b10:	f7ff ff8e 	bl	8000a30 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8000b14:	2022      	movs	r0, #34	@ 0x22
 8000b16:	f7ff ff8b 	bl	8000a30 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8000b1a:	20da      	movs	r0, #218	@ 0xda
 8000b1c:	f7ff ff88 	bl	8000a30 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8000b20:	2012      	movs	r0, #18
 8000b22:	f7ff ff85 	bl	8000a30 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8000b26:	20db      	movs	r0, #219	@ 0xdb
 8000b28:	f7ff ff82 	bl	8000a30 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8000b2c:	2020      	movs	r0, #32
 8000b2e:	f7ff ff7f 	bl	8000a30 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8000b32:	208d      	movs	r0, #141	@ 0x8d
 8000b34:	f7ff ff7c 	bl	8000a30 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8000b38:	2014      	movs	r0, #20
 8000b3a:	f7ff ff79 	bl	8000a30 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8000b3e:	2001      	movs	r0, #1
 8000b40:	f000 f98a 	bl	8000e58 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8000b44:	2000      	movs	r0, #0
 8000b46:	f000 f80f 	bl	8000b68 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8000b4a:	f000 f825 	bl	8000b98 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8000b4e:	4b05      	ldr	r3, [pc, #20]	@ (8000b64 <ssd1306_Init+0xd0>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8000b54:	4b03      	ldr	r3, [pc, #12]	@ (8000b64 <ssd1306_Init+0xd0>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8000b5a:	4b02      	ldr	r3, [pc, #8]	@ (8000b64 <ssd1306_Init+0xd0>)
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	711a      	strb	r2, [r3, #4]
}
 8000b60:	bf00      	nop
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	2000056c 	.word	0x2000056c

08000b68 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d101      	bne.n	8000b7c <ssd1306_Fill+0x14>
 8000b78:	2300      	movs	r3, #0
 8000b7a:	e000      	b.n	8000b7e <ssd1306_Fill+0x16>
 8000b7c:	23ff      	movs	r3, #255	@ 0xff
 8000b7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b82:	4619      	mov	r1, r3
 8000b84:	4803      	ldr	r0, [pc, #12]	@ (8000b94 <ssd1306_Fill+0x2c>)
 8000b86:	f003 fd39 	bl	80045fc <memset>
}
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	2000016c 	.word	0x2000016c

08000b98 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	71fb      	strb	r3, [r7, #7]
 8000ba2:	e016      	b.n	8000bd2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8000ba4:	79fb      	ldrb	r3, [r7, #7]
 8000ba6:	3b50      	subs	r3, #80	@ 0x50
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	4618      	mov	r0, r3
 8000bac:	f7ff ff40 	bl	8000a30 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8000bb0:	2002      	movs	r0, #2
 8000bb2:	f7ff ff3d 	bl	8000a30 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8000bb6:	2010      	movs	r0, #16
 8000bb8:	f7ff ff3a 	bl	8000a30 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8000bbc:	79fb      	ldrb	r3, [r7, #7]
 8000bbe:	01db      	lsls	r3, r3, #7
 8000bc0:	4a08      	ldr	r2, [pc, #32]	@ (8000be4 <ssd1306_UpdateScreen+0x4c>)
 8000bc2:	4413      	add	r3, r2
 8000bc4:	2180      	movs	r1, #128	@ 0x80
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff ff4a 	bl	8000a60 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	71fb      	strb	r3, [r7, #7]
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	2b07      	cmp	r3, #7
 8000bd6:	d9e5      	bls.n	8000ba4 <ssd1306_UpdateScreen+0xc>
    }
}
 8000bd8:	bf00      	nop
 8000bda:	bf00      	nop
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	2000016c 	.word	0x2000016c

08000be8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	71fb      	strb	r3, [r7, #7]
 8000bf2:	460b      	mov	r3, r1
 8000bf4:	71bb      	strb	r3, [r7, #6]
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	db3d      	blt.n	8000c7e <ssd1306_DrawPixel+0x96>
 8000c02:	79bb      	ldrb	r3, [r7, #6]
 8000c04:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c06:	d83a      	bhi.n	8000c7e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8000c08:	797b      	ldrb	r3, [r7, #5]
 8000c0a:	2b01      	cmp	r3, #1
 8000c0c:	d11a      	bne.n	8000c44 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000c0e:	79fa      	ldrb	r2, [r7, #7]
 8000c10:	79bb      	ldrb	r3, [r7, #6]
 8000c12:	08db      	lsrs	r3, r3, #3
 8000c14:	b2d8      	uxtb	r0, r3
 8000c16:	4603      	mov	r3, r0
 8000c18:	01db      	lsls	r3, r3, #7
 8000c1a:	4413      	add	r3, r2
 8000c1c:	4a1b      	ldr	r2, [pc, #108]	@ (8000c8c <ssd1306_DrawPixel+0xa4>)
 8000c1e:	5cd3      	ldrb	r3, [r2, r3]
 8000c20:	b25a      	sxtb	r2, r3
 8000c22:	79bb      	ldrb	r3, [r7, #6]
 8000c24:	f003 0307 	and.w	r3, r3, #7
 8000c28:	2101      	movs	r1, #1
 8000c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c2e:	b25b      	sxtb	r3, r3
 8000c30:	4313      	orrs	r3, r2
 8000c32:	b259      	sxtb	r1, r3
 8000c34:	79fa      	ldrb	r2, [r7, #7]
 8000c36:	4603      	mov	r3, r0
 8000c38:	01db      	lsls	r3, r3, #7
 8000c3a:	4413      	add	r3, r2
 8000c3c:	b2c9      	uxtb	r1, r1
 8000c3e:	4a13      	ldr	r2, [pc, #76]	@ (8000c8c <ssd1306_DrawPixel+0xa4>)
 8000c40:	54d1      	strb	r1, [r2, r3]
 8000c42:	e01d      	b.n	8000c80 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000c44:	79fa      	ldrb	r2, [r7, #7]
 8000c46:	79bb      	ldrb	r3, [r7, #6]
 8000c48:	08db      	lsrs	r3, r3, #3
 8000c4a:	b2d8      	uxtb	r0, r3
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	01db      	lsls	r3, r3, #7
 8000c50:	4413      	add	r3, r2
 8000c52:	4a0e      	ldr	r2, [pc, #56]	@ (8000c8c <ssd1306_DrawPixel+0xa4>)
 8000c54:	5cd3      	ldrb	r3, [r2, r3]
 8000c56:	b25a      	sxtb	r2, r3
 8000c58:	79bb      	ldrb	r3, [r7, #6]
 8000c5a:	f003 0307 	and.w	r3, r3, #7
 8000c5e:	2101      	movs	r1, #1
 8000c60:	fa01 f303 	lsl.w	r3, r1, r3
 8000c64:	b25b      	sxtb	r3, r3
 8000c66:	43db      	mvns	r3, r3
 8000c68:	b25b      	sxtb	r3, r3
 8000c6a:	4013      	ands	r3, r2
 8000c6c:	b259      	sxtb	r1, r3
 8000c6e:	79fa      	ldrb	r2, [r7, #7]
 8000c70:	4603      	mov	r3, r0
 8000c72:	01db      	lsls	r3, r3, #7
 8000c74:	4413      	add	r3, r2
 8000c76:	b2c9      	uxtb	r1, r1
 8000c78:	4a04      	ldr	r2, [pc, #16]	@ (8000c8c <ssd1306_DrawPixel+0xa4>)
 8000c7a:	54d1      	strb	r1, [r2, r3]
 8000c7c:	e000      	b.n	8000c80 <ssd1306_DrawPixel+0x98>
        return;
 8000c7e:	bf00      	nop
    }
}
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	2000016c 	.word	0x2000016c

08000c90 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000c90:	b590      	push	{r4, r7, lr}
 8000c92:	b089      	sub	sp, #36	@ 0x24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4604      	mov	r4, r0
 8000c98:	4638      	mov	r0, r7
 8000c9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000c9e:	4623      	mov	r3, r4
 8000ca0:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8000ca2:	7bfb      	ldrb	r3, [r7, #15]
 8000ca4:	2b1f      	cmp	r3, #31
 8000ca6:	d902      	bls.n	8000cae <ssd1306_WriteChar+0x1e>
 8000ca8:	7bfb      	ldrb	r3, [r7, #15]
 8000caa:	2b7e      	cmp	r3, #126	@ 0x7e
 8000cac:	d901      	bls.n	8000cb2 <ssd1306_WriteChar+0x22>
        return 0;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	e079      	b.n	8000da6 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8000cb2:	68bb      	ldr	r3, [r7, #8]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d005      	beq.n	8000cc4 <ssd1306_WriteChar+0x34>
 8000cb8:	68ba      	ldr	r2, [r7, #8]
 8000cba:	7bfb      	ldrb	r3, [r7, #15]
 8000cbc:	3b20      	subs	r3, #32
 8000cbe:	4413      	add	r3, r2
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	e000      	b.n	8000cc6 <ssd1306_WriteChar+0x36>
 8000cc4:	783b      	ldrb	r3, [r7, #0]
 8000cc6:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8000cc8:	4b39      	ldr	r3, [pc, #228]	@ (8000db0 <ssd1306_WriteChar+0x120>)
 8000cca:	881b      	ldrh	r3, [r3, #0]
 8000ccc:	461a      	mov	r2, r3
 8000cce:	7dfb      	ldrb	r3, [r7, #23]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	2b80      	cmp	r3, #128	@ 0x80
 8000cd4:	dc06      	bgt.n	8000ce4 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8000cd6:	4b36      	ldr	r3, [pc, #216]	@ (8000db0 <ssd1306_WriteChar+0x120>)
 8000cd8:	885b      	ldrh	r3, [r3, #2]
 8000cda:	461a      	mov	r2, r3
 8000cdc:	787b      	ldrb	r3, [r7, #1]
 8000cde:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8000ce0:	2b40      	cmp	r3, #64	@ 0x40
 8000ce2:	dd01      	ble.n	8000ce8 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	e05e      	b.n	8000da6 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8000ce8:	2300      	movs	r3, #0
 8000cea:	61fb      	str	r3, [r7, #28]
 8000cec:	e04d      	b.n	8000d8a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8000cee:	687a      	ldr	r2, [r7, #4]
 8000cf0:	7bfb      	ldrb	r3, [r7, #15]
 8000cf2:	3b20      	subs	r3, #32
 8000cf4:	7879      	ldrb	r1, [r7, #1]
 8000cf6:	fb01 f303 	mul.w	r3, r1, r3
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	69fb      	ldr	r3, [r7, #28]
 8000cfe:	440b      	add	r3, r1
 8000d00:	005b      	lsls	r3, r3, #1
 8000d02:	4413      	add	r3, r2
 8000d04:	881b      	ldrh	r3, [r3, #0]
 8000d06:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8000d08:	2300      	movs	r3, #0
 8000d0a:	61bb      	str	r3, [r7, #24]
 8000d0c:	e036      	b.n	8000d7c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8000d0e:	693a      	ldr	r2, [r7, #16]
 8000d10:	69bb      	ldr	r3, [r7, #24]
 8000d12:	fa02 f303 	lsl.w	r3, r2, r3
 8000d16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d013      	beq.n	8000d46 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8000d1e:	4b24      	ldr	r3, [pc, #144]	@ (8000db0 <ssd1306_WriteChar+0x120>)
 8000d20:	881b      	ldrh	r3, [r3, #0]
 8000d22:	b2da      	uxtb	r2, r3
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	4413      	add	r3, r2
 8000d2a:	b2d8      	uxtb	r0, r3
 8000d2c:	4b20      	ldr	r3, [pc, #128]	@ (8000db0 <ssd1306_WriteChar+0x120>)
 8000d2e:	885b      	ldrh	r3, [r3, #2]
 8000d30:	b2da      	uxtb	r2, r3
 8000d32:	69fb      	ldr	r3, [r7, #28]
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	4413      	add	r3, r2
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000d3e:	4619      	mov	r1, r3
 8000d40:	f7ff ff52 	bl	8000be8 <ssd1306_DrawPixel>
 8000d44:	e017      	b.n	8000d76 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8000d46:	4b1a      	ldr	r3, [pc, #104]	@ (8000db0 <ssd1306_WriteChar+0x120>)
 8000d48:	881b      	ldrh	r3, [r3, #0]
 8000d4a:	b2da      	uxtb	r2, r3
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	4413      	add	r3, r2
 8000d52:	b2d8      	uxtb	r0, r3
 8000d54:	4b16      	ldr	r3, [pc, #88]	@ (8000db0 <ssd1306_WriteChar+0x120>)
 8000d56:	885b      	ldrh	r3, [r3, #2]
 8000d58:	b2da      	uxtb	r2, r3
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	4413      	add	r3, r2
 8000d60:	b2d9      	uxtb	r1, r3
 8000d62:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	bf0c      	ite	eq
 8000d6a:	2301      	moveq	r3, #1
 8000d6c:	2300      	movne	r3, #0
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	461a      	mov	r2, r3
 8000d72:	f7ff ff39 	bl	8000be8 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	61bb      	str	r3, [r7, #24]
 8000d7c:	7dfb      	ldrb	r3, [r7, #23]
 8000d7e:	69ba      	ldr	r2, [r7, #24]
 8000d80:	429a      	cmp	r2, r3
 8000d82:	d3c4      	bcc.n	8000d0e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8000d84:	69fb      	ldr	r3, [r7, #28]
 8000d86:	3301      	adds	r3, #1
 8000d88:	61fb      	str	r3, [r7, #28]
 8000d8a:	787b      	ldrb	r3, [r7, #1]
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d3ac      	bcc.n	8000cee <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8000d94:	4b06      	ldr	r3, [pc, #24]	@ (8000db0 <ssd1306_WriteChar+0x120>)
 8000d96:	881a      	ldrh	r2, [r3, #0]
 8000d98:	7dfb      	ldrb	r3, [r7, #23]
 8000d9a:	b29b      	uxth	r3, r3
 8000d9c:	4413      	add	r3, r2
 8000d9e:	b29a      	uxth	r2, r3
 8000da0:	4b03      	ldr	r3, [pc, #12]	@ (8000db0 <ssd1306_WriteChar+0x120>)
 8000da2:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3724      	adds	r7, #36	@ 0x24
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd90      	pop	{r4, r7, pc}
 8000dae:	bf00      	nop
 8000db0:	2000056c 	.word	0x2000056c

08000db4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b086      	sub	sp, #24
 8000db8:	af02      	add	r7, sp, #8
 8000dba:	60f8      	str	r0, [r7, #12]
 8000dbc:	4638      	mov	r0, r7
 8000dbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8000dc2:	e013      	b.n	8000dec <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	7818      	ldrb	r0, [r3, #0]
 8000dc8:	7e3b      	ldrb	r3, [r7, #24]
 8000dca:	9300      	str	r3, [sp, #0]
 8000dcc:	463b      	mov	r3, r7
 8000dce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000dd0:	f7ff ff5e 	bl	8000c90 <ssd1306_WriteChar>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d002      	beq.n	8000de6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	e008      	b.n	8000df8 <ssd1306_WriteString+0x44>
        }
        str++;
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	3301      	adds	r3, #1
 8000dea:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1e7      	bne.n	8000dc4 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	781b      	ldrb	r3, [r3, #0]
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3710      	adds	r7, #16
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}

08000e00 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	460a      	mov	r2, r1
 8000e0a:	71fb      	strb	r3, [r7, #7]
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8000e10:	79fb      	ldrb	r3, [r7, #7]
 8000e12:	b29a      	uxth	r2, r3
 8000e14:	4b05      	ldr	r3, [pc, #20]	@ (8000e2c <ssd1306_SetCursor+0x2c>)
 8000e16:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8000e18:	79bb      	ldrb	r3, [r7, #6]
 8000e1a:	b29a      	uxth	r2, r3
 8000e1c:	4b03      	ldr	r3, [pc, #12]	@ (8000e2c <ssd1306_SetCursor+0x2c>)
 8000e1e:	805a      	strh	r2, [r3, #2]
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr
 8000e2c:	2000056c 	.word	0x2000056c

08000e30 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8000e3a:	2381      	movs	r3, #129	@ 0x81
 8000e3c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8000e3e:	7bfb      	ldrb	r3, [r7, #15]
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fdf5 	bl	8000a30 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff fdf1 	bl	8000a30 <ssd1306_WriteCommand>
}
 8000e4e:	bf00      	nop
 8000e50:	3710      	adds	r7, #16
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
	...

08000e58 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d005      	beq.n	8000e74 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8000e68:	23af      	movs	r3, #175	@ 0xaf
 8000e6a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8000e6c:	4b08      	ldr	r3, [pc, #32]	@ (8000e90 <ssd1306_SetDisplayOn+0x38>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	715a      	strb	r2, [r3, #5]
 8000e72:	e004      	b.n	8000e7e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8000e74:	23ae      	movs	r3, #174	@ 0xae
 8000e76:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8000e78:	4b05      	ldr	r3, [pc, #20]	@ (8000e90 <ssd1306_SetDisplayOn+0x38>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8000e7e:	7bfb      	ldrb	r3, [r7, #15]
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff fdd5 	bl	8000a30 <ssd1306_WriteCommand>
}
 8000e86:	bf00      	nop
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	2000056c 	.word	0x2000056c

08000e94 <center_x>:
#include "ssd1306_fonts.h"

#define OLED_WIDTH 128

static uint8_t center_x(const char *text, const SSD1306_Font_t *font)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	6039      	str	r1, [r7, #0]
    return (OLED_WIDTH - (strlen(text) * font->width)) / 2;
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f7ff f9be 	bl	8000220 <strlen>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	fb02 f303 	mul.w	r3, r2, r3
 8000eae:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000eb2:	085b      	lsrs	r3, r3, #1
 8000eb4:	b2db      	uxtb	r3, r3
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
	...

08000ec0 <OLED_UI_Init>:


void OLED_UI_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af02      	add	r7, sp, #8
	ssd1306_Init();
 8000ec6:	f7ff fde5 	bl	8000a94 <ssd1306_Init>
	  ssd1306_Fill(Black);
 8000eca:	2000      	movs	r0, #0
 8000ecc:	f7ff fe4c 	bl	8000b68 <ssd1306_Fill>
	  ssd1306_SetCursor(1, 1);
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	f7ff ff94 	bl	8000e00 <ssd1306_SetCursor>
	  ssd1306_WriteString("starting...", Font_7x10, White);
 8000ed8:	4b05      	ldr	r3, [pc, #20]	@ (8000ef0 <OLED_UI_Init+0x30>)
 8000eda:	2201      	movs	r2, #1
 8000edc:	9200      	str	r2, [sp, #0]
 8000ede:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ee0:	4804      	ldr	r0, [pc, #16]	@ (8000ef4 <OLED_UI_Init+0x34>)
 8000ee2:	f7ff ff67 	bl	8000db4 <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 8000ee6:	f7ff fe57 	bl	8000b98 <ssd1306_UpdateScreen>
}
 8000eea:	bf00      	nop
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	080064a0 	.word	0x080064a0
 8000ef4:	08004fa8 	.word	0x08004fa8

08000ef8 <OLED_UI_ShowTemps>:

void OLED_UI_ShowTemps(int temp_c_x100, int temp_f_x100)
{
 8000ef8:	b590      	push	{r4, r7, lr}
 8000efa:	b095      	sub	sp, #84	@ 0x54
 8000efc:	af02      	add	r7, sp, #8
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	6039      	str	r1, [r7, #0]
	char title[] = "Temperature";
 8000f02:	4a41      	ldr	r2, [pc, #260]	@ (8001008 <OLED_UI_ShowTemps+0x110>)
 8000f04:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000f08:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f0a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	    char line1[24];
	    char line2[24];

	    snprintf(line1, sizeof(line1),
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4a3e      	ldr	r2, [pc, #248]	@ (800100c <OLED_UI_ShowTemps+0x114>)
 8000f12:	fb82 1203 	smull	r1, r2, r2, r3
 8000f16:	1152      	asrs	r2, r2, #5
 8000f18:	17db      	asrs	r3, r3, #31
 8000f1a:	1ad4      	subs	r4, r2, r3
	             "C: %d.%02d",
	             temp_c_x100 / 100,
	             abs(temp_c_x100 % 100));
 8000f1c:	687a      	ldr	r2, [r7, #4]
 8000f1e:	4b3b      	ldr	r3, [pc, #236]	@ (800100c <OLED_UI_ShowTemps+0x114>)
 8000f20:	fb83 1302 	smull	r1, r3, r3, r2
 8000f24:	1159      	asrs	r1, r3, #5
 8000f26:	17d3      	asrs	r3, r2, #31
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	2164      	movs	r1, #100	@ 0x64
 8000f2c:	fb01 f303 	mul.w	r3, r1, r3
 8000f30:	1ad3      	subs	r3, r2, r3
	    snprintf(line1, sizeof(line1),
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	bfb8      	it	lt
 8000f36:	425b      	neglt	r3, r3
 8000f38:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	4623      	mov	r3, r4
 8000f40:	4a33      	ldr	r2, [pc, #204]	@ (8001010 <OLED_UI_ShowTemps+0x118>)
 8000f42:	2118      	movs	r1, #24
 8000f44:	f003 fb24 	bl	8004590 <sniprintf>

	    snprintf(line2, sizeof(line2),
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	4a30      	ldr	r2, [pc, #192]	@ (800100c <OLED_UI_ShowTemps+0x114>)
 8000f4c:	fb82 1203 	smull	r1, r2, r2, r3
 8000f50:	1152      	asrs	r2, r2, #5
 8000f52:	17db      	asrs	r3, r3, #31
 8000f54:	1ad4      	subs	r4, r2, r3
	             "F: %d.%02d",
	             temp_f_x100 / 100,
	             abs(temp_f_x100 % 100));
 8000f56:	683a      	ldr	r2, [r7, #0]
 8000f58:	4b2c      	ldr	r3, [pc, #176]	@ (800100c <OLED_UI_ShowTemps+0x114>)
 8000f5a:	fb83 1302 	smull	r1, r3, r3, r2
 8000f5e:	1159      	asrs	r1, r3, #5
 8000f60:	17d3      	asrs	r3, r2, #31
 8000f62:	1acb      	subs	r3, r1, r3
 8000f64:	2164      	movs	r1, #100	@ 0x64
 8000f66:	fb01 f303 	mul.w	r3, r1, r3
 8000f6a:	1ad3      	subs	r3, r2, r3
	    snprintf(line2, sizeof(line2),
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	bfb8      	it	lt
 8000f70:	425b      	neglt	r3, r3
 8000f72:	f107 000c 	add.w	r0, r7, #12
 8000f76:	9300      	str	r3, [sp, #0]
 8000f78:	4623      	mov	r3, r4
 8000f7a:	4a26      	ldr	r2, [pc, #152]	@ (8001014 <OLED_UI_ShowTemps+0x11c>)
 8000f7c:	2118      	movs	r1, #24
 8000f7e:	f003 fb07 	bl	8004590 <sniprintf>

	    ssd1306_Fill(Black);
 8000f82:	2000      	movs	r0, #0
 8000f84:	f7ff fdf0 	bl	8000b68 <ssd1306_Fill>

	    ssd1306_SetCursor(center_x(title, &Font_7x10), 0);
 8000f88:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000f8c:	4922      	ldr	r1, [pc, #136]	@ (8001018 <OLED_UI_ShowTemps+0x120>)
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff ff80 	bl	8000e94 <center_x>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2100      	movs	r1, #0
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff ff31 	bl	8000e00 <ssd1306_SetCursor>
	    ssd1306_WriteString(title, Font_7x10, White);
 8000f9e:	4b1e      	ldr	r3, [pc, #120]	@ (8001018 <OLED_UI_ShowTemps+0x120>)
 8000fa0:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	9200      	str	r2, [sp, #0]
 8000fa8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000faa:	f7ff ff03 	bl	8000db4 <ssd1306_WriteString>

	    ssd1306_SetCursor(center_x(line1, &Font_11x18), 18);
 8000fae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fb2:	491a      	ldr	r1, [pc, #104]	@ (800101c <OLED_UI_ShowTemps+0x124>)
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff ff6d 	bl	8000e94 <center_x>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2112      	movs	r1, #18
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff ff1e 	bl	8000e00 <ssd1306_SetCursor>
	    ssd1306_WriteString(line1, Font_11x18, White);
 8000fc4:	4b15      	ldr	r3, [pc, #84]	@ (800101c <OLED_UI_ShowTemps+0x124>)
 8000fc6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000fca:	2201      	movs	r2, #1
 8000fcc:	9200      	str	r2, [sp, #0]
 8000fce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fd0:	f7ff fef0 	bl	8000db4 <ssd1306_WriteString>

	    ssd1306_SetCursor(center_x(line2, &Font_11x18), 40);
 8000fd4:	f107 030c 	add.w	r3, r7, #12
 8000fd8:	4910      	ldr	r1, [pc, #64]	@ (800101c <OLED_UI_ShowTemps+0x124>)
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff ff5a 	bl	8000e94 <center_x>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2128      	movs	r1, #40	@ 0x28
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff ff0b 	bl	8000e00 <ssd1306_SetCursor>
	    ssd1306_WriteString(line2, Font_11x18, White);
 8000fea:	4b0c      	ldr	r3, [pc, #48]	@ (800101c <OLED_UI_ShowTemps+0x124>)
 8000fec:	f107 000c 	add.w	r0, r7, #12
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	9200      	str	r2, [sp, #0]
 8000ff4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ff6:	f7ff fedd 	bl	8000db4 <ssd1306_WriteString>

	    ssd1306_UpdateScreen();
 8000ffa:	f7ff fdcd 	bl	8000b98 <ssd1306_UpdateScreen>
}
 8000ffe:	bf00      	nop
 8001000:	374c      	adds	r7, #76	@ 0x4c
 8001002:	46bd      	mov	sp, r7
 8001004:	bd90      	pop	{r4, r7, pc}
 8001006:	bf00      	nop
 8001008:	08004fcc 	.word	0x08004fcc
 800100c:	51eb851f 	.word	0x51eb851f
 8001010:	08004fb4 	.word	0x08004fb4
 8001014:	08004fc0 	.word	0x08004fc0
 8001018:	080064a0 	.word	0x080064a0
 800101c:	080064ac 	.word	0x080064ac

08001020 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001026:	4b0f      	ldr	r3, [pc, #60]	@ (8001064 <HAL_MspInit+0x44>)
 8001028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800102a:	4a0e      	ldr	r2, [pc, #56]	@ (8001064 <HAL_MspInit+0x44>)
 800102c:	f043 0301 	orr.w	r3, r3, #1
 8001030:	6613      	str	r3, [r2, #96]	@ 0x60
 8001032:	4b0c      	ldr	r3, [pc, #48]	@ (8001064 <HAL_MspInit+0x44>)
 8001034:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001036:	f003 0301 	and.w	r3, r3, #1
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800103e:	4b09      	ldr	r3, [pc, #36]	@ (8001064 <HAL_MspInit+0x44>)
 8001040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001042:	4a08      	ldr	r2, [pc, #32]	@ (8001064 <HAL_MspInit+0x44>)
 8001044:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001048:	6593      	str	r3, [r2, #88]	@ 0x58
 800104a:	4b06      	ldr	r3, [pc, #24]	@ (8001064 <HAL_MspInit+0x44>)
 800104c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800104e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001052:	603b      	str	r3, [r7, #0]
 8001054:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001056:	f001 fc13 	bl	8002880 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40021000 	.word	0x40021000

08001068 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b09e      	sub	sp, #120	@ 0x78
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001070:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	605a      	str	r2, [r3, #4]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	60da      	str	r2, [r3, #12]
 800107e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001080:	f107 0310 	add.w	r3, r7, #16
 8001084:	2254      	movs	r2, #84	@ 0x54
 8001086:	2100      	movs	r1, #0
 8001088:	4618      	mov	r0, r3
 800108a:	f003 fab7 	bl	80045fc <memset>
  if(hi2c->Instance==I2C1)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4a1f      	ldr	r2, [pc, #124]	@ (8001110 <HAL_I2C_MspInit+0xa8>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d136      	bne.n	8001106 <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001098:	2340      	movs	r3, #64	@ 0x40
 800109a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800109c:	2300      	movs	r3, #0
 800109e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010a0:	f107 0310 	add.w	r3, r7, #16
 80010a4:	4618      	mov	r0, r3
 80010a6:	f002 f929 	bl	80032fc <HAL_RCCEx_PeriphCLKConfig>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80010b0:	f7ff fcb0 	bl	8000a14 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b4:	4b17      	ldr	r3, [pc, #92]	@ (8001114 <HAL_I2C_MspInit+0xac>)
 80010b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b8:	4a16      	ldr	r2, [pc, #88]	@ (8001114 <HAL_I2C_MspInit+0xac>)
 80010ba:	f043 0302 	orr.w	r3, r3, #2
 80010be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010c0:	4b14      	ldr	r3, [pc, #80]	@ (8001114 <HAL_I2C_MspInit+0xac>)
 80010c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	60fb      	str	r3, [r7, #12]
 80010ca:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010cc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010d0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010d2:	2312      	movs	r3, #18
 80010d4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010da:	2300      	movs	r3, #0
 80010dc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010de:	2304      	movs	r3, #4
 80010e0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80010e6:	4619      	mov	r1, r3
 80010e8:	480b      	ldr	r0, [pc, #44]	@ (8001118 <HAL_I2C_MspInit+0xb0>)
 80010ea:	f000 fa87 	bl	80015fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010ee:	4b09      	ldr	r3, [pc, #36]	@ (8001114 <HAL_I2C_MspInit+0xac>)
 80010f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010f2:	4a08      	ldr	r2, [pc, #32]	@ (8001114 <HAL_I2C_MspInit+0xac>)
 80010f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80010fa:	4b06      	ldr	r3, [pc, #24]	@ (8001114 <HAL_I2C_MspInit+0xac>)
 80010fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001102:	60bb      	str	r3, [r7, #8]
 8001104:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001106:	bf00      	nop
 8001108:	3778      	adds	r7, #120	@ 0x78
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	40005400 	.word	0x40005400
 8001114:	40021000 	.word	0x40021000
 8001118:	48000400 	.word	0x48000400

0800111c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b09e      	sub	sp, #120	@ 0x78
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001124:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]
 8001130:	60da      	str	r2, [r3, #12]
 8001132:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001134:	f107 0310 	add.w	r3, r7, #16
 8001138:	2254      	movs	r2, #84	@ 0x54
 800113a:	2100      	movs	r1, #0
 800113c:	4618      	mov	r0, r3
 800113e:	f003 fa5d 	bl	80045fc <memset>
  if(huart->Instance==USART2)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a1f      	ldr	r2, [pc, #124]	@ (80011c4 <HAL_UART_MspInit+0xa8>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d136      	bne.n	80011ba <HAL_UART_MspInit+0x9e>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800114c:	2302      	movs	r3, #2
 800114e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001150:	2300      	movs	r3, #0
 8001152:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001154:	f107 0310 	add.w	r3, r7, #16
 8001158:	4618      	mov	r0, r3
 800115a:	f002 f8cf 	bl	80032fc <HAL_RCCEx_PeriphCLKConfig>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001164:	f7ff fc56 	bl	8000a14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001168:	4b17      	ldr	r3, [pc, #92]	@ (80011c8 <HAL_UART_MspInit+0xac>)
 800116a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800116c:	4a16      	ldr	r2, [pc, #88]	@ (80011c8 <HAL_UART_MspInit+0xac>)
 800116e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001172:	6593      	str	r3, [r2, #88]	@ 0x58
 8001174:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <HAL_UART_MspInit+0xac>)
 8001176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001178:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001180:	4b11      	ldr	r3, [pc, #68]	@ (80011c8 <HAL_UART_MspInit+0xac>)
 8001182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001184:	4a10      	ldr	r2, [pc, #64]	@ (80011c8 <HAL_UART_MspInit+0xac>)
 8001186:	f043 0301 	orr.w	r3, r3, #1
 800118a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800118c:	4b0e      	ldr	r3, [pc, #56]	@ (80011c8 <HAL_UART_MspInit+0xac>)
 800118e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001190:	f003 0301 	and.w	r3, r3, #1
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001198:	230c      	movs	r3, #12
 800119a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119c:	2302      	movs	r3, #2
 800119e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a4:	2300      	movs	r3, #0
 80011a6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011a8:	2307      	movs	r3, #7
 80011aa:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ac:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80011b0:	4619      	mov	r1, r3
 80011b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011b6:	f000 fa21 	bl	80015fc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80011ba:	bf00      	nop
 80011bc:	3778      	adds	r7, #120	@ 0x78
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40004400 	.word	0x40004400
 80011c8:	40021000 	.word	0x40021000

080011cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011d0:	bf00      	nop
 80011d2:	e7fd      	b.n	80011d0 <NMI_Handler+0x4>

080011d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011d8:	bf00      	nop
 80011da:	e7fd      	b.n	80011d8 <HardFault_Handler+0x4>

080011dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e0:	bf00      	nop
 80011e2:	e7fd      	b.n	80011e0 <MemManage_Handler+0x4>

080011e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011e8:	bf00      	nop
 80011ea:	e7fd      	b.n	80011e8 <BusFault_Handler+0x4>

080011ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <UsageFault_Handler+0x4>

080011f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr

08001202 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001202:	b480      	push	{r7}
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001206:	bf00      	nop
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr

0800121e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001222:	f000 f8c7 	bl	80013b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
	...

0800122c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001234:	4a14      	ldr	r2, [pc, #80]	@ (8001288 <_sbrk+0x5c>)
 8001236:	4b15      	ldr	r3, [pc, #84]	@ (800128c <_sbrk+0x60>)
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001240:	4b13      	ldr	r3, [pc, #76]	@ (8001290 <_sbrk+0x64>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d102      	bne.n	800124e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001248:	4b11      	ldr	r3, [pc, #68]	@ (8001290 <_sbrk+0x64>)
 800124a:	4a12      	ldr	r2, [pc, #72]	@ (8001294 <_sbrk+0x68>)
 800124c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800124e:	4b10      	ldr	r3, [pc, #64]	@ (8001290 <_sbrk+0x64>)
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4413      	add	r3, r2
 8001256:	693a      	ldr	r2, [r7, #16]
 8001258:	429a      	cmp	r2, r3
 800125a:	d207      	bcs.n	800126c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800125c:	f003 f9d6 	bl	800460c <__errno>
 8001260:	4603      	mov	r3, r0
 8001262:	220c      	movs	r2, #12
 8001264:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001266:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800126a:	e009      	b.n	8001280 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800126c:	4b08      	ldr	r3, [pc, #32]	@ (8001290 <_sbrk+0x64>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001272:	4b07      	ldr	r3, [pc, #28]	@ (8001290 <_sbrk+0x64>)
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4413      	add	r3, r2
 800127a:	4a05      	ldr	r2, [pc, #20]	@ (8001290 <_sbrk+0x64>)
 800127c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800127e:	68fb      	ldr	r3, [r7, #12]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3718      	adds	r7, #24
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20020000 	.word	0x20020000
 800128c:	00000400 	.word	0x00000400
 8001290:	20000574 	.word	0x20000574
 8001294:	200006c8 	.word	0x200006c8

08001298 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800129c:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <SystemInit+0x20>)
 800129e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012a2:	4a05      	ldr	r2, [pc, #20]	@ (80012b8 <SystemInit+0x20>)
 80012a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	e000ed00 	.word	0xe000ed00

080012bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012bc:	480d      	ldr	r0, [pc, #52]	@ (80012f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012be:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012c0:	f7ff ffea 	bl	8001298 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012c4:	480c      	ldr	r0, [pc, #48]	@ (80012f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80012c6:	490d      	ldr	r1, [pc, #52]	@ (80012fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80012c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001300 <LoopForever+0xe>)
  movs r3, #0
 80012ca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80012cc:	e002      	b.n	80012d4 <LoopCopyDataInit>

080012ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012d2:	3304      	adds	r3, #4

080012d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012d8:	d3f9      	bcc.n	80012ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012da:	4a0a      	ldr	r2, [pc, #40]	@ (8001304 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012dc:	4c0a      	ldr	r4, [pc, #40]	@ (8001308 <LoopForever+0x16>)
  movs r3, #0
 80012de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e0:	e001      	b.n	80012e6 <LoopFillZerobss>

080012e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012e4:	3204      	adds	r2, #4

080012e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012e8:	d3fb      	bcc.n	80012e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012ea:	f003 f995 	bl	8004618 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012ee:	f7ff f985 	bl	80005fc <main>

080012f2 <LoopForever>:

LoopForever:
    b LoopForever
 80012f2:	e7fe      	b.n	80012f2 <LoopForever>
  ldr   r0, =_estack
 80012f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012fc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001300:	0800653c 	.word	0x0800653c
  ldr r2, =_sbss
 8001304:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001308:	200006c4 	.word	0x200006c4

0800130c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800130c:	e7fe      	b.n	800130c <ADC1_2_IRQHandler>

0800130e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b082      	sub	sp, #8
 8001312:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001314:	2300      	movs	r3, #0
 8001316:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001318:	2003      	movs	r0, #3
 800131a:	f000 f93d 	bl	8001598 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800131e:	200f      	movs	r0, #15
 8001320:	f000 f80e 	bl	8001340 <HAL_InitTick>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d002      	beq.n	8001330 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	71fb      	strb	r3, [r7, #7]
 800132e:	e001      	b.n	8001334 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001330:	f7ff fe76 	bl	8001020 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001334:	79fb      	ldrb	r3, [r7, #7]

}
 8001336:	4618      	mov	r0, r3
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001348:	2300      	movs	r3, #0
 800134a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800134c:	4b16      	ldr	r3, [pc, #88]	@ (80013a8 <HAL_InitTick+0x68>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d022      	beq.n	800139a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001354:	4b15      	ldr	r3, [pc, #84]	@ (80013ac <HAL_InitTick+0x6c>)
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	4b13      	ldr	r3, [pc, #76]	@ (80013a8 <HAL_InitTick+0x68>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001360:	fbb1 f3f3 	udiv	r3, r1, r3
 8001364:	fbb2 f3f3 	udiv	r3, r2, r3
 8001368:	4618      	mov	r0, r3
 800136a:	f000 f93a 	bl	80015e2 <HAL_SYSTICK_Config>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d10f      	bne.n	8001394 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2b0f      	cmp	r3, #15
 8001378:	d809      	bhi.n	800138e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800137a:	2200      	movs	r2, #0
 800137c:	6879      	ldr	r1, [r7, #4]
 800137e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001382:	f000 f914 	bl	80015ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001386:	4a0a      	ldr	r2, [pc, #40]	@ (80013b0 <HAL_InitTick+0x70>)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6013      	str	r3, [r2, #0]
 800138c:	e007      	b.n	800139e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	73fb      	strb	r3, [r7, #15]
 8001392:	e004      	b.n	800139e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	73fb      	strb	r3, [r7, #15]
 8001398:	e001      	b.n	800139e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800139e:	7bfb      	ldrb	r3, [r7, #15]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000008 	.word	0x20000008
 80013ac:	20000000 	.word	0x20000000
 80013b0:	20000004 	.word	0x20000004

080013b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013b8:	4b05      	ldr	r3, [pc, #20]	@ (80013d0 <HAL_IncTick+0x1c>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	4b05      	ldr	r3, [pc, #20]	@ (80013d4 <HAL_IncTick+0x20>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4413      	add	r3, r2
 80013c2:	4a03      	ldr	r2, [pc, #12]	@ (80013d0 <HAL_IncTick+0x1c>)
 80013c4:	6013      	str	r3, [r2, #0]
}
 80013c6:	bf00      	nop
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr
 80013d0:	20000578 	.word	0x20000578
 80013d4:	20000008 	.word	0x20000008

080013d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  return uwTick;
 80013dc:	4b03      	ldr	r3, [pc, #12]	@ (80013ec <HAL_GetTick+0x14>)
 80013de:	681b      	ldr	r3, [r3, #0]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	20000578 	.word	0x20000578

080013f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013f8:	f7ff ffee 	bl	80013d8 <HAL_GetTick>
 80013fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001408:	d004      	beq.n	8001414 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800140a:	4b09      	ldr	r3, [pc, #36]	@ (8001430 <HAL_Delay+0x40>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	4413      	add	r3, r2
 8001412:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001414:	bf00      	nop
 8001416:	f7ff ffdf 	bl	80013d8 <HAL_GetTick>
 800141a:	4602      	mov	r2, r0
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	68fa      	ldr	r2, [r7, #12]
 8001422:	429a      	cmp	r2, r3
 8001424:	d8f7      	bhi.n	8001416 <HAL_Delay+0x26>
  {
  }
}
 8001426:	bf00      	nop
 8001428:	bf00      	nop
 800142a:	3710      	adds	r7, #16
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20000008 	.word	0x20000008

08001434 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f003 0307 	and.w	r3, r3, #7
 8001442:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001444:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <__NVIC_SetPriorityGrouping+0x44>)
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800144a:	68ba      	ldr	r2, [r7, #8]
 800144c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001450:	4013      	ands	r3, r2
 8001452:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800145c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001460:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001464:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001466:	4a04      	ldr	r2, [pc, #16]	@ (8001478 <__NVIC_SetPriorityGrouping+0x44>)
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	60d3      	str	r3, [r2, #12]
}
 800146c:	bf00      	nop
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	e000ed00 	.word	0xe000ed00

0800147c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001480:	4b04      	ldr	r3, [pc, #16]	@ (8001494 <__NVIC_GetPriorityGrouping+0x18>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	0a1b      	lsrs	r3, r3, #8
 8001486:	f003 0307 	and.w	r3, r3, #7
}
 800148a:	4618      	mov	r0, r3
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	e000ed00 	.word	0xe000ed00

08001498 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	6039      	str	r1, [r7, #0]
 80014a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	db0a      	blt.n	80014c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	b2da      	uxtb	r2, r3
 80014b0:	490c      	ldr	r1, [pc, #48]	@ (80014e4 <__NVIC_SetPriority+0x4c>)
 80014b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b6:	0112      	lsls	r2, r2, #4
 80014b8:	b2d2      	uxtb	r2, r2
 80014ba:	440b      	add	r3, r1
 80014bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014c0:	e00a      	b.n	80014d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	4908      	ldr	r1, [pc, #32]	@ (80014e8 <__NVIC_SetPriority+0x50>)
 80014c8:	79fb      	ldrb	r3, [r7, #7]
 80014ca:	f003 030f 	and.w	r3, r3, #15
 80014ce:	3b04      	subs	r3, #4
 80014d0:	0112      	lsls	r2, r2, #4
 80014d2:	b2d2      	uxtb	r2, r2
 80014d4:	440b      	add	r3, r1
 80014d6:	761a      	strb	r2, [r3, #24]
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	e000e100 	.word	0xe000e100
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b089      	sub	sp, #36	@ 0x24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f003 0307 	and.w	r3, r3, #7
 80014fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001500:	69fb      	ldr	r3, [r7, #28]
 8001502:	f1c3 0307 	rsb	r3, r3, #7
 8001506:	2b04      	cmp	r3, #4
 8001508:	bf28      	it	cs
 800150a:	2304      	movcs	r3, #4
 800150c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	3304      	adds	r3, #4
 8001512:	2b06      	cmp	r3, #6
 8001514:	d902      	bls.n	800151c <NVIC_EncodePriority+0x30>
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	3b03      	subs	r3, #3
 800151a:	e000      	b.n	800151e <NVIC_EncodePriority+0x32>
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001520:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	fa02 f303 	lsl.w	r3, r2, r3
 800152a:	43da      	mvns	r2, r3
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	401a      	ands	r2, r3
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001534:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	fa01 f303 	lsl.w	r3, r1, r3
 800153e:	43d9      	mvns	r1, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001544:	4313      	orrs	r3, r2
         );
}
 8001546:	4618      	mov	r0, r3
 8001548:	3724      	adds	r7, #36	@ 0x24
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
	...

08001554 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	3b01      	subs	r3, #1
 8001560:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001564:	d301      	bcc.n	800156a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001566:	2301      	movs	r3, #1
 8001568:	e00f      	b.n	800158a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800156a:	4a0a      	ldr	r2, [pc, #40]	@ (8001594 <SysTick_Config+0x40>)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	3b01      	subs	r3, #1
 8001570:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001572:	210f      	movs	r1, #15
 8001574:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001578:	f7ff ff8e 	bl	8001498 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800157c:	4b05      	ldr	r3, [pc, #20]	@ (8001594 <SysTick_Config+0x40>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001582:	4b04      	ldr	r3, [pc, #16]	@ (8001594 <SysTick_Config+0x40>)
 8001584:	2207      	movs	r2, #7
 8001586:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	e000e010 	.word	0xe000e010

08001598 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f7ff ff47 	bl	8001434 <__NVIC_SetPriorityGrouping>
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b086      	sub	sp, #24
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	4603      	mov	r3, r0
 80015b6:	60b9      	str	r1, [r7, #8]
 80015b8:	607a      	str	r2, [r7, #4]
 80015ba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015bc:	f7ff ff5e 	bl	800147c <__NVIC_GetPriorityGrouping>
 80015c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015c2:	687a      	ldr	r2, [r7, #4]
 80015c4:	68b9      	ldr	r1, [r7, #8]
 80015c6:	6978      	ldr	r0, [r7, #20]
 80015c8:	f7ff ff90 	bl	80014ec <NVIC_EncodePriority>
 80015cc:	4602      	mov	r2, r0
 80015ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015d2:	4611      	mov	r1, r2
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff ff5f 	bl	8001498 <__NVIC_SetPriority>
}
 80015da:	bf00      	nop
 80015dc:	3718      	adds	r7, #24
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b082      	sub	sp, #8
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f7ff ffb2 	bl	8001554 <SysTick_Config>
 80015f0:	4603      	mov	r3, r0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
	...

080015fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b087      	sub	sp, #28
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001606:	2300      	movs	r3, #0
 8001608:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800160a:	e15a      	b.n	80018c2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	2101      	movs	r1, #1
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	fa01 f303 	lsl.w	r3, r1, r3
 8001618:	4013      	ands	r3, r2
 800161a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2b00      	cmp	r3, #0
 8001620:	f000 814c 	beq.w	80018bc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f003 0303 	and.w	r3, r3, #3
 800162c:	2b01      	cmp	r3, #1
 800162e:	d005      	beq.n	800163c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001638:	2b02      	cmp	r3, #2
 800163a:	d130      	bne.n	800169e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	2203      	movs	r2, #3
 8001648:	fa02 f303 	lsl.w	r3, r2, r3
 800164c:	43db      	mvns	r3, r3
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	4013      	ands	r3, r2
 8001652:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	68da      	ldr	r2, [r3, #12]
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	005b      	lsls	r3, r3, #1
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	4313      	orrs	r3, r2
 8001664:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001672:	2201      	movs	r2, #1
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	fa02 f303 	lsl.w	r3, r2, r3
 800167a:	43db      	mvns	r3, r3
 800167c:	693a      	ldr	r2, [r7, #16]
 800167e:	4013      	ands	r3, r2
 8001680:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	091b      	lsrs	r3, r3, #4
 8001688:	f003 0201 	and.w	r2, r3, #1
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	fa02 f303 	lsl.w	r3, r2, r3
 8001692:	693a      	ldr	r2, [r7, #16]
 8001694:	4313      	orrs	r3, r2
 8001696:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	693a      	ldr	r2, [r7, #16]
 800169c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f003 0303 	and.w	r3, r3, #3
 80016a6:	2b03      	cmp	r3, #3
 80016a8:	d017      	beq.n	80016da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	68db      	ldr	r3, [r3, #12]
 80016ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	2203      	movs	r2, #3
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	43db      	mvns	r3, r3
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	4013      	ands	r3, r2
 80016c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	689a      	ldr	r2, [r3, #8]
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	005b      	lsls	r3, r3, #1
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	693a      	ldr	r2, [r7, #16]
 80016d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f003 0303 	and.w	r3, r3, #3
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d123      	bne.n	800172e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	08da      	lsrs	r2, r3, #3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	3208      	adds	r2, #8
 80016ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	f003 0307 	and.w	r3, r3, #7
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	220f      	movs	r2, #15
 80016fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001702:	43db      	mvns	r3, r3
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	4013      	ands	r3, r2
 8001708:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	691a      	ldr	r2, [r3, #16]
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	f003 0307 	and.w	r3, r3, #7
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	4313      	orrs	r3, r2
 800171e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	08da      	lsrs	r2, r3, #3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	3208      	adds	r2, #8
 8001728:	6939      	ldr	r1, [r7, #16]
 800172a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	2203      	movs	r2, #3
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	43db      	mvns	r3, r3
 8001740:	693a      	ldr	r2, [r7, #16]
 8001742:	4013      	ands	r3, r2
 8001744:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f003 0203 	and.w	r2, r3, #3
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	4313      	orrs	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	693a      	ldr	r2, [r7, #16]
 8001760:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800176a:	2b00      	cmp	r3, #0
 800176c:	f000 80a6 	beq.w	80018bc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001770:	4b5b      	ldr	r3, [pc, #364]	@ (80018e0 <HAL_GPIO_Init+0x2e4>)
 8001772:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001774:	4a5a      	ldr	r2, [pc, #360]	@ (80018e0 <HAL_GPIO_Init+0x2e4>)
 8001776:	f043 0301 	orr.w	r3, r3, #1
 800177a:	6613      	str	r3, [r2, #96]	@ 0x60
 800177c:	4b58      	ldr	r3, [pc, #352]	@ (80018e0 <HAL_GPIO_Init+0x2e4>)
 800177e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001780:	f003 0301 	and.w	r3, r3, #1
 8001784:	60bb      	str	r3, [r7, #8]
 8001786:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001788:	4a56      	ldr	r2, [pc, #344]	@ (80018e4 <HAL_GPIO_Init+0x2e8>)
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	089b      	lsrs	r3, r3, #2
 800178e:	3302      	adds	r3, #2
 8001790:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001794:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	f003 0303 	and.w	r3, r3, #3
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	220f      	movs	r2, #15
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	43db      	mvns	r3, r3
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	4013      	ands	r3, r2
 80017aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80017b2:	d01f      	beq.n	80017f4 <HAL_GPIO_Init+0x1f8>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4a4c      	ldr	r2, [pc, #304]	@ (80018e8 <HAL_GPIO_Init+0x2ec>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d019      	beq.n	80017f0 <HAL_GPIO_Init+0x1f4>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	4a4b      	ldr	r2, [pc, #300]	@ (80018ec <HAL_GPIO_Init+0x2f0>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d013      	beq.n	80017ec <HAL_GPIO_Init+0x1f0>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a4a      	ldr	r2, [pc, #296]	@ (80018f0 <HAL_GPIO_Init+0x2f4>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d00d      	beq.n	80017e8 <HAL_GPIO_Init+0x1ec>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	4a49      	ldr	r2, [pc, #292]	@ (80018f4 <HAL_GPIO_Init+0x2f8>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d007      	beq.n	80017e4 <HAL_GPIO_Init+0x1e8>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4a48      	ldr	r2, [pc, #288]	@ (80018f8 <HAL_GPIO_Init+0x2fc>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d101      	bne.n	80017e0 <HAL_GPIO_Init+0x1e4>
 80017dc:	2305      	movs	r3, #5
 80017de:	e00a      	b.n	80017f6 <HAL_GPIO_Init+0x1fa>
 80017e0:	2306      	movs	r3, #6
 80017e2:	e008      	b.n	80017f6 <HAL_GPIO_Init+0x1fa>
 80017e4:	2304      	movs	r3, #4
 80017e6:	e006      	b.n	80017f6 <HAL_GPIO_Init+0x1fa>
 80017e8:	2303      	movs	r3, #3
 80017ea:	e004      	b.n	80017f6 <HAL_GPIO_Init+0x1fa>
 80017ec:	2302      	movs	r3, #2
 80017ee:	e002      	b.n	80017f6 <HAL_GPIO_Init+0x1fa>
 80017f0:	2301      	movs	r3, #1
 80017f2:	e000      	b.n	80017f6 <HAL_GPIO_Init+0x1fa>
 80017f4:	2300      	movs	r3, #0
 80017f6:	697a      	ldr	r2, [r7, #20]
 80017f8:	f002 0203 	and.w	r2, r2, #3
 80017fc:	0092      	lsls	r2, r2, #2
 80017fe:	4093      	lsls	r3, r2
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	4313      	orrs	r3, r2
 8001804:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001806:	4937      	ldr	r1, [pc, #220]	@ (80018e4 <HAL_GPIO_Init+0x2e8>)
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	089b      	lsrs	r3, r3, #2
 800180c:	3302      	adds	r3, #2
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001814:	4b39      	ldr	r3, [pc, #228]	@ (80018fc <HAL_GPIO_Init+0x300>)
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	43db      	mvns	r3, r3
 800181e:	693a      	ldr	r2, [r7, #16]
 8001820:	4013      	ands	r3, r2
 8001822:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800182c:	2b00      	cmp	r3, #0
 800182e:	d003      	beq.n	8001838 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001830:	693a      	ldr	r2, [r7, #16]
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	4313      	orrs	r3, r2
 8001836:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001838:	4a30      	ldr	r2, [pc, #192]	@ (80018fc <HAL_GPIO_Init+0x300>)
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800183e:	4b2f      	ldr	r3, [pc, #188]	@ (80018fc <HAL_GPIO_Init+0x300>)
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	43db      	mvns	r3, r3
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	4013      	ands	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d003      	beq.n	8001862 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	4313      	orrs	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001862:	4a26      	ldr	r2, [pc, #152]	@ (80018fc <HAL_GPIO_Init+0x300>)
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001868:	4b24      	ldr	r3, [pc, #144]	@ (80018fc <HAL_GPIO_Init+0x300>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	43db      	mvns	r3, r3
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	4013      	ands	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d003      	beq.n	800188c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001884:	693a      	ldr	r2, [r7, #16]
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	4313      	orrs	r3, r2
 800188a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800188c:	4a1b      	ldr	r2, [pc, #108]	@ (80018fc <HAL_GPIO_Init+0x300>)
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001892:	4b1a      	ldr	r3, [pc, #104]	@ (80018fc <HAL_GPIO_Init+0x300>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	43db      	mvns	r3, r3
 800189c:	693a      	ldr	r2, [r7, #16]
 800189e:	4013      	ands	r3, r2
 80018a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d003      	beq.n	80018b6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018b6:	4a11      	ldr	r2, [pc, #68]	@ (80018fc <HAL_GPIO_Init+0x300>)
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	3301      	adds	r3, #1
 80018c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	fa22 f303 	lsr.w	r3, r2, r3
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	f47f ae9d 	bne.w	800160c <HAL_GPIO_Init+0x10>
  }
}
 80018d2:	bf00      	nop
 80018d4:	bf00      	nop
 80018d6:	371c      	adds	r7, #28
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr
 80018e0:	40021000 	.word	0x40021000
 80018e4:	40010000 	.word	0x40010000
 80018e8:	48000400 	.word	0x48000400
 80018ec:	48000800 	.word	0x48000800
 80018f0:	48000c00 	.word	0x48000c00
 80018f4:	48001000 	.word	0x48001000
 80018f8:	48001400 	.word	0x48001400
 80018fc:	40010400 	.word	0x40010400

08001900 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d101      	bne.n	8001912 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e08d      	b.n	8001a2e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001918:	b2db      	uxtb	r3, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	d106      	bne.n	800192c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f7ff fb9e 	bl	8001068 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2224      	movs	r2, #36	@ 0x24
 8001930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f022 0201 	bic.w	r2, r2, #1
 8001942:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	685a      	ldr	r2, [r3, #4]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001950:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	689a      	ldr	r2, [r3, #8]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001960:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	68db      	ldr	r3, [r3, #12]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d107      	bne.n	800197a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	689a      	ldr	r2, [r3, #8]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	e006      	b.n	8001988 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	689a      	ldr	r2, [r3, #8]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001986:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	2b02      	cmp	r3, #2
 800198e:	d108      	bne.n	80019a2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	685a      	ldr	r2, [r3, #4]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800199e:	605a      	str	r2, [r3, #4]
 80019a0:	e007      	b.n	80019b2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	685a      	ldr	r2, [r3, #4]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80019b0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	6812      	ldr	r2, [r2, #0]
 80019bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80019c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019c4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	68da      	ldr	r2, [r3, #12]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80019d4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	691a      	ldr	r2, [r3, #16]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	695b      	ldr	r3, [r3, #20]
 80019de:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	699b      	ldr	r3, [r3, #24]
 80019e6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	430a      	orrs	r2, r1
 80019ee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	69d9      	ldr	r1, [r3, #28]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6a1a      	ldr	r2, [r3, #32]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	430a      	orrs	r2, r1
 80019fe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f042 0201 	orr.w	r2, r2, #1
 8001a0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2220      	movs	r2, #32
 8001a1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2200      	movs	r2, #0
 8001a22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2200      	movs	r2, #0
 8001a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001a2c:	2300      	movs	r3, #0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b088      	sub	sp, #32
 8001a3c:	af02      	add	r7, sp, #8
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	4608      	mov	r0, r1
 8001a42:	4611      	mov	r1, r2
 8001a44:	461a      	mov	r2, r3
 8001a46:	4603      	mov	r3, r0
 8001a48:	817b      	strh	r3, [r7, #10]
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	813b      	strh	r3, [r7, #8]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	2b20      	cmp	r3, #32
 8001a5c:	f040 80f9 	bne.w	8001c52 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a60:	6a3b      	ldr	r3, [r7, #32]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d002      	beq.n	8001a6c <HAL_I2C_Mem_Write+0x34>
 8001a66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d105      	bne.n	8001a78 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a72:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	e0ed      	b.n	8001c54 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d101      	bne.n	8001a86 <HAL_I2C_Mem_Write+0x4e>
 8001a82:	2302      	movs	r3, #2
 8001a84:	e0e6      	b.n	8001c54 <HAL_I2C_Mem_Write+0x21c>
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	2201      	movs	r2, #1
 8001a8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001a8e:	f7ff fca3 	bl	80013d8 <HAL_GetTick>
 8001a92:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	2319      	movs	r3, #25
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001aa0:	68f8      	ldr	r0, [r7, #12]
 8001aa2:	f000 fbbb 	bl	800221c <I2C_WaitOnFlagUntilTimeout>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e0d1      	b.n	8001c54 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2221      	movs	r2, #33	@ 0x21
 8001ab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2240      	movs	r2, #64	@ 0x40
 8001abc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	6a3a      	ldr	r2, [r7, #32]
 8001aca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001ad0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ad8:	88f8      	ldrh	r0, [r7, #6]
 8001ada:	893a      	ldrh	r2, [r7, #8]
 8001adc:	8979      	ldrh	r1, [r7, #10]
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	9301      	str	r3, [sp, #4]
 8001ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ae4:	9300      	str	r3, [sp, #0]
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f000 facb 	bl	8002084 <I2C_RequestMemoryWrite>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d005      	beq.n	8001b00 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2200      	movs	r2, #0
 8001af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	e0a9      	b.n	8001c54 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b04:	b29b      	uxth	r3, r3
 8001b06:	2bff      	cmp	r3, #255	@ 0xff
 8001b08:	d90e      	bls.n	8001b28 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	22ff      	movs	r2, #255	@ 0xff
 8001b0e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b14:	b2da      	uxtb	r2, r3
 8001b16:	8979      	ldrh	r1, [r7, #10]
 8001b18:	2300      	movs	r3, #0
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b20:	68f8      	ldr	r0, [r7, #12]
 8001b22:	f000 fd3f 	bl	80025a4 <I2C_TransferConfig>
 8001b26:	e00f      	b.n	8001b48 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b2c:	b29a      	uxth	r2, r3
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b36:	b2da      	uxtb	r2, r3
 8001b38:	8979      	ldrh	r1, [r7, #10]
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b42:	68f8      	ldr	r0, [r7, #12]
 8001b44:	f000 fd2e 	bl	80025a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b48:	697a      	ldr	r2, [r7, #20]
 8001b4a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001b4c:	68f8      	ldr	r0, [r7, #12]
 8001b4e:	f000 fbbe 	bl	80022ce <I2C_WaitOnTXISFlagUntilTimeout>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e07b      	b.n	8001c54 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b60:	781a      	ldrb	r2, [r3, #0]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b6c:	1c5a      	adds	r2, r3, #1
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	3b01      	subs	r3, #1
 8001b7a:	b29a      	uxth	r2, r3
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b84:	3b01      	subs	r3, #1
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d034      	beq.n	8001c00 <HAL_I2C_Mem_Write+0x1c8>
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d130      	bne.n	8001c00 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	2180      	movs	r1, #128	@ 0x80
 8001ba8:	68f8      	ldr	r0, [r7, #12]
 8001baa:	f000 fb37 	bl	800221c <I2C_WaitOnFlagUntilTimeout>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e04d      	b.n	8001c54 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	2bff      	cmp	r3, #255	@ 0xff
 8001bc0:	d90e      	bls.n	8001be0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	22ff      	movs	r2, #255	@ 0xff
 8001bc6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bcc:	b2da      	uxtb	r2, r3
 8001bce:	8979      	ldrh	r1, [r7, #10]
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	9300      	str	r3, [sp, #0]
 8001bd4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001bd8:	68f8      	ldr	r0, [r7, #12]
 8001bda:	f000 fce3 	bl	80025a4 <I2C_TransferConfig>
 8001bde:	e00f      	b.n	8001c00 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001be4:	b29a      	uxth	r2, r3
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bee:	b2da      	uxtb	r2, r3
 8001bf0:	8979      	ldrh	r1, [r7, #10]
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	9300      	str	r3, [sp, #0]
 8001bf6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001bfa:	68f8      	ldr	r0, [r7, #12]
 8001bfc:	f000 fcd2 	bl	80025a4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c04:	b29b      	uxth	r3, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d19e      	bne.n	8001b48 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c0a:	697a      	ldr	r2, [r7, #20]
 8001c0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c0e:	68f8      	ldr	r0, [r7, #12]
 8001c10:	f000 fba4 	bl	800235c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e01a      	b.n	8001c54 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2220      	movs	r2, #32
 8001c24:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	6859      	ldr	r1, [r3, #4]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	4b0a      	ldr	r3, [pc, #40]	@ (8001c5c <HAL_I2C_Mem_Write+0x224>)
 8001c32:	400b      	ands	r3, r1
 8001c34:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2220      	movs	r2, #32
 8001c3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2200      	movs	r2, #0
 8001c42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	e000      	b.n	8001c54 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001c52:	2302      	movs	r3, #2
  }
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	fe00e800 	.word	0xfe00e800

08001c60 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b088      	sub	sp, #32
 8001c64:	af02      	add	r7, sp, #8
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	4608      	mov	r0, r1
 8001c6a:	4611      	mov	r1, r2
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	4603      	mov	r3, r0
 8001c70:	817b      	strh	r3, [r7, #10]
 8001c72:	460b      	mov	r3, r1
 8001c74:	813b      	strh	r3, [r7, #8]
 8001c76:	4613      	mov	r3, r2
 8001c78:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	2b20      	cmp	r3, #32
 8001c84:	f040 80fd 	bne.w	8001e82 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c88:	6a3b      	ldr	r3, [r7, #32]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d002      	beq.n	8001c94 <HAL_I2C_Mem_Read+0x34>
 8001c8e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d105      	bne.n	8001ca0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c9a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e0f1      	b.n	8001e84 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d101      	bne.n	8001cae <HAL_I2C_Mem_Read+0x4e>
 8001caa:	2302      	movs	r3, #2
 8001cac:	e0ea      	b.n	8001e84 <HAL_I2C_Mem_Read+0x224>
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001cb6:	f7ff fb8f 	bl	80013d8 <HAL_GetTick>
 8001cba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	2319      	movs	r3, #25
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cc8:	68f8      	ldr	r0, [r7, #12]
 8001cca:	f000 faa7 	bl	800221c <I2C_WaitOnFlagUntilTimeout>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e0d5      	b.n	8001e84 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	2222      	movs	r2, #34	@ 0x22
 8001cdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2240      	movs	r2, #64	@ 0x40
 8001ce4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	2200      	movs	r2, #0
 8001cec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	6a3a      	ldr	r2, [r7, #32]
 8001cf2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001cf8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001d00:	88f8      	ldrh	r0, [r7, #6]
 8001d02:	893a      	ldrh	r2, [r7, #8]
 8001d04:	8979      	ldrh	r1, [r7, #10]
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	9301      	str	r3, [sp, #4]
 8001d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d0c:	9300      	str	r3, [sp, #0]
 8001d0e:	4603      	mov	r3, r0
 8001d10:	68f8      	ldr	r0, [r7, #12]
 8001d12:	f000 fa0b 	bl	800212c <I2C_RequestMemoryRead>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d005      	beq.n	8001d28 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e0ad      	b.n	8001e84 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	2bff      	cmp	r3, #255	@ 0xff
 8001d30:	d90e      	bls.n	8001d50 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	22ff      	movs	r2, #255	@ 0xff
 8001d36:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d3c:	b2da      	uxtb	r2, r3
 8001d3e:	8979      	ldrh	r1, [r7, #10]
 8001d40:	4b52      	ldr	r3, [pc, #328]	@ (8001e8c <HAL_I2C_Mem_Read+0x22c>)
 8001d42:	9300      	str	r3, [sp, #0]
 8001d44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001d48:	68f8      	ldr	r0, [r7, #12]
 8001d4a:	f000 fc2b 	bl	80025a4 <I2C_TransferConfig>
 8001d4e:	e00f      	b.n	8001d70 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d54:	b29a      	uxth	r2, r3
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d5e:	b2da      	uxtb	r2, r3
 8001d60:	8979      	ldrh	r1, [r7, #10]
 8001d62:	4b4a      	ldr	r3, [pc, #296]	@ (8001e8c <HAL_I2C_Mem_Read+0x22c>)
 8001d64:	9300      	str	r3, [sp, #0]
 8001d66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d6a:	68f8      	ldr	r0, [r7, #12]
 8001d6c:	f000 fc1a 	bl	80025a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d76:	2200      	movs	r2, #0
 8001d78:	2104      	movs	r1, #4
 8001d7a:	68f8      	ldr	r0, [r7, #12]
 8001d7c:	f000 fa4e 	bl	800221c <I2C_WaitOnFlagUntilTimeout>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e07c      	b.n	8001e84 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d94:	b2d2      	uxtb	r2, r2
 8001d96:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d9c:	1c5a      	adds	r2, r3, #1
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001da6:	3b01      	subs	r3, #1
 8001da8:	b29a      	uxth	r2, r3
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	3b01      	subs	r3, #1
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d034      	beq.n	8001e30 <HAL_I2C_Mem_Read+0x1d0>
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d130      	bne.n	8001e30 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	2180      	movs	r1, #128	@ 0x80
 8001dd8:	68f8      	ldr	r0, [r7, #12]
 8001dda:	f000 fa1f 	bl	800221c <I2C_WaitOnFlagUntilTimeout>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e04d      	b.n	8001e84 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	2bff      	cmp	r3, #255	@ 0xff
 8001df0:	d90e      	bls.n	8001e10 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	22ff      	movs	r2, #255	@ 0xff
 8001df6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dfc:	b2da      	uxtb	r2, r3
 8001dfe:	8979      	ldrh	r1, [r7, #10]
 8001e00:	2300      	movs	r3, #0
 8001e02:	9300      	str	r3, [sp, #0]
 8001e04:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e08:	68f8      	ldr	r0, [r7, #12]
 8001e0a:	f000 fbcb 	bl	80025a4 <I2C_TransferConfig>
 8001e0e:	e00f      	b.n	8001e30 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e1e:	b2da      	uxtb	r2, r3
 8001e20:	8979      	ldrh	r1, [r7, #10]
 8001e22:	2300      	movs	r3, #0
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e2a:	68f8      	ldr	r0, [r7, #12]
 8001e2c:	f000 fbba 	bl	80025a4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d19a      	bne.n	8001d70 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e3a:	697a      	ldr	r2, [r7, #20]
 8001e3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001e3e:	68f8      	ldr	r0, [r7, #12]
 8001e40:	f000 fa8c 	bl	800235c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e01a      	b.n	8001e84 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2220      	movs	r2, #32
 8001e54:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	6859      	ldr	r1, [r3, #4]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	4b0b      	ldr	r3, [pc, #44]	@ (8001e90 <HAL_I2C_Mem_Read+0x230>)
 8001e62:	400b      	ands	r3, r1
 8001e64:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2220      	movs	r2, #32
 8001e6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	e000      	b.n	8001e84 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001e82:	2302      	movs	r3, #2
  }
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3718      	adds	r7, #24
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	80002400 	.word	0x80002400
 8001e90:	fe00e800 	.word	0xfe00e800

08001e94 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b08a      	sub	sp, #40	@ 0x28
 8001e98:	af02      	add	r7, sp, #8
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	607a      	str	r2, [r7, #4]
 8001e9e:	603b      	str	r3, [r7, #0]
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	2b20      	cmp	r3, #32
 8001eb2:	f040 80d6 	bne.w	8002062 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ec0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ec4:	d101      	bne.n	8001eca <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	e0cc      	b.n	8002064 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d101      	bne.n	8001ed8 <HAL_I2C_IsDeviceReady+0x44>
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	e0c5      	b.n	8002064 <HAL_I2C_IsDeviceReady+0x1d0>
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2224      	movs	r2, #36	@ 0x24
 8001ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2200      	movs	r2, #0
 8001eec:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d107      	bne.n	8001f06 <HAL_I2C_IsDeviceReady+0x72>
 8001ef6:	897b      	ldrh	r3, [r7, #10]
 8001ef8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001efc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f00:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001f04:	e006      	b.n	8001f14 <HAL_I2C_IsDeviceReady+0x80>
 8001f06:	897b      	ldrh	r3, [r7, #10]
 8001f08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f0c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f10:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8001f14:	68fa      	ldr	r2, [r7, #12]
 8001f16:	6812      	ldr	r2, [r2, #0]
 8001f18:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001f1a:	f7ff fa5d 	bl	80013d8 <HAL_GetTick>
 8001f1e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	f003 0320 	and.w	r3, r3, #32
 8001f2a:	2b20      	cmp	r3, #32
 8001f2c:	bf0c      	ite	eq
 8001f2e:	2301      	moveq	r3, #1
 8001f30:	2300      	movne	r3, #0
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	f003 0310 	and.w	r3, r3, #16
 8001f40:	2b10      	cmp	r3, #16
 8001f42:	bf0c      	ite	eq
 8001f44:	2301      	moveq	r3, #1
 8001f46:	2300      	movne	r3, #0
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001f4c:	e034      	b.n	8001fb8 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f54:	d01a      	beq.n	8001f8c <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001f56:	f7ff fa3f 	bl	80013d8 <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	683a      	ldr	r2, [r7, #0]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d302      	bcc.n	8001f6c <HAL_I2C_IsDeviceReady+0xd8>
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d10f      	bne.n	8001f8c <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2220      	movs	r2, #32
 8001f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f78:	f043 0220 	orr.w	r2, r3, #32
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2200      	movs	r2, #0
 8001f84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e06b      	b.n	8002064 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	699b      	ldr	r3, [r3, #24]
 8001f92:	f003 0320 	and.w	r3, r3, #32
 8001f96:	2b20      	cmp	r3, #32
 8001f98:	bf0c      	ite	eq
 8001f9a:	2301      	moveq	r3, #1
 8001f9c:	2300      	movne	r3, #0
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	699b      	ldr	r3, [r3, #24]
 8001fa8:	f003 0310 	and.w	r3, r3, #16
 8001fac:	2b10      	cmp	r3, #16
 8001fae:	bf0c      	ite	eq
 8001fb0:	2301      	moveq	r3, #1
 8001fb2:	2300      	movne	r3, #0
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001fb8:	7ffb      	ldrb	r3, [r7, #31]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d102      	bne.n	8001fc4 <HAL_I2C_IsDeviceReady+0x130>
 8001fbe:	7fbb      	ldrb	r3, [r7, #30]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d0c4      	beq.n	8001f4e <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	f003 0310 	and.w	r3, r3, #16
 8001fce:	2b10      	cmp	r3, #16
 8001fd0:	d01a      	beq.n	8002008 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001fd2:	69bb      	ldr	r3, [r7, #24]
 8001fd4:	9300      	str	r3, [sp, #0]
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	2120      	movs	r1, #32
 8001fdc:	68f8      	ldr	r0, [r7, #12]
 8001fde:	f000 f91d 	bl	800221c <I2C_WaitOnFlagUntilTimeout>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e03b      	b.n	8002064 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2220      	movs	r2, #32
 8001ff2:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2220      	movs	r2, #32
 8001ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8002004:	2300      	movs	r3, #0
 8002006:	e02d      	b.n	8002064 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	9300      	str	r3, [sp, #0]
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	2200      	movs	r2, #0
 8002010:	2120      	movs	r1, #32
 8002012:	68f8      	ldr	r0, [r7, #12]
 8002014:	f000 f902 	bl	800221c <I2C_WaitOnFlagUntilTimeout>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e020      	b.n	8002064 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2210      	movs	r2, #16
 8002028:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2220      	movs	r2, #32
 8002030:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	3301      	adds	r3, #1
 8002036:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	429a      	cmp	r2, r3
 800203e:	f63f af56 	bhi.w	8001eee <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2220      	movs	r2, #32
 8002046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800204e:	f043 0220 	orr.w	r2, r3, #32
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2200      	movs	r2, #0
 800205a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e000      	b.n	8002064 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8002062:	2302      	movs	r3, #2
  }
}
 8002064:	4618      	mov	r0, r3
 8002066:	3720      	adds	r7, #32
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8002078:	4618      	mov	r0, r3
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b086      	sub	sp, #24
 8002088:	af02      	add	r7, sp, #8
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	4608      	mov	r0, r1
 800208e:	4611      	mov	r1, r2
 8002090:	461a      	mov	r2, r3
 8002092:	4603      	mov	r3, r0
 8002094:	817b      	strh	r3, [r7, #10]
 8002096:	460b      	mov	r3, r1
 8002098:	813b      	strh	r3, [r7, #8]
 800209a:	4613      	mov	r3, r2
 800209c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800209e:	88fb      	ldrh	r3, [r7, #6]
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	8979      	ldrh	r1, [r7, #10]
 80020a4:	4b20      	ldr	r3, [pc, #128]	@ (8002128 <I2C_RequestMemoryWrite+0xa4>)
 80020a6:	9300      	str	r3, [sp, #0]
 80020a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020ac:	68f8      	ldr	r0, [r7, #12]
 80020ae:	f000 fa79 	bl	80025a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80020b2:	69fa      	ldr	r2, [r7, #28]
 80020b4:	69b9      	ldr	r1, [r7, #24]
 80020b6:	68f8      	ldr	r0, [r7, #12]
 80020b8:	f000 f909 	bl	80022ce <I2C_WaitOnTXISFlagUntilTimeout>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e02c      	b.n	8002120 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80020c6:	88fb      	ldrh	r3, [r7, #6]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d105      	bne.n	80020d8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80020cc:	893b      	ldrh	r3, [r7, #8]
 80020ce:	b2da      	uxtb	r2, r3
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	629a      	str	r2, [r3, #40]	@ 0x28
 80020d6:	e015      	b.n	8002104 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80020d8:	893b      	ldrh	r3, [r7, #8]
 80020da:	0a1b      	lsrs	r3, r3, #8
 80020dc:	b29b      	uxth	r3, r3
 80020de:	b2da      	uxtb	r2, r3
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80020e6:	69fa      	ldr	r2, [r7, #28]
 80020e8:	69b9      	ldr	r1, [r7, #24]
 80020ea:	68f8      	ldr	r0, [r7, #12]
 80020ec:	f000 f8ef 	bl	80022ce <I2C_WaitOnTXISFlagUntilTimeout>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e012      	b.n	8002120 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80020fa:	893b      	ldrh	r3, [r7, #8]
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	9300      	str	r3, [sp, #0]
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	2200      	movs	r2, #0
 800210c:	2180      	movs	r1, #128	@ 0x80
 800210e:	68f8      	ldr	r0, [r7, #12]
 8002110:	f000 f884 	bl	800221c <I2C_WaitOnFlagUntilTimeout>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e000      	b.n	8002120 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800211e:	2300      	movs	r3, #0
}
 8002120:	4618      	mov	r0, r3
 8002122:	3710      	adds	r7, #16
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	80002000 	.word	0x80002000

0800212c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af02      	add	r7, sp, #8
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	4608      	mov	r0, r1
 8002136:	4611      	mov	r1, r2
 8002138:	461a      	mov	r2, r3
 800213a:	4603      	mov	r3, r0
 800213c:	817b      	strh	r3, [r7, #10]
 800213e:	460b      	mov	r3, r1
 8002140:	813b      	strh	r3, [r7, #8]
 8002142:	4613      	mov	r3, r2
 8002144:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002146:	88fb      	ldrh	r3, [r7, #6]
 8002148:	b2da      	uxtb	r2, r3
 800214a:	8979      	ldrh	r1, [r7, #10]
 800214c:	4b20      	ldr	r3, [pc, #128]	@ (80021d0 <I2C_RequestMemoryRead+0xa4>)
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	2300      	movs	r3, #0
 8002152:	68f8      	ldr	r0, [r7, #12]
 8002154:	f000 fa26 	bl	80025a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002158:	69fa      	ldr	r2, [r7, #28]
 800215a:	69b9      	ldr	r1, [r7, #24]
 800215c:	68f8      	ldr	r0, [r7, #12]
 800215e:	f000 f8b6 	bl	80022ce <I2C_WaitOnTXISFlagUntilTimeout>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e02c      	b.n	80021c6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800216c:	88fb      	ldrh	r3, [r7, #6]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d105      	bne.n	800217e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002172:	893b      	ldrh	r3, [r7, #8]
 8002174:	b2da      	uxtb	r2, r3
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	629a      	str	r2, [r3, #40]	@ 0x28
 800217c:	e015      	b.n	80021aa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800217e:	893b      	ldrh	r3, [r7, #8]
 8002180:	0a1b      	lsrs	r3, r3, #8
 8002182:	b29b      	uxth	r3, r3
 8002184:	b2da      	uxtb	r2, r3
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800218c:	69fa      	ldr	r2, [r7, #28]
 800218e:	69b9      	ldr	r1, [r7, #24]
 8002190:	68f8      	ldr	r0, [r7, #12]
 8002192:	f000 f89c 	bl	80022ce <I2C_WaitOnTXISFlagUntilTimeout>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e012      	b.n	80021c6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80021a0:	893b      	ldrh	r3, [r7, #8]
 80021a2:	b2da      	uxtb	r2, r3
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	9300      	str	r3, [sp, #0]
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	2200      	movs	r2, #0
 80021b2:	2140      	movs	r1, #64	@ 0x40
 80021b4:	68f8      	ldr	r0, [r7, #12]
 80021b6:	f000 f831 	bl	800221c <I2C_WaitOnFlagUntilTimeout>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e000      	b.n	80021c6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	80002000 	.word	0x80002000

080021d4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	699b      	ldr	r3, [r3, #24]
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	d103      	bne.n	80021f2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2200      	movs	r2, #0
 80021f0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d007      	beq.n	8002210 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	699a      	ldr	r2, [r3, #24]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f042 0201 	orr.w	r2, r2, #1
 800220e:	619a      	str	r2, [r3, #24]
  }
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	603b      	str	r3, [r7, #0]
 8002228:	4613      	mov	r3, r2
 800222a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800222c:	e03b      	b.n	80022a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	6839      	ldr	r1, [r7, #0]
 8002232:	68f8      	ldr	r0, [r7, #12]
 8002234:	f000 f8d6 	bl	80023e4 <I2C_IsErrorOccurred>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e041      	b.n	80022c6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002248:	d02d      	beq.n	80022a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800224a:	f7ff f8c5 	bl	80013d8 <HAL_GetTick>
 800224e:	4602      	mov	r2, r0
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	683a      	ldr	r2, [r7, #0]
 8002256:	429a      	cmp	r2, r3
 8002258:	d302      	bcc.n	8002260 <I2C_WaitOnFlagUntilTimeout+0x44>
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d122      	bne.n	80022a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	699a      	ldr	r2, [r3, #24]
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	4013      	ands	r3, r2
 800226a:	68ba      	ldr	r2, [r7, #8]
 800226c:	429a      	cmp	r2, r3
 800226e:	bf0c      	ite	eq
 8002270:	2301      	moveq	r3, #1
 8002272:	2300      	movne	r3, #0
 8002274:	b2db      	uxtb	r3, r3
 8002276:	461a      	mov	r2, r3
 8002278:	79fb      	ldrb	r3, [r7, #7]
 800227a:	429a      	cmp	r2, r3
 800227c:	d113      	bne.n	80022a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002282:	f043 0220 	orr.w	r2, r3, #32
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2220      	movs	r2, #32
 800228e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e00f      	b.n	80022c6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	699a      	ldr	r2, [r3, #24]
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	4013      	ands	r3, r2
 80022b0:	68ba      	ldr	r2, [r7, #8]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	bf0c      	ite	eq
 80022b6:	2301      	moveq	r3, #1
 80022b8:	2300      	movne	r3, #0
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	461a      	mov	r2, r3
 80022be:	79fb      	ldrb	r3, [r7, #7]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d0b4      	beq.n	800222e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b084      	sub	sp, #16
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	60f8      	str	r0, [r7, #12]
 80022d6:	60b9      	str	r1, [r7, #8]
 80022d8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80022da:	e033      	b.n	8002344 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	68b9      	ldr	r1, [r7, #8]
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f000 f87f 	bl	80023e4 <I2C_IsErrorOccurred>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e031      	b.n	8002354 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80022f6:	d025      	beq.n	8002344 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022f8:	f7ff f86e 	bl	80013d8 <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	68ba      	ldr	r2, [r7, #8]
 8002304:	429a      	cmp	r2, r3
 8002306:	d302      	bcc.n	800230e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d11a      	bne.n	8002344 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	f003 0302 	and.w	r3, r3, #2
 8002318:	2b02      	cmp	r3, #2
 800231a:	d013      	beq.n	8002344 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002320:	f043 0220 	orr.w	r2, r3, #32
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2220      	movs	r2, #32
 800232c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e007      	b.n	8002354 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	f003 0302 	and.w	r3, r3, #2
 800234e:	2b02      	cmp	r3, #2
 8002350:	d1c4      	bne.n	80022dc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002368:	e02f      	b.n	80023ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	68b9      	ldr	r1, [r7, #8]
 800236e:	68f8      	ldr	r0, [r7, #12]
 8002370:	f000 f838 	bl	80023e4 <I2C_IsErrorOccurred>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e02d      	b.n	80023da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800237e:	f7ff f82b 	bl	80013d8 <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	68ba      	ldr	r2, [r7, #8]
 800238a:	429a      	cmp	r2, r3
 800238c:	d302      	bcc.n	8002394 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d11a      	bne.n	80023ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	f003 0320 	and.w	r3, r3, #32
 800239e:	2b20      	cmp	r3, #32
 80023a0:	d013      	beq.n	80023ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023a6:	f043 0220 	orr.w	r2, r3, #32
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2220      	movs	r2, #32
 80023b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2200      	movs	r2, #0
 80023c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e007      	b.n	80023da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	f003 0320 	and.w	r3, r3, #32
 80023d4:	2b20      	cmp	r3, #32
 80023d6:	d1c8      	bne.n	800236a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3710      	adds	r7, #16
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
	...

080023e4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b08a      	sub	sp, #40	@ 0x28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023f0:	2300      	movs	r3, #0
 80023f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	f003 0310 	and.w	r3, r3, #16
 800240c:	2b00      	cmp	r3, #0
 800240e:	d068      	beq.n	80024e2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2210      	movs	r2, #16
 8002416:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002418:	e049      	b.n	80024ae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002420:	d045      	beq.n	80024ae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002422:	f7fe ffd9 	bl	80013d8 <HAL_GetTick>
 8002426:	4602      	mov	r2, r0
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	68ba      	ldr	r2, [r7, #8]
 800242e:	429a      	cmp	r2, r3
 8002430:	d302      	bcc.n	8002438 <I2C_IsErrorOccurred+0x54>
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d13a      	bne.n	80024ae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002442:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800244a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	699b      	ldr	r3, [r3, #24]
 8002452:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002456:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800245a:	d121      	bne.n	80024a0 <I2C_IsErrorOccurred+0xbc>
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002462:	d01d      	beq.n	80024a0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002464:	7cfb      	ldrb	r3, [r7, #19]
 8002466:	2b20      	cmp	r3, #32
 8002468:	d01a      	beq.n	80024a0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	685a      	ldr	r2, [r3, #4]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002478:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800247a:	f7fe ffad 	bl	80013d8 <HAL_GetTick>
 800247e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002480:	e00e      	b.n	80024a0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002482:	f7fe ffa9 	bl	80013d8 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	2b19      	cmp	r3, #25
 800248e:	d907      	bls.n	80024a0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002490:	6a3b      	ldr	r3, [r7, #32]
 8002492:	f043 0320 	orr.w	r3, r3, #32
 8002496:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800249e:	e006      	b.n	80024ae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	699b      	ldr	r3, [r3, #24]
 80024a6:	f003 0320 	and.w	r3, r3, #32
 80024aa:	2b20      	cmp	r3, #32
 80024ac:	d1e9      	bne.n	8002482 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	f003 0320 	and.w	r3, r3, #32
 80024b8:	2b20      	cmp	r3, #32
 80024ba:	d003      	beq.n	80024c4 <I2C_IsErrorOccurred+0xe0>
 80024bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d0aa      	beq.n	800241a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80024c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d103      	bne.n	80024d4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2220      	movs	r2, #32
 80024d2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80024d4:	6a3b      	ldr	r3, [r7, #32]
 80024d6:	f043 0304 	orr.w	r3, r3, #4
 80024da:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	699b      	ldr	r3, [r3, #24]
 80024e8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00b      	beq.n	800250c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80024f4:	6a3b      	ldr	r3, [r7, #32]
 80024f6:	f043 0301 	orr.w	r3, r3, #1
 80024fa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002504:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002512:	2b00      	cmp	r3, #0
 8002514:	d00b      	beq.n	800252e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002516:	6a3b      	ldr	r3, [r7, #32]
 8002518:	f043 0308 	orr.w	r3, r3, #8
 800251c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002526:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002534:	2b00      	cmp	r3, #0
 8002536:	d00b      	beq.n	8002550 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002538:	6a3b      	ldr	r3, [r7, #32]
 800253a:	f043 0302 	orr.w	r3, r3, #2
 800253e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002548:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002550:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002554:	2b00      	cmp	r3, #0
 8002556:	d01c      	beq.n	8002592 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002558:	68f8      	ldr	r0, [r7, #12]
 800255a:	f7ff fe3b 	bl	80021d4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	6859      	ldr	r1, [r3, #4]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	4b0d      	ldr	r3, [pc, #52]	@ (80025a0 <I2C_IsErrorOccurred+0x1bc>)
 800256a:	400b      	ands	r3, r1
 800256c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002572:	6a3b      	ldr	r3, [r7, #32]
 8002574:	431a      	orrs	r2, r3
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2220      	movs	r2, #32
 800257e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2200      	movs	r2, #0
 8002586:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2200      	movs	r2, #0
 800258e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002592:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002596:	4618      	mov	r0, r3
 8002598:	3728      	adds	r7, #40	@ 0x28
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	fe00e800 	.word	0xfe00e800

080025a4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b087      	sub	sp, #28
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	60f8      	str	r0, [r7, #12]
 80025ac:	607b      	str	r3, [r7, #4]
 80025ae:	460b      	mov	r3, r1
 80025b0:	817b      	strh	r3, [r7, #10]
 80025b2:	4613      	mov	r3, r2
 80025b4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80025b6:	897b      	ldrh	r3, [r7, #10]
 80025b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80025bc:	7a7b      	ldrb	r3, [r7, #9]
 80025be:	041b      	lsls	r3, r3, #16
 80025c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80025c4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80025ca:	6a3b      	ldr	r3, [r7, #32]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80025d2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	6a3b      	ldr	r3, [r7, #32]
 80025dc:	0d5b      	lsrs	r3, r3, #21
 80025de:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80025e2:	4b08      	ldr	r3, [pc, #32]	@ (8002604 <I2C_TransferConfig+0x60>)
 80025e4:	430b      	orrs	r3, r1
 80025e6:	43db      	mvns	r3, r3
 80025e8:	ea02 0103 	and.w	r1, r2, r3
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	697a      	ldr	r2, [r7, #20]
 80025f2:	430a      	orrs	r2, r1
 80025f4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80025f6:	bf00      	nop
 80025f8:	371c      	adds	r7, #28
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	03ff63ff 	.word	0x03ff63ff

08002608 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b20      	cmp	r3, #32
 800261c:	d138      	bne.n	8002690 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002624:	2b01      	cmp	r3, #1
 8002626:	d101      	bne.n	800262c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002628:	2302      	movs	r3, #2
 800262a:	e032      	b.n	8002692 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2224      	movs	r2, #36	@ 0x24
 8002638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f022 0201 	bic.w	r2, r2, #1
 800264a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800265a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	6819      	ldr	r1, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	683a      	ldr	r2, [r7, #0]
 8002668:	430a      	orrs	r2, r1
 800266a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f042 0201 	orr.w	r2, r2, #1
 800267a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2220      	movs	r2, #32
 8002680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800268c:	2300      	movs	r3, #0
 800268e:	e000      	b.n	8002692 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002690:	2302      	movs	r3, #2
  }
}
 8002692:	4618      	mov	r0, r3
 8002694:	370c      	adds	r7, #12
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr

0800269e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800269e:	b480      	push	{r7}
 80026a0:	b085      	sub	sp, #20
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
 80026a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	2b20      	cmp	r3, #32
 80026b2:	d139      	bne.n	8002728 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d101      	bne.n	80026c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80026be:	2302      	movs	r3, #2
 80026c0:	e033      	b.n	800272a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2224      	movs	r2, #36	@ 0x24
 80026ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 0201 	bic.w	r2, r2, #1
 80026e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80026f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	021b      	lsls	r3, r3, #8
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	68fa      	ldr	r2, [r7, #12]
 8002702:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f042 0201 	orr.w	r2, r2, #1
 8002712:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2220      	movs	r2, #32
 8002718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002724:	2300      	movs	r3, #0
 8002726:	e000      	b.n	800272a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002728:	2302      	movs	r3, #2
  }
}
 800272a:	4618      	mov	r0, r3
 800272c:	3714      	adds	r7, #20
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
	...

08002738 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d141      	bne.n	80027ca <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002746:	4b4b      	ldr	r3, [pc, #300]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800274e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002752:	d131      	bne.n	80027b8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002754:	4b47      	ldr	r3, [pc, #284]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002756:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800275a:	4a46      	ldr	r2, [pc, #280]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800275c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002760:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002764:	4b43      	ldr	r3, [pc, #268]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800276c:	4a41      	ldr	r2, [pc, #260]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800276e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002772:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002774:	4b40      	ldr	r3, [pc, #256]	@ (8002878 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2232      	movs	r2, #50	@ 0x32
 800277a:	fb02 f303 	mul.w	r3, r2, r3
 800277e:	4a3f      	ldr	r2, [pc, #252]	@ (800287c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002780:	fba2 2303 	umull	r2, r3, r2, r3
 8002784:	0c9b      	lsrs	r3, r3, #18
 8002786:	3301      	adds	r3, #1
 8002788:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800278a:	e002      	b.n	8002792 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	3b01      	subs	r3, #1
 8002790:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002792:	4b38      	ldr	r3, [pc, #224]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800279a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800279e:	d102      	bne.n	80027a6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1f2      	bne.n	800278c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027a6:	4b33      	ldr	r3, [pc, #204]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027a8:	695b      	ldr	r3, [r3, #20]
 80027aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027b2:	d158      	bne.n	8002866 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80027b4:	2303      	movs	r3, #3
 80027b6:	e057      	b.n	8002868 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027b8:	4b2e      	ldr	r3, [pc, #184]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027be:	4a2d      	ldr	r2, [pc, #180]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80027c8:	e04d      	b.n	8002866 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027d0:	d141      	bne.n	8002856 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80027d2:	4b28      	ldr	r3, [pc, #160]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80027da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027de:	d131      	bne.n	8002844 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027e0:	4b24      	ldr	r3, [pc, #144]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027e6:	4a23      	ldr	r2, [pc, #140]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80027f0:	4b20      	ldr	r3, [pc, #128]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80027f8:	4a1e      	ldr	r2, [pc, #120]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002800:	4b1d      	ldr	r3, [pc, #116]	@ (8002878 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2232      	movs	r2, #50	@ 0x32
 8002806:	fb02 f303 	mul.w	r3, r2, r3
 800280a:	4a1c      	ldr	r2, [pc, #112]	@ (800287c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800280c:	fba2 2303 	umull	r2, r3, r2, r3
 8002810:	0c9b      	lsrs	r3, r3, #18
 8002812:	3301      	adds	r3, #1
 8002814:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002816:	e002      	b.n	800281e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	3b01      	subs	r3, #1
 800281c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800281e:	4b15      	ldr	r3, [pc, #84]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002826:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800282a:	d102      	bne.n	8002832 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d1f2      	bne.n	8002818 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002832:	4b10      	ldr	r3, [pc, #64]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800283a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800283e:	d112      	bne.n	8002866 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e011      	b.n	8002868 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002844:	4b0b      	ldr	r3, [pc, #44]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002846:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800284a:	4a0a      	ldr	r2, [pc, #40]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800284c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002850:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002854:	e007      	b.n	8002866 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002856:	4b07      	ldr	r3, [pc, #28]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800285e:	4a05      	ldr	r2, [pc, #20]	@ (8002874 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002860:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002864:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002866:	2300      	movs	r3, #0
}
 8002868:	4618      	mov	r0, r3
 800286a:	3714      	adds	r7, #20
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr
 8002874:	40007000 	.word	0x40007000
 8002878:	20000000 	.word	0x20000000
 800287c:	431bde83 	.word	0x431bde83

08002880 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002884:	4b05      	ldr	r3, [pc, #20]	@ (800289c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	4a04      	ldr	r2, [pc, #16]	@ (800289c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800288a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800288e:	6093      	str	r3, [r2, #8]
}
 8002890:	bf00      	nop
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	40007000 	.word	0x40007000

080028a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b088      	sub	sp, #32
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d101      	bne.n	80028b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e2fe      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d075      	beq.n	80029aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028be:	4b97      	ldr	r3, [pc, #604]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f003 030c 	and.w	r3, r3, #12
 80028c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028c8:	4b94      	ldr	r3, [pc, #592]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	f003 0303 	and.w	r3, r3, #3
 80028d0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	2b0c      	cmp	r3, #12
 80028d6:	d102      	bne.n	80028de <HAL_RCC_OscConfig+0x3e>
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	2b03      	cmp	r3, #3
 80028dc:	d002      	beq.n	80028e4 <HAL_RCC_OscConfig+0x44>
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	2b08      	cmp	r3, #8
 80028e2:	d10b      	bne.n	80028fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028e4:	4b8d      	ldr	r3, [pc, #564]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d05b      	beq.n	80029a8 <HAL_RCC_OscConfig+0x108>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d157      	bne.n	80029a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e2d9      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002904:	d106      	bne.n	8002914 <HAL_RCC_OscConfig+0x74>
 8002906:	4b85      	ldr	r3, [pc, #532]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a84      	ldr	r2, [pc, #528]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 800290c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002910:	6013      	str	r3, [r2, #0]
 8002912:	e01d      	b.n	8002950 <HAL_RCC_OscConfig+0xb0>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800291c:	d10c      	bne.n	8002938 <HAL_RCC_OscConfig+0x98>
 800291e:	4b7f      	ldr	r3, [pc, #508]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a7e      	ldr	r2, [pc, #504]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002924:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002928:	6013      	str	r3, [r2, #0]
 800292a:	4b7c      	ldr	r3, [pc, #496]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a7b      	ldr	r2, [pc, #492]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002930:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002934:	6013      	str	r3, [r2, #0]
 8002936:	e00b      	b.n	8002950 <HAL_RCC_OscConfig+0xb0>
 8002938:	4b78      	ldr	r3, [pc, #480]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a77      	ldr	r2, [pc, #476]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 800293e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002942:	6013      	str	r3, [r2, #0]
 8002944:	4b75      	ldr	r3, [pc, #468]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a74      	ldr	r2, [pc, #464]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 800294a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800294e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d013      	beq.n	8002980 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002958:	f7fe fd3e 	bl	80013d8 <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800295e:	e008      	b.n	8002972 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002960:	f7fe fd3a 	bl	80013d8 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b64      	cmp	r3, #100	@ 0x64
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e29e      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002972:	4b6a      	ldr	r3, [pc, #424]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d0f0      	beq.n	8002960 <HAL_RCC_OscConfig+0xc0>
 800297e:	e014      	b.n	80029aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002980:	f7fe fd2a 	bl	80013d8 <HAL_GetTick>
 8002984:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002986:	e008      	b.n	800299a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002988:	f7fe fd26 	bl	80013d8 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b64      	cmp	r3, #100	@ 0x64
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e28a      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800299a:	4b60      	ldr	r3, [pc, #384]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d1f0      	bne.n	8002988 <HAL_RCC_OscConfig+0xe8>
 80029a6:	e000      	b.n	80029aa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d075      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029b6:	4b59      	ldr	r3, [pc, #356]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f003 030c 	and.w	r3, r3, #12
 80029be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029c0:	4b56      	ldr	r3, [pc, #344]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	f003 0303 	and.w	r3, r3, #3
 80029c8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	2b0c      	cmp	r3, #12
 80029ce:	d102      	bne.n	80029d6 <HAL_RCC_OscConfig+0x136>
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d002      	beq.n	80029dc <HAL_RCC_OscConfig+0x13c>
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	2b04      	cmp	r3, #4
 80029da:	d11f      	bne.n	8002a1c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029dc:	4b4f      	ldr	r3, [pc, #316]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d005      	beq.n	80029f4 <HAL_RCC_OscConfig+0x154>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d101      	bne.n	80029f4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e25d      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029f4:	4b49      	ldr	r3, [pc, #292]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	061b      	lsls	r3, r3, #24
 8002a02:	4946      	ldr	r1, [pc, #280]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002a08:	4b45      	ldr	r3, [pc, #276]	@ (8002b20 <HAL_RCC_OscConfig+0x280>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7fe fc97 	bl	8001340 <HAL_InitTick>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d043      	beq.n	8002aa0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e249      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d023      	beq.n	8002a6c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a24:	4b3d      	ldr	r3, [pc, #244]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a3c      	ldr	r2, [pc, #240]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002a2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a30:	f7fe fcd2 	bl	80013d8 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a38:	f7fe fcce 	bl	80013d8 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e232      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a4a:	4b34      	ldr	r3, [pc, #208]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d0f0      	beq.n	8002a38 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a56:	4b31      	ldr	r3, [pc, #196]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	061b      	lsls	r3, r3, #24
 8002a64:	492d      	ldr	r1, [pc, #180]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002a66:	4313      	orrs	r3, r2
 8002a68:	604b      	str	r3, [r1, #4]
 8002a6a:	e01a      	b.n	8002aa2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a6c:	4b2b      	ldr	r3, [pc, #172]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a2a      	ldr	r2, [pc, #168]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002a72:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a78:	f7fe fcae 	bl	80013d8 <HAL_GetTick>
 8002a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a7e:	e008      	b.n	8002a92 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a80:	f7fe fcaa 	bl	80013d8 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e20e      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a92:	4b22      	ldr	r3, [pc, #136]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d1f0      	bne.n	8002a80 <HAL_RCC_OscConfig+0x1e0>
 8002a9e:	e000      	b.n	8002aa2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002aa0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0308 	and.w	r3, r3, #8
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d041      	beq.n	8002b32 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	695b      	ldr	r3, [r3, #20]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d01c      	beq.n	8002af0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ab6:	4b19      	ldr	r3, [pc, #100]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002ab8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002abc:	4a17      	ldr	r2, [pc, #92]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002abe:	f043 0301 	orr.w	r3, r3, #1
 8002ac2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac6:	f7fe fc87 	bl	80013d8 <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ace:	f7fe fc83 	bl	80013d8 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e1e7      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ae0:	4b0e      	ldr	r3, [pc, #56]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002ae2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d0ef      	beq.n	8002ace <HAL_RCC_OscConfig+0x22e>
 8002aee:	e020      	b.n	8002b32 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002af0:	4b0a      	ldr	r3, [pc, #40]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002af2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002af6:	4a09      	ldr	r2, [pc, #36]	@ (8002b1c <HAL_RCC_OscConfig+0x27c>)
 8002af8:	f023 0301 	bic.w	r3, r3, #1
 8002afc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b00:	f7fe fc6a 	bl	80013d8 <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b06:	e00d      	b.n	8002b24 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b08:	f7fe fc66 	bl	80013d8 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d906      	bls.n	8002b24 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e1ca      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
 8002b1a:	bf00      	nop
 8002b1c:	40021000 	.word	0x40021000
 8002b20:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b24:	4b8c      	ldr	r3, [pc, #560]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002b26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1ea      	bne.n	8002b08 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0304 	and.w	r3, r3, #4
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f000 80a6 	beq.w	8002c8c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b40:	2300      	movs	r3, #0
 8002b42:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b44:	4b84      	ldr	r3, [pc, #528]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d101      	bne.n	8002b54 <HAL_RCC_OscConfig+0x2b4>
 8002b50:	2301      	movs	r3, #1
 8002b52:	e000      	b.n	8002b56 <HAL_RCC_OscConfig+0x2b6>
 8002b54:	2300      	movs	r3, #0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00d      	beq.n	8002b76 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b5a:	4b7f      	ldr	r3, [pc, #508]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b5e:	4a7e      	ldr	r2, [pc, #504]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002b60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b64:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b66:	4b7c      	ldr	r3, [pc, #496]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b6e:	60fb      	str	r3, [r7, #12]
 8002b70:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002b72:	2301      	movs	r3, #1
 8002b74:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b76:	4b79      	ldr	r3, [pc, #484]	@ (8002d5c <HAL_RCC_OscConfig+0x4bc>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d118      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b82:	4b76      	ldr	r3, [pc, #472]	@ (8002d5c <HAL_RCC_OscConfig+0x4bc>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a75      	ldr	r2, [pc, #468]	@ (8002d5c <HAL_RCC_OscConfig+0x4bc>)
 8002b88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b8e:	f7fe fc23 	bl	80013d8 <HAL_GetTick>
 8002b92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b94:	e008      	b.n	8002ba8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b96:	f7fe fc1f 	bl	80013d8 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d901      	bls.n	8002ba8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e183      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ba8:	4b6c      	ldr	r3, [pc, #432]	@ (8002d5c <HAL_RCC_OscConfig+0x4bc>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d0f0      	beq.n	8002b96 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d108      	bne.n	8002bce <HAL_RCC_OscConfig+0x32e>
 8002bbc:	4b66      	ldr	r3, [pc, #408]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bc2:	4a65      	ldr	r2, [pc, #404]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002bc4:	f043 0301 	orr.w	r3, r3, #1
 8002bc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bcc:	e024      	b.n	8002c18 <HAL_RCC_OscConfig+0x378>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	2b05      	cmp	r3, #5
 8002bd4:	d110      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x358>
 8002bd6:	4b60      	ldr	r3, [pc, #384]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bdc:	4a5e      	ldr	r2, [pc, #376]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002bde:	f043 0304 	orr.w	r3, r3, #4
 8002be2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002be6:	4b5c      	ldr	r3, [pc, #368]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bec:	4a5a      	ldr	r2, [pc, #360]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002bee:	f043 0301 	orr.w	r3, r3, #1
 8002bf2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bf6:	e00f      	b.n	8002c18 <HAL_RCC_OscConfig+0x378>
 8002bf8:	4b57      	ldr	r3, [pc, #348]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bfe:	4a56      	ldr	r2, [pc, #344]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002c00:	f023 0301 	bic.w	r3, r3, #1
 8002c04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c08:	4b53      	ldr	r3, [pc, #332]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c0e:	4a52      	ldr	r2, [pc, #328]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002c10:	f023 0304 	bic.w	r3, r3, #4
 8002c14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d016      	beq.n	8002c4e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c20:	f7fe fbda 	bl	80013d8 <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c26:	e00a      	b.n	8002c3e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c28:	f7fe fbd6 	bl	80013d8 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d901      	bls.n	8002c3e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e138      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c3e:	4b46      	ldr	r3, [pc, #280]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c44:	f003 0302 	and.w	r3, r3, #2
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d0ed      	beq.n	8002c28 <HAL_RCC_OscConfig+0x388>
 8002c4c:	e015      	b.n	8002c7a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c4e:	f7fe fbc3 	bl	80013d8 <HAL_GetTick>
 8002c52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c54:	e00a      	b.n	8002c6c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c56:	f7fe fbbf 	bl	80013d8 <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d901      	bls.n	8002c6c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e121      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c6c:	4b3a      	ldr	r3, [pc, #232]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d1ed      	bne.n	8002c56 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c7a:	7ffb      	ldrb	r3, [r7, #31]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d105      	bne.n	8002c8c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c80:	4b35      	ldr	r3, [pc, #212]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c84:	4a34      	ldr	r2, [pc, #208]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002c86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c8a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0320 	and.w	r3, r3, #32
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d03c      	beq.n	8002d12 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	699b      	ldr	r3, [r3, #24]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d01c      	beq.n	8002cda <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ca0:	4b2d      	ldr	r3, [pc, #180]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002ca2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ca6:	4a2c      	ldr	r2, [pc, #176]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002ca8:	f043 0301 	orr.w	r3, r3, #1
 8002cac:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cb0:	f7fe fb92 	bl	80013d8 <HAL_GetTick>
 8002cb4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002cb6:	e008      	b.n	8002cca <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cb8:	f7fe fb8e 	bl	80013d8 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e0f2      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002cca:	4b23      	ldr	r3, [pc, #140]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002ccc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002cd0:	f003 0302 	and.w	r3, r3, #2
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d0ef      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x418>
 8002cd8:	e01b      	b.n	8002d12 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002cda:	4b1f      	ldr	r3, [pc, #124]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002cdc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ce0:	4a1d      	ldr	r2, [pc, #116]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002ce2:	f023 0301 	bic.w	r3, r3, #1
 8002ce6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cea:	f7fe fb75 	bl	80013d8 <HAL_GetTick>
 8002cee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002cf0:	e008      	b.n	8002d04 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cf2:	f7fe fb71 	bl	80013d8 <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d901      	bls.n	8002d04 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	e0d5      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d04:	4b14      	ldr	r3, [pc, #80]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002d06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d1ef      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	69db      	ldr	r3, [r3, #28]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	f000 80c9 	beq.w	8002eae <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d1c:	4b0e      	ldr	r3, [pc, #56]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f003 030c 	and.w	r3, r3, #12
 8002d24:	2b0c      	cmp	r3, #12
 8002d26:	f000 8083 	beq.w	8002e30 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	69db      	ldr	r3, [r3, #28]
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d15e      	bne.n	8002df0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d32:	4b09      	ldr	r3, [pc, #36]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a08      	ldr	r2, [pc, #32]	@ (8002d58 <HAL_RCC_OscConfig+0x4b8>)
 8002d38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d3e:	f7fe fb4b 	bl	80013d8 <HAL_GetTick>
 8002d42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d44:	e00c      	b.n	8002d60 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d46:	f7fe fb47 	bl	80013d8 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d905      	bls.n	8002d60 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e0ab      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d60:	4b55      	ldr	r3, [pc, #340]	@ (8002eb8 <HAL_RCC_OscConfig+0x618>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d1ec      	bne.n	8002d46 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d6c:	4b52      	ldr	r3, [pc, #328]	@ (8002eb8 <HAL_RCC_OscConfig+0x618>)
 8002d6e:	68da      	ldr	r2, [r3, #12]
 8002d70:	4b52      	ldr	r3, [pc, #328]	@ (8002ebc <HAL_RCC_OscConfig+0x61c>)
 8002d72:	4013      	ands	r3, r2
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	6a11      	ldr	r1, [r2, #32]
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002d7c:	3a01      	subs	r2, #1
 8002d7e:	0112      	lsls	r2, r2, #4
 8002d80:	4311      	orrs	r1, r2
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002d86:	0212      	lsls	r2, r2, #8
 8002d88:	4311      	orrs	r1, r2
 8002d8a:	687a      	ldr	r2, [r7, #4]
 8002d8c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002d8e:	0852      	lsrs	r2, r2, #1
 8002d90:	3a01      	subs	r2, #1
 8002d92:	0552      	lsls	r2, r2, #21
 8002d94:	4311      	orrs	r1, r2
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002d9a:	0852      	lsrs	r2, r2, #1
 8002d9c:	3a01      	subs	r2, #1
 8002d9e:	0652      	lsls	r2, r2, #25
 8002da0:	4311      	orrs	r1, r2
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002da6:	06d2      	lsls	r2, r2, #27
 8002da8:	430a      	orrs	r2, r1
 8002daa:	4943      	ldr	r1, [pc, #268]	@ (8002eb8 <HAL_RCC_OscConfig+0x618>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002db0:	4b41      	ldr	r3, [pc, #260]	@ (8002eb8 <HAL_RCC_OscConfig+0x618>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a40      	ldr	r2, [pc, #256]	@ (8002eb8 <HAL_RCC_OscConfig+0x618>)
 8002db6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dba:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002dbc:	4b3e      	ldr	r3, [pc, #248]	@ (8002eb8 <HAL_RCC_OscConfig+0x618>)
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	4a3d      	ldr	r2, [pc, #244]	@ (8002eb8 <HAL_RCC_OscConfig+0x618>)
 8002dc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dc6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc8:	f7fe fb06 	bl	80013d8 <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dce:	e008      	b.n	8002de2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dd0:	f7fe fb02 	bl	80013d8 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e066      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002de2:	4b35      	ldr	r3, [pc, #212]	@ (8002eb8 <HAL_RCC_OscConfig+0x618>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d0f0      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x530>
 8002dee:	e05e      	b.n	8002eae <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002df0:	4b31      	ldr	r3, [pc, #196]	@ (8002eb8 <HAL_RCC_OscConfig+0x618>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a30      	ldr	r2, [pc, #192]	@ (8002eb8 <HAL_RCC_OscConfig+0x618>)
 8002df6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dfc:	f7fe faec 	bl	80013d8 <HAL_GetTick>
 8002e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e02:	e008      	b.n	8002e16 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e04:	f7fe fae8 	bl	80013d8 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d901      	bls.n	8002e16 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e04c      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e16:	4b28      	ldr	r3, [pc, #160]	@ (8002eb8 <HAL_RCC_OscConfig+0x618>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1f0      	bne.n	8002e04 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002e22:	4b25      	ldr	r3, [pc, #148]	@ (8002eb8 <HAL_RCC_OscConfig+0x618>)
 8002e24:	68da      	ldr	r2, [r3, #12]
 8002e26:	4924      	ldr	r1, [pc, #144]	@ (8002eb8 <HAL_RCC_OscConfig+0x618>)
 8002e28:	4b25      	ldr	r3, [pc, #148]	@ (8002ec0 <HAL_RCC_OscConfig+0x620>)
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	60cb      	str	r3, [r1, #12]
 8002e2e:	e03e      	b.n	8002eae <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	69db      	ldr	r3, [r3, #28]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d101      	bne.n	8002e3c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e039      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002e3c:	4b1e      	ldr	r3, [pc, #120]	@ (8002eb8 <HAL_RCC_OscConfig+0x618>)
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	f003 0203 	and.w	r2, r3, #3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6a1b      	ldr	r3, [r3, #32]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d12c      	bne.n	8002eaa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d123      	bne.n	8002eaa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e6c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d11b      	bne.n	8002eaa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e7c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d113      	bne.n	8002eaa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e8c:	085b      	lsrs	r3, r3, #1
 8002e8e:	3b01      	subs	r3, #1
 8002e90:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d109      	bne.n	8002eaa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ea0:	085b      	lsrs	r3, r3, #1
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d001      	beq.n	8002eae <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e000      	b.n	8002eb0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3720      	adds	r7, #32
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	019f800c 	.word	0x019f800c
 8002ec0:	feeefffc 	.word	0xfeeefffc

08002ec4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d101      	bne.n	8002edc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e11e      	b.n	800311a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002edc:	4b91      	ldr	r3, [pc, #580]	@ (8003124 <HAL_RCC_ClockConfig+0x260>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 030f 	and.w	r3, r3, #15
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d910      	bls.n	8002f0c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eea:	4b8e      	ldr	r3, [pc, #568]	@ (8003124 <HAL_RCC_ClockConfig+0x260>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f023 020f 	bic.w	r2, r3, #15
 8002ef2:	498c      	ldr	r1, [pc, #560]	@ (8003124 <HAL_RCC_ClockConfig+0x260>)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002efa:	4b8a      	ldr	r3, [pc, #552]	@ (8003124 <HAL_RCC_ClockConfig+0x260>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 030f 	and.w	r3, r3, #15
 8002f02:	683a      	ldr	r2, [r7, #0]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d001      	beq.n	8002f0c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e106      	b.n	800311a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d073      	beq.n	8003000 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	2b03      	cmp	r3, #3
 8002f1e:	d129      	bne.n	8002f74 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f20:	4b81      	ldr	r3, [pc, #516]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d101      	bne.n	8002f30 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e0f4      	b.n	800311a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002f30:	f000 f99e 	bl	8003270 <RCC_GetSysClockFreqFromPLLSource>
 8002f34:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	4a7c      	ldr	r2, [pc, #496]	@ (800312c <HAL_RCC_ClockConfig+0x268>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d93f      	bls.n	8002fbe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002f3e:	4b7a      	ldr	r3, [pc, #488]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d009      	beq.n	8002f5e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d033      	beq.n	8002fbe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d12f      	bne.n	8002fbe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002f5e:	4b72      	ldr	r3, [pc, #456]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f66:	4a70      	ldr	r2, [pc, #448]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 8002f68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f6c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002f6e:	2380      	movs	r3, #128	@ 0x80
 8002f70:	617b      	str	r3, [r7, #20]
 8002f72:	e024      	b.n	8002fbe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d107      	bne.n	8002f8c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f7c:	4b6a      	ldr	r3, [pc, #424]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d109      	bne.n	8002f9c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e0c6      	b.n	800311a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f8c:	4b66      	ldr	r3, [pc, #408]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e0be      	b.n	800311a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002f9c:	f000 f8ce 	bl	800313c <HAL_RCC_GetSysClockFreq>
 8002fa0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	4a61      	ldr	r2, [pc, #388]	@ (800312c <HAL_RCC_ClockConfig+0x268>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d909      	bls.n	8002fbe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002faa:	4b5f      	ldr	r3, [pc, #380]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002fb2:	4a5d      	ldr	r2, [pc, #372]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 8002fb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fb8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002fba:	2380      	movs	r3, #128	@ 0x80
 8002fbc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fbe:	4b5a      	ldr	r3, [pc, #360]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f023 0203 	bic.w	r2, r3, #3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	4957      	ldr	r1, [pc, #348]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fd0:	f7fe fa02 	bl	80013d8 <HAL_GetTick>
 8002fd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd6:	e00a      	b.n	8002fee <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd8:	f7fe f9fe 	bl	80013d8 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e095      	b.n	800311a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fee:	4b4e      	ldr	r3, [pc, #312]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f003 020c 	and.w	r2, r3, #12
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d1eb      	bne.n	8002fd8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0302 	and.w	r3, r3, #2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d023      	beq.n	8003054 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0304 	and.w	r3, r3, #4
 8003014:	2b00      	cmp	r3, #0
 8003016:	d005      	beq.n	8003024 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003018:	4b43      	ldr	r3, [pc, #268]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	4a42      	ldr	r2, [pc, #264]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 800301e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003022:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 0308 	and.w	r3, r3, #8
 800302c:	2b00      	cmp	r3, #0
 800302e:	d007      	beq.n	8003040 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003030:	4b3d      	ldr	r3, [pc, #244]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003038:	4a3b      	ldr	r2, [pc, #236]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 800303a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800303e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003040:	4b39      	ldr	r3, [pc, #228]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	4936      	ldr	r1, [pc, #216]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 800304e:	4313      	orrs	r3, r2
 8003050:	608b      	str	r3, [r1, #8]
 8003052:	e008      	b.n	8003066 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	2b80      	cmp	r3, #128	@ 0x80
 8003058:	d105      	bne.n	8003066 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800305a:	4b33      	ldr	r3, [pc, #204]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	4a32      	ldr	r2, [pc, #200]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 8003060:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003064:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003066:	4b2f      	ldr	r3, [pc, #188]	@ (8003124 <HAL_RCC_ClockConfig+0x260>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 030f 	and.w	r3, r3, #15
 800306e:	683a      	ldr	r2, [r7, #0]
 8003070:	429a      	cmp	r2, r3
 8003072:	d21d      	bcs.n	80030b0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003074:	4b2b      	ldr	r3, [pc, #172]	@ (8003124 <HAL_RCC_ClockConfig+0x260>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f023 020f 	bic.w	r2, r3, #15
 800307c:	4929      	ldr	r1, [pc, #164]	@ (8003124 <HAL_RCC_ClockConfig+0x260>)
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	4313      	orrs	r3, r2
 8003082:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003084:	f7fe f9a8 	bl	80013d8 <HAL_GetTick>
 8003088:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800308a:	e00a      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800308c:	f7fe f9a4 	bl	80013d8 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	f241 3288 	movw	r2, #5000	@ 0x1388
 800309a:	4293      	cmp	r3, r2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e03b      	b.n	800311a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030a2:	4b20      	ldr	r3, [pc, #128]	@ (8003124 <HAL_RCC_ClockConfig+0x260>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 030f 	and.w	r3, r3, #15
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d1ed      	bne.n	800308c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0304 	and.w	r3, r3, #4
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d008      	beq.n	80030ce <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	4917      	ldr	r1, [pc, #92]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0308 	and.w	r3, r3, #8
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d009      	beq.n	80030ee <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030da:	4b13      	ldr	r3, [pc, #76]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	00db      	lsls	r3, r3, #3
 80030e8:	490f      	ldr	r1, [pc, #60]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030ee:	f000 f825 	bl	800313c <HAL_RCC_GetSysClockFreq>
 80030f2:	4602      	mov	r2, r0
 80030f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003128 <HAL_RCC_ClockConfig+0x264>)
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	091b      	lsrs	r3, r3, #4
 80030fa:	f003 030f 	and.w	r3, r3, #15
 80030fe:	490c      	ldr	r1, [pc, #48]	@ (8003130 <HAL_RCC_ClockConfig+0x26c>)
 8003100:	5ccb      	ldrb	r3, [r1, r3]
 8003102:	f003 031f 	and.w	r3, r3, #31
 8003106:	fa22 f303 	lsr.w	r3, r2, r3
 800310a:	4a0a      	ldr	r2, [pc, #40]	@ (8003134 <HAL_RCC_ClockConfig+0x270>)
 800310c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800310e:	4b0a      	ldr	r3, [pc, #40]	@ (8003138 <HAL_RCC_ClockConfig+0x274>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4618      	mov	r0, r3
 8003114:	f7fe f914 	bl	8001340 <HAL_InitTick>
 8003118:	4603      	mov	r3, r0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3718      	adds	r7, #24
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	40022000 	.word	0x40022000
 8003128:	40021000 	.word	0x40021000
 800312c:	04c4b400 	.word	0x04c4b400
 8003130:	080064b8 	.word	0x080064b8
 8003134:	20000000 	.word	0x20000000
 8003138:	20000004 	.word	0x20000004

0800313c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800313c:	b480      	push	{r7}
 800313e:	b087      	sub	sp, #28
 8003140:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003142:	4b2c      	ldr	r3, [pc, #176]	@ (80031f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f003 030c 	and.w	r3, r3, #12
 800314a:	2b04      	cmp	r3, #4
 800314c:	d102      	bne.n	8003154 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800314e:	4b2a      	ldr	r3, [pc, #168]	@ (80031f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003150:	613b      	str	r3, [r7, #16]
 8003152:	e047      	b.n	80031e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003154:	4b27      	ldr	r3, [pc, #156]	@ (80031f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 030c 	and.w	r3, r3, #12
 800315c:	2b08      	cmp	r3, #8
 800315e:	d102      	bne.n	8003166 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003160:	4b26      	ldr	r3, [pc, #152]	@ (80031fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003162:	613b      	str	r3, [r7, #16]
 8003164:	e03e      	b.n	80031e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003166:	4b23      	ldr	r3, [pc, #140]	@ (80031f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f003 030c 	and.w	r3, r3, #12
 800316e:	2b0c      	cmp	r3, #12
 8003170:	d136      	bne.n	80031e0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003172:	4b20      	ldr	r3, [pc, #128]	@ (80031f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	f003 0303 	and.w	r3, r3, #3
 800317a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800317c:	4b1d      	ldr	r3, [pc, #116]	@ (80031f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	091b      	lsrs	r3, r3, #4
 8003182:	f003 030f 	and.w	r3, r3, #15
 8003186:	3301      	adds	r3, #1
 8003188:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2b03      	cmp	r3, #3
 800318e:	d10c      	bne.n	80031aa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003190:	4a1a      	ldr	r2, [pc, #104]	@ (80031fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	fbb2 f3f3 	udiv	r3, r2, r3
 8003198:	4a16      	ldr	r2, [pc, #88]	@ (80031f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800319a:	68d2      	ldr	r2, [r2, #12]
 800319c:	0a12      	lsrs	r2, r2, #8
 800319e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80031a2:	fb02 f303 	mul.w	r3, r2, r3
 80031a6:	617b      	str	r3, [r7, #20]
      break;
 80031a8:	e00c      	b.n	80031c4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80031aa:	4a13      	ldr	r2, [pc, #76]	@ (80031f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b2:	4a10      	ldr	r2, [pc, #64]	@ (80031f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031b4:	68d2      	ldr	r2, [r2, #12]
 80031b6:	0a12      	lsrs	r2, r2, #8
 80031b8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80031bc:	fb02 f303 	mul.w	r3, r2, r3
 80031c0:	617b      	str	r3, [r7, #20]
      break;
 80031c2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031c4:	4b0b      	ldr	r3, [pc, #44]	@ (80031f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	0e5b      	lsrs	r3, r3, #25
 80031ca:	f003 0303 	and.w	r3, r3, #3
 80031ce:	3301      	adds	r3, #1
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80031dc:	613b      	str	r3, [r7, #16]
 80031de:	e001      	b.n	80031e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80031e0:	2300      	movs	r3, #0
 80031e2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80031e4:	693b      	ldr	r3, [r7, #16]
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	371c      	adds	r7, #28
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	40021000 	.word	0x40021000
 80031f8:	00f42400 	.word	0x00f42400
 80031fc:	007a1200 	.word	0x007a1200

08003200 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003204:	4b03      	ldr	r3, [pc, #12]	@ (8003214 <HAL_RCC_GetHCLKFreq+0x14>)
 8003206:	681b      	ldr	r3, [r3, #0]
}
 8003208:	4618      	mov	r0, r3
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	20000000 	.word	0x20000000

08003218 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800321c:	f7ff fff0 	bl	8003200 <HAL_RCC_GetHCLKFreq>
 8003220:	4602      	mov	r2, r0
 8003222:	4b06      	ldr	r3, [pc, #24]	@ (800323c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	0a1b      	lsrs	r3, r3, #8
 8003228:	f003 0307 	and.w	r3, r3, #7
 800322c:	4904      	ldr	r1, [pc, #16]	@ (8003240 <HAL_RCC_GetPCLK1Freq+0x28>)
 800322e:	5ccb      	ldrb	r3, [r1, r3]
 8003230:	f003 031f 	and.w	r3, r3, #31
 8003234:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003238:	4618      	mov	r0, r3
 800323a:	bd80      	pop	{r7, pc}
 800323c:	40021000 	.word	0x40021000
 8003240:	080064c8 	.word	0x080064c8

08003244 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003248:	f7ff ffda 	bl	8003200 <HAL_RCC_GetHCLKFreq>
 800324c:	4602      	mov	r2, r0
 800324e:	4b06      	ldr	r3, [pc, #24]	@ (8003268 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	0adb      	lsrs	r3, r3, #11
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	4904      	ldr	r1, [pc, #16]	@ (800326c <HAL_RCC_GetPCLK2Freq+0x28>)
 800325a:	5ccb      	ldrb	r3, [r1, r3]
 800325c:	f003 031f 	and.w	r3, r3, #31
 8003260:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003264:	4618      	mov	r0, r3
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40021000 	.word	0x40021000
 800326c:	080064c8 	.word	0x080064c8

08003270 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003270:	b480      	push	{r7}
 8003272:	b087      	sub	sp, #28
 8003274:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003276:	4b1e      	ldr	r3, [pc, #120]	@ (80032f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	f003 0303 	and.w	r3, r3, #3
 800327e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003280:	4b1b      	ldr	r3, [pc, #108]	@ (80032f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	091b      	lsrs	r3, r3, #4
 8003286:	f003 030f 	and.w	r3, r3, #15
 800328a:	3301      	adds	r3, #1
 800328c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	2b03      	cmp	r3, #3
 8003292:	d10c      	bne.n	80032ae <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003294:	4a17      	ldr	r2, [pc, #92]	@ (80032f4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	fbb2 f3f3 	udiv	r3, r2, r3
 800329c:	4a14      	ldr	r2, [pc, #80]	@ (80032f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800329e:	68d2      	ldr	r2, [r2, #12]
 80032a0:	0a12      	lsrs	r2, r2, #8
 80032a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80032a6:	fb02 f303 	mul.w	r3, r2, r3
 80032aa:	617b      	str	r3, [r7, #20]
    break;
 80032ac:	e00c      	b.n	80032c8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80032ae:	4a12      	ldr	r2, [pc, #72]	@ (80032f8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b6:	4a0e      	ldr	r2, [pc, #56]	@ (80032f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80032b8:	68d2      	ldr	r2, [r2, #12]
 80032ba:	0a12      	lsrs	r2, r2, #8
 80032bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80032c0:	fb02 f303 	mul.w	r3, r2, r3
 80032c4:	617b      	str	r3, [r7, #20]
    break;
 80032c6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032c8:	4b09      	ldr	r3, [pc, #36]	@ (80032f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	0e5b      	lsrs	r3, r3, #25
 80032ce:	f003 0303 	and.w	r3, r3, #3
 80032d2:	3301      	adds	r3, #1
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80032d8:	697a      	ldr	r2, [r7, #20]
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80032e2:	687b      	ldr	r3, [r7, #4]
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	371c      	adds	r7, #28
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr
 80032f0:	40021000 	.word	0x40021000
 80032f4:	007a1200 	.word	0x007a1200
 80032f8:	00f42400 	.word	0x00f42400

080032fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003304:	2300      	movs	r3, #0
 8003306:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003308:	2300      	movs	r3, #0
 800330a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003314:	2b00      	cmp	r3, #0
 8003316:	f000 8098 	beq.w	800344a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800331a:	2300      	movs	r3, #0
 800331c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800331e:	4b43      	ldr	r3, [pc, #268]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003322:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d10d      	bne.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800332a:	4b40      	ldr	r3, [pc, #256]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800332c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800332e:	4a3f      	ldr	r2, [pc, #252]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003334:	6593      	str	r3, [r2, #88]	@ 0x58
 8003336:	4b3d      	ldr	r3, [pc, #244]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800333a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800333e:	60bb      	str	r3, [r7, #8]
 8003340:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003342:	2301      	movs	r3, #1
 8003344:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003346:	4b3a      	ldr	r3, [pc, #232]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a39      	ldr	r2, [pc, #228]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800334c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003350:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003352:	f7fe f841 	bl	80013d8 <HAL_GetTick>
 8003356:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003358:	e009      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800335a:	f7fe f83d 	bl	80013d8 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	2b02      	cmp	r3, #2
 8003366:	d902      	bls.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	74fb      	strb	r3, [r7, #19]
        break;
 800336c:	e005      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800336e:	4b30      	ldr	r3, [pc, #192]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003376:	2b00      	cmp	r3, #0
 8003378:	d0ef      	beq.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800337a:	7cfb      	ldrb	r3, [r7, #19]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d159      	bne.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003380:	4b2a      	ldr	r3, [pc, #168]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003386:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800338a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d01e      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003396:	697a      	ldr	r2, [r7, #20]
 8003398:	429a      	cmp	r2, r3
 800339a:	d019      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800339c:	4b23      	ldr	r3, [pc, #140]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800339e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033a6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033a8:	4b20      	ldr	r3, [pc, #128]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ae:	4a1f      	ldr	r2, [pc, #124]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033b8:	4b1c      	ldr	r3, [pc, #112]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033be:	4a1b      	ldr	r2, [pc, #108]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033c8:	4a18      	ldr	r2, [pc, #96]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d016      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033da:	f7fd fffd 	bl	80013d8 <HAL_GetTick>
 80033de:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033e0:	e00b      	b.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033e2:	f7fd fff9 	bl	80013d8 <HAL_GetTick>
 80033e6:	4602      	mov	r2, r0
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d902      	bls.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80033f4:	2303      	movs	r3, #3
 80033f6:	74fb      	strb	r3, [r7, #19]
            break;
 80033f8:	e006      	b.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033fa:	4b0c      	ldr	r3, [pc, #48]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003400:	f003 0302 	and.w	r3, r3, #2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d0ec      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003408:	7cfb      	ldrb	r3, [r7, #19]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10b      	bne.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800340e:	4b07      	ldr	r3, [pc, #28]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003410:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003414:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800341c:	4903      	ldr	r1, [pc, #12]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800341e:	4313      	orrs	r3, r2
 8003420:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003424:	e008      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003426:	7cfb      	ldrb	r3, [r7, #19]
 8003428:	74bb      	strb	r3, [r7, #18]
 800342a:	e005      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800342c:	40021000 	.word	0x40021000
 8003430:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003434:	7cfb      	ldrb	r3, [r7, #19]
 8003436:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003438:	7c7b      	ldrb	r3, [r7, #17]
 800343a:	2b01      	cmp	r3, #1
 800343c:	d105      	bne.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800343e:	4ba7      	ldr	r3, [pc, #668]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003442:	4aa6      	ldr	r2, [pc, #664]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003444:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003448:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0301 	and.w	r3, r3, #1
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00a      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003456:	4ba1      	ldr	r3, [pc, #644]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800345c:	f023 0203 	bic.w	r2, r3, #3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	499d      	ldr	r1, [pc, #628]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003466:	4313      	orrs	r3, r2
 8003468:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0302 	and.w	r3, r3, #2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d00a      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003478:	4b98      	ldr	r3, [pc, #608]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800347a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800347e:	f023 020c 	bic.w	r2, r3, #12
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	4995      	ldr	r1, [pc, #596]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003488:	4313      	orrs	r3, r2
 800348a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0304 	and.w	r3, r3, #4
 8003496:	2b00      	cmp	r3, #0
 8003498:	d00a      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800349a:	4b90      	ldr	r3, [pc, #576]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800349c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034a0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	498c      	ldr	r1, [pc, #560]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034aa:	4313      	orrs	r3, r2
 80034ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0308 	and.w	r3, r3, #8
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d00a      	beq.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80034bc:	4b87      	ldr	r3, [pc, #540]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	4984      	ldr	r1, [pc, #528]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0310 	and.w	r3, r3, #16
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00a      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034de:	4b7f      	ldr	r3, [pc, #508]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	695b      	ldr	r3, [r3, #20]
 80034ec:	497b      	ldr	r1, [pc, #492]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0320 	and.w	r3, r3, #32
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00a      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003500:	4b76      	ldr	r3, [pc, #472]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003506:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	4973      	ldr	r1, [pc, #460]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003510:	4313      	orrs	r3, r2
 8003512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00a      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003522:	4b6e      	ldr	r3, [pc, #440]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003528:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	69db      	ldr	r3, [r3, #28]
 8003530:	496a      	ldr	r1, [pc, #424]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003532:	4313      	orrs	r3, r2
 8003534:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00a      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003544:	4b65      	ldr	r3, [pc, #404]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800354a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	4962      	ldr	r1, [pc, #392]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003554:	4313      	orrs	r3, r2
 8003556:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00a      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003566:	4b5d      	ldr	r3, [pc, #372]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003568:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800356c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003574:	4959      	ldr	r1, [pc, #356]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003576:	4313      	orrs	r3, r2
 8003578:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d00a      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003588:	4b54      	ldr	r3, [pc, #336]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800358a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800358e:	f023 0203 	bic.w	r2, r3, #3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003596:	4951      	ldr	r1, [pc, #324]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003598:	4313      	orrs	r3, r2
 800359a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00a      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035aa:	4b4c      	ldr	r3, [pc, #304]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b8:	4948      	ldr	r1, [pc, #288]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d015      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035cc:	4b43      	ldr	r3, [pc, #268]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035da:	4940      	ldr	r1, [pc, #256]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035dc:	4313      	orrs	r3, r2
 80035de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035ea:	d105      	bne.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035ec:	4b3b      	ldr	r3, [pc, #236]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	4a3a      	ldr	r2, [pc, #232]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035f6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003600:	2b00      	cmp	r3, #0
 8003602:	d015      	beq.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003604:	4b35      	ldr	r3, [pc, #212]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800360a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003612:	4932      	ldr	r1, [pc, #200]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003614:	4313      	orrs	r3, r2
 8003616:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800361e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003622:	d105      	bne.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003624:	4b2d      	ldr	r3, [pc, #180]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	4a2c      	ldr	r2, [pc, #176]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800362a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800362e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003638:	2b00      	cmp	r3, #0
 800363a:	d015      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800363c:	4b27      	ldr	r3, [pc, #156]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800363e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003642:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800364a:	4924      	ldr	r1, [pc, #144]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800364c:	4313      	orrs	r3, r2
 800364e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003656:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800365a:	d105      	bne.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800365c:	4b1f      	ldr	r3, [pc, #124]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	4a1e      	ldr	r2, [pc, #120]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003662:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003666:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d015      	beq.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003674:	4b19      	ldr	r3, [pc, #100]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800367a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003682:	4916      	ldr	r1, [pc, #88]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003684:	4313      	orrs	r3, r2
 8003686:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800368e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003692:	d105      	bne.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003694:	4b11      	ldr	r3, [pc, #68]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	4a10      	ldr	r2, [pc, #64]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800369a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800369e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d019      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80036ac:	4b0b      	ldr	r3, [pc, #44]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ba:	4908      	ldr	r1, [pc, #32]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036ca:	d109      	bne.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036cc:	4b03      	ldr	r3, [pc, #12]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	4a02      	ldr	r2, [pc, #8]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036d6:	60d3      	str	r3, [r2, #12]
 80036d8:	e002      	b.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80036da:	bf00      	nop
 80036dc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d015      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80036ec:	4b29      	ldr	r3, [pc, #164]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80036ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036fa:	4926      	ldr	r1, [pc, #152]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003706:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800370a:	d105      	bne.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800370c:	4b21      	ldr	r3, [pc, #132]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	4a20      	ldr	r2, [pc, #128]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003712:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003716:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d015      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003724:	4b1b      	ldr	r3, [pc, #108]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800372a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003732:	4918      	ldr	r1, [pc, #96]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003734:	4313      	orrs	r3, r2
 8003736:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800373e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003742:	d105      	bne.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003744:	4b13      	ldr	r3, [pc, #76]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	4a12      	ldr	r2, [pc, #72]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800374a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800374e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d015      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800375c:	4b0d      	ldr	r3, [pc, #52]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800375e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003762:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800376a:	490a      	ldr	r1, [pc, #40]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800376c:	4313      	orrs	r3, r2
 800376e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003776:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800377a:	d105      	bne.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800377c:	4b05      	ldr	r3, [pc, #20]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	4a04      	ldr	r2, [pc, #16]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003782:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003786:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003788:	7cbb      	ldrb	r3, [r7, #18]
}
 800378a:	4618      	mov	r0, r3
 800378c:	3718      	adds	r7, #24
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	40021000 	.word	0x40021000

08003798 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e042      	b.n	8003830 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d106      	bne.n	80037c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f7fd fcad 	bl	800111c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2224      	movs	r2, #36	@ 0x24
 80037c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f022 0201 	bic.w	r2, r2, #1
 80037d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d002      	beq.n	80037e8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 fbb2 	bl	8003f4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f000 f8b3 	bl	8003954 <UART_SetConfig>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d101      	bne.n	80037f8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e01b      	b.n	8003830 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685a      	ldr	r2, [r3, #4]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003806:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	689a      	ldr	r2, [r3, #8]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003816:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 0201 	orr.w	r2, r2, #1
 8003826:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f000 fc31 	bl	8004090 <UART_CheckIdleState>
 800382e:	4603      	mov	r3, r0
}
 8003830:	4618      	mov	r0, r3
 8003832:	3708      	adds	r7, #8
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b08a      	sub	sp, #40	@ 0x28
 800383c:	af02      	add	r7, sp, #8
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	603b      	str	r3, [r7, #0]
 8003844:	4613      	mov	r3, r2
 8003846:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800384e:	2b20      	cmp	r3, #32
 8003850:	d17b      	bne.n	800394a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d002      	beq.n	800385e <HAL_UART_Transmit+0x26>
 8003858:	88fb      	ldrh	r3, [r7, #6]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d101      	bne.n	8003862 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e074      	b.n	800394c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2221      	movs	r2, #33	@ 0x21
 800386e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003872:	f7fd fdb1 	bl	80013d8 <HAL_GetTick>
 8003876:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	88fa      	ldrh	r2, [r7, #6]
 800387c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	88fa      	ldrh	r2, [r7, #6]
 8003884:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003890:	d108      	bne.n	80038a4 <HAL_UART_Transmit+0x6c>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d104      	bne.n	80038a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800389a:	2300      	movs	r3, #0
 800389c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	61bb      	str	r3, [r7, #24]
 80038a2:	e003      	b.n	80038ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038a8:	2300      	movs	r3, #0
 80038aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80038ac:	e030      	b.n	8003910 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	9300      	str	r3, [sp, #0]
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	2200      	movs	r2, #0
 80038b6:	2180      	movs	r1, #128	@ 0x80
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f000 fc93 	bl	80041e4 <UART_WaitOnFlagUntilTimeout>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d005      	beq.n	80038d0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2220      	movs	r2, #32
 80038c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	e03d      	b.n	800394c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d10b      	bne.n	80038ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	881b      	ldrh	r3, [r3, #0]
 80038da:	461a      	mov	r2, r3
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038e4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80038e6:	69bb      	ldr	r3, [r7, #24]
 80038e8:	3302      	adds	r3, #2
 80038ea:	61bb      	str	r3, [r7, #24]
 80038ec:	e007      	b.n	80038fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	781a      	ldrb	r2, [r3, #0]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	3301      	adds	r3, #1
 80038fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003904:	b29b      	uxth	r3, r3
 8003906:	3b01      	subs	r3, #1
 8003908:	b29a      	uxth	r2, r3
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003916:	b29b      	uxth	r3, r3
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1c8      	bne.n	80038ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	2200      	movs	r2, #0
 8003924:	2140      	movs	r1, #64	@ 0x40
 8003926:	68f8      	ldr	r0, [r7, #12]
 8003928:	f000 fc5c 	bl	80041e4 <UART_WaitOnFlagUntilTimeout>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d005      	beq.n	800393e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2220      	movs	r2, #32
 8003936:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e006      	b.n	800394c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2220      	movs	r2, #32
 8003942:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003946:	2300      	movs	r3, #0
 8003948:	e000      	b.n	800394c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800394a:	2302      	movs	r3, #2
  }
}
 800394c:	4618      	mov	r0, r3
 800394e:	3720      	adds	r7, #32
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003954:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003958:	b08c      	sub	sp, #48	@ 0x30
 800395a:	af00      	add	r7, sp, #0
 800395c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800395e:	2300      	movs	r3, #0
 8003960:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	689a      	ldr	r2, [r3, #8]
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	691b      	ldr	r3, [r3, #16]
 800396c:	431a      	orrs	r2, r3
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	431a      	orrs	r2, r3
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	69db      	ldr	r3, [r3, #28]
 8003978:	4313      	orrs	r3, r2
 800397a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	4baa      	ldr	r3, [pc, #680]	@ (8003c2c <UART_SetConfig+0x2d8>)
 8003984:	4013      	ands	r3, r2
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	6812      	ldr	r2, [r2, #0]
 800398a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800398c:	430b      	orrs	r3, r1
 800398e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	68da      	ldr	r2, [r3, #12]
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	699b      	ldr	r3, [r3, #24]
 80039aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a9f      	ldr	r2, [pc, #636]	@ (8003c30 <UART_SetConfig+0x2dc>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d004      	beq.n	80039c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	6a1b      	ldr	r3, [r3, #32]
 80039ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039bc:	4313      	orrs	r3, r2
 80039be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80039ca:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	6812      	ldr	r2, [r2, #0]
 80039d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80039d4:	430b      	orrs	r3, r1
 80039d6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039de:	f023 010f 	bic.w	r1, r3, #15
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	430a      	orrs	r2, r1
 80039ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a90      	ldr	r2, [pc, #576]	@ (8003c34 <UART_SetConfig+0x2e0>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d125      	bne.n	8003a44 <UART_SetConfig+0xf0>
 80039f8:	4b8f      	ldr	r3, [pc, #572]	@ (8003c38 <UART_SetConfig+0x2e4>)
 80039fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039fe:	f003 0303 	and.w	r3, r3, #3
 8003a02:	2b03      	cmp	r3, #3
 8003a04:	d81a      	bhi.n	8003a3c <UART_SetConfig+0xe8>
 8003a06:	a201      	add	r2, pc, #4	@ (adr r2, 8003a0c <UART_SetConfig+0xb8>)
 8003a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a0c:	08003a1d 	.word	0x08003a1d
 8003a10:	08003a2d 	.word	0x08003a2d
 8003a14:	08003a25 	.word	0x08003a25
 8003a18:	08003a35 	.word	0x08003a35
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a22:	e116      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003a24:	2302      	movs	r3, #2
 8003a26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a2a:	e112      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003a2c:	2304      	movs	r3, #4
 8003a2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a32:	e10e      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003a34:	2308      	movs	r3, #8
 8003a36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a3a:	e10a      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003a3c:	2310      	movs	r3, #16
 8003a3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a42:	e106      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a7c      	ldr	r2, [pc, #496]	@ (8003c3c <UART_SetConfig+0x2e8>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d138      	bne.n	8003ac0 <UART_SetConfig+0x16c>
 8003a4e:	4b7a      	ldr	r3, [pc, #488]	@ (8003c38 <UART_SetConfig+0x2e4>)
 8003a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a54:	f003 030c 	and.w	r3, r3, #12
 8003a58:	2b0c      	cmp	r3, #12
 8003a5a:	d82d      	bhi.n	8003ab8 <UART_SetConfig+0x164>
 8003a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8003a64 <UART_SetConfig+0x110>)
 8003a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a62:	bf00      	nop
 8003a64:	08003a99 	.word	0x08003a99
 8003a68:	08003ab9 	.word	0x08003ab9
 8003a6c:	08003ab9 	.word	0x08003ab9
 8003a70:	08003ab9 	.word	0x08003ab9
 8003a74:	08003aa9 	.word	0x08003aa9
 8003a78:	08003ab9 	.word	0x08003ab9
 8003a7c:	08003ab9 	.word	0x08003ab9
 8003a80:	08003ab9 	.word	0x08003ab9
 8003a84:	08003aa1 	.word	0x08003aa1
 8003a88:	08003ab9 	.word	0x08003ab9
 8003a8c:	08003ab9 	.word	0x08003ab9
 8003a90:	08003ab9 	.word	0x08003ab9
 8003a94:	08003ab1 	.word	0x08003ab1
 8003a98:	2300      	movs	r3, #0
 8003a9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a9e:	e0d8      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003aa6:	e0d4      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003aa8:	2304      	movs	r3, #4
 8003aaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003aae:	e0d0      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003ab0:	2308      	movs	r3, #8
 8003ab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ab6:	e0cc      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003ab8:	2310      	movs	r3, #16
 8003aba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003abe:	e0c8      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a5e      	ldr	r2, [pc, #376]	@ (8003c40 <UART_SetConfig+0x2ec>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d125      	bne.n	8003b16 <UART_SetConfig+0x1c2>
 8003aca:	4b5b      	ldr	r3, [pc, #364]	@ (8003c38 <UART_SetConfig+0x2e4>)
 8003acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ad0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003ad4:	2b30      	cmp	r3, #48	@ 0x30
 8003ad6:	d016      	beq.n	8003b06 <UART_SetConfig+0x1b2>
 8003ad8:	2b30      	cmp	r3, #48	@ 0x30
 8003ada:	d818      	bhi.n	8003b0e <UART_SetConfig+0x1ba>
 8003adc:	2b20      	cmp	r3, #32
 8003ade:	d00a      	beq.n	8003af6 <UART_SetConfig+0x1a2>
 8003ae0:	2b20      	cmp	r3, #32
 8003ae2:	d814      	bhi.n	8003b0e <UART_SetConfig+0x1ba>
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d002      	beq.n	8003aee <UART_SetConfig+0x19a>
 8003ae8:	2b10      	cmp	r3, #16
 8003aea:	d008      	beq.n	8003afe <UART_SetConfig+0x1aa>
 8003aec:	e00f      	b.n	8003b0e <UART_SetConfig+0x1ba>
 8003aee:	2300      	movs	r3, #0
 8003af0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003af4:	e0ad      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003af6:	2302      	movs	r3, #2
 8003af8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003afc:	e0a9      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003afe:	2304      	movs	r3, #4
 8003b00:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b04:	e0a5      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003b06:	2308      	movs	r3, #8
 8003b08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b0c:	e0a1      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003b0e:	2310      	movs	r3, #16
 8003b10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b14:	e09d      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a4a      	ldr	r2, [pc, #296]	@ (8003c44 <UART_SetConfig+0x2f0>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d125      	bne.n	8003b6c <UART_SetConfig+0x218>
 8003b20:	4b45      	ldr	r3, [pc, #276]	@ (8003c38 <UART_SetConfig+0x2e4>)
 8003b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b26:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003b2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b2c:	d016      	beq.n	8003b5c <UART_SetConfig+0x208>
 8003b2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b30:	d818      	bhi.n	8003b64 <UART_SetConfig+0x210>
 8003b32:	2b80      	cmp	r3, #128	@ 0x80
 8003b34:	d00a      	beq.n	8003b4c <UART_SetConfig+0x1f8>
 8003b36:	2b80      	cmp	r3, #128	@ 0x80
 8003b38:	d814      	bhi.n	8003b64 <UART_SetConfig+0x210>
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d002      	beq.n	8003b44 <UART_SetConfig+0x1f0>
 8003b3e:	2b40      	cmp	r3, #64	@ 0x40
 8003b40:	d008      	beq.n	8003b54 <UART_SetConfig+0x200>
 8003b42:	e00f      	b.n	8003b64 <UART_SetConfig+0x210>
 8003b44:	2300      	movs	r3, #0
 8003b46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b4a:	e082      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b52:	e07e      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003b54:	2304      	movs	r3, #4
 8003b56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b5a:	e07a      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003b5c:	2308      	movs	r3, #8
 8003b5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b62:	e076      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003b64:	2310      	movs	r3, #16
 8003b66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b6a:	e072      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a35      	ldr	r2, [pc, #212]	@ (8003c48 <UART_SetConfig+0x2f4>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d12a      	bne.n	8003bcc <UART_SetConfig+0x278>
 8003b76:	4b30      	ldr	r3, [pc, #192]	@ (8003c38 <UART_SetConfig+0x2e4>)
 8003b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b84:	d01a      	beq.n	8003bbc <UART_SetConfig+0x268>
 8003b86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b8a:	d81b      	bhi.n	8003bc4 <UART_SetConfig+0x270>
 8003b8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b90:	d00c      	beq.n	8003bac <UART_SetConfig+0x258>
 8003b92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b96:	d815      	bhi.n	8003bc4 <UART_SetConfig+0x270>
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d003      	beq.n	8003ba4 <UART_SetConfig+0x250>
 8003b9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ba0:	d008      	beq.n	8003bb4 <UART_SetConfig+0x260>
 8003ba2:	e00f      	b.n	8003bc4 <UART_SetConfig+0x270>
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003baa:	e052      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003bac:	2302      	movs	r3, #2
 8003bae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bb2:	e04e      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003bb4:	2304      	movs	r3, #4
 8003bb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bba:	e04a      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003bbc:	2308      	movs	r3, #8
 8003bbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bc2:	e046      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003bc4:	2310      	movs	r3, #16
 8003bc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bca:	e042      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a17      	ldr	r2, [pc, #92]	@ (8003c30 <UART_SetConfig+0x2dc>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d13a      	bne.n	8003c4c <UART_SetConfig+0x2f8>
 8003bd6:	4b18      	ldr	r3, [pc, #96]	@ (8003c38 <UART_SetConfig+0x2e4>)
 8003bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bdc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003be0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003be4:	d01a      	beq.n	8003c1c <UART_SetConfig+0x2c8>
 8003be6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003bea:	d81b      	bhi.n	8003c24 <UART_SetConfig+0x2d0>
 8003bec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bf0:	d00c      	beq.n	8003c0c <UART_SetConfig+0x2b8>
 8003bf2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bf6:	d815      	bhi.n	8003c24 <UART_SetConfig+0x2d0>
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d003      	beq.n	8003c04 <UART_SetConfig+0x2b0>
 8003bfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c00:	d008      	beq.n	8003c14 <UART_SetConfig+0x2c0>
 8003c02:	e00f      	b.n	8003c24 <UART_SetConfig+0x2d0>
 8003c04:	2300      	movs	r3, #0
 8003c06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c0a:	e022      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003c0c:	2302      	movs	r3, #2
 8003c0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c12:	e01e      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003c14:	2304      	movs	r3, #4
 8003c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c1a:	e01a      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003c1c:	2308      	movs	r3, #8
 8003c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c22:	e016      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003c24:	2310      	movs	r3, #16
 8003c26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c2a:	e012      	b.n	8003c52 <UART_SetConfig+0x2fe>
 8003c2c:	cfff69f3 	.word	0xcfff69f3
 8003c30:	40008000 	.word	0x40008000
 8003c34:	40013800 	.word	0x40013800
 8003c38:	40021000 	.word	0x40021000
 8003c3c:	40004400 	.word	0x40004400
 8003c40:	40004800 	.word	0x40004800
 8003c44:	40004c00 	.word	0x40004c00
 8003c48:	40005000 	.word	0x40005000
 8003c4c:	2310      	movs	r3, #16
 8003c4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4aae      	ldr	r2, [pc, #696]	@ (8003f10 <UART_SetConfig+0x5bc>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	f040 8097 	bne.w	8003d8c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003c5e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003c62:	2b08      	cmp	r3, #8
 8003c64:	d823      	bhi.n	8003cae <UART_SetConfig+0x35a>
 8003c66:	a201      	add	r2, pc, #4	@ (adr r2, 8003c6c <UART_SetConfig+0x318>)
 8003c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6c:	08003c91 	.word	0x08003c91
 8003c70:	08003caf 	.word	0x08003caf
 8003c74:	08003c99 	.word	0x08003c99
 8003c78:	08003caf 	.word	0x08003caf
 8003c7c:	08003c9f 	.word	0x08003c9f
 8003c80:	08003caf 	.word	0x08003caf
 8003c84:	08003caf 	.word	0x08003caf
 8003c88:	08003caf 	.word	0x08003caf
 8003c8c:	08003ca7 	.word	0x08003ca7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c90:	f7ff fac2 	bl	8003218 <HAL_RCC_GetPCLK1Freq>
 8003c94:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003c96:	e010      	b.n	8003cba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c98:	4b9e      	ldr	r3, [pc, #632]	@ (8003f14 <UART_SetConfig+0x5c0>)
 8003c9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003c9c:	e00d      	b.n	8003cba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c9e:	f7ff fa4d 	bl	800313c <HAL_RCC_GetSysClockFreq>
 8003ca2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ca4:	e009      	b.n	8003cba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ca6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003caa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003cac:	e005      	b.n	8003cba <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003cb8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f000 8130 	beq.w	8003f22 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc6:	4a94      	ldr	r2, [pc, #592]	@ (8003f18 <UART_SetConfig+0x5c4>)
 8003cc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ccc:	461a      	mov	r2, r3
 8003cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003cd4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	685a      	ldr	r2, [r3, #4]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	005b      	lsls	r3, r3, #1
 8003cde:	4413      	add	r3, r2
 8003ce0:	69ba      	ldr	r2, [r7, #24]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d305      	bcc.n	8003cf2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003cec:	69ba      	ldr	r2, [r7, #24]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d903      	bls.n	8003cfa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003cf8:	e113      	b.n	8003f22 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	60bb      	str	r3, [r7, #8]
 8003d00:	60fa      	str	r2, [r7, #12]
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d06:	4a84      	ldr	r2, [pc, #528]	@ (8003f18 <UART_SetConfig+0x5c4>)
 8003d08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	2200      	movs	r2, #0
 8003d10:	603b      	str	r3, [r7, #0]
 8003d12:	607a      	str	r2, [r7, #4]
 8003d14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d18:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003d1c:	f7fc fad8 	bl	80002d0 <__aeabi_uldivmod>
 8003d20:	4602      	mov	r2, r0
 8003d22:	460b      	mov	r3, r1
 8003d24:	4610      	mov	r0, r2
 8003d26:	4619      	mov	r1, r3
 8003d28:	f04f 0200 	mov.w	r2, #0
 8003d2c:	f04f 0300 	mov.w	r3, #0
 8003d30:	020b      	lsls	r3, r1, #8
 8003d32:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003d36:	0202      	lsls	r2, r0, #8
 8003d38:	6979      	ldr	r1, [r7, #20]
 8003d3a:	6849      	ldr	r1, [r1, #4]
 8003d3c:	0849      	lsrs	r1, r1, #1
 8003d3e:	2000      	movs	r0, #0
 8003d40:	460c      	mov	r4, r1
 8003d42:	4605      	mov	r5, r0
 8003d44:	eb12 0804 	adds.w	r8, r2, r4
 8003d48:	eb43 0905 	adc.w	r9, r3, r5
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	469a      	mov	sl, r3
 8003d54:	4693      	mov	fp, r2
 8003d56:	4652      	mov	r2, sl
 8003d58:	465b      	mov	r3, fp
 8003d5a:	4640      	mov	r0, r8
 8003d5c:	4649      	mov	r1, r9
 8003d5e:	f7fc fab7 	bl	80002d0 <__aeabi_uldivmod>
 8003d62:	4602      	mov	r2, r0
 8003d64:	460b      	mov	r3, r1
 8003d66:	4613      	mov	r3, r2
 8003d68:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003d6a:	6a3b      	ldr	r3, [r7, #32]
 8003d6c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d70:	d308      	bcc.n	8003d84 <UART_SetConfig+0x430>
 8003d72:	6a3b      	ldr	r3, [r7, #32]
 8003d74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d78:	d204      	bcs.n	8003d84 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	6a3a      	ldr	r2, [r7, #32]
 8003d80:	60da      	str	r2, [r3, #12]
 8003d82:	e0ce      	b.n	8003f22 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003d8a:	e0ca      	b.n	8003f22 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	69db      	ldr	r3, [r3, #28]
 8003d90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d94:	d166      	bne.n	8003e64 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8003d96:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003d9a:	2b08      	cmp	r3, #8
 8003d9c:	d827      	bhi.n	8003dee <UART_SetConfig+0x49a>
 8003d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8003da4 <UART_SetConfig+0x450>)
 8003da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003da4:	08003dc9 	.word	0x08003dc9
 8003da8:	08003dd1 	.word	0x08003dd1
 8003dac:	08003dd9 	.word	0x08003dd9
 8003db0:	08003def 	.word	0x08003def
 8003db4:	08003ddf 	.word	0x08003ddf
 8003db8:	08003def 	.word	0x08003def
 8003dbc:	08003def 	.word	0x08003def
 8003dc0:	08003def 	.word	0x08003def
 8003dc4:	08003de7 	.word	0x08003de7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dc8:	f7ff fa26 	bl	8003218 <HAL_RCC_GetPCLK1Freq>
 8003dcc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003dce:	e014      	b.n	8003dfa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003dd0:	f7ff fa38 	bl	8003244 <HAL_RCC_GetPCLK2Freq>
 8003dd4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003dd6:	e010      	b.n	8003dfa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dd8:	4b4e      	ldr	r3, [pc, #312]	@ (8003f14 <UART_SetConfig+0x5c0>)
 8003dda:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003ddc:	e00d      	b.n	8003dfa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dde:	f7ff f9ad 	bl	800313c <HAL_RCC_GetSysClockFreq>
 8003de2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003de4:	e009      	b.n	8003dfa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003de6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003dea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003dec:	e005      	b.n	8003dfa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8003dee:	2300      	movs	r3, #0
 8003df0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003df8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	f000 8090 	beq.w	8003f22 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e06:	4a44      	ldr	r2, [pc, #272]	@ (8003f18 <UART_SetConfig+0x5c4>)
 8003e08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e10:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e14:	005a      	lsls	r2, r3, #1
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	085b      	lsrs	r3, r3, #1
 8003e1c:	441a      	add	r2, r3
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e26:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e28:	6a3b      	ldr	r3, [r7, #32]
 8003e2a:	2b0f      	cmp	r3, #15
 8003e2c:	d916      	bls.n	8003e5c <UART_SetConfig+0x508>
 8003e2e:	6a3b      	ldr	r3, [r7, #32]
 8003e30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e34:	d212      	bcs.n	8003e5c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003e36:	6a3b      	ldr	r3, [r7, #32]
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	f023 030f 	bic.w	r3, r3, #15
 8003e3e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e40:	6a3b      	ldr	r3, [r7, #32]
 8003e42:	085b      	lsrs	r3, r3, #1
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	f003 0307 	and.w	r3, r3, #7
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	8bfb      	ldrh	r3, [r7, #30]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	8bfa      	ldrh	r2, [r7, #30]
 8003e58:	60da      	str	r2, [r3, #12]
 8003e5a:	e062      	b.n	8003f22 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003e62:	e05e      	b.n	8003f22 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e64:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003e68:	2b08      	cmp	r3, #8
 8003e6a:	d828      	bhi.n	8003ebe <UART_SetConfig+0x56a>
 8003e6c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e74 <UART_SetConfig+0x520>)
 8003e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e72:	bf00      	nop
 8003e74:	08003e99 	.word	0x08003e99
 8003e78:	08003ea1 	.word	0x08003ea1
 8003e7c:	08003ea9 	.word	0x08003ea9
 8003e80:	08003ebf 	.word	0x08003ebf
 8003e84:	08003eaf 	.word	0x08003eaf
 8003e88:	08003ebf 	.word	0x08003ebf
 8003e8c:	08003ebf 	.word	0x08003ebf
 8003e90:	08003ebf 	.word	0x08003ebf
 8003e94:	08003eb7 	.word	0x08003eb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e98:	f7ff f9be 	bl	8003218 <HAL_RCC_GetPCLK1Freq>
 8003e9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e9e:	e014      	b.n	8003eca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ea0:	f7ff f9d0 	bl	8003244 <HAL_RCC_GetPCLK2Freq>
 8003ea4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ea6:	e010      	b.n	8003eca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ea8:	4b1a      	ldr	r3, [pc, #104]	@ (8003f14 <UART_SetConfig+0x5c0>)
 8003eaa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003eac:	e00d      	b.n	8003eca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003eae:	f7ff f945 	bl	800313c <HAL_RCC_GetSysClockFreq>
 8003eb2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003eb4:	e009      	b.n	8003eca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003eb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003eba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003ebc:	e005      	b.n	8003eca <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003ec8:	bf00      	nop
    }

    if (pclk != 0U)
 8003eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d028      	beq.n	8003f22 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed4:	4a10      	ldr	r2, [pc, #64]	@ (8003f18 <UART_SetConfig+0x5c4>)
 8003ed6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003eda:	461a      	mov	r2, r3
 8003edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ede:	fbb3 f2f2 	udiv	r2, r3, r2
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	085b      	lsrs	r3, r3, #1
 8003ee8:	441a      	add	r2, r3
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ef4:	6a3b      	ldr	r3, [r7, #32]
 8003ef6:	2b0f      	cmp	r3, #15
 8003ef8:	d910      	bls.n	8003f1c <UART_SetConfig+0x5c8>
 8003efa:	6a3b      	ldr	r3, [r7, #32]
 8003efc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f00:	d20c      	bcs.n	8003f1c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003f02:	6a3b      	ldr	r3, [r7, #32]
 8003f04:	b29a      	uxth	r2, r3
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	60da      	str	r2, [r3, #12]
 8003f0c:	e009      	b.n	8003f22 <UART_SetConfig+0x5ce>
 8003f0e:	bf00      	nop
 8003f10:	40008000 	.word	0x40008000
 8003f14:	00f42400 	.word	0x00f42400
 8003f18:	080064d0 	.word	0x080064d0
      }
      else
      {
        ret = HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2200      	movs	r2, #0
 8003f36:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003f3e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3730      	adds	r7, #48	@ 0x30
 8003f46:	46bd      	mov	sp, r7
 8003f48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003f4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b083      	sub	sp, #12
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f58:	f003 0308 	and.w	r3, r3, #8
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d00a      	beq.n	8003f76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	430a      	orrs	r2, r1
 8003f74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f7a:	f003 0301 	and.w	r3, r3, #1
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d00a      	beq.n	8003f98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	430a      	orrs	r2, r1
 8003f96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9c:	f003 0302 	and.w	r3, r3, #2
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d00a      	beq.n	8003fba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	430a      	orrs	r2, r1
 8003fb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fbe:	f003 0304 	and.w	r3, r3, #4
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00a      	beq.n	8003fdc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fe0:	f003 0310 	and.w	r3, r3, #16
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d00a      	beq.n	8003ffe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004002:	f003 0320 	and.w	r3, r3, #32
 8004006:	2b00      	cmp	r3, #0
 8004008:	d00a      	beq.n	8004020 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	430a      	orrs	r2, r1
 800401e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004028:	2b00      	cmp	r3, #0
 800402a:	d01a      	beq.n	8004062 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	430a      	orrs	r2, r1
 8004040:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004046:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800404a:	d10a      	bne.n	8004062 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	430a      	orrs	r2, r1
 8004060:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004066:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00a      	beq.n	8004084 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	430a      	orrs	r2, r1
 8004082:	605a      	str	r2, [r3, #4]
  }
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b098      	sub	sp, #96	@ 0x60
 8004094:	af02      	add	r7, sp, #8
 8004096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80040a0:	f7fd f99a 	bl	80013d8 <HAL_GetTick>
 80040a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0308 	and.w	r3, r3, #8
 80040b0:	2b08      	cmp	r3, #8
 80040b2:	d12f      	bne.n	8004114 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80040b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80040b8:	9300      	str	r3, [sp, #0]
 80040ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040bc:	2200      	movs	r2, #0
 80040be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 f88e 	bl	80041e4 <UART_WaitOnFlagUntilTimeout>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d022      	beq.n	8004114 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040d6:	e853 3f00 	ldrex	r3, [r3]
 80040da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80040dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	461a      	mov	r2, r3
 80040ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80040ee:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80040f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040f4:	e841 2300 	strex	r3, r2, [r1]
 80040f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80040fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d1e6      	bne.n	80040ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2220      	movs	r2, #32
 8004104:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	e063      	b.n	80041dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0304 	and.w	r3, r3, #4
 800411e:	2b04      	cmp	r3, #4
 8004120:	d149      	bne.n	80041b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004122:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004126:	9300      	str	r3, [sp, #0]
 8004128:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800412a:	2200      	movs	r2, #0
 800412c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 f857 	bl	80041e4 <UART_WaitOnFlagUntilTimeout>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d03c      	beq.n	80041b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004144:	e853 3f00 	ldrex	r3, [r3]
 8004148:	623b      	str	r3, [r7, #32]
   return(result);
 800414a:	6a3b      	ldr	r3, [r7, #32]
 800414c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004150:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	461a      	mov	r2, r3
 8004158:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800415a:	633b      	str	r3, [r7, #48]	@ 0x30
 800415c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004160:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004162:	e841 2300 	strex	r3, r2, [r1]
 8004166:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1e6      	bne.n	800413c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	3308      	adds	r3, #8
 8004174:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	e853 3f00 	ldrex	r3, [r3]
 800417c:	60fb      	str	r3, [r7, #12]
   return(result);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f023 0301 	bic.w	r3, r3, #1
 8004184:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	3308      	adds	r3, #8
 800418c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800418e:	61fa      	str	r2, [r7, #28]
 8004190:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004192:	69b9      	ldr	r1, [r7, #24]
 8004194:	69fa      	ldr	r2, [r7, #28]
 8004196:	e841 2300 	strex	r3, r2, [r1]
 800419a:	617b      	str	r3, [r7, #20]
   return(result);
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1e5      	bne.n	800416e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2220      	movs	r2, #32
 80041a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e012      	b.n	80041dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2220      	movs	r2, #32
 80041ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2220      	movs	r2, #32
 80041c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80041da:	2300      	movs	r3, #0
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3758      	adds	r7, #88	@ 0x58
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	603b      	str	r3, [r7, #0]
 80041f0:	4613      	mov	r3, r2
 80041f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041f4:	e04f      	b.n	8004296 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041fc:	d04b      	beq.n	8004296 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041fe:	f7fd f8eb 	bl	80013d8 <HAL_GetTick>
 8004202:	4602      	mov	r2, r0
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	69ba      	ldr	r2, [r7, #24]
 800420a:	429a      	cmp	r2, r3
 800420c:	d302      	bcc.n	8004214 <UART_WaitOnFlagUntilTimeout+0x30>
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d101      	bne.n	8004218 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	e04e      	b.n	80042b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0304 	and.w	r3, r3, #4
 8004222:	2b00      	cmp	r3, #0
 8004224:	d037      	beq.n	8004296 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	2b80      	cmp	r3, #128	@ 0x80
 800422a:	d034      	beq.n	8004296 <UART_WaitOnFlagUntilTimeout+0xb2>
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	2b40      	cmp	r3, #64	@ 0x40
 8004230:	d031      	beq.n	8004296 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	69db      	ldr	r3, [r3, #28]
 8004238:	f003 0308 	and.w	r3, r3, #8
 800423c:	2b08      	cmp	r3, #8
 800423e:	d110      	bne.n	8004262 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2208      	movs	r2, #8
 8004246:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004248:	68f8      	ldr	r0, [r7, #12]
 800424a:	f000 f838 	bl	80042be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2208      	movs	r2, #8
 8004252:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e029      	b.n	80042b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	69db      	ldr	r3, [r3, #28]
 8004268:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800426c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004270:	d111      	bne.n	8004296 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800427a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800427c:	68f8      	ldr	r0, [r7, #12]
 800427e:	f000 f81e 	bl	80042be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2220      	movs	r2, #32
 8004286:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e00f      	b.n	80042b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	69da      	ldr	r2, [r3, #28]
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	4013      	ands	r3, r2
 80042a0:	68ba      	ldr	r2, [r7, #8]
 80042a2:	429a      	cmp	r2, r3
 80042a4:	bf0c      	ite	eq
 80042a6:	2301      	moveq	r3, #1
 80042a8:	2300      	movne	r3, #0
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	461a      	mov	r2, r3
 80042ae:	79fb      	ldrb	r3, [r7, #7]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d0a0      	beq.n	80041f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3710      	adds	r7, #16
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}

080042be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80042be:	b480      	push	{r7}
 80042c0:	b095      	sub	sp, #84	@ 0x54
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042ce:	e853 3f00 	ldrex	r3, [r3]
 80042d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80042d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	461a      	mov	r2, r3
 80042e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80042e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80042e6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80042ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042ec:	e841 2300 	strex	r3, r2, [r1]
 80042f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d1e6      	bne.n	80042c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	3308      	adds	r3, #8
 80042fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004300:	6a3b      	ldr	r3, [r7, #32]
 8004302:	e853 3f00 	ldrex	r3, [r3]
 8004306:	61fb      	str	r3, [r7, #28]
   return(result);
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800430e:	f023 0301 	bic.w	r3, r3, #1
 8004312:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	3308      	adds	r3, #8
 800431a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800431c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800431e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004320:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004322:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004324:	e841 2300 	strex	r3, r2, [r1]
 8004328:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800432a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1e3      	bne.n	80042f8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004334:	2b01      	cmp	r3, #1
 8004336:	d118      	bne.n	800436a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	e853 3f00 	ldrex	r3, [r3]
 8004344:	60bb      	str	r3, [r7, #8]
   return(result);
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	f023 0310 	bic.w	r3, r3, #16
 800434c:	647b      	str	r3, [r7, #68]	@ 0x44
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	461a      	mov	r2, r3
 8004354:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004356:	61bb      	str	r3, [r7, #24]
 8004358:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800435a:	6979      	ldr	r1, [r7, #20]
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	e841 2300 	strex	r3, r2, [r1]
 8004362:	613b      	str	r3, [r7, #16]
   return(result);
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d1e6      	bne.n	8004338 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2220      	movs	r2, #32
 800436e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2200      	movs	r2, #0
 8004376:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800437e:	bf00      	nop
 8004380:	3754      	adds	r7, #84	@ 0x54
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr

0800438a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800438a:	b480      	push	{r7}
 800438c:	b085      	sub	sp, #20
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004398:	2b01      	cmp	r3, #1
 800439a:	d101      	bne.n	80043a0 <HAL_UARTEx_DisableFifoMode+0x16>
 800439c:	2302      	movs	r3, #2
 800439e:	e027      	b.n	80043f0 <HAL_UARTEx_DisableFifoMode+0x66>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2224      	movs	r2, #36	@ 0x24
 80043ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 0201 	bic.w	r2, r2, #1
 80043c6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80043ce:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2220      	movs	r2, #32
 80043e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80043ee:	2300      	movs	r3, #0
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3714      	adds	r7, #20
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr

080043fc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800440c:	2b01      	cmp	r3, #1
 800440e:	d101      	bne.n	8004414 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004410:	2302      	movs	r3, #2
 8004412:	e02d      	b.n	8004470 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2224      	movs	r2, #36	@ 0x24
 8004420:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f022 0201 	bic.w	r2, r2, #1
 800443a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	430a      	orrs	r2, r1
 800444e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 f84f 	bl	80044f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2220      	movs	r2, #32
 8004462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004488:	2b01      	cmp	r3, #1
 800448a:	d101      	bne.n	8004490 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800448c:	2302      	movs	r3, #2
 800448e:	e02d      	b.n	80044ec <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2224      	movs	r2, #36	@ 0x24
 800449c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f022 0201 	bic.w	r2, r2, #1
 80044b6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	683a      	ldr	r2, [r7, #0]
 80044c8:	430a      	orrs	r2, r1
 80044ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	f000 f811 	bl	80044f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2220      	movs	r2, #32
 80044de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80044ea:	2300      	movs	r3, #0
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3710      	adds	r7, #16
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}

080044f4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b085      	sub	sp, #20
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004500:	2b00      	cmp	r3, #0
 8004502:	d108      	bne.n	8004516 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004514:	e031      	b.n	800457a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004516:	2308      	movs	r3, #8
 8004518:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800451a:	2308      	movs	r3, #8
 800451c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	0e5b      	lsrs	r3, r3, #25
 8004526:	b2db      	uxtb	r3, r3
 8004528:	f003 0307 	and.w	r3, r3, #7
 800452c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	0f5b      	lsrs	r3, r3, #29
 8004536:	b2db      	uxtb	r3, r3
 8004538:	f003 0307 	and.w	r3, r3, #7
 800453c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800453e:	7bbb      	ldrb	r3, [r7, #14]
 8004540:	7b3a      	ldrb	r2, [r7, #12]
 8004542:	4911      	ldr	r1, [pc, #68]	@ (8004588 <UARTEx_SetNbDataToProcess+0x94>)
 8004544:	5c8a      	ldrb	r2, [r1, r2]
 8004546:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800454a:	7b3a      	ldrb	r2, [r7, #12]
 800454c:	490f      	ldr	r1, [pc, #60]	@ (800458c <UARTEx_SetNbDataToProcess+0x98>)
 800454e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004550:	fb93 f3f2 	sdiv	r3, r3, r2
 8004554:	b29a      	uxth	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800455c:	7bfb      	ldrb	r3, [r7, #15]
 800455e:	7b7a      	ldrb	r2, [r7, #13]
 8004560:	4909      	ldr	r1, [pc, #36]	@ (8004588 <UARTEx_SetNbDataToProcess+0x94>)
 8004562:	5c8a      	ldrb	r2, [r1, r2]
 8004564:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004568:	7b7a      	ldrb	r2, [r7, #13]
 800456a:	4908      	ldr	r1, [pc, #32]	@ (800458c <UARTEx_SetNbDataToProcess+0x98>)
 800456c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800456e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004572:	b29a      	uxth	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800457a:	bf00      	nop
 800457c:	3714      	adds	r7, #20
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop
 8004588:	080064e8 	.word	0x080064e8
 800458c:	080064f0 	.word	0x080064f0

08004590 <sniprintf>:
 8004590:	b40c      	push	{r2, r3}
 8004592:	b530      	push	{r4, r5, lr}
 8004594:	4b18      	ldr	r3, [pc, #96]	@ (80045f8 <sniprintf+0x68>)
 8004596:	1e0c      	subs	r4, r1, #0
 8004598:	681d      	ldr	r5, [r3, #0]
 800459a:	b09d      	sub	sp, #116	@ 0x74
 800459c:	da08      	bge.n	80045b0 <sniprintf+0x20>
 800459e:	238b      	movs	r3, #139	@ 0x8b
 80045a0:	602b      	str	r3, [r5, #0]
 80045a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80045a6:	b01d      	add	sp, #116	@ 0x74
 80045a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80045ac:	b002      	add	sp, #8
 80045ae:	4770      	bx	lr
 80045b0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80045b4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80045b8:	f04f 0300 	mov.w	r3, #0
 80045bc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80045be:	bf14      	ite	ne
 80045c0:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80045c4:	4623      	moveq	r3, r4
 80045c6:	9304      	str	r3, [sp, #16]
 80045c8:	9307      	str	r3, [sp, #28]
 80045ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80045ce:	9002      	str	r0, [sp, #8]
 80045d0:	9006      	str	r0, [sp, #24]
 80045d2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80045d6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80045d8:	ab21      	add	r3, sp, #132	@ 0x84
 80045da:	a902      	add	r1, sp, #8
 80045dc:	4628      	mov	r0, r5
 80045de:	9301      	str	r3, [sp, #4]
 80045e0:	f000 f8aa 	bl	8004738 <_svfiprintf_r>
 80045e4:	1c43      	adds	r3, r0, #1
 80045e6:	bfbc      	itt	lt
 80045e8:	238b      	movlt	r3, #139	@ 0x8b
 80045ea:	602b      	strlt	r3, [r5, #0]
 80045ec:	2c00      	cmp	r4, #0
 80045ee:	d0da      	beq.n	80045a6 <sniprintf+0x16>
 80045f0:	9b02      	ldr	r3, [sp, #8]
 80045f2:	2200      	movs	r2, #0
 80045f4:	701a      	strb	r2, [r3, #0]
 80045f6:	e7d6      	b.n	80045a6 <sniprintf+0x16>
 80045f8:	2000000c 	.word	0x2000000c

080045fc <memset>:
 80045fc:	4402      	add	r2, r0
 80045fe:	4603      	mov	r3, r0
 8004600:	4293      	cmp	r3, r2
 8004602:	d100      	bne.n	8004606 <memset+0xa>
 8004604:	4770      	bx	lr
 8004606:	f803 1b01 	strb.w	r1, [r3], #1
 800460a:	e7f9      	b.n	8004600 <memset+0x4>

0800460c <__errno>:
 800460c:	4b01      	ldr	r3, [pc, #4]	@ (8004614 <__errno+0x8>)
 800460e:	6818      	ldr	r0, [r3, #0]
 8004610:	4770      	bx	lr
 8004612:	bf00      	nop
 8004614:	2000000c 	.word	0x2000000c

08004618 <__libc_init_array>:
 8004618:	b570      	push	{r4, r5, r6, lr}
 800461a:	4d0d      	ldr	r5, [pc, #52]	@ (8004650 <__libc_init_array+0x38>)
 800461c:	4c0d      	ldr	r4, [pc, #52]	@ (8004654 <__libc_init_array+0x3c>)
 800461e:	1b64      	subs	r4, r4, r5
 8004620:	10a4      	asrs	r4, r4, #2
 8004622:	2600      	movs	r6, #0
 8004624:	42a6      	cmp	r6, r4
 8004626:	d109      	bne.n	800463c <__libc_init_array+0x24>
 8004628:	4d0b      	ldr	r5, [pc, #44]	@ (8004658 <__libc_init_array+0x40>)
 800462a:	4c0c      	ldr	r4, [pc, #48]	@ (800465c <__libc_init_array+0x44>)
 800462c:	f000 fc64 	bl	8004ef8 <_init>
 8004630:	1b64      	subs	r4, r4, r5
 8004632:	10a4      	asrs	r4, r4, #2
 8004634:	2600      	movs	r6, #0
 8004636:	42a6      	cmp	r6, r4
 8004638:	d105      	bne.n	8004646 <__libc_init_array+0x2e>
 800463a:	bd70      	pop	{r4, r5, r6, pc}
 800463c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004640:	4798      	blx	r3
 8004642:	3601      	adds	r6, #1
 8004644:	e7ee      	b.n	8004624 <__libc_init_array+0xc>
 8004646:	f855 3b04 	ldr.w	r3, [r5], #4
 800464a:	4798      	blx	r3
 800464c:	3601      	adds	r6, #1
 800464e:	e7f2      	b.n	8004636 <__libc_init_array+0x1e>
 8004650:	08006534 	.word	0x08006534
 8004654:	08006534 	.word	0x08006534
 8004658:	08006534 	.word	0x08006534
 800465c:	08006538 	.word	0x08006538

08004660 <__retarget_lock_acquire_recursive>:
 8004660:	4770      	bx	lr

08004662 <__retarget_lock_release_recursive>:
 8004662:	4770      	bx	lr

08004664 <memcpy>:
 8004664:	440a      	add	r2, r1
 8004666:	4291      	cmp	r1, r2
 8004668:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800466c:	d100      	bne.n	8004670 <memcpy+0xc>
 800466e:	4770      	bx	lr
 8004670:	b510      	push	{r4, lr}
 8004672:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004676:	f803 4f01 	strb.w	r4, [r3, #1]!
 800467a:	4291      	cmp	r1, r2
 800467c:	d1f9      	bne.n	8004672 <memcpy+0xe>
 800467e:	bd10      	pop	{r4, pc}

08004680 <__ssputs_r>:
 8004680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004684:	688e      	ldr	r6, [r1, #8]
 8004686:	461f      	mov	r7, r3
 8004688:	42be      	cmp	r6, r7
 800468a:	680b      	ldr	r3, [r1, #0]
 800468c:	4682      	mov	sl, r0
 800468e:	460c      	mov	r4, r1
 8004690:	4690      	mov	r8, r2
 8004692:	d82d      	bhi.n	80046f0 <__ssputs_r+0x70>
 8004694:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004698:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800469c:	d026      	beq.n	80046ec <__ssputs_r+0x6c>
 800469e:	6965      	ldr	r5, [r4, #20]
 80046a0:	6909      	ldr	r1, [r1, #16]
 80046a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80046a6:	eba3 0901 	sub.w	r9, r3, r1
 80046aa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80046ae:	1c7b      	adds	r3, r7, #1
 80046b0:	444b      	add	r3, r9
 80046b2:	106d      	asrs	r5, r5, #1
 80046b4:	429d      	cmp	r5, r3
 80046b6:	bf38      	it	cc
 80046b8:	461d      	movcc	r5, r3
 80046ba:	0553      	lsls	r3, r2, #21
 80046bc:	d527      	bpl.n	800470e <__ssputs_r+0x8e>
 80046be:	4629      	mov	r1, r5
 80046c0:	f000 f958 	bl	8004974 <_malloc_r>
 80046c4:	4606      	mov	r6, r0
 80046c6:	b360      	cbz	r0, 8004722 <__ssputs_r+0xa2>
 80046c8:	6921      	ldr	r1, [r4, #16]
 80046ca:	464a      	mov	r2, r9
 80046cc:	f7ff ffca 	bl	8004664 <memcpy>
 80046d0:	89a3      	ldrh	r3, [r4, #12]
 80046d2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80046d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046da:	81a3      	strh	r3, [r4, #12]
 80046dc:	6126      	str	r6, [r4, #16]
 80046de:	6165      	str	r5, [r4, #20]
 80046e0:	444e      	add	r6, r9
 80046e2:	eba5 0509 	sub.w	r5, r5, r9
 80046e6:	6026      	str	r6, [r4, #0]
 80046e8:	60a5      	str	r5, [r4, #8]
 80046ea:	463e      	mov	r6, r7
 80046ec:	42be      	cmp	r6, r7
 80046ee:	d900      	bls.n	80046f2 <__ssputs_r+0x72>
 80046f0:	463e      	mov	r6, r7
 80046f2:	6820      	ldr	r0, [r4, #0]
 80046f4:	4632      	mov	r2, r6
 80046f6:	4641      	mov	r1, r8
 80046f8:	f000 fb82 	bl	8004e00 <memmove>
 80046fc:	68a3      	ldr	r3, [r4, #8]
 80046fe:	1b9b      	subs	r3, r3, r6
 8004700:	60a3      	str	r3, [r4, #8]
 8004702:	6823      	ldr	r3, [r4, #0]
 8004704:	4433      	add	r3, r6
 8004706:	6023      	str	r3, [r4, #0]
 8004708:	2000      	movs	r0, #0
 800470a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800470e:	462a      	mov	r2, r5
 8004710:	f000 fb48 	bl	8004da4 <_realloc_r>
 8004714:	4606      	mov	r6, r0
 8004716:	2800      	cmp	r0, #0
 8004718:	d1e0      	bne.n	80046dc <__ssputs_r+0x5c>
 800471a:	6921      	ldr	r1, [r4, #16]
 800471c:	4650      	mov	r0, sl
 800471e:	f000 fb99 	bl	8004e54 <_free_r>
 8004722:	230c      	movs	r3, #12
 8004724:	f8ca 3000 	str.w	r3, [sl]
 8004728:	89a3      	ldrh	r3, [r4, #12]
 800472a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800472e:	81a3      	strh	r3, [r4, #12]
 8004730:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004734:	e7e9      	b.n	800470a <__ssputs_r+0x8a>
	...

08004738 <_svfiprintf_r>:
 8004738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800473c:	4698      	mov	r8, r3
 800473e:	898b      	ldrh	r3, [r1, #12]
 8004740:	061b      	lsls	r3, r3, #24
 8004742:	b09d      	sub	sp, #116	@ 0x74
 8004744:	4607      	mov	r7, r0
 8004746:	460d      	mov	r5, r1
 8004748:	4614      	mov	r4, r2
 800474a:	d510      	bpl.n	800476e <_svfiprintf_r+0x36>
 800474c:	690b      	ldr	r3, [r1, #16]
 800474e:	b973      	cbnz	r3, 800476e <_svfiprintf_r+0x36>
 8004750:	2140      	movs	r1, #64	@ 0x40
 8004752:	f000 f90f 	bl	8004974 <_malloc_r>
 8004756:	6028      	str	r0, [r5, #0]
 8004758:	6128      	str	r0, [r5, #16]
 800475a:	b930      	cbnz	r0, 800476a <_svfiprintf_r+0x32>
 800475c:	230c      	movs	r3, #12
 800475e:	603b      	str	r3, [r7, #0]
 8004760:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004764:	b01d      	add	sp, #116	@ 0x74
 8004766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800476a:	2340      	movs	r3, #64	@ 0x40
 800476c:	616b      	str	r3, [r5, #20]
 800476e:	2300      	movs	r3, #0
 8004770:	9309      	str	r3, [sp, #36]	@ 0x24
 8004772:	2320      	movs	r3, #32
 8004774:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004778:	f8cd 800c 	str.w	r8, [sp, #12]
 800477c:	2330      	movs	r3, #48	@ 0x30
 800477e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800491c <_svfiprintf_r+0x1e4>
 8004782:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004786:	f04f 0901 	mov.w	r9, #1
 800478a:	4623      	mov	r3, r4
 800478c:	469a      	mov	sl, r3
 800478e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004792:	b10a      	cbz	r2, 8004798 <_svfiprintf_r+0x60>
 8004794:	2a25      	cmp	r2, #37	@ 0x25
 8004796:	d1f9      	bne.n	800478c <_svfiprintf_r+0x54>
 8004798:	ebba 0b04 	subs.w	fp, sl, r4
 800479c:	d00b      	beq.n	80047b6 <_svfiprintf_r+0x7e>
 800479e:	465b      	mov	r3, fp
 80047a0:	4622      	mov	r2, r4
 80047a2:	4629      	mov	r1, r5
 80047a4:	4638      	mov	r0, r7
 80047a6:	f7ff ff6b 	bl	8004680 <__ssputs_r>
 80047aa:	3001      	adds	r0, #1
 80047ac:	f000 80a7 	beq.w	80048fe <_svfiprintf_r+0x1c6>
 80047b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80047b2:	445a      	add	r2, fp
 80047b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80047b6:	f89a 3000 	ldrb.w	r3, [sl]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	f000 809f 	beq.w	80048fe <_svfiprintf_r+0x1c6>
 80047c0:	2300      	movs	r3, #0
 80047c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80047c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80047ca:	f10a 0a01 	add.w	sl, sl, #1
 80047ce:	9304      	str	r3, [sp, #16]
 80047d0:	9307      	str	r3, [sp, #28]
 80047d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80047d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80047d8:	4654      	mov	r4, sl
 80047da:	2205      	movs	r2, #5
 80047dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047e0:	484e      	ldr	r0, [pc, #312]	@ (800491c <_svfiprintf_r+0x1e4>)
 80047e2:	f7fb fd25 	bl	8000230 <memchr>
 80047e6:	9a04      	ldr	r2, [sp, #16]
 80047e8:	b9d8      	cbnz	r0, 8004822 <_svfiprintf_r+0xea>
 80047ea:	06d0      	lsls	r0, r2, #27
 80047ec:	bf44      	itt	mi
 80047ee:	2320      	movmi	r3, #32
 80047f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80047f4:	0711      	lsls	r1, r2, #28
 80047f6:	bf44      	itt	mi
 80047f8:	232b      	movmi	r3, #43	@ 0x2b
 80047fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80047fe:	f89a 3000 	ldrb.w	r3, [sl]
 8004802:	2b2a      	cmp	r3, #42	@ 0x2a
 8004804:	d015      	beq.n	8004832 <_svfiprintf_r+0xfa>
 8004806:	9a07      	ldr	r2, [sp, #28]
 8004808:	4654      	mov	r4, sl
 800480a:	2000      	movs	r0, #0
 800480c:	f04f 0c0a 	mov.w	ip, #10
 8004810:	4621      	mov	r1, r4
 8004812:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004816:	3b30      	subs	r3, #48	@ 0x30
 8004818:	2b09      	cmp	r3, #9
 800481a:	d94b      	bls.n	80048b4 <_svfiprintf_r+0x17c>
 800481c:	b1b0      	cbz	r0, 800484c <_svfiprintf_r+0x114>
 800481e:	9207      	str	r2, [sp, #28]
 8004820:	e014      	b.n	800484c <_svfiprintf_r+0x114>
 8004822:	eba0 0308 	sub.w	r3, r0, r8
 8004826:	fa09 f303 	lsl.w	r3, r9, r3
 800482a:	4313      	orrs	r3, r2
 800482c:	9304      	str	r3, [sp, #16]
 800482e:	46a2      	mov	sl, r4
 8004830:	e7d2      	b.n	80047d8 <_svfiprintf_r+0xa0>
 8004832:	9b03      	ldr	r3, [sp, #12]
 8004834:	1d19      	adds	r1, r3, #4
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	9103      	str	r1, [sp, #12]
 800483a:	2b00      	cmp	r3, #0
 800483c:	bfbb      	ittet	lt
 800483e:	425b      	neglt	r3, r3
 8004840:	f042 0202 	orrlt.w	r2, r2, #2
 8004844:	9307      	strge	r3, [sp, #28]
 8004846:	9307      	strlt	r3, [sp, #28]
 8004848:	bfb8      	it	lt
 800484a:	9204      	strlt	r2, [sp, #16]
 800484c:	7823      	ldrb	r3, [r4, #0]
 800484e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004850:	d10a      	bne.n	8004868 <_svfiprintf_r+0x130>
 8004852:	7863      	ldrb	r3, [r4, #1]
 8004854:	2b2a      	cmp	r3, #42	@ 0x2a
 8004856:	d132      	bne.n	80048be <_svfiprintf_r+0x186>
 8004858:	9b03      	ldr	r3, [sp, #12]
 800485a:	1d1a      	adds	r2, r3, #4
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	9203      	str	r2, [sp, #12]
 8004860:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004864:	3402      	adds	r4, #2
 8004866:	9305      	str	r3, [sp, #20]
 8004868:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800492c <_svfiprintf_r+0x1f4>
 800486c:	7821      	ldrb	r1, [r4, #0]
 800486e:	2203      	movs	r2, #3
 8004870:	4650      	mov	r0, sl
 8004872:	f7fb fcdd 	bl	8000230 <memchr>
 8004876:	b138      	cbz	r0, 8004888 <_svfiprintf_r+0x150>
 8004878:	9b04      	ldr	r3, [sp, #16]
 800487a:	eba0 000a 	sub.w	r0, r0, sl
 800487e:	2240      	movs	r2, #64	@ 0x40
 8004880:	4082      	lsls	r2, r0
 8004882:	4313      	orrs	r3, r2
 8004884:	3401      	adds	r4, #1
 8004886:	9304      	str	r3, [sp, #16]
 8004888:	f814 1b01 	ldrb.w	r1, [r4], #1
 800488c:	4824      	ldr	r0, [pc, #144]	@ (8004920 <_svfiprintf_r+0x1e8>)
 800488e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004892:	2206      	movs	r2, #6
 8004894:	f7fb fccc 	bl	8000230 <memchr>
 8004898:	2800      	cmp	r0, #0
 800489a:	d036      	beq.n	800490a <_svfiprintf_r+0x1d2>
 800489c:	4b21      	ldr	r3, [pc, #132]	@ (8004924 <_svfiprintf_r+0x1ec>)
 800489e:	bb1b      	cbnz	r3, 80048e8 <_svfiprintf_r+0x1b0>
 80048a0:	9b03      	ldr	r3, [sp, #12]
 80048a2:	3307      	adds	r3, #7
 80048a4:	f023 0307 	bic.w	r3, r3, #7
 80048a8:	3308      	adds	r3, #8
 80048aa:	9303      	str	r3, [sp, #12]
 80048ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048ae:	4433      	add	r3, r6
 80048b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80048b2:	e76a      	b.n	800478a <_svfiprintf_r+0x52>
 80048b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80048b8:	460c      	mov	r4, r1
 80048ba:	2001      	movs	r0, #1
 80048bc:	e7a8      	b.n	8004810 <_svfiprintf_r+0xd8>
 80048be:	2300      	movs	r3, #0
 80048c0:	3401      	adds	r4, #1
 80048c2:	9305      	str	r3, [sp, #20]
 80048c4:	4619      	mov	r1, r3
 80048c6:	f04f 0c0a 	mov.w	ip, #10
 80048ca:	4620      	mov	r0, r4
 80048cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048d0:	3a30      	subs	r2, #48	@ 0x30
 80048d2:	2a09      	cmp	r2, #9
 80048d4:	d903      	bls.n	80048de <_svfiprintf_r+0x1a6>
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d0c6      	beq.n	8004868 <_svfiprintf_r+0x130>
 80048da:	9105      	str	r1, [sp, #20]
 80048dc:	e7c4      	b.n	8004868 <_svfiprintf_r+0x130>
 80048de:	fb0c 2101 	mla	r1, ip, r1, r2
 80048e2:	4604      	mov	r4, r0
 80048e4:	2301      	movs	r3, #1
 80048e6:	e7f0      	b.n	80048ca <_svfiprintf_r+0x192>
 80048e8:	ab03      	add	r3, sp, #12
 80048ea:	9300      	str	r3, [sp, #0]
 80048ec:	462a      	mov	r2, r5
 80048ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004928 <_svfiprintf_r+0x1f0>)
 80048f0:	a904      	add	r1, sp, #16
 80048f2:	4638      	mov	r0, r7
 80048f4:	f3af 8000 	nop.w
 80048f8:	1c42      	adds	r2, r0, #1
 80048fa:	4606      	mov	r6, r0
 80048fc:	d1d6      	bne.n	80048ac <_svfiprintf_r+0x174>
 80048fe:	89ab      	ldrh	r3, [r5, #12]
 8004900:	065b      	lsls	r3, r3, #25
 8004902:	f53f af2d 	bmi.w	8004760 <_svfiprintf_r+0x28>
 8004906:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004908:	e72c      	b.n	8004764 <_svfiprintf_r+0x2c>
 800490a:	ab03      	add	r3, sp, #12
 800490c:	9300      	str	r3, [sp, #0]
 800490e:	462a      	mov	r2, r5
 8004910:	4b05      	ldr	r3, [pc, #20]	@ (8004928 <_svfiprintf_r+0x1f0>)
 8004912:	a904      	add	r1, sp, #16
 8004914:	4638      	mov	r0, r7
 8004916:	f000 f91b 	bl	8004b50 <_printf_i>
 800491a:	e7ed      	b.n	80048f8 <_svfiprintf_r+0x1c0>
 800491c:	080064f8 	.word	0x080064f8
 8004920:	08006502 	.word	0x08006502
 8004924:	00000000 	.word	0x00000000
 8004928:	08004681 	.word	0x08004681
 800492c:	080064fe 	.word	0x080064fe

08004930 <sbrk_aligned>:
 8004930:	b570      	push	{r4, r5, r6, lr}
 8004932:	4e0f      	ldr	r6, [pc, #60]	@ (8004970 <sbrk_aligned+0x40>)
 8004934:	460c      	mov	r4, r1
 8004936:	6831      	ldr	r1, [r6, #0]
 8004938:	4605      	mov	r5, r0
 800493a:	b911      	cbnz	r1, 8004942 <sbrk_aligned+0x12>
 800493c:	f000 fa7a 	bl	8004e34 <_sbrk_r>
 8004940:	6030      	str	r0, [r6, #0]
 8004942:	4621      	mov	r1, r4
 8004944:	4628      	mov	r0, r5
 8004946:	f000 fa75 	bl	8004e34 <_sbrk_r>
 800494a:	1c43      	adds	r3, r0, #1
 800494c:	d103      	bne.n	8004956 <sbrk_aligned+0x26>
 800494e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004952:	4620      	mov	r0, r4
 8004954:	bd70      	pop	{r4, r5, r6, pc}
 8004956:	1cc4      	adds	r4, r0, #3
 8004958:	f024 0403 	bic.w	r4, r4, #3
 800495c:	42a0      	cmp	r0, r4
 800495e:	d0f8      	beq.n	8004952 <sbrk_aligned+0x22>
 8004960:	1a21      	subs	r1, r4, r0
 8004962:	4628      	mov	r0, r5
 8004964:	f000 fa66 	bl	8004e34 <_sbrk_r>
 8004968:	3001      	adds	r0, #1
 800496a:	d1f2      	bne.n	8004952 <sbrk_aligned+0x22>
 800496c:	e7ef      	b.n	800494e <sbrk_aligned+0x1e>
 800496e:	bf00      	nop
 8004970:	200006b8 	.word	0x200006b8

08004974 <_malloc_r>:
 8004974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004978:	1ccd      	adds	r5, r1, #3
 800497a:	f025 0503 	bic.w	r5, r5, #3
 800497e:	3508      	adds	r5, #8
 8004980:	2d0c      	cmp	r5, #12
 8004982:	bf38      	it	cc
 8004984:	250c      	movcc	r5, #12
 8004986:	2d00      	cmp	r5, #0
 8004988:	4606      	mov	r6, r0
 800498a:	db01      	blt.n	8004990 <_malloc_r+0x1c>
 800498c:	42a9      	cmp	r1, r5
 800498e:	d904      	bls.n	800499a <_malloc_r+0x26>
 8004990:	230c      	movs	r3, #12
 8004992:	6033      	str	r3, [r6, #0]
 8004994:	2000      	movs	r0, #0
 8004996:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800499a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004a70 <_malloc_r+0xfc>
 800499e:	f000 f9f5 	bl	8004d8c <__malloc_lock>
 80049a2:	f8d8 3000 	ldr.w	r3, [r8]
 80049a6:	461c      	mov	r4, r3
 80049a8:	bb44      	cbnz	r4, 80049fc <_malloc_r+0x88>
 80049aa:	4629      	mov	r1, r5
 80049ac:	4630      	mov	r0, r6
 80049ae:	f7ff ffbf 	bl	8004930 <sbrk_aligned>
 80049b2:	1c43      	adds	r3, r0, #1
 80049b4:	4604      	mov	r4, r0
 80049b6:	d158      	bne.n	8004a6a <_malloc_r+0xf6>
 80049b8:	f8d8 4000 	ldr.w	r4, [r8]
 80049bc:	4627      	mov	r7, r4
 80049be:	2f00      	cmp	r7, #0
 80049c0:	d143      	bne.n	8004a4a <_malloc_r+0xd6>
 80049c2:	2c00      	cmp	r4, #0
 80049c4:	d04b      	beq.n	8004a5e <_malloc_r+0xea>
 80049c6:	6823      	ldr	r3, [r4, #0]
 80049c8:	4639      	mov	r1, r7
 80049ca:	4630      	mov	r0, r6
 80049cc:	eb04 0903 	add.w	r9, r4, r3
 80049d0:	f000 fa30 	bl	8004e34 <_sbrk_r>
 80049d4:	4581      	cmp	r9, r0
 80049d6:	d142      	bne.n	8004a5e <_malloc_r+0xea>
 80049d8:	6821      	ldr	r1, [r4, #0]
 80049da:	1a6d      	subs	r5, r5, r1
 80049dc:	4629      	mov	r1, r5
 80049de:	4630      	mov	r0, r6
 80049e0:	f7ff ffa6 	bl	8004930 <sbrk_aligned>
 80049e4:	3001      	adds	r0, #1
 80049e6:	d03a      	beq.n	8004a5e <_malloc_r+0xea>
 80049e8:	6823      	ldr	r3, [r4, #0]
 80049ea:	442b      	add	r3, r5
 80049ec:	6023      	str	r3, [r4, #0]
 80049ee:	f8d8 3000 	ldr.w	r3, [r8]
 80049f2:	685a      	ldr	r2, [r3, #4]
 80049f4:	bb62      	cbnz	r2, 8004a50 <_malloc_r+0xdc>
 80049f6:	f8c8 7000 	str.w	r7, [r8]
 80049fa:	e00f      	b.n	8004a1c <_malloc_r+0xa8>
 80049fc:	6822      	ldr	r2, [r4, #0]
 80049fe:	1b52      	subs	r2, r2, r5
 8004a00:	d420      	bmi.n	8004a44 <_malloc_r+0xd0>
 8004a02:	2a0b      	cmp	r2, #11
 8004a04:	d917      	bls.n	8004a36 <_malloc_r+0xc2>
 8004a06:	1961      	adds	r1, r4, r5
 8004a08:	42a3      	cmp	r3, r4
 8004a0a:	6025      	str	r5, [r4, #0]
 8004a0c:	bf18      	it	ne
 8004a0e:	6059      	strne	r1, [r3, #4]
 8004a10:	6863      	ldr	r3, [r4, #4]
 8004a12:	bf08      	it	eq
 8004a14:	f8c8 1000 	streq.w	r1, [r8]
 8004a18:	5162      	str	r2, [r4, r5]
 8004a1a:	604b      	str	r3, [r1, #4]
 8004a1c:	4630      	mov	r0, r6
 8004a1e:	f000 f9bb 	bl	8004d98 <__malloc_unlock>
 8004a22:	f104 000b 	add.w	r0, r4, #11
 8004a26:	1d23      	adds	r3, r4, #4
 8004a28:	f020 0007 	bic.w	r0, r0, #7
 8004a2c:	1ac2      	subs	r2, r0, r3
 8004a2e:	bf1c      	itt	ne
 8004a30:	1a1b      	subne	r3, r3, r0
 8004a32:	50a3      	strne	r3, [r4, r2]
 8004a34:	e7af      	b.n	8004996 <_malloc_r+0x22>
 8004a36:	6862      	ldr	r2, [r4, #4]
 8004a38:	42a3      	cmp	r3, r4
 8004a3a:	bf0c      	ite	eq
 8004a3c:	f8c8 2000 	streq.w	r2, [r8]
 8004a40:	605a      	strne	r2, [r3, #4]
 8004a42:	e7eb      	b.n	8004a1c <_malloc_r+0xa8>
 8004a44:	4623      	mov	r3, r4
 8004a46:	6864      	ldr	r4, [r4, #4]
 8004a48:	e7ae      	b.n	80049a8 <_malloc_r+0x34>
 8004a4a:	463c      	mov	r4, r7
 8004a4c:	687f      	ldr	r7, [r7, #4]
 8004a4e:	e7b6      	b.n	80049be <_malloc_r+0x4a>
 8004a50:	461a      	mov	r2, r3
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	42a3      	cmp	r3, r4
 8004a56:	d1fb      	bne.n	8004a50 <_malloc_r+0xdc>
 8004a58:	2300      	movs	r3, #0
 8004a5a:	6053      	str	r3, [r2, #4]
 8004a5c:	e7de      	b.n	8004a1c <_malloc_r+0xa8>
 8004a5e:	230c      	movs	r3, #12
 8004a60:	6033      	str	r3, [r6, #0]
 8004a62:	4630      	mov	r0, r6
 8004a64:	f000 f998 	bl	8004d98 <__malloc_unlock>
 8004a68:	e794      	b.n	8004994 <_malloc_r+0x20>
 8004a6a:	6005      	str	r5, [r0, #0]
 8004a6c:	e7d6      	b.n	8004a1c <_malloc_r+0xa8>
 8004a6e:	bf00      	nop
 8004a70:	200006bc 	.word	0x200006bc

08004a74 <_printf_common>:
 8004a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a78:	4616      	mov	r6, r2
 8004a7a:	4698      	mov	r8, r3
 8004a7c:	688a      	ldr	r2, [r1, #8]
 8004a7e:	690b      	ldr	r3, [r1, #16]
 8004a80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004a84:	4293      	cmp	r3, r2
 8004a86:	bfb8      	it	lt
 8004a88:	4613      	movlt	r3, r2
 8004a8a:	6033      	str	r3, [r6, #0]
 8004a8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004a90:	4607      	mov	r7, r0
 8004a92:	460c      	mov	r4, r1
 8004a94:	b10a      	cbz	r2, 8004a9a <_printf_common+0x26>
 8004a96:	3301      	adds	r3, #1
 8004a98:	6033      	str	r3, [r6, #0]
 8004a9a:	6823      	ldr	r3, [r4, #0]
 8004a9c:	0699      	lsls	r1, r3, #26
 8004a9e:	bf42      	ittt	mi
 8004aa0:	6833      	ldrmi	r3, [r6, #0]
 8004aa2:	3302      	addmi	r3, #2
 8004aa4:	6033      	strmi	r3, [r6, #0]
 8004aa6:	6825      	ldr	r5, [r4, #0]
 8004aa8:	f015 0506 	ands.w	r5, r5, #6
 8004aac:	d106      	bne.n	8004abc <_printf_common+0x48>
 8004aae:	f104 0a19 	add.w	sl, r4, #25
 8004ab2:	68e3      	ldr	r3, [r4, #12]
 8004ab4:	6832      	ldr	r2, [r6, #0]
 8004ab6:	1a9b      	subs	r3, r3, r2
 8004ab8:	42ab      	cmp	r3, r5
 8004aba:	dc26      	bgt.n	8004b0a <_printf_common+0x96>
 8004abc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ac0:	6822      	ldr	r2, [r4, #0]
 8004ac2:	3b00      	subs	r3, #0
 8004ac4:	bf18      	it	ne
 8004ac6:	2301      	movne	r3, #1
 8004ac8:	0692      	lsls	r2, r2, #26
 8004aca:	d42b      	bmi.n	8004b24 <_printf_common+0xb0>
 8004acc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ad0:	4641      	mov	r1, r8
 8004ad2:	4638      	mov	r0, r7
 8004ad4:	47c8      	blx	r9
 8004ad6:	3001      	adds	r0, #1
 8004ad8:	d01e      	beq.n	8004b18 <_printf_common+0xa4>
 8004ada:	6823      	ldr	r3, [r4, #0]
 8004adc:	6922      	ldr	r2, [r4, #16]
 8004ade:	f003 0306 	and.w	r3, r3, #6
 8004ae2:	2b04      	cmp	r3, #4
 8004ae4:	bf02      	ittt	eq
 8004ae6:	68e5      	ldreq	r5, [r4, #12]
 8004ae8:	6833      	ldreq	r3, [r6, #0]
 8004aea:	1aed      	subeq	r5, r5, r3
 8004aec:	68a3      	ldr	r3, [r4, #8]
 8004aee:	bf0c      	ite	eq
 8004af0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004af4:	2500      	movne	r5, #0
 8004af6:	4293      	cmp	r3, r2
 8004af8:	bfc4      	itt	gt
 8004afa:	1a9b      	subgt	r3, r3, r2
 8004afc:	18ed      	addgt	r5, r5, r3
 8004afe:	2600      	movs	r6, #0
 8004b00:	341a      	adds	r4, #26
 8004b02:	42b5      	cmp	r5, r6
 8004b04:	d11a      	bne.n	8004b3c <_printf_common+0xc8>
 8004b06:	2000      	movs	r0, #0
 8004b08:	e008      	b.n	8004b1c <_printf_common+0xa8>
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	4652      	mov	r2, sl
 8004b0e:	4641      	mov	r1, r8
 8004b10:	4638      	mov	r0, r7
 8004b12:	47c8      	blx	r9
 8004b14:	3001      	adds	r0, #1
 8004b16:	d103      	bne.n	8004b20 <_printf_common+0xac>
 8004b18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b20:	3501      	adds	r5, #1
 8004b22:	e7c6      	b.n	8004ab2 <_printf_common+0x3e>
 8004b24:	18e1      	adds	r1, r4, r3
 8004b26:	1c5a      	adds	r2, r3, #1
 8004b28:	2030      	movs	r0, #48	@ 0x30
 8004b2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004b2e:	4422      	add	r2, r4
 8004b30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004b34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004b38:	3302      	adds	r3, #2
 8004b3a:	e7c7      	b.n	8004acc <_printf_common+0x58>
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	4622      	mov	r2, r4
 8004b40:	4641      	mov	r1, r8
 8004b42:	4638      	mov	r0, r7
 8004b44:	47c8      	blx	r9
 8004b46:	3001      	adds	r0, #1
 8004b48:	d0e6      	beq.n	8004b18 <_printf_common+0xa4>
 8004b4a:	3601      	adds	r6, #1
 8004b4c:	e7d9      	b.n	8004b02 <_printf_common+0x8e>
	...

08004b50 <_printf_i>:
 8004b50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b54:	7e0f      	ldrb	r7, [r1, #24]
 8004b56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004b58:	2f78      	cmp	r7, #120	@ 0x78
 8004b5a:	4691      	mov	r9, r2
 8004b5c:	4680      	mov	r8, r0
 8004b5e:	460c      	mov	r4, r1
 8004b60:	469a      	mov	sl, r3
 8004b62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004b66:	d807      	bhi.n	8004b78 <_printf_i+0x28>
 8004b68:	2f62      	cmp	r7, #98	@ 0x62
 8004b6a:	d80a      	bhi.n	8004b82 <_printf_i+0x32>
 8004b6c:	2f00      	cmp	r7, #0
 8004b6e:	f000 80d1 	beq.w	8004d14 <_printf_i+0x1c4>
 8004b72:	2f58      	cmp	r7, #88	@ 0x58
 8004b74:	f000 80b8 	beq.w	8004ce8 <_printf_i+0x198>
 8004b78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004b80:	e03a      	b.n	8004bf8 <_printf_i+0xa8>
 8004b82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004b86:	2b15      	cmp	r3, #21
 8004b88:	d8f6      	bhi.n	8004b78 <_printf_i+0x28>
 8004b8a:	a101      	add	r1, pc, #4	@ (adr r1, 8004b90 <_printf_i+0x40>)
 8004b8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b90:	08004be9 	.word	0x08004be9
 8004b94:	08004bfd 	.word	0x08004bfd
 8004b98:	08004b79 	.word	0x08004b79
 8004b9c:	08004b79 	.word	0x08004b79
 8004ba0:	08004b79 	.word	0x08004b79
 8004ba4:	08004b79 	.word	0x08004b79
 8004ba8:	08004bfd 	.word	0x08004bfd
 8004bac:	08004b79 	.word	0x08004b79
 8004bb0:	08004b79 	.word	0x08004b79
 8004bb4:	08004b79 	.word	0x08004b79
 8004bb8:	08004b79 	.word	0x08004b79
 8004bbc:	08004cfb 	.word	0x08004cfb
 8004bc0:	08004c27 	.word	0x08004c27
 8004bc4:	08004cb5 	.word	0x08004cb5
 8004bc8:	08004b79 	.word	0x08004b79
 8004bcc:	08004b79 	.word	0x08004b79
 8004bd0:	08004d1d 	.word	0x08004d1d
 8004bd4:	08004b79 	.word	0x08004b79
 8004bd8:	08004c27 	.word	0x08004c27
 8004bdc:	08004b79 	.word	0x08004b79
 8004be0:	08004b79 	.word	0x08004b79
 8004be4:	08004cbd 	.word	0x08004cbd
 8004be8:	6833      	ldr	r3, [r6, #0]
 8004bea:	1d1a      	adds	r2, r3, #4
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	6032      	str	r2, [r6, #0]
 8004bf0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004bf4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e09c      	b.n	8004d36 <_printf_i+0x1e6>
 8004bfc:	6833      	ldr	r3, [r6, #0]
 8004bfe:	6820      	ldr	r0, [r4, #0]
 8004c00:	1d19      	adds	r1, r3, #4
 8004c02:	6031      	str	r1, [r6, #0]
 8004c04:	0606      	lsls	r6, r0, #24
 8004c06:	d501      	bpl.n	8004c0c <_printf_i+0xbc>
 8004c08:	681d      	ldr	r5, [r3, #0]
 8004c0a:	e003      	b.n	8004c14 <_printf_i+0xc4>
 8004c0c:	0645      	lsls	r5, r0, #25
 8004c0e:	d5fb      	bpl.n	8004c08 <_printf_i+0xb8>
 8004c10:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004c14:	2d00      	cmp	r5, #0
 8004c16:	da03      	bge.n	8004c20 <_printf_i+0xd0>
 8004c18:	232d      	movs	r3, #45	@ 0x2d
 8004c1a:	426d      	negs	r5, r5
 8004c1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c20:	4858      	ldr	r0, [pc, #352]	@ (8004d84 <_printf_i+0x234>)
 8004c22:	230a      	movs	r3, #10
 8004c24:	e011      	b.n	8004c4a <_printf_i+0xfa>
 8004c26:	6821      	ldr	r1, [r4, #0]
 8004c28:	6833      	ldr	r3, [r6, #0]
 8004c2a:	0608      	lsls	r0, r1, #24
 8004c2c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004c30:	d402      	bmi.n	8004c38 <_printf_i+0xe8>
 8004c32:	0649      	lsls	r1, r1, #25
 8004c34:	bf48      	it	mi
 8004c36:	b2ad      	uxthmi	r5, r5
 8004c38:	2f6f      	cmp	r7, #111	@ 0x6f
 8004c3a:	4852      	ldr	r0, [pc, #328]	@ (8004d84 <_printf_i+0x234>)
 8004c3c:	6033      	str	r3, [r6, #0]
 8004c3e:	bf14      	ite	ne
 8004c40:	230a      	movne	r3, #10
 8004c42:	2308      	moveq	r3, #8
 8004c44:	2100      	movs	r1, #0
 8004c46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004c4a:	6866      	ldr	r6, [r4, #4]
 8004c4c:	60a6      	str	r6, [r4, #8]
 8004c4e:	2e00      	cmp	r6, #0
 8004c50:	db05      	blt.n	8004c5e <_printf_i+0x10e>
 8004c52:	6821      	ldr	r1, [r4, #0]
 8004c54:	432e      	orrs	r6, r5
 8004c56:	f021 0104 	bic.w	r1, r1, #4
 8004c5a:	6021      	str	r1, [r4, #0]
 8004c5c:	d04b      	beq.n	8004cf6 <_printf_i+0x1a6>
 8004c5e:	4616      	mov	r6, r2
 8004c60:	fbb5 f1f3 	udiv	r1, r5, r3
 8004c64:	fb03 5711 	mls	r7, r3, r1, r5
 8004c68:	5dc7      	ldrb	r7, [r0, r7]
 8004c6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004c6e:	462f      	mov	r7, r5
 8004c70:	42bb      	cmp	r3, r7
 8004c72:	460d      	mov	r5, r1
 8004c74:	d9f4      	bls.n	8004c60 <_printf_i+0x110>
 8004c76:	2b08      	cmp	r3, #8
 8004c78:	d10b      	bne.n	8004c92 <_printf_i+0x142>
 8004c7a:	6823      	ldr	r3, [r4, #0]
 8004c7c:	07df      	lsls	r7, r3, #31
 8004c7e:	d508      	bpl.n	8004c92 <_printf_i+0x142>
 8004c80:	6923      	ldr	r3, [r4, #16]
 8004c82:	6861      	ldr	r1, [r4, #4]
 8004c84:	4299      	cmp	r1, r3
 8004c86:	bfde      	ittt	le
 8004c88:	2330      	movle	r3, #48	@ 0x30
 8004c8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004c8e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004c92:	1b92      	subs	r2, r2, r6
 8004c94:	6122      	str	r2, [r4, #16]
 8004c96:	f8cd a000 	str.w	sl, [sp]
 8004c9a:	464b      	mov	r3, r9
 8004c9c:	aa03      	add	r2, sp, #12
 8004c9e:	4621      	mov	r1, r4
 8004ca0:	4640      	mov	r0, r8
 8004ca2:	f7ff fee7 	bl	8004a74 <_printf_common>
 8004ca6:	3001      	adds	r0, #1
 8004ca8:	d14a      	bne.n	8004d40 <_printf_i+0x1f0>
 8004caa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004cae:	b004      	add	sp, #16
 8004cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cb4:	6823      	ldr	r3, [r4, #0]
 8004cb6:	f043 0320 	orr.w	r3, r3, #32
 8004cba:	6023      	str	r3, [r4, #0]
 8004cbc:	4832      	ldr	r0, [pc, #200]	@ (8004d88 <_printf_i+0x238>)
 8004cbe:	2778      	movs	r7, #120	@ 0x78
 8004cc0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004cc4:	6823      	ldr	r3, [r4, #0]
 8004cc6:	6831      	ldr	r1, [r6, #0]
 8004cc8:	061f      	lsls	r7, r3, #24
 8004cca:	f851 5b04 	ldr.w	r5, [r1], #4
 8004cce:	d402      	bmi.n	8004cd6 <_printf_i+0x186>
 8004cd0:	065f      	lsls	r7, r3, #25
 8004cd2:	bf48      	it	mi
 8004cd4:	b2ad      	uxthmi	r5, r5
 8004cd6:	6031      	str	r1, [r6, #0]
 8004cd8:	07d9      	lsls	r1, r3, #31
 8004cda:	bf44      	itt	mi
 8004cdc:	f043 0320 	orrmi.w	r3, r3, #32
 8004ce0:	6023      	strmi	r3, [r4, #0]
 8004ce2:	b11d      	cbz	r5, 8004cec <_printf_i+0x19c>
 8004ce4:	2310      	movs	r3, #16
 8004ce6:	e7ad      	b.n	8004c44 <_printf_i+0xf4>
 8004ce8:	4826      	ldr	r0, [pc, #152]	@ (8004d84 <_printf_i+0x234>)
 8004cea:	e7e9      	b.n	8004cc0 <_printf_i+0x170>
 8004cec:	6823      	ldr	r3, [r4, #0]
 8004cee:	f023 0320 	bic.w	r3, r3, #32
 8004cf2:	6023      	str	r3, [r4, #0]
 8004cf4:	e7f6      	b.n	8004ce4 <_printf_i+0x194>
 8004cf6:	4616      	mov	r6, r2
 8004cf8:	e7bd      	b.n	8004c76 <_printf_i+0x126>
 8004cfa:	6833      	ldr	r3, [r6, #0]
 8004cfc:	6825      	ldr	r5, [r4, #0]
 8004cfe:	6961      	ldr	r1, [r4, #20]
 8004d00:	1d18      	adds	r0, r3, #4
 8004d02:	6030      	str	r0, [r6, #0]
 8004d04:	062e      	lsls	r6, r5, #24
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	d501      	bpl.n	8004d0e <_printf_i+0x1be>
 8004d0a:	6019      	str	r1, [r3, #0]
 8004d0c:	e002      	b.n	8004d14 <_printf_i+0x1c4>
 8004d0e:	0668      	lsls	r0, r5, #25
 8004d10:	d5fb      	bpl.n	8004d0a <_printf_i+0x1ba>
 8004d12:	8019      	strh	r1, [r3, #0]
 8004d14:	2300      	movs	r3, #0
 8004d16:	6123      	str	r3, [r4, #16]
 8004d18:	4616      	mov	r6, r2
 8004d1a:	e7bc      	b.n	8004c96 <_printf_i+0x146>
 8004d1c:	6833      	ldr	r3, [r6, #0]
 8004d1e:	1d1a      	adds	r2, r3, #4
 8004d20:	6032      	str	r2, [r6, #0]
 8004d22:	681e      	ldr	r6, [r3, #0]
 8004d24:	6862      	ldr	r2, [r4, #4]
 8004d26:	2100      	movs	r1, #0
 8004d28:	4630      	mov	r0, r6
 8004d2a:	f7fb fa81 	bl	8000230 <memchr>
 8004d2e:	b108      	cbz	r0, 8004d34 <_printf_i+0x1e4>
 8004d30:	1b80      	subs	r0, r0, r6
 8004d32:	6060      	str	r0, [r4, #4]
 8004d34:	6863      	ldr	r3, [r4, #4]
 8004d36:	6123      	str	r3, [r4, #16]
 8004d38:	2300      	movs	r3, #0
 8004d3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d3e:	e7aa      	b.n	8004c96 <_printf_i+0x146>
 8004d40:	6923      	ldr	r3, [r4, #16]
 8004d42:	4632      	mov	r2, r6
 8004d44:	4649      	mov	r1, r9
 8004d46:	4640      	mov	r0, r8
 8004d48:	47d0      	blx	sl
 8004d4a:	3001      	adds	r0, #1
 8004d4c:	d0ad      	beq.n	8004caa <_printf_i+0x15a>
 8004d4e:	6823      	ldr	r3, [r4, #0]
 8004d50:	079b      	lsls	r3, r3, #30
 8004d52:	d413      	bmi.n	8004d7c <_printf_i+0x22c>
 8004d54:	68e0      	ldr	r0, [r4, #12]
 8004d56:	9b03      	ldr	r3, [sp, #12]
 8004d58:	4298      	cmp	r0, r3
 8004d5a:	bfb8      	it	lt
 8004d5c:	4618      	movlt	r0, r3
 8004d5e:	e7a6      	b.n	8004cae <_printf_i+0x15e>
 8004d60:	2301      	movs	r3, #1
 8004d62:	4632      	mov	r2, r6
 8004d64:	4649      	mov	r1, r9
 8004d66:	4640      	mov	r0, r8
 8004d68:	47d0      	blx	sl
 8004d6a:	3001      	adds	r0, #1
 8004d6c:	d09d      	beq.n	8004caa <_printf_i+0x15a>
 8004d6e:	3501      	adds	r5, #1
 8004d70:	68e3      	ldr	r3, [r4, #12]
 8004d72:	9903      	ldr	r1, [sp, #12]
 8004d74:	1a5b      	subs	r3, r3, r1
 8004d76:	42ab      	cmp	r3, r5
 8004d78:	dcf2      	bgt.n	8004d60 <_printf_i+0x210>
 8004d7a:	e7eb      	b.n	8004d54 <_printf_i+0x204>
 8004d7c:	2500      	movs	r5, #0
 8004d7e:	f104 0619 	add.w	r6, r4, #25
 8004d82:	e7f5      	b.n	8004d70 <_printf_i+0x220>
 8004d84:	08006509 	.word	0x08006509
 8004d88:	0800651a 	.word	0x0800651a

08004d8c <__malloc_lock>:
 8004d8c:	4801      	ldr	r0, [pc, #4]	@ (8004d94 <__malloc_lock+0x8>)
 8004d8e:	f7ff bc67 	b.w	8004660 <__retarget_lock_acquire_recursive>
 8004d92:	bf00      	nop
 8004d94:	200006b4 	.word	0x200006b4

08004d98 <__malloc_unlock>:
 8004d98:	4801      	ldr	r0, [pc, #4]	@ (8004da0 <__malloc_unlock+0x8>)
 8004d9a:	f7ff bc62 	b.w	8004662 <__retarget_lock_release_recursive>
 8004d9e:	bf00      	nop
 8004da0:	200006b4 	.word	0x200006b4

08004da4 <_realloc_r>:
 8004da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004da8:	4607      	mov	r7, r0
 8004daa:	4614      	mov	r4, r2
 8004dac:	460d      	mov	r5, r1
 8004dae:	b921      	cbnz	r1, 8004dba <_realloc_r+0x16>
 8004db0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004db4:	4611      	mov	r1, r2
 8004db6:	f7ff bddd 	b.w	8004974 <_malloc_r>
 8004dba:	b92a      	cbnz	r2, 8004dc8 <_realloc_r+0x24>
 8004dbc:	f000 f84a 	bl	8004e54 <_free_r>
 8004dc0:	4625      	mov	r5, r4
 8004dc2:	4628      	mov	r0, r5
 8004dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dc8:	f000 f88e 	bl	8004ee8 <_malloc_usable_size_r>
 8004dcc:	4284      	cmp	r4, r0
 8004dce:	4606      	mov	r6, r0
 8004dd0:	d802      	bhi.n	8004dd8 <_realloc_r+0x34>
 8004dd2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004dd6:	d8f4      	bhi.n	8004dc2 <_realloc_r+0x1e>
 8004dd8:	4621      	mov	r1, r4
 8004dda:	4638      	mov	r0, r7
 8004ddc:	f7ff fdca 	bl	8004974 <_malloc_r>
 8004de0:	4680      	mov	r8, r0
 8004de2:	b908      	cbnz	r0, 8004de8 <_realloc_r+0x44>
 8004de4:	4645      	mov	r5, r8
 8004de6:	e7ec      	b.n	8004dc2 <_realloc_r+0x1e>
 8004de8:	42b4      	cmp	r4, r6
 8004dea:	4622      	mov	r2, r4
 8004dec:	4629      	mov	r1, r5
 8004dee:	bf28      	it	cs
 8004df0:	4632      	movcs	r2, r6
 8004df2:	f7ff fc37 	bl	8004664 <memcpy>
 8004df6:	4629      	mov	r1, r5
 8004df8:	4638      	mov	r0, r7
 8004dfa:	f000 f82b 	bl	8004e54 <_free_r>
 8004dfe:	e7f1      	b.n	8004de4 <_realloc_r+0x40>

08004e00 <memmove>:
 8004e00:	4288      	cmp	r0, r1
 8004e02:	b510      	push	{r4, lr}
 8004e04:	eb01 0402 	add.w	r4, r1, r2
 8004e08:	d902      	bls.n	8004e10 <memmove+0x10>
 8004e0a:	4284      	cmp	r4, r0
 8004e0c:	4623      	mov	r3, r4
 8004e0e:	d807      	bhi.n	8004e20 <memmove+0x20>
 8004e10:	1e43      	subs	r3, r0, #1
 8004e12:	42a1      	cmp	r1, r4
 8004e14:	d008      	beq.n	8004e28 <memmove+0x28>
 8004e16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004e1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004e1e:	e7f8      	b.n	8004e12 <memmove+0x12>
 8004e20:	4402      	add	r2, r0
 8004e22:	4601      	mov	r1, r0
 8004e24:	428a      	cmp	r2, r1
 8004e26:	d100      	bne.n	8004e2a <memmove+0x2a>
 8004e28:	bd10      	pop	{r4, pc}
 8004e2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004e2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004e32:	e7f7      	b.n	8004e24 <memmove+0x24>

08004e34 <_sbrk_r>:
 8004e34:	b538      	push	{r3, r4, r5, lr}
 8004e36:	4d06      	ldr	r5, [pc, #24]	@ (8004e50 <_sbrk_r+0x1c>)
 8004e38:	2300      	movs	r3, #0
 8004e3a:	4604      	mov	r4, r0
 8004e3c:	4608      	mov	r0, r1
 8004e3e:	602b      	str	r3, [r5, #0]
 8004e40:	f7fc f9f4 	bl	800122c <_sbrk>
 8004e44:	1c43      	adds	r3, r0, #1
 8004e46:	d102      	bne.n	8004e4e <_sbrk_r+0x1a>
 8004e48:	682b      	ldr	r3, [r5, #0]
 8004e4a:	b103      	cbz	r3, 8004e4e <_sbrk_r+0x1a>
 8004e4c:	6023      	str	r3, [r4, #0]
 8004e4e:	bd38      	pop	{r3, r4, r5, pc}
 8004e50:	200006c0 	.word	0x200006c0

08004e54 <_free_r>:
 8004e54:	b538      	push	{r3, r4, r5, lr}
 8004e56:	4605      	mov	r5, r0
 8004e58:	2900      	cmp	r1, #0
 8004e5a:	d041      	beq.n	8004ee0 <_free_r+0x8c>
 8004e5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e60:	1f0c      	subs	r4, r1, #4
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	bfb8      	it	lt
 8004e66:	18e4      	addlt	r4, r4, r3
 8004e68:	f7ff ff90 	bl	8004d8c <__malloc_lock>
 8004e6c:	4a1d      	ldr	r2, [pc, #116]	@ (8004ee4 <_free_r+0x90>)
 8004e6e:	6813      	ldr	r3, [r2, #0]
 8004e70:	b933      	cbnz	r3, 8004e80 <_free_r+0x2c>
 8004e72:	6063      	str	r3, [r4, #4]
 8004e74:	6014      	str	r4, [r2, #0]
 8004e76:	4628      	mov	r0, r5
 8004e78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e7c:	f7ff bf8c 	b.w	8004d98 <__malloc_unlock>
 8004e80:	42a3      	cmp	r3, r4
 8004e82:	d908      	bls.n	8004e96 <_free_r+0x42>
 8004e84:	6820      	ldr	r0, [r4, #0]
 8004e86:	1821      	adds	r1, r4, r0
 8004e88:	428b      	cmp	r3, r1
 8004e8a:	bf01      	itttt	eq
 8004e8c:	6819      	ldreq	r1, [r3, #0]
 8004e8e:	685b      	ldreq	r3, [r3, #4]
 8004e90:	1809      	addeq	r1, r1, r0
 8004e92:	6021      	streq	r1, [r4, #0]
 8004e94:	e7ed      	b.n	8004e72 <_free_r+0x1e>
 8004e96:	461a      	mov	r2, r3
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	b10b      	cbz	r3, 8004ea0 <_free_r+0x4c>
 8004e9c:	42a3      	cmp	r3, r4
 8004e9e:	d9fa      	bls.n	8004e96 <_free_r+0x42>
 8004ea0:	6811      	ldr	r1, [r2, #0]
 8004ea2:	1850      	adds	r0, r2, r1
 8004ea4:	42a0      	cmp	r0, r4
 8004ea6:	d10b      	bne.n	8004ec0 <_free_r+0x6c>
 8004ea8:	6820      	ldr	r0, [r4, #0]
 8004eaa:	4401      	add	r1, r0
 8004eac:	1850      	adds	r0, r2, r1
 8004eae:	4283      	cmp	r3, r0
 8004eb0:	6011      	str	r1, [r2, #0]
 8004eb2:	d1e0      	bne.n	8004e76 <_free_r+0x22>
 8004eb4:	6818      	ldr	r0, [r3, #0]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	6053      	str	r3, [r2, #4]
 8004eba:	4408      	add	r0, r1
 8004ebc:	6010      	str	r0, [r2, #0]
 8004ebe:	e7da      	b.n	8004e76 <_free_r+0x22>
 8004ec0:	d902      	bls.n	8004ec8 <_free_r+0x74>
 8004ec2:	230c      	movs	r3, #12
 8004ec4:	602b      	str	r3, [r5, #0]
 8004ec6:	e7d6      	b.n	8004e76 <_free_r+0x22>
 8004ec8:	6820      	ldr	r0, [r4, #0]
 8004eca:	1821      	adds	r1, r4, r0
 8004ecc:	428b      	cmp	r3, r1
 8004ece:	bf04      	itt	eq
 8004ed0:	6819      	ldreq	r1, [r3, #0]
 8004ed2:	685b      	ldreq	r3, [r3, #4]
 8004ed4:	6063      	str	r3, [r4, #4]
 8004ed6:	bf04      	itt	eq
 8004ed8:	1809      	addeq	r1, r1, r0
 8004eda:	6021      	streq	r1, [r4, #0]
 8004edc:	6054      	str	r4, [r2, #4]
 8004ede:	e7ca      	b.n	8004e76 <_free_r+0x22>
 8004ee0:	bd38      	pop	{r3, r4, r5, pc}
 8004ee2:	bf00      	nop
 8004ee4:	200006bc 	.word	0x200006bc

08004ee8 <_malloc_usable_size_r>:
 8004ee8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004eec:	1f18      	subs	r0, r3, #4
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	bfbc      	itt	lt
 8004ef2:	580b      	ldrlt	r3, [r1, r0]
 8004ef4:	18c0      	addlt	r0, r0, r3
 8004ef6:	4770      	bx	lr

08004ef8 <_init>:
 8004ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004efa:	bf00      	nop
 8004efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004efe:	bc08      	pop	{r3}
 8004f00:	469e      	mov	lr, r3
 8004f02:	4770      	bx	lr

08004f04 <_fini>:
 8004f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f06:	bf00      	nop
 8004f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f0a:	bc08      	pop	{r3}
 8004f0c:	469e      	mov	lr, r3
 8004f0e:	4770      	bx	lr
