

================================================================
== Vivado HLS Report for 'subconv_3x3_16_no_re'
================================================================
* Date:           Thu Dec 13 17:50:47 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  774961|  774961|  774961|  774961|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  774960|  774960|     32290|          -|          -|    24|    no    |
        | + Loop 1.1              |   32288|   32288|      2018|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    2016|    2016|       126|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |     117|     117|        39|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      36|      36|        12|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     562|    266|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    214|
|Register         |        -|      -|     396|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1306|   1191|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U32  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fmulcud_x_U33  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  348|  711|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_6_fu_194_p2       |     +    |      0|  20|  10|           5|           1|
    |h_6_fu_308_p2        |     +    |      0|  20|  10|           5|           1|
    |m_6_fu_320_p2        |     +    |      0|  11|   8|           2|           1|
    |n_6_fu_400_p2        |     +    |      0|  11|   8|           2|           1|
    |tmp1_fu_335_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp2_fu_415_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp_49_fu_345_p2     |     +    |      0|  20|  10|           5|           5|
    |tmp_52_fu_425_p2     |     +    |      0|  20|  10|           5|           5|
    |tmp_85_fu_233_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_88_fu_271_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_89_fu_296_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_90_fu_452_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_91_fu_330_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_93_fu_355_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_94_fu_388_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_95_fu_410_p2     |     +    |      0|  32|  14|           9|           9|
    |tmp_96_fu_435_p2     |     +    |      0|  47|  19|          14|          14|
    |w_6_fu_457_p2        |     +    |      0|  20|  10|           5|           1|
    |tmp_87_fu_251_p2     |     -    |      0|  29|  13|           8|           8|
    |tmp_92_fu_365_p2     |     -    |      0|  32|  14|           9|           9|
    |exitcond1_fu_314_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond2_fu_302_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond3_fu_261_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond4_fu_188_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond_fu_394_p2   |   icmp   |      0|   0|   1|           2|           2|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 562| 266|         173|         159|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  121|         26|    1|         26|
    |co_reg_97      |    9|          2|    5|         10|
    |grp_fu_178_p0  |   15|          3|   32|         96|
    |grp_fu_178_p1  |   15|          3|   32|         96|
    |h_reg_108      |    9|          2|    5|         10|
    |m_reg_144      |    9|          2|    2|          4|
    |n_reg_167      |    9|          2|    2|          4|
    |sum_1_reg_155  |    9|          2|   32|         64|
    |sum_reg_132    |    9|          2|   32|         64|
    |w_reg_120      |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  214|         46|  148|        384|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  25|   0|   25|          0|
    |bias_addr_reg_486     |   5|   0|    5|          0|
    |bias_load_reg_585     |  32|   0|   32|          0|
    |co_6_reg_470          |   5|   0|    5|          0|
    |co_reg_97             |   5|   0|    5|          0|
    |h_reg_108             |   5|   0|    5|          0|
    |input_load_reg_570    |  32|   0|   32|          0|
    |m_6_reg_510           |   2|   0|    2|          0|
    |m_reg_144             |   2|   0|    2|          0|
    |n_6_reg_540           |   2|   0|    2|          0|
    |n_reg_167             |   2|   0|    2|          0|
    |result_reg_600        |  32|   0|   32|          0|
    |sum_1_reg_155         |  32|   0|   32|          0|
    |sum_reg_132           |  32|   0|   32|          0|
    |tmp_119_cast_reg_481  |   9|   0|    9|          0|
    |tmp_54_reg_575        |  32|   0|   32|          0|
    |tmp_85_reg_475        |   9|   0|   10|          1|
    |tmp_89_reg_494        |  13|   0|   14|          1|
    |tmp_90_reg_590        |  14|   0|   14|          0|
    |tmp_91_reg_515        |   9|   0|    9|          0|
    |tmp_92_reg_527        |   9|   0|    9|          0|
    |tmp_93_reg_521        |  10|   0|   10|          0|
    |tmp_94_reg_532        |  13|   0|   14|          1|
    |tmp_95_reg_545        |   9|   0|    9|          0|
    |tmp_96_reg_550        |  14|   0|   14|          0|
    |w_6_reg_595           |   5|   0|    5|          0|
    |w_reg_120             |   5|   0|    5|          0|
    |weight_load_reg_565   |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 396|   0|  399|          3|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|input_r_address0   | out |   13|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   32|  ap_memory |        input_r       |     array    |
|weight_address0    | out |    8|  ap_memory |        weight        |     array    |
|weight_ce0         | out |    1|  ap_memory |        weight        |     array    |
|weight_q0          |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0      | out |    5|  ap_memory |         bias         |     array    |
|bias_ce0           | out |    1|  ap_memory |         bias         |     array    |
|bias_q0            |  in |   32|  ap_memory |         bias         |     array    |
|output_r_address0  | out |   13|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   32|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

