<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="error" file="HDLCompiler" num="377" delta="unknown" >"C:/Users/fulop/ALU_test/ALU_test.srcs/sources_1/new/testbench.vhd" Line 40: Entity port <arg fmt="%s" index="1">a</arg> does not match with type <arg fmt="%s" index="2">std_logic_vector</arg> of component port
</msg>

<msg type="error" file="HDLCompiler" num="377" delta="unknown" >"C:/Users/fulop/ALU_test/ALU_test.srcs/sources_1/new/testbench.vhd" Line 41: Entity port <arg fmt="%s" index="1">b</arg> does not match with type <arg fmt="%s" index="2">std_logic_vector</arg> of component port
</msg>

<msg type="error" file="HDLCompiler" num="377" delta="unknown" >"C:/Users/fulop/ALU_test/ALU_test.srcs/sources_1/new/testbench.vhd" Line 42: Entity port <arg fmt="%s" index="1">op</arg> does not match with type <arg fmt="%s" index="2">std_logic_vector</arg> of component port
</msg>

<msg type="error" file="HDLCompiler" num="377" delta="unknown" >"C:/Users/fulop/ALU_test/ALU_test.srcs/sources_1/new/testbench.vhd" Line 43: Entity port <arg fmt="%s" index="1">result</arg> does not match with type <arg fmt="%s" index="2">std_logic_vector</arg> of component port
</msg>

<msg type="error" file="Simulator" num="777" delta="unknown" >Static elaboration of top level VHDL design unit <arg fmt="%s" index="1">testbench</arg> in library <arg fmt="%s" index="2">work</arg> failed
</msg>

</messages>

