
Lab5_FSM_TrafficLight.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048a0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00023ce0  08004a28  08004a28  00014a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08028708  08028708  00040024  2**0
                  CONTENTS
  4 .ARM          00000008  08028708  08028708  00038708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08028710  08028710  00040024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08028710  08028710  00038710  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08028714  08028714  00038714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08028718  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00040024  2**0
                  CONTENTS
 10 .bss          000001a0  20000024  20000024  00040024  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001c4  200001c4  00040024  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00040024  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00040054  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000ee5e  00000000  00000000  00040097  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002b59  00000000  00000000  0004eef5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ee0  00000000  00000000  00051a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000b46  00000000  00000000  00052930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002250b  00000000  00000000  00053476  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000123cc  00000000  00000000  00075981  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cd103  00000000  00000000  00087d4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003c24  00000000  00000000  00154e50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  00158a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004a10 	.word	0x08004a10

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	08004a10 	.word	0x08004a10

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b970 	b.w	80004d0 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	460d      	mov	r5, r1
 8000210:	4604      	mov	r4, r0
 8000212:	460f      	mov	r7, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4694      	mov	ip, r2
 800021c:	d965      	bls.n	80002ea <__udivmoddi4+0xe2>
 800021e:	fab2 f382 	clz	r3, r2
 8000222:	b143      	cbz	r3, 8000236 <__udivmoddi4+0x2e>
 8000224:	fa02 fc03 	lsl.w	ip, r2, r3
 8000228:	f1c3 0220 	rsb	r2, r3, #32
 800022c:	409f      	lsls	r7, r3
 800022e:	fa20 f202 	lsr.w	r2, r0, r2
 8000232:	4317      	orrs	r7, r2
 8000234:	409c      	lsls	r4, r3
 8000236:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800023a:	fa1f f58c 	uxth.w	r5, ip
 800023e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000242:	0c22      	lsrs	r2, r4, #16
 8000244:	fb0e 7711 	mls	r7, lr, r1, r7
 8000248:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800024c:	fb01 f005 	mul.w	r0, r1, r5
 8000250:	4290      	cmp	r0, r2
 8000252:	d90a      	bls.n	800026a <__udivmoddi4+0x62>
 8000254:	eb1c 0202 	adds.w	r2, ip, r2
 8000258:	f101 37ff 	add.w	r7, r1, #4294967295
 800025c:	f080 811c 	bcs.w	8000498 <__udivmoddi4+0x290>
 8000260:	4290      	cmp	r0, r2
 8000262:	f240 8119 	bls.w	8000498 <__udivmoddi4+0x290>
 8000266:	3902      	subs	r1, #2
 8000268:	4462      	add	r2, ip
 800026a:	1a12      	subs	r2, r2, r0
 800026c:	b2a4      	uxth	r4, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800027a:	fb00 f505 	mul.w	r5, r0, r5
 800027e:	42a5      	cmp	r5, r4
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x90>
 8000282:	eb1c 0404 	adds.w	r4, ip, r4
 8000286:	f100 32ff 	add.w	r2, r0, #4294967295
 800028a:	f080 8107 	bcs.w	800049c <__udivmoddi4+0x294>
 800028e:	42a5      	cmp	r5, r4
 8000290:	f240 8104 	bls.w	800049c <__udivmoddi4+0x294>
 8000294:	4464      	add	r4, ip
 8000296:	3802      	subs	r0, #2
 8000298:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029c:	1b64      	subs	r4, r4, r5
 800029e:	2100      	movs	r1, #0
 80002a0:	b11e      	cbz	r6, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40dc      	lsrs	r4, r3
 80002a4:	2300      	movs	r3, #0
 80002a6:	e9c6 4300 	strd	r4, r3, [r6]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d908      	bls.n	80002c4 <__udivmoddi4+0xbc>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80ed 	beq.w	8000492 <__udivmoddi4+0x28a>
 80002b8:	2100      	movs	r1, #0
 80002ba:	e9c6 0500 	strd	r0, r5, [r6]
 80002be:	4608      	mov	r0, r1
 80002c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c4:	fab3 f183 	clz	r1, r3
 80002c8:	2900      	cmp	r1, #0
 80002ca:	d149      	bne.n	8000360 <__udivmoddi4+0x158>
 80002cc:	42ab      	cmp	r3, r5
 80002ce:	d302      	bcc.n	80002d6 <__udivmoddi4+0xce>
 80002d0:	4282      	cmp	r2, r0
 80002d2:	f200 80f8 	bhi.w	80004c6 <__udivmoddi4+0x2be>
 80002d6:	1a84      	subs	r4, r0, r2
 80002d8:	eb65 0203 	sbc.w	r2, r5, r3
 80002dc:	2001      	movs	r0, #1
 80002de:	4617      	mov	r7, r2
 80002e0:	2e00      	cmp	r6, #0
 80002e2:	d0e2      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	e9c6 4700 	strd	r4, r7, [r6]
 80002e8:	e7df      	b.n	80002aa <__udivmoddi4+0xa2>
 80002ea:	b902      	cbnz	r2, 80002ee <__udivmoddi4+0xe6>
 80002ec:	deff      	udf	#255	; 0xff
 80002ee:	fab2 f382 	clz	r3, r2
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	f040 8090 	bne.w	8000418 <__udivmoddi4+0x210>
 80002f8:	1a8a      	subs	r2, r1, r2
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2101      	movs	r1, #1
 8000304:	fbb2 f5f7 	udiv	r5, r2, r7
 8000308:	fb07 2015 	mls	r0, r7, r5, r2
 800030c:	0c22      	lsrs	r2, r4, #16
 800030e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000312:	fb0e f005 	mul.w	r0, lr, r5
 8000316:	4290      	cmp	r0, r2
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x124>
 800031a:	eb1c 0202 	adds.w	r2, ip, r2
 800031e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4290      	cmp	r0, r2
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2b8>
 800032a:	4645      	mov	r5, r8
 800032c:	1a12      	subs	r2, r2, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb2 f0f7 	udiv	r0, r2, r7
 8000334:	fb07 2210 	mls	r2, r7, r0, r2
 8000338:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x14e>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 32ff 	add.w	r2, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x14c>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2c2>
 8000354:	4610      	mov	r0, r2
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800035e:	e79f      	b.n	80002a0 <__udivmoddi4+0x98>
 8000360:	f1c1 0720 	rsb	r7, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa05 f401 	lsl.w	r4, r5, r1
 8000372:	fa20 f307 	lsr.w	r3, r0, r7
 8000376:	40fd      	lsrs	r5, r7
 8000378:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037c:	4323      	orrs	r3, r4
 800037e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000382:	fa1f fe8c 	uxth.w	lr, ip
 8000386:	fb09 5518 	mls	r5, r9, r8, r5
 800038a:	0c1c      	lsrs	r4, r3, #16
 800038c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000390:	fb08 f50e 	mul.w	r5, r8, lr
 8000394:	42a5      	cmp	r5, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	fa00 f001 	lsl.w	r0, r0, r1
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1c 0404 	adds.w	r4, ip, r4
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2b4>
 80003ac:	42a5      	cmp	r5, r4
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2b4>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4464      	add	r4, ip
 80003b8:	1b64      	subs	r4, r4, r5
 80003ba:	b29d      	uxth	r5, r3
 80003bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c0:	fb09 4413 	mls	r4, r9, r3, r4
 80003c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1c 0404 	adds.w	r4, ip, r4
 80003d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2ac>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2ac>
 80003de:	3b02      	subs	r3, #2
 80003e0:	4464      	add	r4, ip
 80003e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003e6:	fba3 9502 	umull	r9, r5, r3, r2
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	42ac      	cmp	r4, r5
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46ae      	mov	lr, r5
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x29c>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x298>
 80003f8:	b156      	cbz	r6, 8000410 <__udivmoddi4+0x208>
 80003fa:	ebb0 0208 	subs.w	r2, r0, r8
 80003fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000402:	fa04 f707 	lsl.w	r7, r4, r7
 8000406:	40ca      	lsrs	r2, r1
 8000408:	40cc      	lsrs	r4, r1
 800040a:	4317      	orrs	r7, r2
 800040c:	e9c6 7400 	strd	r7, r4, [r6]
 8000410:	4618      	mov	r0, r3
 8000412:	2100      	movs	r1, #0
 8000414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000418:	f1c3 0120 	rsb	r1, r3, #32
 800041c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000420:	fa20 f201 	lsr.w	r2, r0, r1
 8000424:	fa25 f101 	lsr.w	r1, r5, r1
 8000428:	409d      	lsls	r5, r3
 800042a:	432a      	orrs	r2, r5
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb1 f0f7 	udiv	r0, r1, r7
 8000438:	fb07 1510 	mls	r5, r7, r0, r1
 800043c:	0c11      	lsrs	r1, r2, #16
 800043e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000442:	fb00 f50e 	mul.w	r5, r0, lr
 8000446:	428d      	cmp	r5, r1
 8000448:	fa04 f403 	lsl.w	r4, r4, r3
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x258>
 800044e:	eb1c 0101 	adds.w	r1, ip, r1
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 8000458:	428d      	cmp	r5, r1
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800045c:	3802      	subs	r0, #2
 800045e:	4461      	add	r1, ip
 8000460:	1b49      	subs	r1, r1, r5
 8000462:	b292      	uxth	r2, r2
 8000464:	fbb1 f5f7 	udiv	r5, r1, r7
 8000468:	fb07 1115 	mls	r1, r7, r5, r1
 800046c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000470:	fb05 f10e 	mul.w	r1, r5, lr
 8000474:	4291      	cmp	r1, r2
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x282>
 8000478:	eb1c 0202 	adds.w	r2, ip, r2
 800047c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 8000482:	4291      	cmp	r1, r2
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000486:	3d02      	subs	r5, #2
 8000488:	4462      	add	r2, ip
 800048a:	1a52      	subs	r2, r2, r1
 800048c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0xfc>
 8000492:	4631      	mov	r1, r6
 8000494:	4630      	mov	r0, r6
 8000496:	e708      	b.n	80002aa <__udivmoddi4+0xa2>
 8000498:	4639      	mov	r1, r7
 800049a:	e6e6      	b.n	800026a <__udivmoddi4+0x62>
 800049c:	4610      	mov	r0, r2
 800049e:	e6fb      	b.n	8000298 <__udivmoddi4+0x90>
 80004a0:	4548      	cmp	r0, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ac:	3b01      	subs	r3, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004b0:	4645      	mov	r5, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x282>
 80004b4:	462b      	mov	r3, r5
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x258>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004c0:	3d02      	subs	r5, #2
 80004c2:	4462      	add	r2, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x124>
 80004c6:	4608      	mov	r0, r1
 80004c8:	e70a      	b.n	80002e0 <__udivmoddi4+0xd8>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x14e>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <button_init>:
/**
 * @brief  	Init matrix button
 * @param  	None
 * @retval 	None
 */
void button_init() {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80004d8:	2201      	movs	r2, #1
 80004da:	2108      	movs	r1, #8
 80004dc:	4802      	ldr	r0, [pc, #8]	; (80004e8 <button_init+0x14>)
 80004de:	f002 faaf 	bl	8002a40 <HAL_GPIO_WritePin>
}
 80004e2:	bf00      	nop
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	bf00      	nop
 80004e8:	40020c00 	.word	0x40020c00

080004ec <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b084      	sub	sp, #16
 80004f0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 80004f2:	2200      	movs	r2, #0
 80004f4:	2108      	movs	r1, #8
 80004f6:	482f      	ldr	r0, [pc, #188]	; (80005b4 <button_scan+0xc8>)
 80004f8:	f002 faa2 	bl	8002a40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80004fc:	2201      	movs	r2, #1
 80004fe:	2108      	movs	r1, #8
 8000500:	482c      	ldr	r0, [pc, #176]	; (80005b4 <button_scan+0xc8>)
 8000502:	f002 fa9d 	bl	8002a40 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 8000506:	230a      	movs	r3, #10
 8000508:	2202      	movs	r2, #2
 800050a:	492b      	ldr	r1, [pc, #172]	; (80005b8 <button_scan+0xcc>)
 800050c:	482b      	ldr	r0, [pc, #172]	; (80005bc <button_scan+0xd0>)
 800050e:	f003 f8da 	bl	80036c6 <HAL_SPI_Receive>

	int button_index = 0;
 8000512:	2300      	movs	r3, #0
 8000514:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 8000516:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800051a:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 800051c:	2300      	movs	r3, #0
 800051e:	607b      	str	r3, [r7, #4]
 8000520:	e03f      	b.n	80005a2 <button_scan+0xb6>
		if (i >= 0 && i <= 3) {
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	2b00      	cmp	r3, #0
 8000526:	db06      	blt.n	8000536 <button_scan+0x4a>
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	2b03      	cmp	r3, #3
 800052c:	dc03      	bgt.n	8000536 <button_scan+0x4a>
			button_index = i + 4;
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	3304      	adds	r3, #4
 8000532:	60fb      	str	r3, [r7, #12]
 8000534:	e018      	b.n	8000568 <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2b03      	cmp	r3, #3
 800053a:	dd07      	ble.n	800054c <button_scan+0x60>
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	2b07      	cmp	r3, #7
 8000540:	dc04      	bgt.n	800054c <button_scan+0x60>
			button_index = 7 - i;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	f1c3 0307 	rsb	r3, r3, #7
 8000548:	60fb      	str	r3, [r7, #12]
 800054a:	e00d      	b.n	8000568 <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	2b07      	cmp	r3, #7
 8000550:	dd06      	ble.n	8000560 <button_scan+0x74>
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	2b0b      	cmp	r3, #11
 8000556:	dc03      	bgt.n	8000560 <button_scan+0x74>
			button_index = i + 4;
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	3304      	adds	r3, #4
 800055c:	60fb      	str	r3, [r7, #12]
 800055e:	e003      	b.n	8000568 <button_scan+0x7c>
		} else {
			button_index = 23 - i;
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	f1c3 0317 	rsb	r3, r3, #23
 8000566:	60fb      	str	r3, [r7, #12]
		}
		if (button_spi_buffer & mask)
 8000568:	4b13      	ldr	r3, [pc, #76]	; (80005b8 <button_scan+0xcc>)
 800056a:	881a      	ldrh	r2, [r3, #0]
 800056c:	897b      	ldrh	r3, [r7, #10]
 800056e:	4013      	ands	r3, r2
 8000570:	b29b      	uxth	r3, r3
 8000572:	2b00      	cmp	r3, #0
 8000574:	d005      	beq.n	8000582 <button_scan+0x96>
			button_count[button_index] = 0;
 8000576:	4a12      	ldr	r2, [pc, #72]	; (80005c0 <button_scan+0xd4>)
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	2100      	movs	r1, #0
 800057c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000580:	e009      	b.n	8000596 <button_scan+0xaa>
		else
			button_count[button_index]++;
 8000582:	4a0f      	ldr	r2, [pc, #60]	; (80005c0 <button_scan+0xd4>)
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800058a:	3301      	adds	r3, #1
 800058c:	b299      	uxth	r1, r3
 800058e:	4a0c      	ldr	r2, [pc, #48]	; (80005c0 <button_scan+0xd4>)
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 8000596:	897b      	ldrh	r3, [r7, #10]
 8000598:	085b      	lsrs	r3, r3, #1
 800059a:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	3301      	adds	r3, #1
 80005a0:	607b      	str	r3, [r7, #4]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	2b0f      	cmp	r3, #15
 80005a6:	ddbc      	ble.n	8000522 <button_scan+0x36>
	}
}
 80005a8:	bf00      	nop
 80005aa:	bf00      	nop
 80005ac:	3710      	adds	r7, #16
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	40020c00 	.word	0x40020c00
 80005b8:	20000060 	.word	0x20000060
 80005bc:	200000d8 	.word	0x200000d8
 80005c0:	20000040 	.word	0x20000040

080005c4 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b08e      	sub	sp, #56	; 0x38
 80005c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80005ca:	f107 031c 	add.w	r3, r7, #28
 80005ce:	2200      	movs	r2, #0
 80005d0:	601a      	str	r2, [r3, #0]
 80005d2:	605a      	str	r2, [r3, #4]
 80005d4:	609a      	str	r2, [r3, #8]
 80005d6:	60da      	str	r2, [r3, #12]
 80005d8:	611a      	str	r2, [r3, #16]
 80005da:	615a      	str	r2, [r3, #20]
 80005dc:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80005de:	463b      	mov	r3, r7
 80005e0:	2200      	movs	r2, #0
 80005e2:	601a      	str	r2, [r3, #0]
 80005e4:	605a      	str	r2, [r3, #4]
 80005e6:	609a      	str	r2, [r3, #8]
 80005e8:	60da      	str	r2, [r3, #12]
 80005ea:	611a      	str	r2, [r3, #16]
 80005ec:	615a      	str	r2, [r3, #20]
 80005ee:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80005f0:	4b2f      	ldr	r3, [pc, #188]	; (80006b0 <MX_FSMC_Init+0xec>)
 80005f2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80005f6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80005f8:	4b2d      	ldr	r3, [pc, #180]	; (80006b0 <MX_FSMC_Init+0xec>)
 80005fa:	4a2e      	ldr	r2, [pc, #184]	; (80006b4 <MX_FSMC_Init+0xf0>)
 80005fc:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80005fe:	4b2c      	ldr	r3, [pc, #176]	; (80006b0 <MX_FSMC_Init+0xec>)
 8000600:	2200      	movs	r2, #0
 8000602:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000604:	4b2a      	ldr	r3, [pc, #168]	; (80006b0 <MX_FSMC_Init+0xec>)
 8000606:	2200      	movs	r2, #0
 8000608:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800060a:	4b29      	ldr	r3, [pc, #164]	; (80006b0 <MX_FSMC_Init+0xec>)
 800060c:	2200      	movs	r2, #0
 800060e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000610:	4b27      	ldr	r3, [pc, #156]	; (80006b0 <MX_FSMC_Init+0xec>)
 8000612:	2210      	movs	r2, #16
 8000614:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000616:	4b26      	ldr	r3, [pc, #152]	; (80006b0 <MX_FSMC_Init+0xec>)
 8000618:	2200      	movs	r2, #0
 800061a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800061c:	4b24      	ldr	r3, [pc, #144]	; (80006b0 <MX_FSMC_Init+0xec>)
 800061e:	2200      	movs	r2, #0
 8000620:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000622:	4b23      	ldr	r3, [pc, #140]	; (80006b0 <MX_FSMC_Init+0xec>)
 8000624:	2200      	movs	r2, #0
 8000626:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000628:	4b21      	ldr	r3, [pc, #132]	; (80006b0 <MX_FSMC_Init+0xec>)
 800062a:	2200      	movs	r2, #0
 800062c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800062e:	4b20      	ldr	r3, [pc, #128]	; (80006b0 <MX_FSMC_Init+0xec>)
 8000630:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000634:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000636:	4b1e      	ldr	r3, [pc, #120]	; (80006b0 <MX_FSMC_Init+0xec>)
 8000638:	2200      	movs	r2, #0
 800063a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 800063c:	4b1c      	ldr	r3, [pc, #112]	; (80006b0 <MX_FSMC_Init+0xec>)
 800063e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000642:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000644:	4b1a      	ldr	r3, [pc, #104]	; (80006b0 <MX_FSMC_Init+0xec>)
 8000646:	2200      	movs	r2, #0
 8000648:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800064a:	4b19      	ldr	r3, [pc, #100]	; (80006b0 <MX_FSMC_Init+0xec>)
 800064c:	2200      	movs	r2, #0
 800064e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000650:	4b17      	ldr	r3, [pc, #92]	; (80006b0 <MX_FSMC_Init+0xec>)
 8000652:	2200      	movs	r2, #0
 8000654:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000656:	230f      	movs	r3, #15
 8000658:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800065a:	230f      	movs	r3, #15
 800065c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800065e:	233c      	movs	r3, #60	; 0x3c
 8000660:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8000662:	2300      	movs	r3, #0
 8000664:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8000666:	2310      	movs	r3, #16
 8000668:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800066a:	2311      	movs	r3, #17
 800066c:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800066e:	2300      	movs	r3, #0
 8000670:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 9;
 8000672:	2309      	movs	r3, #9
 8000674:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000676:	230f      	movs	r3, #15
 8000678:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 8;
 800067a:	2308      	movs	r3, #8
 800067c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800067e:	2300      	movs	r3, #0
 8000680:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000682:	2310      	movs	r3, #16
 8000684:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000686:	2311      	movs	r3, #17
 8000688:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800068a:	2300      	movs	r3, #0
 800068c:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800068e:	463a      	mov	r2, r7
 8000690:	f107 031c 	add.w	r3, r7, #28
 8000694:	4619      	mov	r1, r3
 8000696:	4806      	ldr	r0, [pc, #24]	; (80006b0 <MX_FSMC_Init+0xec>)
 8000698:	f003 fbf8 	bl	8003e8c <HAL_SRAM_Init>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80006a2:	f001 fbed 	bl	8001e80 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80006a6:	bf00      	nop
 80006a8:	3738      	adds	r7, #56	; 0x38
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	20000064 	.word	0x20000064
 80006b4:	a0000104 	.word	0xa0000104

080006b8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b086      	sub	sp, #24
 80006bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006be:	1d3b      	adds	r3, r7, #4
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
 80006c4:	605a      	str	r2, [r3, #4]
 80006c6:	609a      	str	r2, [r3, #8]
 80006c8:	60da      	str	r2, [r3, #12]
 80006ca:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80006cc:	4b1c      	ldr	r3, [pc, #112]	; (8000740 <HAL_FSMC_MspInit+0x88>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d131      	bne.n	8000738 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80006d4:	4b1a      	ldr	r3, [pc, #104]	; (8000740 <HAL_FSMC_MspInit+0x88>)
 80006d6:	2201      	movs	r2, #1
 80006d8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80006da:	2300      	movs	r3, #0
 80006dc:	603b      	str	r3, [r7, #0]
 80006de:	4b19      	ldr	r3, [pc, #100]	; (8000744 <HAL_FSMC_MspInit+0x8c>)
 80006e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80006e2:	4a18      	ldr	r2, [pc, #96]	; (8000744 <HAL_FSMC_MspInit+0x8c>)
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	6393      	str	r3, [r2, #56]	; 0x38
 80006ea:	4b16      	ldr	r3, [pc, #88]	; (8000744 <HAL_FSMC_MspInit+0x8c>)
 80006ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80006ee:	f003 0301 	and.w	r3, r3, #1
 80006f2:	603b      	str	r3, [r7, #0]
 80006f4:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80006f6:	f64f 7388 	movw	r3, #65416	; 0xff88
 80006fa:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006fc:	2302      	movs	r3, #2
 80006fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000700:	2300      	movs	r3, #0
 8000702:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000704:	2303      	movs	r3, #3
 8000706:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000708:	230c      	movs	r3, #12
 800070a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800070c:	1d3b      	adds	r3, r7, #4
 800070e:	4619      	mov	r1, r3
 8000710:	480d      	ldr	r0, [pc, #52]	; (8000748 <HAL_FSMC_MspInit+0x90>)
 8000712:	f001 fff9 	bl	8002708 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000716:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 800071a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800071c:	2302      	movs	r3, #2
 800071e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000720:	2300      	movs	r3, #0
 8000722:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000724:	2303      	movs	r3, #3
 8000726:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000728:	230c      	movs	r3, #12
 800072a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800072c:	1d3b      	adds	r3, r7, #4
 800072e:	4619      	mov	r1, r3
 8000730:	4806      	ldr	r0, [pc, #24]	; (800074c <HAL_FSMC_MspInit+0x94>)
 8000732:	f001 ffe9 	bl	8002708 <HAL_GPIO_Init>
 8000736:	e000      	b.n	800073a <HAL_FSMC_MspInit+0x82>
    return;
 8000738:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800073a:	3718      	adds	r7, #24
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	200000b4 	.word	0x200000b4
 8000744:	40023800 	.word	0x40023800
 8000748:	40021000 	.word	0x40021000
 800074c:	40020c00 	.word	0x40020c00

08000750 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000758:	f7ff ffae 	bl	80006b8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800075c:	bf00      	nop
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b08c      	sub	sp, #48	; 0x30
 8000768:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076a:	f107 031c 	add.w	r3, r7, #28
 800076e:	2200      	movs	r2, #0
 8000770:	601a      	str	r2, [r3, #0]
 8000772:	605a      	str	r2, [r3, #4]
 8000774:	609a      	str	r2, [r3, #8]
 8000776:	60da      	str	r2, [r3, #12]
 8000778:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	61bb      	str	r3, [r7, #24]
 800077e:	4b63      	ldr	r3, [pc, #396]	; (800090c <MX_GPIO_Init+0x1a8>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	4a62      	ldr	r2, [pc, #392]	; (800090c <MX_GPIO_Init+0x1a8>)
 8000784:	f043 0310 	orr.w	r3, r3, #16
 8000788:	6313      	str	r3, [r2, #48]	; 0x30
 800078a:	4b60      	ldr	r3, [pc, #384]	; (800090c <MX_GPIO_Init+0x1a8>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	f003 0310 	and.w	r3, r3, #16
 8000792:	61bb      	str	r3, [r7, #24]
 8000794:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000796:	2300      	movs	r3, #0
 8000798:	617b      	str	r3, [r7, #20]
 800079a:	4b5c      	ldr	r3, [pc, #368]	; (800090c <MX_GPIO_Init+0x1a8>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	4a5b      	ldr	r2, [pc, #364]	; (800090c <MX_GPIO_Init+0x1a8>)
 80007a0:	f043 0304 	orr.w	r3, r3, #4
 80007a4:	6313      	str	r3, [r2, #48]	; 0x30
 80007a6:	4b59      	ldr	r3, [pc, #356]	; (800090c <MX_GPIO_Init+0x1a8>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	f003 0304 	and.w	r3, r3, #4
 80007ae:	617b      	str	r3, [r7, #20]
 80007b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	613b      	str	r3, [r7, #16]
 80007b6:	4b55      	ldr	r3, [pc, #340]	; (800090c <MX_GPIO_Init+0x1a8>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	4a54      	ldr	r2, [pc, #336]	; (800090c <MX_GPIO_Init+0x1a8>)
 80007bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007c0:	6313      	str	r3, [r2, #48]	; 0x30
 80007c2:	4b52      	ldr	r3, [pc, #328]	; (800090c <MX_GPIO_Init+0x1a8>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007ca:	613b      	str	r3, [r7, #16]
 80007cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	60fb      	str	r3, [r7, #12]
 80007d2:	4b4e      	ldr	r3, [pc, #312]	; (800090c <MX_GPIO_Init+0x1a8>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	4a4d      	ldr	r2, [pc, #308]	; (800090c <MX_GPIO_Init+0x1a8>)
 80007d8:	f043 0308 	orr.w	r3, r3, #8
 80007dc:	6313      	str	r3, [r2, #48]	; 0x30
 80007de:	4b4b      	ldr	r3, [pc, #300]	; (800090c <MX_GPIO_Init+0x1a8>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	f003 0308 	and.w	r3, r3, #8
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	60bb      	str	r3, [r7, #8]
 80007ee:	4b47      	ldr	r3, [pc, #284]	; (800090c <MX_GPIO_Init+0x1a8>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	4a46      	ldr	r2, [pc, #280]	; (800090c <MX_GPIO_Init+0x1a8>)
 80007f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007f8:	6313      	str	r3, [r2, #48]	; 0x30
 80007fa:	4b44      	ldr	r3, [pc, #272]	; (800090c <MX_GPIO_Init+0x1a8>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000802:	60bb      	str	r3, [r7, #8]
 8000804:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	607b      	str	r3, [r7, #4]
 800080a:	4b40      	ldr	r3, [pc, #256]	; (800090c <MX_GPIO_Init+0x1a8>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	4a3f      	ldr	r2, [pc, #252]	; (800090c <MX_GPIO_Init+0x1a8>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	6313      	str	r3, [r2, #48]	; 0x30
 8000816:	4b3d      	ldr	r3, [pc, #244]	; (800090c <MX_GPIO_Init+0x1a8>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	603b      	str	r3, [r7, #0]
 8000826:	4b39      	ldr	r3, [pc, #228]	; (800090c <MX_GPIO_Init+0x1a8>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	4a38      	ldr	r2, [pc, #224]	; (800090c <MX_GPIO_Init+0x1a8>)
 800082c:	f043 0302 	orr.w	r3, r3, #2
 8000830:	6313      	str	r3, [r2, #48]	; 0x30
 8000832:	4b36      	ldr	r3, [pc, #216]	; (800090c <MX_GPIO_Init+0x1a8>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	f003 0302 	and.w	r3, r3, #2
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 800083e:	2200      	movs	r2, #0
 8000840:	2170      	movs	r1, #112	; 0x70
 8000842:	4833      	ldr	r0, [pc, #204]	; (8000910 <MX_GPIO_Init+0x1ac>)
 8000844:	f002 f8fc 	bl	8002a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000848:	2200      	movs	r2, #0
 800084a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800084e:	4831      	ldr	r0, [pc, #196]	; (8000914 <MX_GPIO_Init+0x1b0>)
 8000850:	f002 f8f6 	bl	8002a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000854:	2200      	movs	r2, #0
 8000856:	2140      	movs	r1, #64	; 0x40
 8000858:	482f      	ldr	r0, [pc, #188]	; (8000918 <MX_GPIO_Init+0x1b4>)
 800085a:	f002 f8f1 	bl	8002a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 800085e:	2200      	movs	r2, #0
 8000860:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000864:	482d      	ldr	r0, [pc, #180]	; (800091c <MX_GPIO_Init+0x1b8>)
 8000866:	f002 f8eb 	bl	8002a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 800086a:	2200      	movs	r2, #0
 800086c:	2108      	movs	r1, #8
 800086e:	482c      	ldr	r0, [pc, #176]	; (8000920 <MX_GPIO_Init+0x1bc>)
 8000870:	f002 f8e6 	bl	8002a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000874:	2370      	movs	r3, #112	; 0x70
 8000876:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000878:	2301      	movs	r3, #1
 800087a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000880:	2300      	movs	r3, #0
 8000882:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000884:	f107 031c 	add.w	r3, r7, #28
 8000888:	4619      	mov	r1, r3
 800088a:	4821      	ldr	r0, [pc, #132]	; (8000910 <MX_GPIO_Init+0x1ac>)
 800088c:	f001 ff3c 	bl	8002708 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000890:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000894:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000896:	2301      	movs	r3, #1
 8000898:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089e:	2300      	movs	r3, #0
 80008a0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 80008a2:	f107 031c 	add.w	r3, r7, #28
 80008a6:	4619      	mov	r1, r3
 80008a8:	481a      	ldr	r0, [pc, #104]	; (8000914 <MX_GPIO_Init+0x1b0>)
 80008aa:	f001 ff2d 	bl	8002708 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 80008ae:	2340      	movs	r3, #64	; 0x40
 80008b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b2:	2301      	movs	r3, #1
 80008b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	2300      	movs	r3, #0
 80008b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ba:	2300      	movs	r3, #0
 80008bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 80008be:	f107 031c 	add.w	r3, r7, #28
 80008c2:	4619      	mov	r1, r3
 80008c4:	4814      	ldr	r0, [pc, #80]	; (8000918 <MX_GPIO_Init+0x1b4>)
 80008c6:	f001 ff1f 	bl	8002708 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 80008ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d0:	2301      	movs	r3, #1
 80008d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d8:	2300      	movs	r3, #0
 80008da:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 80008dc:	f107 031c 	add.w	r3, r7, #28
 80008e0:	4619      	mov	r1, r3
 80008e2:	480e      	ldr	r0, [pc, #56]	; (800091c <MX_GPIO_Init+0x1b8>)
 80008e4:	f001 ff10 	bl	8002708 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80008e8:	2308      	movs	r3, #8
 80008ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ec:	2301      	movs	r3, #1
 80008ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f4:	2300      	movs	r3, #0
 80008f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80008f8:	f107 031c 	add.w	r3, r7, #28
 80008fc:	4619      	mov	r1, r3
 80008fe:	4808      	ldr	r0, [pc, #32]	; (8000920 <MX_GPIO_Init+0x1bc>)
 8000900:	f001 ff02 	bl	8002708 <HAL_GPIO_Init>

}
 8000904:	bf00      	nop
 8000906:	3730      	adds	r7, #48	; 0x30
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	40023800 	.word	0x40023800
 8000910:	40021000 	.word	0x40021000
 8000914:	40020800 	.word	0x40020800
 8000918:	40021800 	.word	0x40021800
 800091c:	40020000 	.word	0x40020000
 8000920:	40020c00 	.word	0x40020c00

08000924 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 800092e:	4a04      	ldr	r2, [pc, #16]	; (8000940 <LCD_WR_REG+0x1c>)
 8000930:	88fb      	ldrh	r3, [r7, #6]
 8000932:	8013      	strh	r3, [r2, #0]
}
 8000934:	bf00      	nop
 8000936:	370c      	adds	r7, #12
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr
 8000940:	600ffffe 	.word	0x600ffffe

08000944 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 800094e:	4a04      	ldr	r2, [pc, #16]	; (8000960 <LCD_WR_DATA+0x1c>)
 8000950:	88fb      	ldrh	r3, [r7, #6]
 8000952:	8053      	strh	r3, [r2, #2]
}
 8000954:	bf00      	nop
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr
 8000960:	600ffffe 	.word	0x600ffffe

08000964 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 800096a:	4b06      	ldr	r3, [pc, #24]	; (8000984 <LCD_RD_DATA+0x20>)
 800096c:	885b      	ldrh	r3, [r3, #2]
 800096e:	b29b      	uxth	r3, r3
 8000970:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000972:	88fb      	ldrh	r3, [r7, #6]
 8000974:	b29b      	uxth	r3, r3
}
 8000976:	4618      	mov	r0, r3
 8000978:	370c      	adds	r7, #12
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	600ffffe 	.word	0x600ffffe

08000988 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8000988:	b590      	push	{r4, r7, lr}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	4604      	mov	r4, r0
 8000990:	4608      	mov	r0, r1
 8000992:	4611      	mov	r1, r2
 8000994:	461a      	mov	r2, r3
 8000996:	4623      	mov	r3, r4
 8000998:	80fb      	strh	r3, [r7, #6]
 800099a:	4603      	mov	r3, r0
 800099c:	80bb      	strh	r3, [r7, #4]
 800099e:	460b      	mov	r3, r1
 80009a0:	807b      	strh	r3, [r7, #2]
 80009a2:	4613      	mov	r3, r2
 80009a4:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 80009a6:	202a      	movs	r0, #42	; 0x2a
 80009a8:	f7ff ffbc 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 80009ac:	88fb      	ldrh	r3, [r7, #6]
 80009ae:	0a1b      	lsrs	r3, r3, #8
 80009b0:	b29b      	uxth	r3, r3
 80009b2:	4618      	mov	r0, r3
 80009b4:	f7ff ffc6 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 80009b8:	88fb      	ldrh	r3, [r7, #6]
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	b29b      	uxth	r3, r3
 80009be:	4618      	mov	r0, r3
 80009c0:	f7ff ffc0 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 80009c4:	887b      	ldrh	r3, [r7, #2]
 80009c6:	0a1b      	lsrs	r3, r3, #8
 80009c8:	b29b      	uxth	r3, r3
 80009ca:	4618      	mov	r0, r3
 80009cc:	f7ff ffba 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 80009d0:	887b      	ldrh	r3, [r7, #2]
 80009d2:	b2db      	uxtb	r3, r3
 80009d4:	b29b      	uxth	r3, r3
 80009d6:	4618      	mov	r0, r3
 80009d8:	f7ff ffb4 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 80009dc:	202b      	movs	r0, #43	; 0x2b
 80009de:	f7ff ffa1 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 80009e2:	88bb      	ldrh	r3, [r7, #4]
 80009e4:	0a1b      	lsrs	r3, r3, #8
 80009e6:	b29b      	uxth	r3, r3
 80009e8:	4618      	mov	r0, r3
 80009ea:	f7ff ffab 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 80009ee:	88bb      	ldrh	r3, [r7, #4]
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff ffa5 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 80009fa:	883b      	ldrh	r3, [r7, #0]
 80009fc:	0a1b      	lsrs	r3, r3, #8
 80009fe:	b29b      	uxth	r3, r3
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff ff9f 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8000a06:	883b      	ldrh	r3, [r7, #0]
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	b29b      	uxth	r3, r3
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f7ff ff99 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 8000a12:	202c      	movs	r0, #44	; 0x2c
 8000a14:	f7ff ff86 	bl	8000924 <LCD_WR_REG>
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd90      	pop	{r4, r7, pc}

08000a20 <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 8000a2a:	4b15      	ldr	r3, [pc, #84]	; (8000a80 <lcd_clear+0x60>)
 8000a2c:	881b      	ldrh	r3, [r3, #0]
 8000a2e:	3b01      	subs	r3, #1
 8000a30:	b29a      	uxth	r2, r3
 8000a32:	4b13      	ldr	r3, [pc, #76]	; (8000a80 <lcd_clear+0x60>)
 8000a34:	885b      	ldrh	r3, [r3, #2]
 8000a36:	3b01      	subs	r3, #1
 8000a38:	b29b      	uxth	r3, r3
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	2000      	movs	r0, #0
 8000a3e:	f7ff ffa3 	bl	8000988 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 8000a42:	2300      	movs	r3, #0
 8000a44:	81fb      	strh	r3, [r7, #14]
 8000a46:	e011      	b.n	8000a6c <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 8000a48:	2300      	movs	r3, #0
 8000a4a:	81bb      	strh	r3, [r7, #12]
 8000a4c:	e006      	b.n	8000a5c <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 8000a4e:	88fb      	ldrh	r3, [r7, #6]
 8000a50:	4618      	mov	r0, r3
 8000a52:	f7ff ff77 	bl	8000944 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 8000a56:	89bb      	ldrh	r3, [r7, #12]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	81bb      	strh	r3, [r7, #12]
 8000a5c:	4b08      	ldr	r3, [pc, #32]	; (8000a80 <lcd_clear+0x60>)
 8000a5e:	885b      	ldrh	r3, [r3, #2]
 8000a60:	89ba      	ldrh	r2, [r7, #12]
 8000a62:	429a      	cmp	r2, r3
 8000a64:	d3f3      	bcc.n	8000a4e <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 8000a66:	89fb      	ldrh	r3, [r7, #14]
 8000a68:	3301      	adds	r3, #1
 8000a6a:	81fb      	strh	r3, [r7, #14]
 8000a6c:	4b04      	ldr	r3, [pc, #16]	; (8000a80 <lcd_clear+0x60>)
 8000a6e:	881b      	ldrh	r3, [r3, #0]
 8000a70:	89fa      	ldrh	r2, [r7, #14]
 8000a72:	429a      	cmp	r2, r3
 8000a74:	d3e8      	bcc.n	8000a48 <lcd_clear+0x28>
		}
	}
}
 8000a76:	bf00      	nop
 8000a78:	bf00      	nop
 8000a7a:	3710      	adds	r7, #16
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	200000b8 	.word	0x200000b8

08000a84 <lcd_fill>:
 * @param  yend	End row
 * @param  color Color to fill
 * @retval None
 */
void lcd_fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend,
		uint16_t color) {
 8000a84:	b590      	push	{r4, r7, lr}
 8000a86:	b085      	sub	sp, #20
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	4604      	mov	r4, r0
 8000a8c:	4608      	mov	r0, r1
 8000a8e:	4611      	mov	r1, r2
 8000a90:	461a      	mov	r2, r3
 8000a92:	4623      	mov	r3, r4
 8000a94:	80fb      	strh	r3, [r7, #6]
 8000a96:	4603      	mov	r3, r0
 8000a98:	80bb      	strh	r3, [r7, #4]
 8000a9a:	460b      	mov	r3, r1
 8000a9c:	807b      	strh	r3, [r7, #2]
 8000a9e:	4613      	mov	r3, r2
 8000aa0:	803b      	strh	r3, [r7, #0]
	uint16_t i, j;
	lcd_set_address(xsta, ysta, xend - 1, yend - 1);
 8000aa2:	887b      	ldrh	r3, [r7, #2]
 8000aa4:	3b01      	subs	r3, #1
 8000aa6:	b29a      	uxth	r2, r3
 8000aa8:	883b      	ldrh	r3, [r7, #0]
 8000aaa:	3b01      	subs	r3, #1
 8000aac:	b29b      	uxth	r3, r3
 8000aae:	88b9      	ldrh	r1, [r7, #4]
 8000ab0:	88f8      	ldrh	r0, [r7, #6]
 8000ab2:	f7ff ff69 	bl	8000988 <lcd_set_address>
	for (i = ysta; i < yend; i++) {
 8000ab6:	88bb      	ldrh	r3, [r7, #4]
 8000ab8:	81fb      	strh	r3, [r7, #14]
 8000aba:	e010      	b.n	8000ade <lcd_fill+0x5a>
		for (j = xsta; j < xend; j++) {
 8000abc:	88fb      	ldrh	r3, [r7, #6]
 8000abe:	81bb      	strh	r3, [r7, #12]
 8000ac0:	e006      	b.n	8000ad0 <lcd_fill+0x4c>
			LCD_WR_DATA(color);
 8000ac2:	8c3b      	ldrh	r3, [r7, #32]
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f7ff ff3d 	bl	8000944 <LCD_WR_DATA>
		for (j = xsta; j < xend; j++) {
 8000aca:	89bb      	ldrh	r3, [r7, #12]
 8000acc:	3301      	adds	r3, #1
 8000ace:	81bb      	strh	r3, [r7, #12]
 8000ad0:	89ba      	ldrh	r2, [r7, #12]
 8000ad2:	887b      	ldrh	r3, [r7, #2]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	d3f4      	bcc.n	8000ac2 <lcd_fill+0x3e>
	for (i = ysta; i < yend; i++) {
 8000ad8:	89fb      	ldrh	r3, [r7, #14]
 8000ada:	3301      	adds	r3, #1
 8000adc:	81fb      	strh	r3, [r7, #14]
 8000ade:	89fa      	ldrh	r2, [r7, #14]
 8000ae0:	883b      	ldrh	r3, [r7, #0]
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	d3ea      	bcc.n	8000abc <lcd_fill+0x38>
		}
	}
}
 8000ae6:	bf00      	nop
 8000ae8:	bf00      	nop
 8000aea:	3714      	adds	r7, #20
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd90      	pop	{r4, r7, pc}

08000af0 <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	80fb      	strh	r3, [r7, #6]
 8000afa:	460b      	mov	r3, r1
 8000afc:	80bb      	strh	r3, [r7, #4]
 8000afe:	4613      	mov	r3, r2
 8000b00:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8000b02:	88bb      	ldrh	r3, [r7, #4]
 8000b04:	88fa      	ldrh	r2, [r7, #6]
 8000b06:	88b9      	ldrh	r1, [r7, #4]
 8000b08:	88f8      	ldrh	r0, [r7, #6]
 8000b0a:	f7ff ff3d 	bl	8000988 <lcd_set_address>
	LCD_WR_DATA(color);
 8000b0e:	887b      	ldrh	r3, [r7, #2]
 8000b10:	4618      	mov	r0, r3
 8000b12:	f7ff ff17 	bl	8000944 <LCD_WR_DATA>
}
 8000b16:	bf00      	nop
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
	...

08000b20 <lcd_show_char>:
	lcd_draw_line(x1, y2, x2, y2, color);
	lcd_draw_line(x2, y1, x2, y2, color);
}

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8000b20:	b590      	push	{r4, r7, lr}
 8000b22:	b087      	sub	sp, #28
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	4604      	mov	r4, r0
 8000b28:	4608      	mov	r0, r1
 8000b2a:	4611      	mov	r1, r2
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	4623      	mov	r3, r4
 8000b30:	80fb      	strh	r3, [r7, #6]
 8000b32:	4603      	mov	r3, r0
 8000b34:	80bb      	strh	r3, [r7, #4]
 8000b36:	460b      	mov	r3, r1
 8000b38:	70fb      	strb	r3, [r7, #3]
 8000b3a:	4613      	mov	r3, r2
 8000b3c:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8000b42:	88fb      	ldrh	r3, [r7, #6]
 8000b44:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 8000b46:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000b4a:	085b      	lsrs	r3, r3, #1
 8000b4c:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 8000b4e:	7bfb      	ldrb	r3, [r7, #15]
 8000b50:	08db      	lsrs	r3, r3, #3
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	461a      	mov	r2, r3
 8000b56:	7bfb      	ldrb	r3, [r7, #15]
 8000b58:	f003 0307 	and.w	r3, r3, #7
 8000b5c:	b2db      	uxtb	r3, r3
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	bf14      	ite	ne
 8000b62:	2301      	movne	r3, #1
 8000b64:	2300      	moveq	r3, #0
 8000b66:	b2db      	uxtb	r3, r3
 8000b68:	4413      	add	r3, r2
 8000b6a:	b29a      	uxth	r2, r3
 8000b6c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000b70:	b29b      	uxth	r3, r3
 8000b72:	fb12 f303 	smulbb	r3, r2, r3
 8000b76:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 8000b78:	78fb      	ldrb	r3, [r7, #3]
 8000b7a:	3b20      	subs	r3, #32
 8000b7c:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 8000b7e:	7bfb      	ldrb	r3, [r7, #15]
 8000b80:	b29a      	uxth	r2, r3
 8000b82:	88fb      	ldrh	r3, [r7, #6]
 8000b84:	4413      	add	r3, r2
 8000b86:	b29b      	uxth	r3, r3
 8000b88:	3b01      	subs	r3, #1
 8000b8a:	b29c      	uxth	r4, r3
 8000b8c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000b90:	b29a      	uxth	r2, r3
 8000b92:	88bb      	ldrh	r3, [r7, #4]
 8000b94:	4413      	add	r3, r2
 8000b96:	b29b      	uxth	r3, r3
 8000b98:	3b01      	subs	r3, #1
 8000b9a:	b29b      	uxth	r3, r3
 8000b9c:	88b9      	ldrh	r1, [r7, #4]
 8000b9e:	88f8      	ldrh	r0, [r7, #6]
 8000ba0:	4622      	mov	r2, r4
 8000ba2:	f7ff fef1 	bl	8000988 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	827b      	strh	r3, [r7, #18]
 8000baa:	e07a      	b.n	8000ca2 <lcd_show_char+0x182>
		if (sizey == 12)
 8000bac:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000bb0:	2b0c      	cmp	r3, #12
 8000bb2:	d028      	beq.n	8000c06 <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 8000bb4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000bb8:	2b10      	cmp	r3, #16
 8000bba:	d108      	bne.n	8000bce <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 8000bbc:	78fa      	ldrb	r2, [r7, #3]
 8000bbe:	8a7b      	ldrh	r3, [r7, #18]
 8000bc0:	493c      	ldr	r1, [pc, #240]	; (8000cb4 <lcd_show_char+0x194>)
 8000bc2:	0112      	lsls	r2, r2, #4
 8000bc4:	440a      	add	r2, r1
 8000bc6:	4413      	add	r3, r2
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	75fb      	strb	r3, [r7, #23]
 8000bcc:	e01b      	b.n	8000c06 <lcd_show_char+0xe6>
		else if (sizey == 24)
 8000bce:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000bd2:	2b18      	cmp	r3, #24
 8000bd4:	d10b      	bne.n	8000bee <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 8000bd6:	78fa      	ldrb	r2, [r7, #3]
 8000bd8:	8a79      	ldrh	r1, [r7, #18]
 8000bda:	4837      	ldr	r0, [pc, #220]	; (8000cb8 <lcd_show_char+0x198>)
 8000bdc:	4613      	mov	r3, r2
 8000bde:	005b      	lsls	r3, r3, #1
 8000be0:	4413      	add	r3, r2
 8000be2:	011b      	lsls	r3, r3, #4
 8000be4:	4403      	add	r3, r0
 8000be6:	440b      	add	r3, r1
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	75fb      	strb	r3, [r7, #23]
 8000bec:	e00b      	b.n	8000c06 <lcd_show_char+0xe6>
		else if (sizey == 32)
 8000bee:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000bf2:	2b20      	cmp	r3, #32
 8000bf4:	d15a      	bne.n	8000cac <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 8000bf6:	78fa      	ldrb	r2, [r7, #3]
 8000bf8:	8a7b      	ldrh	r3, [r7, #18]
 8000bfa:	4930      	ldr	r1, [pc, #192]	; (8000cbc <lcd_show_char+0x19c>)
 8000bfc:	0192      	lsls	r2, r2, #6
 8000bfe:	440a      	add	r2, r1
 8000c00:	4413      	add	r3, r2
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 8000c06:	2300      	movs	r3, #0
 8000c08:	75bb      	strb	r3, [r7, #22]
 8000c0a:	e044      	b.n	8000c96 <lcd_show_char+0x176>
			if (!mode) {
 8000c0c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d120      	bne.n	8000c56 <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8000c14:	7dfa      	ldrb	r2, [r7, #23]
 8000c16:	7dbb      	ldrb	r3, [r7, #22]
 8000c18:	fa42 f303 	asr.w	r3, r2, r3
 8000c1c:	f003 0301 	and.w	r3, r3, #1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d004      	beq.n	8000c2e <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8000c24:	883b      	ldrh	r3, [r7, #0]
 8000c26:	4618      	mov	r0, r3
 8000c28:	f7ff fe8c 	bl	8000944 <LCD_WR_DATA>
 8000c2c:	e003      	b.n	8000c36 <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 8000c2e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fe87 	bl	8000944 <LCD_WR_DATA>
				m++;
 8000c36:	7d7b      	ldrb	r3, [r7, #21]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 8000c3c:	7d7b      	ldrb	r3, [r7, #21]
 8000c3e:	7bfa      	ldrb	r2, [r7, #15]
 8000c40:	fbb3 f1f2 	udiv	r1, r3, r2
 8000c44:	fb01 f202 	mul.w	r2, r1, r2
 8000c48:	1a9b      	subs	r3, r3, r2
 8000c4a:	b2db      	uxtb	r3, r3
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d11f      	bne.n	8000c90 <lcd_show_char+0x170>
					m = 0;
 8000c50:	2300      	movs	r3, #0
 8000c52:	757b      	strb	r3, [r7, #21]
					break;
 8000c54:	e022      	b.n	8000c9c <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 8000c56:	7dfa      	ldrb	r2, [r7, #23]
 8000c58:	7dbb      	ldrb	r3, [r7, #22]
 8000c5a:	fa42 f303 	asr.w	r3, r2, r3
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d005      	beq.n	8000c72 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 8000c66:	883a      	ldrh	r2, [r7, #0]
 8000c68:	88b9      	ldrh	r1, [r7, #4]
 8000c6a:	88fb      	ldrh	r3, [r7, #6]
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff ff3f 	bl	8000af0 <lcd_draw_point>
				x++;
 8000c72:	88fb      	ldrh	r3, [r7, #6]
 8000c74:	3301      	adds	r3, #1
 8000c76:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8000c78:	88fa      	ldrh	r2, [r7, #6]
 8000c7a:	8a3b      	ldrh	r3, [r7, #16]
 8000c7c:	1ad2      	subs	r2, r2, r3
 8000c7e:	7bfb      	ldrb	r3, [r7, #15]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d105      	bne.n	8000c90 <lcd_show_char+0x170>
					x = x0;
 8000c84:	8a3b      	ldrh	r3, [r7, #16]
 8000c86:	80fb      	strh	r3, [r7, #6]
					y++;
 8000c88:	88bb      	ldrh	r3, [r7, #4]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	80bb      	strh	r3, [r7, #4]
					break;
 8000c8e:	e005      	b.n	8000c9c <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8000c90:	7dbb      	ldrb	r3, [r7, #22]
 8000c92:	3301      	adds	r3, #1
 8000c94:	75bb      	strb	r3, [r7, #22]
 8000c96:	7dbb      	ldrb	r3, [r7, #22]
 8000c98:	2b07      	cmp	r3, #7
 8000c9a:	d9b7      	bls.n	8000c0c <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 8000c9c:	8a7b      	ldrh	r3, [r7, #18]
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	827b      	strh	r3, [r7, #18]
 8000ca2:	8a7a      	ldrh	r2, [r7, #18]
 8000ca4:	89bb      	ldrh	r3, [r7, #12]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d380      	bcc.n	8000bac <lcd_show_char+0x8c>
 8000caa:	e000      	b.n	8000cae <lcd_show_char+0x18e>
			return;
 8000cac:	bf00      	nop
				}
			}
		}
	}
}
 8000cae:	371c      	adds	r7, #28
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd90      	pop	{r4, r7, pc}
 8000cb4:	08004a78 	.word	0x08004a78
 8000cb8:	08005068 	.word	0x08005068
 8000cbc:	08006238 	.word	0x08006238

08000cc0 <mypow>:

uint32_t mypow(uint8_t m, uint8_t n) {
 8000cc0:	b480      	push	{r7}
 8000cc2:	b085      	sub	sp, #20
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	460a      	mov	r2, r1
 8000cca:	71fb      	strb	r3, [r7, #7]
 8000ccc:	4613      	mov	r3, r2
 8000cce:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	60fb      	str	r3, [r7, #12]
	while (n--)
 8000cd4:	e004      	b.n	8000ce0 <mypow+0x20>
		result *= m;
 8000cd6:	79fa      	ldrb	r2, [r7, #7]
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	fb02 f303 	mul.w	r3, r2, r3
 8000cde:	60fb      	str	r3, [r7, #12]
	while (n--)
 8000ce0:	79bb      	ldrb	r3, [r7, #6]
 8000ce2:	1e5a      	subs	r2, r3, #1
 8000ce4:	71ba      	strb	r2, [r7, #6]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d1f5      	bne.n	8000cd6 <mypow+0x16>
	return result;
 8000cea:	68fb      	ldr	r3, [r7, #12]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3714      	adds	r7, #20
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr

08000cf8 <lcd_show_int_num>:

void lcd_show_int_num(uint16_t x, uint16_t y, uint16_t num, uint8_t len,
		uint16_t fc, uint16_t bc, uint8_t sizey) {
 8000cf8:	b590      	push	{r4, r7, lr}
 8000cfa:	b089      	sub	sp, #36	; 0x24
 8000cfc:	af04      	add	r7, sp, #16
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4608      	mov	r0, r1
 8000d02:	4611      	mov	r1, r2
 8000d04:	461a      	mov	r2, r3
 8000d06:	4623      	mov	r3, r4
 8000d08:	80fb      	strh	r3, [r7, #6]
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	80bb      	strh	r3, [r7, #4]
 8000d0e:	460b      	mov	r3, r1
 8000d10:	807b      	strh	r3, [r7, #2]
 8000d12:	4613      	mov	r3, r2
 8000d14:	707b      	strb	r3, [r7, #1]
	uint8_t t, temp;
	uint8_t enshow = 0;
 8000d16:	2300      	movs	r3, #0
 8000d18:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex = sizey / 2;
 8000d1a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000d1e:	085b      	lsrs	r3, r3, #1
 8000d20:	737b      	strb	r3, [r7, #13]
	for (t = 0; t < len; t++) {
 8000d22:	2300      	movs	r3, #0
 8000d24:	73fb      	strb	r3, [r7, #15]
 8000d26:	e059      	b.n	8000ddc <lcd_show_int_num+0xe4>
		temp = (num / mypow(10, len - t - 1)) % 10;
 8000d28:	887c      	ldrh	r4, [r7, #2]
 8000d2a:	787a      	ldrb	r2, [r7, #1]
 8000d2c:	7bfb      	ldrb	r3, [r7, #15]
 8000d2e:	1ad3      	subs	r3, r2, r3
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	3b01      	subs	r3, #1
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	4619      	mov	r1, r3
 8000d38:	200a      	movs	r0, #10
 8000d3a:	f7ff ffc1 	bl	8000cc0 <mypow>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	fbb4 f1f3 	udiv	r1, r4, r3
 8000d44:	4b2a      	ldr	r3, [pc, #168]	; (8000df0 <lcd_show_int_num+0xf8>)
 8000d46:	fba3 2301 	umull	r2, r3, r3, r1
 8000d4a:	08da      	lsrs	r2, r3, #3
 8000d4c:	4613      	mov	r3, r2
 8000d4e:	009b      	lsls	r3, r3, #2
 8000d50:	4413      	add	r3, r2
 8000d52:	005b      	lsls	r3, r3, #1
 8000d54:	1aca      	subs	r2, r1, r3
 8000d56:	4613      	mov	r3, r2
 8000d58:	733b      	strb	r3, [r7, #12]
		if (enshow == 0 && t < (len - 1)) {
 8000d5a:	7bbb      	ldrb	r3, [r7, #14]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d121      	bne.n	8000da4 <lcd_show_int_num+0xac>
 8000d60:	7bfa      	ldrb	r2, [r7, #15]
 8000d62:	787b      	ldrb	r3, [r7, #1]
 8000d64:	3b01      	subs	r3, #1
 8000d66:	429a      	cmp	r2, r3
 8000d68:	da1c      	bge.n	8000da4 <lcd_show_int_num+0xac>
			if (temp == 0) {
 8000d6a:	7b3b      	ldrb	r3, [r7, #12]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d117      	bne.n	8000da0 <lcd_show_int_num+0xa8>
				lcd_show_char(x + t * sizex, y, ' ', fc, bc, sizey, 0);
 8000d70:	7bfb      	ldrb	r3, [r7, #15]
 8000d72:	b29a      	uxth	r2, r3
 8000d74:	7b7b      	ldrb	r3, [r7, #13]
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	fb12 f303 	smulbb	r3, r2, r3
 8000d7c:	b29a      	uxth	r2, r3
 8000d7e:	88fb      	ldrh	r3, [r7, #6]
 8000d80:	4413      	add	r3, r2
 8000d82:	b298      	uxth	r0, r3
 8000d84:	8c3a      	ldrh	r2, [r7, #32]
 8000d86:	88b9      	ldrh	r1, [r7, #4]
 8000d88:	2300      	movs	r3, #0
 8000d8a:	9302      	str	r3, [sp, #8]
 8000d8c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000d90:	9301      	str	r3, [sp, #4]
 8000d92:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000d94:	9300      	str	r3, [sp, #0]
 8000d96:	4613      	mov	r3, r2
 8000d98:	2220      	movs	r2, #32
 8000d9a:	f7ff fec1 	bl	8000b20 <lcd_show_char>
				continue;
 8000d9e:	e01a      	b.n	8000dd6 <lcd_show_int_num+0xde>
			} else
				enshow = 1;
 8000da0:	2301      	movs	r3, #1
 8000da2:	73bb      	strb	r3, [r7, #14]

		}
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	b29a      	uxth	r2, r3
 8000da8:	7b7b      	ldrb	r3, [r7, #13]
 8000daa:	b29b      	uxth	r3, r3
 8000dac:	fb12 f303 	smulbb	r3, r2, r3
 8000db0:	b29a      	uxth	r2, r3
 8000db2:	88fb      	ldrh	r3, [r7, #6]
 8000db4:	4413      	add	r3, r2
 8000db6:	b298      	uxth	r0, r3
 8000db8:	7b3b      	ldrb	r3, [r7, #12]
 8000dba:	3330      	adds	r3, #48	; 0x30
 8000dbc:	b2da      	uxtb	r2, r3
 8000dbe:	8c3c      	ldrh	r4, [r7, #32]
 8000dc0:	88b9      	ldrh	r1, [r7, #4]
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	9302      	str	r3, [sp, #8]
 8000dc6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000dca:	9301      	str	r3, [sp, #4]
 8000dcc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000dce:	9300      	str	r3, [sp, #0]
 8000dd0:	4623      	mov	r3, r4
 8000dd2:	f7ff fea5 	bl	8000b20 <lcd_show_char>
	for (t = 0; t < len; t++) {
 8000dd6:	7bfb      	ldrb	r3, [r7, #15]
 8000dd8:	3301      	adds	r3, #1
 8000dda:	73fb      	strb	r3, [r7, #15]
 8000ddc:	7bfa      	ldrb	r2, [r7, #15]
 8000dde:	787b      	ldrb	r3, [r7, #1]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d3a1      	bcc.n	8000d28 <lcd_show_int_num+0x30>
	}
}
 8000de4:	bf00      	nop
 8000de6:	bf00      	nop
 8000de8:	3714      	adds	r7, #20
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd90      	pop	{r4, r7, pc}
 8000dee:	bf00      	nop
 8000df0:	cccccccd 	.word	0xcccccccd

08000df4 <lcd_show_picture>:
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
	}
}

void lcd_show_picture(uint16_t x, uint16_t y, uint16_t length, uint16_t width,
		const uint8_t pic[]) {
 8000df4:	b590      	push	{r4, r7, lr}
 8000df6:	b087      	sub	sp, #28
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4604      	mov	r4, r0
 8000dfc:	4608      	mov	r0, r1
 8000dfe:	4611      	mov	r1, r2
 8000e00:	461a      	mov	r2, r3
 8000e02:	4623      	mov	r3, r4
 8000e04:	80fb      	strh	r3, [r7, #6]
 8000e06:	4603      	mov	r3, r0
 8000e08:	80bb      	strh	r3, [r7, #4]
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	807b      	strh	r3, [r7, #2]
 8000e0e:	4613      	mov	r3, r2
 8000e10:	803b      	strh	r3, [r7, #0]
	uint8_t picH, picL;
	uint16_t i, j;
	uint32_t k = 0;
 8000e12:	2300      	movs	r3, #0
 8000e14:	613b      	str	r3, [r7, #16]
	lcd_set_address(x, y, x + length - 1, y + width - 1);
 8000e16:	88fa      	ldrh	r2, [r7, #6]
 8000e18:	887b      	ldrh	r3, [r7, #2]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	3b01      	subs	r3, #1
 8000e20:	b29c      	uxth	r4, r3
 8000e22:	88ba      	ldrh	r2, [r7, #4]
 8000e24:	883b      	ldrh	r3, [r7, #0]
 8000e26:	4413      	add	r3, r2
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	3b01      	subs	r3, #1
 8000e2c:	b29b      	uxth	r3, r3
 8000e2e:	88b9      	ldrh	r1, [r7, #4]
 8000e30:	88f8      	ldrh	r0, [r7, #6]
 8000e32:	4622      	mov	r2, r4
 8000e34:	f7ff fda8 	bl	8000988 <lcd_set_address>
	for (i = 0; i < length; i++) {
 8000e38:	2300      	movs	r3, #0
 8000e3a:	82fb      	strh	r3, [r7, #22]
 8000e3c:	e027      	b.n	8000e8e <lcd_show_picture+0x9a>
		for (j = 0; j < width; j++) {
 8000e3e:	2300      	movs	r3, #0
 8000e40:	82bb      	strh	r3, [r7, #20]
 8000e42:	e01d      	b.n	8000e80 <lcd_show_picture+0x8c>
			picH = pic[k * 2];
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000e4a:	4413      	add	r3, r2
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	73fb      	strb	r3, [r7, #15]
			picL = pic[k * 2 + 1];
 8000e50:	693b      	ldr	r3, [r7, #16]
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	3301      	adds	r3, #1
 8000e56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000e58:	4413      	add	r3, r2
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	73bb      	strb	r3, [r7, #14]
			LCD_WR_DATA(picH << 8 | picL);
 8000e5e:	7bfb      	ldrb	r3, [r7, #15]
 8000e60:	021b      	lsls	r3, r3, #8
 8000e62:	b21a      	sxth	r2, r3
 8000e64:	7bbb      	ldrb	r3, [r7, #14]
 8000e66:	b21b      	sxth	r3, r3
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	b21b      	sxth	r3, r3
 8000e6c:	b29b      	uxth	r3, r3
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff fd68 	bl	8000944 <LCD_WR_DATA>
			k++;
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	3301      	adds	r3, #1
 8000e78:	613b      	str	r3, [r7, #16]
		for (j = 0; j < width; j++) {
 8000e7a:	8abb      	ldrh	r3, [r7, #20]
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	82bb      	strh	r3, [r7, #20]
 8000e80:	8aba      	ldrh	r2, [r7, #20]
 8000e82:	883b      	ldrh	r3, [r7, #0]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d3dd      	bcc.n	8000e44 <lcd_show_picture+0x50>
	for (i = 0; i < length; i++) {
 8000e88:	8afb      	ldrh	r3, [r7, #22]
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	82fb      	strh	r3, [r7, #22]
 8000e8e:	8afa      	ldrh	r2, [r7, #22]
 8000e90:	887b      	ldrh	r3, [r7, #2]
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d3d3      	bcc.n	8000e3e <lcd_show_picture+0x4a>
		}
	}
}
 8000e96:	bf00      	nop
 8000e98:	bf00      	nop
 8000e9a:	371c      	adds	r7, #28
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd90      	pop	{r4, r7, pc}

08000ea0 <lcd_set_direction>:

void lcd_set_direction(uint8_t dir) {
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	091b      	lsrs	r3, r3, #4
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	f003 0303 	and.w	r3, r3, #3
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d007      	beq.n	8000eca <lcd_set_direction+0x2a>
		lcddev.width = 320;
 8000eba:	4b0a      	ldr	r3, [pc, #40]	; (8000ee4 <lcd_set_direction+0x44>)
 8000ebc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000ec0:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 8000ec2:	4b08      	ldr	r3, [pc, #32]	; (8000ee4 <lcd_set_direction+0x44>)
 8000ec4:	22f0      	movs	r2, #240	; 0xf0
 8000ec6:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 8000ec8:	e006      	b.n	8000ed8 <lcd_set_direction+0x38>
		lcddev.width = 240;
 8000eca:	4b06      	ldr	r3, [pc, #24]	; (8000ee4 <lcd_set_direction+0x44>)
 8000ecc:	22f0      	movs	r2, #240	; 0xf0
 8000ece:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8000ed0:	4b04      	ldr	r3, [pc, #16]	; (8000ee4 <lcd_set_direction+0x44>)
 8000ed2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000ed6:	805a      	strh	r2, [r3, #2]
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr
 8000ee4:	200000b8 	.word	0x200000b8

08000ee8 <lcd_init>:

void lcd_init(void) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000eec:	2200      	movs	r2, #0
 8000eee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ef2:	48aa      	ldr	r0, [pc, #680]	; (800119c <lcd_init+0x2b4>)
 8000ef4:	f001 fda4 	bl	8002a40 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000ef8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000efc:	f001 face 	bl	800249c <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8000f00:	2201      	movs	r2, #1
 8000f02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f06:	48a5      	ldr	r0, [pc, #660]	; (800119c <lcd_init+0x2b4>)
 8000f08:	f001 fd9a 	bl	8002a40 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000f0c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f10:	f001 fac4 	bl	800249c <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 8000f14:	2000      	movs	r0, #0
 8000f16:	f7ff ffc3 	bl	8000ea0 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 8000f1a:	20d3      	movs	r0, #211	; 0xd3
 8000f1c:	f7ff fd02 	bl	8000924 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 8000f20:	f7ff fd20 	bl	8000964 <LCD_RD_DATA>
 8000f24:	4603      	mov	r3, r0
 8000f26:	461a      	mov	r2, r3
 8000f28:	4b9d      	ldr	r3, [pc, #628]	; (80011a0 <lcd_init+0x2b8>)
 8000f2a:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8000f2c:	f7ff fd1a 	bl	8000964 <LCD_RD_DATA>
 8000f30:	4603      	mov	r3, r0
 8000f32:	461a      	mov	r2, r3
 8000f34:	4b9a      	ldr	r3, [pc, #616]	; (80011a0 <lcd_init+0x2b8>)
 8000f36:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8000f38:	f7ff fd14 	bl	8000964 <LCD_RD_DATA>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	461a      	mov	r2, r3
 8000f40:	4b97      	ldr	r3, [pc, #604]	; (80011a0 <lcd_init+0x2b8>)
 8000f42:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8000f44:	4b96      	ldr	r3, [pc, #600]	; (80011a0 <lcd_init+0x2b8>)
 8000f46:	889b      	ldrh	r3, [r3, #4]
 8000f48:	021b      	lsls	r3, r3, #8
 8000f4a:	b29a      	uxth	r2, r3
 8000f4c:	4b94      	ldr	r3, [pc, #592]	; (80011a0 <lcd_init+0x2b8>)
 8000f4e:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 8000f50:	f7ff fd08 	bl	8000964 <LCD_RD_DATA>
 8000f54:	4603      	mov	r3, r0
 8000f56:	461a      	mov	r2, r3
 8000f58:	4b91      	ldr	r3, [pc, #580]	; (80011a0 <lcd_init+0x2b8>)
 8000f5a:	889b      	ldrh	r3, [r3, #4]
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	b29a      	uxth	r2, r3
 8000f60:	4b8f      	ldr	r3, [pc, #572]	; (80011a0 <lcd_init+0x2b8>)
 8000f62:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8000f64:	20cf      	movs	r0, #207	; 0xcf
 8000f66:	f7ff fcdd 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000f6a:	2000      	movs	r0, #0
 8000f6c:	f7ff fcea 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8000f70:	20c1      	movs	r0, #193	; 0xc1
 8000f72:	f7ff fce7 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8000f76:	2030      	movs	r0, #48	; 0x30
 8000f78:	f7ff fce4 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8000f7c:	20ed      	movs	r0, #237	; 0xed
 8000f7e:	f7ff fcd1 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8000f82:	2064      	movs	r0, #100	; 0x64
 8000f84:	f7ff fcde 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8000f88:	2003      	movs	r0, #3
 8000f8a:	f7ff fcdb 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8000f8e:	2012      	movs	r0, #18
 8000f90:	f7ff fcd8 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8000f94:	2081      	movs	r0, #129	; 0x81
 8000f96:	f7ff fcd5 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8000f9a:	20e8      	movs	r0, #232	; 0xe8
 8000f9c:	f7ff fcc2 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8000fa0:	2085      	movs	r0, #133	; 0x85
 8000fa2:	f7ff fccf 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8000fa6:	2010      	movs	r0, #16
 8000fa8:	f7ff fccc 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8000fac:	207a      	movs	r0, #122	; 0x7a
 8000fae:	f7ff fcc9 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8000fb2:	20cb      	movs	r0, #203	; 0xcb
 8000fb4:	f7ff fcb6 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8000fb8:	2039      	movs	r0, #57	; 0x39
 8000fba:	f7ff fcc3 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8000fbe:	202c      	movs	r0, #44	; 0x2c
 8000fc0:	f7ff fcc0 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	f7ff fcbd 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8000fca:	2034      	movs	r0, #52	; 0x34
 8000fcc:	f7ff fcba 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8000fd0:	2002      	movs	r0, #2
 8000fd2:	f7ff fcb7 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8000fd6:	20f7      	movs	r0, #247	; 0xf7
 8000fd8:	f7ff fca4 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8000fdc:	2020      	movs	r0, #32
 8000fde:	f7ff fcb1 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8000fe2:	20ea      	movs	r0, #234	; 0xea
 8000fe4:	f7ff fc9e 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000fe8:	2000      	movs	r0, #0
 8000fea:	f7ff fcab 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000fee:	2000      	movs	r0, #0
 8000ff0:	f7ff fca8 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8000ff4:	20c0      	movs	r0, #192	; 0xc0
 8000ff6:	f7ff fc95 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8000ffa:	201b      	movs	r0, #27
 8000ffc:	f7ff fca2 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001000:	20c1      	movs	r0, #193	; 0xc1
 8001002:	f7ff fc8f 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001006:	2001      	movs	r0, #1
 8001008:	f7ff fc9c 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 800100c:	20c5      	movs	r0, #197	; 0xc5
 800100e:	f7ff fc89 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001012:	2030      	movs	r0, #48	; 0x30
 8001014:	f7ff fc96 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001018:	2030      	movs	r0, #48	; 0x30
 800101a:	f7ff fc93 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800101e:	20c7      	movs	r0, #199	; 0xc7
 8001020:	f7ff fc80 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001024:	20b7      	movs	r0, #183	; 0xb7
 8001026:	f7ff fc8d 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 800102a:	2036      	movs	r0, #54	; 0x36
 800102c:	f7ff fc7a 	bl	8000924 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 8001030:	2008      	movs	r0, #8
 8001032:	f7ff fc87 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001036:	203a      	movs	r0, #58	; 0x3a
 8001038:	f7ff fc74 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 800103c:	2055      	movs	r0, #85	; 0x55
 800103e:	f7ff fc81 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001042:	20b1      	movs	r0, #177	; 0xb1
 8001044:	f7ff fc6e 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001048:	2000      	movs	r0, #0
 800104a:	f7ff fc7b 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800104e:	201a      	movs	r0, #26
 8001050:	f7ff fc78 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001054:	20b6      	movs	r0, #182	; 0xb6
 8001056:	f7ff fc65 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 800105a:	200a      	movs	r0, #10
 800105c:	f7ff fc72 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001060:	20a2      	movs	r0, #162	; 0xa2
 8001062:	f7ff fc6f 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001066:	20f2      	movs	r0, #242	; 0xf2
 8001068:	f7ff fc5c 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800106c:	2000      	movs	r0, #0
 800106e:	f7ff fc69 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001072:	2026      	movs	r0, #38	; 0x26
 8001074:	f7ff fc56 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001078:	2001      	movs	r0, #1
 800107a:	f7ff fc63 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 800107e:	20e0      	movs	r0, #224	; 0xe0
 8001080:	f7ff fc50 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001084:	200f      	movs	r0, #15
 8001086:	f7ff fc5d 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 800108a:	202a      	movs	r0, #42	; 0x2a
 800108c:	f7ff fc5a 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001090:	2028      	movs	r0, #40	; 0x28
 8001092:	f7ff fc57 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001096:	2008      	movs	r0, #8
 8001098:	f7ff fc54 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 800109c:	200e      	movs	r0, #14
 800109e:	f7ff fc51 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80010a2:	2008      	movs	r0, #8
 80010a4:	f7ff fc4e 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80010a8:	2054      	movs	r0, #84	; 0x54
 80010aa:	f7ff fc4b 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80010ae:	20a9      	movs	r0, #169	; 0xa9
 80010b0:	f7ff fc48 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 80010b4:	2043      	movs	r0, #67	; 0x43
 80010b6:	f7ff fc45 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80010ba:	200a      	movs	r0, #10
 80010bc:	f7ff fc42 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80010c0:	200f      	movs	r0, #15
 80010c2:	f7ff fc3f 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80010c6:	2000      	movs	r0, #0
 80010c8:	f7ff fc3c 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80010cc:	2000      	movs	r0, #0
 80010ce:	f7ff fc39 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80010d2:	2000      	movs	r0, #0
 80010d4:	f7ff fc36 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80010d8:	2000      	movs	r0, #0
 80010da:	f7ff fc33 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 80010de:	20e1      	movs	r0, #225	; 0xe1
 80010e0:	f7ff fc20 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80010e4:	2000      	movs	r0, #0
 80010e6:	f7ff fc2d 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 80010ea:	2015      	movs	r0, #21
 80010ec:	f7ff fc2a 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 80010f0:	2017      	movs	r0, #23
 80010f2:	f7ff fc27 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 80010f6:	2007      	movs	r0, #7
 80010f8:	f7ff fc24 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 80010fc:	2011      	movs	r0, #17
 80010fe:	f7ff fc21 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001102:	2006      	movs	r0, #6
 8001104:	f7ff fc1e 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001108:	202b      	movs	r0, #43	; 0x2b
 800110a:	f7ff fc1b 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800110e:	2056      	movs	r0, #86	; 0x56
 8001110:	f7ff fc18 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001114:	203c      	movs	r0, #60	; 0x3c
 8001116:	f7ff fc15 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 800111a:	2005      	movs	r0, #5
 800111c:	f7ff fc12 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001120:	2010      	movs	r0, #16
 8001122:	f7ff fc0f 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001126:	200f      	movs	r0, #15
 8001128:	f7ff fc0c 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800112c:	203f      	movs	r0, #63	; 0x3f
 800112e:	f7ff fc09 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001132:	203f      	movs	r0, #63	; 0x3f
 8001134:	f7ff fc06 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001138:	200f      	movs	r0, #15
 800113a:	f7ff fc03 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800113e:	202b      	movs	r0, #43	; 0x2b
 8001140:	f7ff fbf0 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001144:	2000      	movs	r0, #0
 8001146:	f7ff fbfd 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800114a:	2000      	movs	r0, #0
 800114c:	f7ff fbfa 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001150:	2001      	movs	r0, #1
 8001152:	f7ff fbf7 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001156:	203f      	movs	r0, #63	; 0x3f
 8001158:	f7ff fbf4 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 800115c:	202a      	movs	r0, #42	; 0x2a
 800115e:	f7ff fbe1 	bl	8000924 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001162:	2000      	movs	r0, #0
 8001164:	f7ff fbee 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001168:	2000      	movs	r0, #0
 800116a:	f7ff fbeb 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800116e:	2000      	movs	r0, #0
 8001170:	f7ff fbe8 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001174:	20ef      	movs	r0, #239	; 0xef
 8001176:	f7ff fbe5 	bl	8000944 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 800117a:	2011      	movs	r0, #17
 800117c:	f7ff fbd2 	bl	8000924 <LCD_WR_REG>
	HAL_Delay(120);
 8001180:	2078      	movs	r0, #120	; 0x78
 8001182:	f001 f98b 	bl	800249c <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 8001186:	2029      	movs	r0, #41	; 0x29
 8001188:	f7ff fbcc 	bl	8000924 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 800118c:	2201      	movs	r2, #1
 800118e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001192:	4804      	ldr	r0, [pc, #16]	; (80011a4 <lcd_init+0x2bc>)
 8001194:	f001 fc54 	bl	8002a40 <HAL_GPIO_WritePin>
}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}
 800119c:	40020800 	.word	0x40020800
 80011a0:	200000b8 	.word	0x200000b8
 80011a4:	40020000 	.word	0x40020000

080011a8 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	607a      	str	r2, [r7, #4]
 80011b4:	603b      	str	r3, [r7, #0]
	lcd_draw_point(xc + x, yc + y, c);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	b29b      	uxth	r3, r3
 80011be:	4413      	add	r3, r2
 80011c0:	b298      	uxth	r0, r3
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	4413      	add	r3, r2
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	8b3a      	ldrh	r2, [r7, #24]
 80011d0:	4619      	mov	r1, r3
 80011d2:	f7ff fc8d 	bl	8000af0 <lcd_draw_point>

	lcd_draw_point(xc - x, yc + y, c);
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	b29a      	uxth	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	b29b      	uxth	r3, r3
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	b298      	uxth	r0, r3
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	4413      	add	r3, r2
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	8b3a      	ldrh	r2, [r7, #24]
 80011f0:	4619      	mov	r1, r3
 80011f2:	f7ff fc7d 	bl	8000af0 <lcd_draw_point>

	lcd_draw_point(xc + x, yc - y, c);
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	b29a      	uxth	r2, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	4413      	add	r3, r2
 8001200:	b298      	uxth	r0, r3
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	b29a      	uxth	r2, r3
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	b29b      	uxth	r3, r3
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	b29b      	uxth	r3, r3
 800120e:	8b3a      	ldrh	r2, [r7, #24]
 8001210:	4619      	mov	r1, r3
 8001212:	f7ff fc6d 	bl	8000af0 <lcd_draw_point>

	lcd_draw_point(xc - x, yc - y, c);
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	b29a      	uxth	r2, r3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	b29b      	uxth	r3, r3
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	b298      	uxth	r0, r3
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	b29a      	uxth	r2, r3
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	b29b      	uxth	r3, r3
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	b29b      	uxth	r3, r3
 800122e:	8b3a      	ldrh	r2, [r7, #24]
 8001230:	4619      	mov	r1, r3
 8001232:	f7ff fc5d 	bl	8000af0 <lcd_draw_point>

	lcd_draw_point(xc + y, yc + x, c);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	b29a      	uxth	r2, r3
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	b29b      	uxth	r3, r3
 800123e:	4413      	add	r3, r2
 8001240:	b298      	uxth	r0, r3
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	b29a      	uxth	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	b29b      	uxth	r3, r3
 800124a:	4413      	add	r3, r2
 800124c:	b29b      	uxth	r3, r3
 800124e:	8b3a      	ldrh	r2, [r7, #24]
 8001250:	4619      	mov	r1, r3
 8001252:	f7ff fc4d 	bl	8000af0 <lcd_draw_point>

	lcd_draw_point(xc - y, yc + x, c);
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	b29a      	uxth	r2, r3
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	b29b      	uxth	r3, r3
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	b298      	uxth	r0, r3
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	b29a      	uxth	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	b29b      	uxth	r3, r3
 800126a:	4413      	add	r3, r2
 800126c:	b29b      	uxth	r3, r3
 800126e:	8b3a      	ldrh	r2, [r7, #24]
 8001270:	4619      	mov	r1, r3
 8001272:	f7ff fc3d 	bl	8000af0 <lcd_draw_point>

	lcd_draw_point(xc + y, yc - x, c);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	b29a      	uxth	r2, r3
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	b29b      	uxth	r3, r3
 800127e:	4413      	add	r3, r2
 8001280:	b298      	uxth	r0, r3
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	b29a      	uxth	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	b29b      	uxth	r3, r3
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	b29b      	uxth	r3, r3
 800128e:	8b3a      	ldrh	r2, [r7, #24]
 8001290:	4619      	mov	r1, r3
 8001292:	f7ff fc2d 	bl	8000af0 <lcd_draw_point>

	lcd_draw_point(xc - y, yc - x, c);
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	b29a      	uxth	r2, r3
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	b29b      	uxth	r3, r3
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	b298      	uxth	r0, r3
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	8b3a      	ldrh	r2, [r7, #24]
 80012b0:	4619      	mov	r1, r3
 80012b2:	f7ff fc1d 	bl	8000af0 <lcd_draw_point>
}
 80012b6:	bf00      	nop
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}

080012be <lcd_draw_circle>:

void lcd_draw_circle(int xc, int yc, uint16_t c, int r, int fill)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b08a      	sub	sp, #40	; 0x28
 80012c2:	af02      	add	r7, sp, #8
 80012c4:	60f8      	str	r0, [r7, #12]
 80012c6:	60b9      	str	r1, [r7, #8]
 80012c8:	603b      	str	r3, [r7, #0]
 80012ca:	4613      	mov	r3, r2
 80012cc:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61fb      	str	r3, [r7, #28]
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	f1c3 0303 	rsb	r3, r3, #3
 80012de:	613b      	str	r3, [r7, #16]

	if (fill) {
 80012e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d04f      	beq.n	8001386 <lcd_draw_circle+0xc8>
		while (x <= y) {
 80012e6:	e029      	b.n	800133c <lcd_draw_circle+0x7e>
			for (yi = x; yi <= y; yi++)
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	617b      	str	r3, [r7, #20]
 80012ec:	e00a      	b.n	8001304 <lcd_draw_circle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 80012ee:	88fb      	ldrh	r3, [r7, #6]
 80012f0:	9300      	str	r3, [sp, #0]
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	69fa      	ldr	r2, [r7, #28]
 80012f6:	68b9      	ldr	r1, [r7, #8]
 80012f8:	68f8      	ldr	r0, [r7, #12]
 80012fa:	f7ff ff55 	bl	80011a8 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	3301      	adds	r3, #1
 8001302:	617b      	str	r3, [r7, #20]
 8001304:	697a      	ldr	r2, [r7, #20]
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	429a      	cmp	r2, r3
 800130a:	ddf0      	ble.n	80012ee <lcd_draw_circle+0x30>

			if (d < 0) {
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	2b00      	cmp	r3, #0
 8001310:	da06      	bge.n	8001320 <lcd_draw_circle+0x62>
				d = d + 4 * x + 6;
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	009a      	lsls	r2, r3, #2
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	4413      	add	r3, r2
 800131a:	3306      	adds	r3, #6
 800131c:	613b      	str	r3, [r7, #16]
 800131e:	e00a      	b.n	8001336 <lcd_draw_circle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8001320:	69fa      	ldr	r2, [r7, #28]
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	009a      	lsls	r2, r3, #2
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	4413      	add	r3, r2
 800132c:	330a      	adds	r3, #10
 800132e:	613b      	str	r3, [r7, #16]
				y--;
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	3b01      	subs	r3, #1
 8001334:	61bb      	str	r3, [r7, #24]
			}
			x++;
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	3301      	adds	r3, #1
 800133a:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 800133c:	69fa      	ldr	r2, [r7, #28]
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	429a      	cmp	r2, r3
 8001342:	ddd1      	ble.n	80012e8 <lcd_draw_circle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8001344:	e023      	b.n	800138e <lcd_draw_circle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 8001346:	88fb      	ldrh	r3, [r7, #6]
 8001348:	9300      	str	r3, [sp, #0]
 800134a:	69bb      	ldr	r3, [r7, #24]
 800134c:	69fa      	ldr	r2, [r7, #28]
 800134e:	68b9      	ldr	r1, [r7, #8]
 8001350:	68f8      	ldr	r0, [r7, #12]
 8001352:	f7ff ff29 	bl	80011a8 <_draw_circle_8>
			if (d < 0) {
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	2b00      	cmp	r3, #0
 800135a:	da06      	bge.n	800136a <lcd_draw_circle+0xac>
				d = d + 4 * x + 6;
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	009a      	lsls	r2, r3, #2
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	4413      	add	r3, r2
 8001364:	3306      	adds	r3, #6
 8001366:	613b      	str	r3, [r7, #16]
 8001368:	e00a      	b.n	8001380 <lcd_draw_circle+0xc2>
				d = d + 4 * (x - y) + 10;
 800136a:	69fa      	ldr	r2, [r7, #28]
 800136c:	69bb      	ldr	r3, [r7, #24]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	009a      	lsls	r2, r3, #2
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	4413      	add	r3, r2
 8001376:	330a      	adds	r3, #10
 8001378:	613b      	str	r3, [r7, #16]
				y--;
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	3b01      	subs	r3, #1
 800137e:	61bb      	str	r3, [r7, #24]
			x++;
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	3301      	adds	r3, #1
 8001384:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8001386:	69fa      	ldr	r2, [r7, #28]
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	429a      	cmp	r2, r3
 800138c:	dddb      	ble.n	8001346 <lcd_draw_circle+0x88>
}
 800138e:	bf00      	nop
 8001390:	3720      	adds	r7, #32
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
	...

08001398 <lcd_show_string>:

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8001398:	b590      	push	{r4, r7, lr}
 800139a:	b08b      	sub	sp, #44	; 0x2c
 800139c:	af04      	add	r7, sp, #16
 800139e:	60ba      	str	r2, [r7, #8]
 80013a0:	461a      	mov	r2, r3
 80013a2:	4603      	mov	r3, r0
 80013a4:	81fb      	strh	r3, [r7, #14]
 80013a6:	460b      	mov	r3, r1
 80013a8:	81bb      	strh	r3, [r7, #12]
 80013aa:	4613      	mov	r3, r2
 80013ac:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 80013ae:	89fb      	ldrh	r3, [r7, #14]
 80013b0:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 80013b6:	e048      	b.n	800144a <lcd_show_string+0xb2>
		if (!bHz) {
 80013b8:	7dfb      	ldrb	r3, [r7, #23]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d145      	bne.n	800144a <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 80013be:	89fa      	ldrh	r2, [r7, #14]
 80013c0:	4b26      	ldr	r3, [pc, #152]	; (800145c <lcd_show_string+0xc4>)
 80013c2:	881b      	ldrh	r3, [r3, #0]
 80013c4:	4619      	mov	r1, r3
 80013c6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80013ca:	085b      	lsrs	r3, r3, #1
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	1acb      	subs	r3, r1, r3
 80013d0:	429a      	cmp	r2, r3
 80013d2:	dc3f      	bgt.n	8001454 <lcd_show_string+0xbc>
 80013d4:	89ba      	ldrh	r2, [r7, #12]
 80013d6:	4b21      	ldr	r3, [pc, #132]	; (800145c <lcd_show_string+0xc4>)
 80013d8:	885b      	ldrh	r3, [r3, #2]
 80013da:	4619      	mov	r1, r3
 80013dc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80013e0:	1acb      	subs	r3, r1, r3
 80013e2:	429a      	cmp	r2, r3
 80013e4:	dc36      	bgt.n	8001454 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b80      	cmp	r3, #128	; 0x80
 80013ec:	d902      	bls.n	80013f4 <lcd_show_string+0x5c>
				bHz = 1;
 80013ee:	2301      	movs	r3, #1
 80013f0:	75fb      	strb	r3, [r7, #23]
 80013f2:	e02a      	b.n	800144a <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	2b0d      	cmp	r3, #13
 80013fa:	d10b      	bne.n	8001414 <lcd_show_string+0x7c>
					y += sizey;
 80013fc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001400:	b29a      	uxth	r2, r3
 8001402:	89bb      	ldrh	r3, [r7, #12]
 8001404:	4413      	add	r3, r2
 8001406:	81bb      	strh	r3, [r7, #12]
					x = x0;
 8001408:	8abb      	ldrh	r3, [r7, #20]
 800140a:	81fb      	strh	r3, [r7, #14]
					str++;
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	3301      	adds	r3, #1
 8001410:	60bb      	str	r3, [r7, #8]
 8001412:	e017      	b.n	8001444 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	781a      	ldrb	r2, [r3, #0]
 8001418:	88fc      	ldrh	r4, [r7, #6]
 800141a:	89b9      	ldrh	r1, [r7, #12]
 800141c:	89f8      	ldrh	r0, [r7, #14]
 800141e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001422:	9302      	str	r3, [sp, #8]
 8001424:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001428:	9301      	str	r3, [sp, #4]
 800142a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800142c:	9300      	str	r3, [sp, #0]
 800142e:	4623      	mov	r3, r4
 8001430:	f7ff fb76 	bl	8000b20 <lcd_show_char>
					x += sizey / 2;
 8001434:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001438:	085b      	lsrs	r3, r3, #1
 800143a:	b2db      	uxtb	r3, r3
 800143c:	b29a      	uxth	r2, r3
 800143e:	89fb      	ldrh	r3, [r7, #14]
 8001440:	4413      	add	r3, r2
 8001442:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	3301      	adds	r3, #1
 8001448:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d1b2      	bne.n	80013b8 <lcd_show_string+0x20>
 8001452:	e000      	b.n	8001456 <lcd_show_string+0xbe>
				return;
 8001454:	bf00      	nop
			}
		}
	}
}
 8001456:	371c      	adds	r7, #28
 8001458:	46bd      	mov	sp, r7
 800145a:	bd90      	pop	{r4, r7, pc}
 800145c:	200000b8 	.word	0x200000b8

08001460 <lcd_show_string_center>:

void lcd_show_string_center(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8001460:	b580      	push	{r7, lr}
 8001462:	b08a      	sub	sp, #40	; 0x28
 8001464:	af04      	add	r7, sp, #16
 8001466:	60ba      	str	r2, [r7, #8]
 8001468:	461a      	mov	r2, r3
 800146a:	4603      	mov	r3, r0
 800146c:	81fb      	strh	r3, [r7, #14]
 800146e:	460b      	mov	r3, r1
 8001470:	81bb      	strh	r3, [r7, #12]
 8001472:	4613      	mov	r3, r2
 8001474:	80fb      	strh	r3, [r7, #6]
	uint16_t len = strlen((const char*) str);
 8001476:	68b8      	ldr	r0, [r7, #8]
 8001478:	f7fe fea6 	bl	80001c8 <strlen>
 800147c:	4603      	mov	r3, r0
 800147e:	82fb      	strh	r3, [r7, #22]
	uint16_t x1 = (lcddev.width - len * 8) / 2;
 8001480:	4b0f      	ldr	r3, [pc, #60]	; (80014c0 <lcd_show_string_center+0x60>)
 8001482:	881b      	ldrh	r3, [r3, #0]
 8001484:	461a      	mov	r2, r3
 8001486:	8afb      	ldrh	r3, [r7, #22]
 8001488:	00db      	lsls	r3, r3, #3
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	0fda      	lsrs	r2, r3, #31
 800148e:	4413      	add	r3, r2
 8001490:	105b      	asrs	r3, r3, #1
 8001492:	82bb      	strh	r3, [r7, #20]
	lcd_show_string(x + x1, y, str, fc, bc, sizey, mode);
 8001494:	89fa      	ldrh	r2, [r7, #14]
 8001496:	8abb      	ldrh	r3, [r7, #20]
 8001498:	4413      	add	r3, r2
 800149a:	b298      	uxth	r0, r3
 800149c:	88fa      	ldrh	r2, [r7, #6]
 800149e:	89b9      	ldrh	r1, [r7, #12]
 80014a0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80014a4:	9302      	str	r3, [sp, #8]
 80014a6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80014aa:	9301      	str	r3, [sp, #4]
 80014ac:	8c3b      	ldrh	r3, [r7, #32]
 80014ae:	9300      	str	r3, [sp, #0]
 80014b0:	4613      	mov	r3, r2
 80014b2:	68ba      	ldr	r2, [r7, #8]
 80014b4:	f7ff ff70 	bl	8001398 <lcd_show_string>
}
 80014b8:	bf00      	nop
 80014ba:	3718      	adds	r7, #24
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	200000b8 	.word	0x200000b8

080014c4 <led_7seg_init>:
/**
 * @brief  	Init led 7 segment
 * @param  	None
 * @retval 	None
 */
void led_7seg_init() {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80014c8:	2201      	movs	r2, #1
 80014ca:	2140      	movs	r1, #64	; 0x40
 80014cc:	4802      	ldr	r0, [pc, #8]	; (80014d8 <led_7seg_init+0x14>)
 80014ce:	f001 fab7 	bl	8002a40 <HAL_GPIO_WritePin>
}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40021800 	.word	0x40021800

080014dc <led_7seg_display>:
 * @brief	Scan led 7 segment
 * @param	None
 * @note	Call in 1ms interrupt
 * @retval 	None
 */
void led_7seg_display() {
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 80014e0:	4b3f      	ldr	r3, [pc, #252]	; (80015e0 <led_7seg_display+0x104>)
 80014e2:	881b      	ldrh	r3, [r3, #0]
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	4b3d      	ldr	r3, [pc, #244]	; (80015e0 <led_7seg_display+0x104>)
 80014ea:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led_7seg[led_7seg_index] << 8;
 80014ec:	4b3d      	ldr	r3, [pc, #244]	; (80015e4 <led_7seg_display+0x108>)
 80014ee:	881b      	ldrh	r3, [r3, #0]
 80014f0:	461a      	mov	r2, r3
 80014f2:	4b3d      	ldr	r3, [pc, #244]	; (80015e8 <led_7seg_display+0x10c>)
 80014f4:	5c9b      	ldrb	r3, [r3, r2]
 80014f6:	021b      	lsls	r3, r3, #8
 80014f8:	b21a      	sxth	r2, r3
 80014fa:	4b39      	ldr	r3, [pc, #228]	; (80015e0 <led_7seg_display+0x104>)
 80014fc:	881b      	ldrh	r3, [r3, #0]
 80014fe:	b21b      	sxth	r3, r3
 8001500:	4313      	orrs	r3, r2
 8001502:	b21b      	sxth	r3, r3
 8001504:	b29a      	uxth	r2, r3
 8001506:	4b36      	ldr	r3, [pc, #216]	; (80015e0 <led_7seg_display+0x104>)
 8001508:	801a      	strh	r2, [r3, #0]

	switch (led_7seg_index) {
 800150a:	4b36      	ldr	r3, [pc, #216]	; (80015e4 <led_7seg_display+0x108>)
 800150c:	881b      	ldrh	r3, [r3, #0]
 800150e:	2b03      	cmp	r3, #3
 8001510:	d846      	bhi.n	80015a0 <led_7seg_display+0xc4>
 8001512:	a201      	add	r2, pc, #4	; (adr r2, 8001518 <led_7seg_display+0x3c>)
 8001514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001518:	08001529 	.word	0x08001529
 800151c:	08001547 	.word	0x08001547
 8001520:	08001565 	.word	0x08001565
 8001524:	08001583 	.word	0x08001583
	case 0:
		spi_buffer |= 0x00b0;
 8001528:	4b2d      	ldr	r3, [pc, #180]	; (80015e0 <led_7seg_display+0x104>)
 800152a:	881b      	ldrh	r3, [r3, #0]
 800152c:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001530:	b29a      	uxth	r2, r3
 8001532:	4b2b      	ldr	r3, [pc, #172]	; (80015e0 <led_7seg_display+0x104>)
 8001534:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 8001536:	4b2a      	ldr	r3, [pc, #168]	; (80015e0 <led_7seg_display+0x104>)
 8001538:	881b      	ldrh	r3, [r3, #0]
 800153a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800153e:	b29a      	uxth	r2, r3
 8001540:	4b27      	ldr	r3, [pc, #156]	; (80015e0 <led_7seg_display+0x104>)
 8001542:	801a      	strh	r2, [r3, #0]
		break;
 8001544:	e02d      	b.n	80015a2 <led_7seg_display+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8001546:	4b26      	ldr	r3, [pc, #152]	; (80015e0 <led_7seg_display+0x104>)
 8001548:	881b      	ldrh	r3, [r3, #0]
 800154a:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 800154e:	b29a      	uxth	r2, r3
 8001550:	4b23      	ldr	r3, [pc, #140]	; (80015e0 <led_7seg_display+0x104>)
 8001552:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 8001554:	4b22      	ldr	r3, [pc, #136]	; (80015e0 <led_7seg_display+0x104>)
 8001556:	881b      	ldrh	r3, [r3, #0]
 8001558:	f023 0320 	bic.w	r3, r3, #32
 800155c:	b29a      	uxth	r2, r3
 800155e:	4b20      	ldr	r3, [pc, #128]	; (80015e0 <led_7seg_display+0x104>)
 8001560:	801a      	strh	r2, [r3, #0]
		break;
 8001562:	e01e      	b.n	80015a2 <led_7seg_display+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8001564:	4b1e      	ldr	r3, [pc, #120]	; (80015e0 <led_7seg_display+0x104>)
 8001566:	881b      	ldrh	r3, [r3, #0]
 8001568:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 800156c:	b29a      	uxth	r2, r3
 800156e:	4b1c      	ldr	r3, [pc, #112]	; (80015e0 <led_7seg_display+0x104>)
 8001570:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 8001572:	4b1b      	ldr	r3, [pc, #108]	; (80015e0 <led_7seg_display+0x104>)
 8001574:	881b      	ldrh	r3, [r3, #0]
 8001576:	f023 0310 	bic.w	r3, r3, #16
 800157a:	b29a      	uxth	r2, r3
 800157c:	4b18      	ldr	r3, [pc, #96]	; (80015e0 <led_7seg_display+0x104>)
 800157e:	801a      	strh	r2, [r3, #0]
		break;
 8001580:	e00f      	b.n	80015a2 <led_7seg_display+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8001582:	4b17      	ldr	r3, [pc, #92]	; (80015e0 <led_7seg_display+0x104>)
 8001584:	881b      	ldrh	r3, [r3, #0]
 8001586:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800158a:	b29a      	uxth	r2, r3
 800158c:	4b14      	ldr	r3, [pc, #80]	; (80015e0 <led_7seg_display+0x104>)
 800158e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 8001590:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <led_7seg_display+0x104>)
 8001592:	881b      	ldrh	r3, [r3, #0]
 8001594:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001598:	b29a      	uxth	r2, r3
 800159a:	4b11      	ldr	r3, [pc, #68]	; (80015e0 <led_7seg_display+0x104>)
 800159c:	801a      	strh	r2, [r3, #0]
		break;
 800159e:	e000      	b.n	80015a2 <led_7seg_display+0xc6>
	default:
		break;
 80015a0:	bf00      	nop
	}

	led_7seg_index = (led_7seg_index + 1) % 4;
 80015a2:	4b10      	ldr	r3, [pc, #64]	; (80015e4 <led_7seg_display+0x108>)
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	3301      	adds	r3, #1
 80015a8:	425a      	negs	r2, r3
 80015aa:	f003 0303 	and.w	r3, r3, #3
 80015ae:	f002 0203 	and.w	r2, r2, #3
 80015b2:	bf58      	it	pl
 80015b4:	4253      	negpl	r3, r2
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	4b0a      	ldr	r3, [pc, #40]	; (80015e4 <led_7seg_display+0x108>)
 80015ba:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80015bc:	2200      	movs	r2, #0
 80015be:	2140      	movs	r1, #64	; 0x40
 80015c0:	480a      	ldr	r0, [pc, #40]	; (80015ec <led_7seg_display+0x110>)
 80015c2:	f001 fa3d 	bl	8002a40 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*) &spi_buffer, 2, 1);
 80015c6:	2301      	movs	r3, #1
 80015c8:	2202      	movs	r2, #2
 80015ca:	4905      	ldr	r1, [pc, #20]	; (80015e0 <led_7seg_display+0x104>)
 80015cc:	4808      	ldr	r0, [pc, #32]	; (80015f0 <led_7seg_display+0x114>)
 80015ce:	f001 ff3e 	bl	800344e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80015d2:	2201      	movs	r2, #1
 80015d4:	2140      	movs	r1, #64	; 0x40
 80015d6:	4805      	ldr	r0, [pc, #20]	; (80015ec <led_7seg_display+0x110>)
 80015d8:	f001 fa32 	bl	8002a40 <HAL_GPIO_WritePin>
}
 80015dc:	bf00      	nop
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	20000004 	.word	0x20000004
 80015e4:	200000be 	.word	0x200000be
 80015e8:	20000000 	.word	0x20000000
 80015ec:	40021800 	.word	0x40021800
 80015f0:	200000d8 	.word	0x200000d8

080015f4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80015f8:	f000 fede 	bl	80023b8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80015fc:	f000 f81c 	bl	8001638 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001600:	f7ff f8b0 	bl	8000764 <MX_GPIO_Init>
	MX_TIM2_Init();
 8001604:	f000 fdd0 	bl	80021a8 <MX_TIM2_Init>
	MX_SPI1_Init();
 8001608:	f000 fcd8 	bl	8001fbc <MX_SPI1_Init>
	MX_FSMC_Init();
 800160c:	f7fe ffda 	bl	80005c4 <MX_FSMC_Init>
	MX_TIM4_Init();
 8001610:	f000 fe16 	bl	8002240 <MX_TIM4_Init>
	/* USER CODE BEGIN 2 */
	system_init();
 8001614:	f000 f87a 	bl	800170c <system_init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		while (!timer2_flag);
 8001618:	bf00      	nop
 800161a:	4b06      	ldr	r3, [pc, #24]	; (8001634 <main+0x40>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d0fb      	beq.n	800161a <main+0x26>
		timer2_flag = 0;
 8001622:	4b04      	ldr	r3, [pc, #16]	; (8001634 <main+0x40>)
 8001624:	2200      	movs	r2, #0
 8001626:	701a      	strb	r2, [r3, #0]

		button_scan();
 8001628:	f7fe ff60 	bl	80004ec <button_scan>
		appTrafficLight();
 800162c:	f000 f98c 	bl	8001948 <appTrafficLight>
		while (!timer2_flag);
 8001630:	e7f2      	b.n	8001618 <main+0x24>
 8001632:	bf00      	nop
 8001634:	200000cc 	.word	0x200000cc

08001638 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001638:	b580      	push	{r7, lr}
 800163a:	b094      	sub	sp, #80	; 0x50
 800163c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800163e:	f107 0320 	add.w	r3, r7, #32
 8001642:	2230      	movs	r2, #48	; 0x30
 8001644:	2100      	movs	r1, #0
 8001646:	4618      	mov	r0, r3
 8001648:	f003 f9b6 	bl	80049b8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800164c:	f107 030c 	add.w	r3, r7, #12
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	605a      	str	r2, [r3, #4]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	60da      	str	r2, [r3, #12]
 800165a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800165c:	2300      	movs	r3, #0
 800165e:	60bb      	str	r3, [r7, #8]
 8001660:	4b28      	ldr	r3, [pc, #160]	; (8001704 <SystemClock_Config+0xcc>)
 8001662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001664:	4a27      	ldr	r2, [pc, #156]	; (8001704 <SystemClock_Config+0xcc>)
 8001666:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800166a:	6413      	str	r3, [r2, #64]	; 0x40
 800166c:	4b25      	ldr	r3, [pc, #148]	; (8001704 <SystemClock_Config+0xcc>)
 800166e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001670:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001674:	60bb      	str	r3, [r7, #8]
 8001676:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001678:	2300      	movs	r3, #0
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	4b22      	ldr	r3, [pc, #136]	; (8001708 <SystemClock_Config+0xd0>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a21      	ldr	r2, [pc, #132]	; (8001708 <SystemClock_Config+0xd0>)
 8001682:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001686:	6013      	str	r3, [r2, #0]
 8001688:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <SystemClock_Config+0xd0>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001694:	2301      	movs	r3, #1
 8001696:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001698:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800169c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800169e:	2302      	movs	r3, #2
 80016a0:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016a6:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80016a8:	2304      	movs	r3, #4
 80016aa:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 80016ac:	23a8      	movs	r3, #168	; 0xa8
 80016ae:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016b0:	2302      	movs	r3, #2
 80016b2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80016b4:	2304      	movs	r3, #4
 80016b6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80016b8:	f107 0320 	add.w	r3, r7, #32
 80016bc:	4618      	mov	r0, r3
 80016be:	f001 f9d9 	bl	8002a74 <HAL_RCC_OscConfig>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <SystemClock_Config+0x94>
		Error_Handler();
 80016c8:	f000 fbda 	bl	8001e80 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80016cc:	230f      	movs	r3, #15
 80016ce:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016d0:	2302      	movs	r3, #2
 80016d2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016d4:	2300      	movs	r3, #0
 80016d6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016d8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016dc:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80016de:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016e2:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80016e4:	f107 030c 	add.w	r3, r7, #12
 80016e8:	2105      	movs	r1, #5
 80016ea:	4618      	mov	r0, r3
 80016ec:	f001 fc3a 	bl	8002f64 <HAL_RCC_ClockConfig>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <SystemClock_Config+0xc2>
		Error_Handler();
 80016f6:	f000 fbc3 	bl	8001e80 <Error_Handler>
	}
}
 80016fa:	bf00      	nop
 80016fc:	3750      	adds	r7, #80	; 0x50
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40023800 	.word	0x40023800
 8001708:	40007000 	.word	0x40007000

0800170c <system_init>:

/* USER CODE BEGIN 4 */
void system_init() {
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8001710:	2200      	movs	r2, #0
 8001712:	2120      	movs	r1, #32
 8001714:	4811      	ldr	r0, [pc, #68]	; (800175c <system_init+0x50>)
 8001716:	f001 f993 	bl	8002a40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	2140      	movs	r1, #64	; 0x40
 800171e:	480f      	ldr	r0, [pc, #60]	; (800175c <system_init+0x50>)
 8001720:	f001 f98e 	bl	8002a40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8001724:	2200      	movs	r2, #0
 8001726:	2110      	movs	r1, #16
 8001728:	480c      	ldr	r0, [pc, #48]	; (800175c <system_init+0x50>)
 800172a:	f001 f989 	bl	8002a40 <HAL_GPIO_WritePin>

	led_7seg_init();
 800172e:	f7ff fec9 	bl	80014c4 <led_7seg_init>
	button_init();
 8001732:	f7fe fecf 	bl	80004d4 <button_init>
	lcd_init();
 8001736:	f7ff fbd7 	bl	8000ee8 <lcd_init>

	timer2_init();
 800173a:	f000 fba7 	bl	8001e8c <timer2_init>
	timer2_set(50);
 800173e:	2032      	movs	r0, #50	; 0x32
 8001740:	f000 fbb8 	bl	8001eb4 <timer2_set>
	timer4_init();
 8001744:	f000 fbac 	bl	8001ea0 <timer4_init>
	timer4_set(1);
 8001748:	2001      	movs	r0, #1
 800174a:	f000 fbcf 	bl	8001eec <timer4_set>

	HAL_Delay(1000);
 800174e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001752:	f000 fea3 	bl	800249c <HAL_Delay>
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	40021000 	.word	0x40021000

08001760 <phase1Green>:

void phase1Green() {
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af02      	add	r7, sp, #8
	lcd_draw_circle(CX_GREEN1, CY_GREEN1, GREEN, RADIUS, 1);
 8001766:	2301      	movs	r3, #1
 8001768:	9300      	str	r3, [sp, #0]
 800176a:	230c      	movs	r3, #12
 800176c:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001770:	215e      	movs	r1, #94	; 0x5e
 8001772:	20a0      	movs	r0, #160	; 0xa0
 8001774:	f7ff fda3 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_RED1, CY_RED1, 0x6351, RADIUS, 1);
 8001778:	2301      	movs	r3, #1
 800177a:	9300      	str	r3, [sp, #0]
 800177c:	230c      	movs	r3, #12
 800177e:	f246 3251 	movw	r2, #25425	; 0x6351
 8001782:	2128      	movs	r1, #40	; 0x28
 8001784:	20a0      	movs	r0, #160	; 0xa0
 8001786:	f7ff fd9a 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_YELLOW1, CY_YELLOW1, 0x6351, RADIUS, 1);
 800178a:	2301      	movs	r3, #1
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	230c      	movs	r3, #12
 8001790:	f246 3251 	movw	r2, #25425	; 0x6351
 8001794:	2143      	movs	r1, #67	; 0x43
 8001796:	20a0      	movs	r0, #160	; 0xa0
 8001798:	f7ff fd91 	bl	80012be <lcd_draw_circle>

	lcd_draw_circle(CX_GREEN2, CY_GREEN2, 0x6351, RADIUS, 1);
 800179c:	2301      	movs	r3, #1
 800179e:	9300      	str	r3, [sp, #0]
 80017a0:	230c      	movs	r3, #12
 80017a2:	f246 3251 	movw	r2, #25425	; 0x6351
 80017a6:	f44f 7184 	mov.w	r1, #264	; 0x108
 80017aa:	201e      	movs	r0, #30
 80017ac:	f7ff fd87 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_RED2, CY_RED2, RED, RADIUS, 1);
 80017b0:	2301      	movs	r3, #1
 80017b2:	9300      	str	r3, [sp, #0]
 80017b4:	230c      	movs	r3, #12
 80017b6:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80017ba:	21d2      	movs	r1, #210	; 0xd2
 80017bc:	201e      	movs	r0, #30
 80017be:	f7ff fd7e 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_YELLOW2, CY_YELLOW2, 0x6351, RADIUS, 1);
 80017c2:	2301      	movs	r3, #1
 80017c4:	9300      	str	r3, [sp, #0]
 80017c6:	230c      	movs	r3, #12
 80017c8:	f246 3251 	movw	r2, #25425	; 0x6351
 80017cc:	21ed      	movs	r1, #237	; 0xed
 80017ce:	201e      	movs	r0, #30
 80017d0:	f7ff fd75 	bl	80012be <lcd_draw_circle>
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <phase1Yellow>:

void phase1Yellow() {
 80017da:	b580      	push	{r7, lr}
 80017dc:	b082      	sub	sp, #8
 80017de:	af02      	add	r7, sp, #8
	lcd_draw_circle(CX_GREEN1, CY_GREEN1, 0x6351, RADIUS, 1);
 80017e0:	2301      	movs	r3, #1
 80017e2:	9300      	str	r3, [sp, #0]
 80017e4:	230c      	movs	r3, #12
 80017e6:	f246 3251 	movw	r2, #25425	; 0x6351
 80017ea:	215e      	movs	r1, #94	; 0x5e
 80017ec:	20a0      	movs	r0, #160	; 0xa0
 80017ee:	f7ff fd66 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_RED1, CY_RED1, 0x6351, RADIUS, 1);
 80017f2:	2301      	movs	r3, #1
 80017f4:	9300      	str	r3, [sp, #0]
 80017f6:	230c      	movs	r3, #12
 80017f8:	f246 3251 	movw	r2, #25425	; 0x6351
 80017fc:	2128      	movs	r1, #40	; 0x28
 80017fe:	20a0      	movs	r0, #160	; 0xa0
 8001800:	f7ff fd5d 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_YELLOW1, CY_YELLOW1, YELLOW, RADIUS, 1);
 8001804:	2301      	movs	r3, #1
 8001806:	9300      	str	r3, [sp, #0]
 8001808:	230c      	movs	r3, #12
 800180a:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800180e:	2143      	movs	r1, #67	; 0x43
 8001810:	20a0      	movs	r0, #160	; 0xa0
 8001812:	f7ff fd54 	bl	80012be <lcd_draw_circle>

	lcd_draw_circle(CX_GREEN2, CY_GREEN2, 0x6351, RADIUS, 1);
 8001816:	2301      	movs	r3, #1
 8001818:	9300      	str	r3, [sp, #0]
 800181a:	230c      	movs	r3, #12
 800181c:	f246 3251 	movw	r2, #25425	; 0x6351
 8001820:	f44f 7184 	mov.w	r1, #264	; 0x108
 8001824:	201e      	movs	r0, #30
 8001826:	f7ff fd4a 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_RED2, CY_RED2, RED, RADIUS, 1);
 800182a:	2301      	movs	r3, #1
 800182c:	9300      	str	r3, [sp, #0]
 800182e:	230c      	movs	r3, #12
 8001830:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001834:	21d2      	movs	r1, #210	; 0xd2
 8001836:	201e      	movs	r0, #30
 8001838:	f7ff fd41 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_YELLOW2, CY_YELLOW2, 0x6351, RADIUS, 1);
 800183c:	2301      	movs	r3, #1
 800183e:	9300      	str	r3, [sp, #0]
 8001840:	230c      	movs	r3, #12
 8001842:	f246 3251 	movw	r2, #25425	; 0x6351
 8001846:	21ed      	movs	r1, #237	; 0xed
 8001848:	201e      	movs	r0, #30
 800184a:	f7ff fd38 	bl	80012be <lcd_draw_circle>
}
 800184e:	bf00      	nop
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <phase2Green>:

void phase2Green() {
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af02      	add	r7, sp, #8
	lcd_draw_circle(CX_GREEN2, CY_GREEN2, GREEN, RADIUS, 1);
 800185a:	2301      	movs	r3, #1
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	230c      	movs	r3, #12
 8001860:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001864:	f44f 7184 	mov.w	r1, #264	; 0x108
 8001868:	201e      	movs	r0, #30
 800186a:	f7ff fd28 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_RED2, CY_RED2, 0x6351, RADIUS, 1);
 800186e:	2301      	movs	r3, #1
 8001870:	9300      	str	r3, [sp, #0]
 8001872:	230c      	movs	r3, #12
 8001874:	f246 3251 	movw	r2, #25425	; 0x6351
 8001878:	21d2      	movs	r1, #210	; 0xd2
 800187a:	201e      	movs	r0, #30
 800187c:	f7ff fd1f 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_YELLOW2, CY_YELLOW2, 0x6351, RADIUS, 1);
 8001880:	2301      	movs	r3, #1
 8001882:	9300      	str	r3, [sp, #0]
 8001884:	230c      	movs	r3, #12
 8001886:	f246 3251 	movw	r2, #25425	; 0x6351
 800188a:	21ed      	movs	r1, #237	; 0xed
 800188c:	201e      	movs	r0, #30
 800188e:	f7ff fd16 	bl	80012be <lcd_draw_circle>

	lcd_draw_circle(CX_GREEN1, CY_GREEN1, 0x6351, RADIUS, 1);
 8001892:	2301      	movs	r3, #1
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	230c      	movs	r3, #12
 8001898:	f246 3251 	movw	r2, #25425	; 0x6351
 800189c:	215e      	movs	r1, #94	; 0x5e
 800189e:	20a0      	movs	r0, #160	; 0xa0
 80018a0:	f7ff fd0d 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_RED1, CY_RED1, RED, RADIUS, 1);
 80018a4:	2301      	movs	r3, #1
 80018a6:	9300      	str	r3, [sp, #0]
 80018a8:	230c      	movs	r3, #12
 80018aa:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80018ae:	2128      	movs	r1, #40	; 0x28
 80018b0:	20a0      	movs	r0, #160	; 0xa0
 80018b2:	f7ff fd04 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_YELLOW1, CY_YELLOW1, 0x6351, RADIUS, 1);
 80018b6:	2301      	movs	r3, #1
 80018b8:	9300      	str	r3, [sp, #0]
 80018ba:	230c      	movs	r3, #12
 80018bc:	f246 3251 	movw	r2, #25425	; 0x6351
 80018c0:	2143      	movs	r1, #67	; 0x43
 80018c2:	20a0      	movs	r0, #160	; 0xa0
 80018c4:	f7ff fcfb 	bl	80012be <lcd_draw_circle>
}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <phase2Yellow>:

void phase2Yellow() {
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b082      	sub	sp, #8
 80018d2:	af02      	add	r7, sp, #8
	lcd_draw_circle(CX_GREEN2, CY_GREEN2, 0x6351, RADIUS, 1);
 80018d4:	2301      	movs	r3, #1
 80018d6:	9300      	str	r3, [sp, #0]
 80018d8:	230c      	movs	r3, #12
 80018da:	f246 3251 	movw	r2, #25425	; 0x6351
 80018de:	f44f 7184 	mov.w	r1, #264	; 0x108
 80018e2:	201e      	movs	r0, #30
 80018e4:	f7ff fceb 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_RED2, CY_RED2, 0x6351, RADIUS, 1);
 80018e8:	2301      	movs	r3, #1
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	230c      	movs	r3, #12
 80018ee:	f246 3251 	movw	r2, #25425	; 0x6351
 80018f2:	21d2      	movs	r1, #210	; 0xd2
 80018f4:	201e      	movs	r0, #30
 80018f6:	f7ff fce2 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_YELLOW2, CY_YELLOW2, YELLOW, RADIUS, 1);
 80018fa:	2301      	movs	r3, #1
 80018fc:	9300      	str	r3, [sp, #0]
 80018fe:	230c      	movs	r3, #12
 8001900:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8001904:	21ed      	movs	r1, #237	; 0xed
 8001906:	201e      	movs	r0, #30
 8001908:	f7ff fcd9 	bl	80012be <lcd_draw_circle>

	lcd_draw_circle(CX_GREEN1, CY_GREEN1, 0x6351, RADIUS, 1);
 800190c:	2301      	movs	r3, #1
 800190e:	9300      	str	r3, [sp, #0]
 8001910:	230c      	movs	r3, #12
 8001912:	f246 3251 	movw	r2, #25425	; 0x6351
 8001916:	215e      	movs	r1, #94	; 0x5e
 8001918:	20a0      	movs	r0, #160	; 0xa0
 800191a:	f7ff fcd0 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_RED1, CY_RED1, RED, RADIUS, 1);
 800191e:	2301      	movs	r3, #1
 8001920:	9300      	str	r3, [sp, #0]
 8001922:	230c      	movs	r3, #12
 8001924:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001928:	2128      	movs	r1, #40	; 0x28
 800192a:	20a0      	movs	r0, #160	; 0xa0
 800192c:	f7ff fcc7 	bl	80012be <lcd_draw_circle>
	lcd_draw_circle(CX_YELLOW1, CY_YELLOW1, 0x6351, RADIUS, 1);
 8001930:	2301      	movs	r3, #1
 8001932:	9300      	str	r3, [sp, #0]
 8001934:	230c      	movs	r3, #12
 8001936:	f246 3251 	movw	r2, #25425	; 0x6351
 800193a:	2143      	movs	r1, #67	; 0x43
 800193c:	20a0      	movs	r0, #160	; 0xa0
 800193e:	f7ff fcbe 	bl	80012be <lcd_draw_circle>
}
 8001942:	bf00      	nop
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <appTrafficLight>:

void appTrafficLight()
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af04      	add	r7, sp, #16
    cntOfLight = (cntOfLight + 1)%20;
 800194e:	4bb1      	ldr	r3, [pc, #708]	; (8001c14 <appTrafficLight+0x2cc>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	1c59      	adds	r1, r3, #1
 8001954:	4bb0      	ldr	r3, [pc, #704]	; (8001c18 <appTrafficLight+0x2d0>)
 8001956:	fb83 2301 	smull	r2, r3, r3, r1
 800195a:	10da      	asrs	r2, r3, #3
 800195c:	17cb      	asrs	r3, r1, #31
 800195e:	1ad2      	subs	r2, r2, r3
 8001960:	4613      	mov	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	4413      	add	r3, r2
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	1aca      	subs	r2, r1, r3
 800196a:	4baa      	ldr	r3, [pc, #680]	; (8001c14 <appTrafficLight+0x2cc>)
 800196c:	601a      	str	r2, [r3, #0]
    if (cntOfLight == 0){
 800196e:	4ba9      	ldr	r3, [pc, #676]	; (8001c14 <appTrafficLight+0x2cc>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d104      	bne.n	8001980 <appTrafficLight+0x38>
    	//every 1s
    	timeOfLight --;
 8001976:	4ba9      	ldr	r3, [pc, #676]	; (8001c1c <appTrafficLight+0x2d4>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	3b01      	subs	r3, #1
 800197c:	4aa7      	ldr	r2, [pc, #668]	; (8001c1c <appTrafficLight+0x2d4>)
 800197e:	6013      	str	r3, [r2, #0]
    }

    switch (statusOfLight)
 8001980:	4ba7      	ldr	r3, [pc, #668]	; (8001c20 <appTrafficLight+0x2d8>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2b04      	cmp	r3, #4
 8001986:	f200 825e 	bhi.w	8001e46 <appTrafficLight+0x4fe>
 800198a:	a201      	add	r2, pc, #4	; (adr r2, 8001990 <appTrafficLight+0x48>)
 800198c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001990:	080019a5 	.word	0x080019a5
 8001994:	08001a0b 	.word	0x08001a0b
 8001998:	08001b15 	.word	0x08001b15
 800199c:	08001c41 	.word	0x08001c41
 80019a0:	08001d4b 	.word	0x08001d4b
    {
		case INIT:
			lcd_clear(BLACK);
 80019a4:	2000      	movs	r0, #0
 80019a6:	f7ff f83b 	bl	8000a20 <lcd_clear>
			lcd_fill(0, 0, 240, 20, BLUE);
 80019aa:	231f      	movs	r3, #31
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	2314      	movs	r3, #20
 80019b0:	22f0      	movs	r2, #240	; 0xf0
 80019b2:	2100      	movs	r1, #0
 80019b4:	2000      	movs	r0, #0
 80019b6:	f7ff f865 	bl	8000a84 <lcd_fill>
			lcd_show_string_center(0, 0, "Traffic light", WHITE, BLUE, 16, 0);
 80019ba:	2300      	movs	r3, #0
 80019bc:	9302      	str	r3, [sp, #8]
 80019be:	2310      	movs	r3, #16
 80019c0:	9301      	str	r3, [sp, #4]
 80019c2:	231f      	movs	r3, #31
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019ca:	4a96      	ldr	r2, [pc, #600]	; (8001c24 <appTrafficLight+0x2dc>)
 80019cc:	2100      	movs	r1, #0
 80019ce:	2000      	movs	r0, #0
 80019d0:	f7ff fd46 	bl	8001460 <lcd_show_string_center>
			lcd_fill(0, 300, 240, 320, BLUE);
 80019d4:	231f      	movs	r3, #31
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80019dc:	22f0      	movs	r2, #240	; 0xf0
 80019de:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80019e2:	2000      	movs	r0, #0
 80019e4:	f7ff f84e 	bl	8000a84 <lcd_fill>
			lcd_show_picture(0, 20, 240, 280, gImage_traffic);
 80019e8:	4b8f      	ldr	r3, [pc, #572]	; (8001c28 <appTrafficLight+0x2e0>)
 80019ea:	9300      	str	r3, [sp, #0]
 80019ec:	f44f 738c 	mov.w	r3, #280	; 0x118
 80019f0:	22f0      	movs	r2, #240	; 0xf0
 80019f2:	2114      	movs	r1, #20
 80019f4:	2000      	movs	r0, #0
 80019f6:	f7ff f9fd 	bl	8000df4 <lcd_show_picture>

			timeOfLight = timeOfGreenPhase1;
 80019fa:	4b8c      	ldr	r3, [pc, #560]	; (8001c2c <appTrafficLight+0x2e4>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a87      	ldr	r2, [pc, #540]	; (8001c1c <appTrafficLight+0x2d4>)
 8001a00:	6013      	str	r3, [r2, #0]
			statusOfLight = PHASE1_GREEN;
 8001a02:	4b87      	ldr	r3, [pc, #540]	; (8001c20 <appTrafficLight+0x2d8>)
 8001a04:	2201      	movs	r2, #1
 8001a06:	601a      	str	r2, [r3, #0]
			break;
 8001a08:	e228      	b.n	8001e5c <appTrafficLight+0x514>
        case PHASE1_GREEN:
        	//set light
        	phase1Green();
 8001a0a:	f7ff fea9 	bl	8001760 <phase1Green>
            //print status
            lcd_show_string_center(0, 302, "PHASE1 GREEN ", WHITE, BLUE, 16, 0);
 8001a0e:	2300      	movs	r3, #0
 8001a10:	9302      	str	r3, [sp, #8]
 8001a12:	2310      	movs	r3, #16
 8001a14:	9301      	str	r3, [sp, #4]
 8001a16:	231f      	movs	r3, #31
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a1e:	4a84      	ldr	r2, [pc, #528]	; (8001c30 <appTrafficLight+0x2e8>)
 8001a20:	f44f 7197 	mov.w	r1, #302	; 0x12e
 8001a24:	2000      	movs	r0, #0
 8001a26:	f7ff fd1b 	bl	8001460 <lcd_show_string_center>
            //print counter phase1
    		lcd_show_int_num(75, 50, timeOfLight / 10, 1, RED, 0x47e8, 32);
 8001a2a:	4b7c      	ldr	r3, [pc, #496]	; (8001c1c <appTrafficLight+0x2d4>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a7a      	ldr	r2, [pc, #488]	; (8001c18 <appTrafficLight+0x2d0>)
 8001a30:	fb82 1203 	smull	r1, r2, r2, r3
 8001a34:	1092      	asrs	r2, r2, #2
 8001a36:	17db      	asrs	r3, r3, #31
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	2320      	movs	r3, #32
 8001a3e:	9302      	str	r3, [sp, #8]
 8001a40:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001a44:	9301      	str	r3, [sp, #4]
 8001a46:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001a4a:	9300      	str	r3, [sp, #0]
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	2132      	movs	r1, #50	; 0x32
 8001a50:	204b      	movs	r0, #75	; 0x4b
 8001a52:	f7ff f951 	bl	8000cf8 <lcd_show_int_num>
    		lcd_show_int_num(90, 50, timeOfLight % 10, 1, RED, 0x47e8, 32);
 8001a56:	4b71      	ldr	r3, [pc, #452]	; (8001c1c <appTrafficLight+0x2d4>)
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	4b6f      	ldr	r3, [pc, #444]	; (8001c18 <appTrafficLight+0x2d0>)
 8001a5c:	fb83 1302 	smull	r1, r3, r3, r2
 8001a60:	1099      	asrs	r1, r3, #2
 8001a62:	17d3      	asrs	r3, r2, #31
 8001a64:	1ac9      	subs	r1, r1, r3
 8001a66:	460b      	mov	r3, r1
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	440b      	add	r3, r1
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	1ad1      	subs	r1, r2, r3
 8001a70:	b28a      	uxth	r2, r1
 8001a72:	2320      	movs	r3, #32
 8001a74:	9302      	str	r3, [sp, #8]
 8001a76:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001a7a:	9301      	str	r3, [sp, #4]
 8001a7c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001a80:	9300      	str	r3, [sp, #0]
 8001a82:	2301      	movs	r3, #1
 8001a84:	2132      	movs	r1, #50	; 0x32
 8001a86:	205a      	movs	r0, #90	; 0x5a
 8001a88:	f7ff f936 	bl	8000cf8 <lcd_show_int_num>
    		//print counter phase2
    		lcd_show_int_num(15, 140, (timeOfLight + timeOfYellowPhase1) / 10, 1, RED,
 8001a8c:	4b63      	ldr	r3, [pc, #396]	; (8001c1c <appTrafficLight+0x2d4>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b68      	ldr	r3, [pc, #416]	; (8001c34 <appTrafficLight+0x2ec>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4413      	add	r3, r2
 8001a96:	4a60      	ldr	r2, [pc, #384]	; (8001c18 <appTrafficLight+0x2d0>)
 8001a98:	fb82 1203 	smull	r1, r2, r2, r3
 8001a9c:	1092      	asrs	r2, r2, #2
 8001a9e:	17db      	asrs	r3, r3, #31
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	b29a      	uxth	r2, r3
 8001aa4:	2320      	movs	r3, #32
 8001aa6:	9302      	str	r3, [sp, #8]
 8001aa8:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001aac:	9301      	str	r3, [sp, #4]
 8001aae:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001ab2:	9300      	str	r3, [sp, #0]
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	218c      	movs	r1, #140	; 0x8c
 8001ab8:	200f      	movs	r0, #15
 8001aba:	f7ff f91d 	bl	8000cf8 <lcd_show_int_num>
    				0x47e8, 32);
    		lcd_show_int_num(30, 140, (timeOfLight + timeOfYellowPhase1) % 10, 1, RED,
 8001abe:	4b57      	ldr	r3, [pc, #348]	; (8001c1c <appTrafficLight+0x2d4>)
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	4b5c      	ldr	r3, [pc, #368]	; (8001c34 <appTrafficLight+0x2ec>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	441a      	add	r2, r3
 8001ac8:	4b53      	ldr	r3, [pc, #332]	; (8001c18 <appTrafficLight+0x2d0>)
 8001aca:	fb83 1302 	smull	r1, r3, r3, r2
 8001ace:	1099      	asrs	r1, r3, #2
 8001ad0:	17d3      	asrs	r3, r2, #31
 8001ad2:	1ac9      	subs	r1, r1, r3
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	440b      	add	r3, r1
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	1ad1      	subs	r1, r2, r3
 8001ade:	b28a      	uxth	r2, r1
 8001ae0:	2320      	movs	r3, #32
 8001ae2:	9302      	str	r3, [sp, #8]
 8001ae4:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001ae8:	9301      	str	r3, [sp, #4]
 8001aea:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001aee:	9300      	str	r3, [sp, #0]
 8001af0:	2301      	movs	r3, #1
 8001af2:	218c      	movs	r1, #140	; 0x8c
 8001af4:	201e      	movs	r0, #30
 8001af6:	f7ff f8ff 	bl	8000cf8 <lcd_show_int_num>
    				0x47e8, 32);

            if (timeOfLight == 0)
 8001afa:	4b48      	ldr	r3, [pc, #288]	; (8001c1c <appTrafficLight+0x2d4>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f040 81a5 	bne.w	8001e4e <appTrafficLight+0x506>
            {
            	//timeout
                statusOfLight = PHASE1_YELLOW;
 8001b04:	4b46      	ldr	r3, [pc, #280]	; (8001c20 <appTrafficLight+0x2d8>)
 8001b06:	2202      	movs	r2, #2
 8001b08:	601a      	str	r2, [r3, #0]
                timeOfLight = timeOfYellowPhase1;
 8001b0a:	4b4a      	ldr	r3, [pc, #296]	; (8001c34 <appTrafficLight+0x2ec>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a43      	ldr	r2, [pc, #268]	; (8001c1c <appTrafficLight+0x2d4>)
 8001b10:	6013      	str	r3, [r2, #0]
            }
            break;
 8001b12:	e19c      	b.n	8001e4e <appTrafficLight+0x506>
        case PHASE1_YELLOW:
        	//set light
        	phase1Yellow();
 8001b14:	f7ff fe61 	bl	80017da <phase1Yellow>
            //print status
            lcd_show_string_center(0, 302, "PHASE1 YELLOW", WHITE, BLUE, 16, 0);
 8001b18:	2300      	movs	r3, #0
 8001b1a:	9302      	str	r3, [sp, #8]
 8001b1c:	2310      	movs	r3, #16
 8001b1e:	9301      	str	r3, [sp, #4]
 8001b20:	231f      	movs	r3, #31
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b28:	4a43      	ldr	r2, [pc, #268]	; (8001c38 <appTrafficLight+0x2f0>)
 8001b2a:	f44f 7197 	mov.w	r1, #302	; 0x12e
 8001b2e:	2000      	movs	r0, #0
 8001b30:	f7ff fc96 	bl	8001460 <lcd_show_string_center>
            //print counter phase1
    		lcd_show_int_num(75, 50, timeOfLight / 10, 1, RED, 0x47e8, 32);
 8001b34:	4b39      	ldr	r3, [pc, #228]	; (8001c1c <appTrafficLight+0x2d4>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a37      	ldr	r2, [pc, #220]	; (8001c18 <appTrafficLight+0x2d0>)
 8001b3a:	fb82 1203 	smull	r1, r2, r2, r3
 8001b3e:	1092      	asrs	r2, r2, #2
 8001b40:	17db      	asrs	r3, r3, #31
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	b29a      	uxth	r2, r3
 8001b46:	2320      	movs	r3, #32
 8001b48:	9302      	str	r3, [sp, #8]
 8001b4a:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001b4e:	9301      	str	r3, [sp, #4]
 8001b50:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001b54:	9300      	str	r3, [sp, #0]
 8001b56:	2301      	movs	r3, #1
 8001b58:	2132      	movs	r1, #50	; 0x32
 8001b5a:	204b      	movs	r0, #75	; 0x4b
 8001b5c:	f7ff f8cc 	bl	8000cf8 <lcd_show_int_num>
    		lcd_show_int_num(90, 50, timeOfLight % 10, 1, RED, 0x47e8, 32);
 8001b60:	4b2e      	ldr	r3, [pc, #184]	; (8001c1c <appTrafficLight+0x2d4>)
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	4b2c      	ldr	r3, [pc, #176]	; (8001c18 <appTrafficLight+0x2d0>)
 8001b66:	fb83 1302 	smull	r1, r3, r3, r2
 8001b6a:	1099      	asrs	r1, r3, #2
 8001b6c:	17d3      	asrs	r3, r2, #31
 8001b6e:	1ac9      	subs	r1, r1, r3
 8001b70:	460b      	mov	r3, r1
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	440b      	add	r3, r1
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	1ad1      	subs	r1, r2, r3
 8001b7a:	b28a      	uxth	r2, r1
 8001b7c:	2320      	movs	r3, #32
 8001b7e:	9302      	str	r3, [sp, #8]
 8001b80:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001b84:	9301      	str	r3, [sp, #4]
 8001b86:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	2132      	movs	r1, #50	; 0x32
 8001b90:	205a      	movs	r0, #90	; 0x5a
 8001b92:	f7ff f8b1 	bl	8000cf8 <lcd_show_int_num>
    		//print counter phase1
    		lcd_show_int_num(15, 140, timeOfLight / 10, 1, RED,
 8001b96:	4b21      	ldr	r3, [pc, #132]	; (8001c1c <appTrafficLight+0x2d4>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a1f      	ldr	r2, [pc, #124]	; (8001c18 <appTrafficLight+0x2d0>)
 8001b9c:	fb82 1203 	smull	r1, r2, r2, r3
 8001ba0:	1092      	asrs	r2, r2, #2
 8001ba2:	17db      	asrs	r3, r3, #31
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	2320      	movs	r3, #32
 8001baa:	9302      	str	r3, [sp, #8]
 8001bac:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001bb0:	9301      	str	r3, [sp, #4]
 8001bb2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	2301      	movs	r3, #1
 8001bba:	218c      	movs	r1, #140	; 0x8c
 8001bbc:	200f      	movs	r0, #15
 8001bbe:	f7ff f89b 	bl	8000cf8 <lcd_show_int_num>
    				0x47e8, 32);
    		lcd_show_int_num(30, 140, timeOfLight % 10, 1, RED,
 8001bc2:	4b16      	ldr	r3, [pc, #88]	; (8001c1c <appTrafficLight+0x2d4>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	4b14      	ldr	r3, [pc, #80]	; (8001c18 <appTrafficLight+0x2d0>)
 8001bc8:	fb83 1302 	smull	r1, r3, r3, r2
 8001bcc:	1099      	asrs	r1, r3, #2
 8001bce:	17d3      	asrs	r3, r2, #31
 8001bd0:	1ac9      	subs	r1, r1, r3
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	440b      	add	r3, r1
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	1ad1      	subs	r1, r2, r3
 8001bdc:	b28a      	uxth	r2, r1
 8001bde:	2320      	movs	r3, #32
 8001be0:	9302      	str	r3, [sp, #8]
 8001be2:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001be6:	9301      	str	r3, [sp, #4]
 8001be8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001bec:	9300      	str	r3, [sp, #0]
 8001bee:	2301      	movs	r3, #1
 8001bf0:	218c      	movs	r1, #140	; 0x8c
 8001bf2:	201e      	movs	r0, #30
 8001bf4:	f7ff f880 	bl	8000cf8 <lcd_show_int_num>
    				0x47e8, 32);

            if (timeOfLight == 0)
 8001bf8:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <appTrafficLight+0x2d4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	f040 8128 	bne.w	8001e52 <appTrafficLight+0x50a>
            {
            	//timeout
                statusOfLight = PHASE2_GREEN;
 8001c02:	4b07      	ldr	r3, [pc, #28]	; (8001c20 <appTrafficLight+0x2d8>)
 8001c04:	2203      	movs	r2, #3
 8001c06:	601a      	str	r2, [r3, #0]
                timeOfLight = timeOfGreenPhase2;
 8001c08:	4b0c      	ldr	r3, [pc, #48]	; (8001c3c <appTrafficLight+0x2f4>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a03      	ldr	r2, [pc, #12]	; (8001c1c <appTrafficLight+0x2d4>)
 8001c0e:	6013      	str	r3, [r2, #0]
            }            break;
 8001c10:	e11f      	b.n	8001e52 <appTrafficLight+0x50a>
 8001c12:	bf00      	nop
 8001c14:	200000c4 	.word	0x200000c4
 8001c18:	66666667 	.word	0x66666667
 8001c1c:	200000c0 	.word	0x200000c0
 8001c20:	200000c8 	.word	0x200000c8
 8001c24:	08004a28 	.word	0x08004a28
 8001c28:	080079f8 	.word	0x080079f8
 8001c2c:	20000008 	.word	0x20000008
 8001c30:	08004a38 	.word	0x08004a38
 8001c34:	2000000c 	.word	0x2000000c
 8001c38:	08004a48 	.word	0x08004a48
 8001c3c:	20000010 	.word	0x20000010
        case PHASE2_GREEN:
        	//set light
        	phase2Green();
 8001c40:	f7ff fe08 	bl	8001854 <phase2Green>
            //print status
            lcd_show_string_center(0, 302, "PHASE2 GREEN ", WHITE, BLUE, 16, 0);
 8001c44:	2300      	movs	r3, #0
 8001c46:	9302      	str	r3, [sp, #8]
 8001c48:	2310      	movs	r3, #16
 8001c4a:	9301      	str	r3, [sp, #4]
 8001c4c:	231f      	movs	r3, #31
 8001c4e:	9300      	str	r3, [sp, #0]
 8001c50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c54:	4a83      	ldr	r2, [pc, #524]	; (8001e64 <appTrafficLight+0x51c>)
 8001c56:	f44f 7197 	mov.w	r1, #302	; 0x12e
 8001c5a:	2000      	movs	r0, #0
 8001c5c:	f7ff fc00 	bl	8001460 <lcd_show_string_center>
            //print counter phase1
    		lcd_show_int_num(75, 50, (timeOfLight + timeOfYellowPhase2) / 10, 1, RED, 0x47e8, 32);
 8001c60:	4b81      	ldr	r3, [pc, #516]	; (8001e68 <appTrafficLight+0x520>)
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	4b81      	ldr	r3, [pc, #516]	; (8001e6c <appTrafficLight+0x524>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4413      	add	r3, r2
 8001c6a:	4a81      	ldr	r2, [pc, #516]	; (8001e70 <appTrafficLight+0x528>)
 8001c6c:	fb82 1203 	smull	r1, r2, r2, r3
 8001c70:	1092      	asrs	r2, r2, #2
 8001c72:	17db      	asrs	r3, r3, #31
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	b29a      	uxth	r2, r3
 8001c78:	2320      	movs	r3, #32
 8001c7a:	9302      	str	r3, [sp, #8]
 8001c7c:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001c80:	9301      	str	r3, [sp, #4]
 8001c82:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	2301      	movs	r3, #1
 8001c8a:	2132      	movs	r1, #50	; 0x32
 8001c8c:	204b      	movs	r0, #75	; 0x4b
 8001c8e:	f7ff f833 	bl	8000cf8 <lcd_show_int_num>
    		lcd_show_int_num(90, 50, (timeOfLight + timeOfYellowPhase2) % 10, 1, RED, 0x47e8, 32);
 8001c92:	4b75      	ldr	r3, [pc, #468]	; (8001e68 <appTrafficLight+0x520>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	4b75      	ldr	r3, [pc, #468]	; (8001e6c <appTrafficLight+0x524>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	441a      	add	r2, r3
 8001c9c:	4b74      	ldr	r3, [pc, #464]	; (8001e70 <appTrafficLight+0x528>)
 8001c9e:	fb83 1302 	smull	r1, r3, r3, r2
 8001ca2:	1099      	asrs	r1, r3, #2
 8001ca4:	17d3      	asrs	r3, r2, #31
 8001ca6:	1ac9      	subs	r1, r1, r3
 8001ca8:	460b      	mov	r3, r1
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	440b      	add	r3, r1
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	1ad1      	subs	r1, r2, r3
 8001cb2:	b28a      	uxth	r2, r1
 8001cb4:	2320      	movs	r3, #32
 8001cb6:	9302      	str	r3, [sp, #8]
 8001cb8:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001cbc:	9301      	str	r3, [sp, #4]
 8001cbe:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	2132      	movs	r1, #50	; 0x32
 8001cc8:	205a      	movs	r0, #90	; 0x5a
 8001cca:	f7ff f815 	bl	8000cf8 <lcd_show_int_num>
    		//print counter phase2
    		lcd_show_int_num(15, 140, timeOfLight / 10, 1, RED,
 8001cce:	4b66      	ldr	r3, [pc, #408]	; (8001e68 <appTrafficLight+0x520>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a67      	ldr	r2, [pc, #412]	; (8001e70 <appTrafficLight+0x528>)
 8001cd4:	fb82 1203 	smull	r1, r2, r2, r3
 8001cd8:	1092      	asrs	r2, r2, #2
 8001cda:	17db      	asrs	r3, r3, #31
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	2320      	movs	r3, #32
 8001ce2:	9302      	str	r3, [sp, #8]
 8001ce4:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001ce8:	9301      	str	r3, [sp, #4]
 8001cea:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	218c      	movs	r1, #140	; 0x8c
 8001cf4:	200f      	movs	r0, #15
 8001cf6:	f7fe ffff 	bl	8000cf8 <lcd_show_int_num>
    				0x47e8, 32);
    		lcd_show_int_num(30, 140, timeOfLight % 10, 1, RED,
 8001cfa:	4b5b      	ldr	r3, [pc, #364]	; (8001e68 <appTrafficLight+0x520>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	4b5c      	ldr	r3, [pc, #368]	; (8001e70 <appTrafficLight+0x528>)
 8001d00:	fb83 1302 	smull	r1, r3, r3, r2
 8001d04:	1099      	asrs	r1, r3, #2
 8001d06:	17d3      	asrs	r3, r2, #31
 8001d08:	1ac9      	subs	r1, r1, r3
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	440b      	add	r3, r1
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	1ad1      	subs	r1, r2, r3
 8001d14:	b28a      	uxth	r2, r1
 8001d16:	2320      	movs	r3, #32
 8001d18:	9302      	str	r3, [sp, #8]
 8001d1a:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001d1e:	9301      	str	r3, [sp, #4]
 8001d20:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001d24:	9300      	str	r3, [sp, #0]
 8001d26:	2301      	movs	r3, #1
 8001d28:	218c      	movs	r1, #140	; 0x8c
 8001d2a:	201e      	movs	r0, #30
 8001d2c:	f7fe ffe4 	bl	8000cf8 <lcd_show_int_num>
    				0x47e8, 32);

            if (timeOfLight == 0)
 8001d30:	4b4d      	ldr	r3, [pc, #308]	; (8001e68 <appTrafficLight+0x520>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	f040 808e 	bne.w	8001e56 <appTrafficLight+0x50e>
            {
            	//timeout
                statusOfLight = PHASE2_YELLOW;
 8001d3a:	4b4e      	ldr	r3, [pc, #312]	; (8001e74 <appTrafficLight+0x52c>)
 8001d3c:	2204      	movs	r2, #4
 8001d3e:	601a      	str	r2, [r3, #0]
                timeOfLight = timeOfYellowPhase2;
 8001d40:	4b4a      	ldr	r3, [pc, #296]	; (8001e6c <appTrafficLight+0x524>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a48      	ldr	r2, [pc, #288]	; (8001e68 <appTrafficLight+0x520>)
 8001d46:	6013      	str	r3, [r2, #0]
            }
            break;
 8001d48:	e085      	b.n	8001e56 <appTrafficLight+0x50e>
        case PHASE2_YELLOW:
        	//set light
        	phase2Yellow();
 8001d4a:	f7ff fdc0 	bl	80018ce <phase2Yellow>
            //print status
            lcd_show_string_center(0, 302, "PHASE2 YELLOW", WHITE, BLUE, 16, 0);
 8001d4e:	2300      	movs	r3, #0
 8001d50:	9302      	str	r3, [sp, #8]
 8001d52:	2310      	movs	r3, #16
 8001d54:	9301      	str	r3, [sp, #4]
 8001d56:	231f      	movs	r3, #31
 8001d58:	9300      	str	r3, [sp, #0]
 8001d5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d5e:	4a46      	ldr	r2, [pc, #280]	; (8001e78 <appTrafficLight+0x530>)
 8001d60:	f44f 7197 	mov.w	r1, #302	; 0x12e
 8001d64:	2000      	movs	r0, #0
 8001d66:	f7ff fb7b 	bl	8001460 <lcd_show_string_center>
            //print counter phase1
    		lcd_show_int_num(75, 50, timeOfLight / 10, 1, RED, 0x47e8, 32);
 8001d6a:	4b3f      	ldr	r3, [pc, #252]	; (8001e68 <appTrafficLight+0x520>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a40      	ldr	r2, [pc, #256]	; (8001e70 <appTrafficLight+0x528>)
 8001d70:	fb82 1203 	smull	r1, r2, r2, r3
 8001d74:	1092      	asrs	r2, r2, #2
 8001d76:	17db      	asrs	r3, r3, #31
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	2320      	movs	r3, #32
 8001d7e:	9302      	str	r3, [sp, #8]
 8001d80:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001d84:	9301      	str	r3, [sp, #4]
 8001d86:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001d8a:	9300      	str	r3, [sp, #0]
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	2132      	movs	r1, #50	; 0x32
 8001d90:	204b      	movs	r0, #75	; 0x4b
 8001d92:	f7fe ffb1 	bl	8000cf8 <lcd_show_int_num>
    		lcd_show_int_num(90, 50, timeOfLight % 10, 1, RED, 0x47e8, 32);
 8001d96:	4b34      	ldr	r3, [pc, #208]	; (8001e68 <appTrafficLight+0x520>)
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	4b35      	ldr	r3, [pc, #212]	; (8001e70 <appTrafficLight+0x528>)
 8001d9c:	fb83 1302 	smull	r1, r3, r3, r2
 8001da0:	1099      	asrs	r1, r3, #2
 8001da2:	17d3      	asrs	r3, r2, #31
 8001da4:	1ac9      	subs	r1, r1, r3
 8001da6:	460b      	mov	r3, r1
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	440b      	add	r3, r1
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	1ad1      	subs	r1, r2, r3
 8001db0:	b28a      	uxth	r2, r1
 8001db2:	2320      	movs	r3, #32
 8001db4:	9302      	str	r3, [sp, #8]
 8001db6:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001dba:	9301      	str	r3, [sp, #4]
 8001dbc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001dc0:	9300      	str	r3, [sp, #0]
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	2132      	movs	r1, #50	; 0x32
 8001dc6:	205a      	movs	r0, #90	; 0x5a
 8001dc8:	f7fe ff96 	bl	8000cf8 <lcd_show_int_num>
    		//print counter phase2
    		lcd_show_int_num(15, 140, (timeOfLight) / 10, 1, RED,
 8001dcc:	4b26      	ldr	r3, [pc, #152]	; (8001e68 <appTrafficLight+0x520>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a27      	ldr	r2, [pc, #156]	; (8001e70 <appTrafficLight+0x528>)
 8001dd2:	fb82 1203 	smull	r1, r2, r2, r3
 8001dd6:	1092      	asrs	r2, r2, #2
 8001dd8:	17db      	asrs	r3, r3, #31
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	b29a      	uxth	r2, r3
 8001dde:	2320      	movs	r3, #32
 8001de0:	9302      	str	r3, [sp, #8]
 8001de2:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001de6:	9301      	str	r3, [sp, #4]
 8001de8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	2301      	movs	r3, #1
 8001df0:	218c      	movs	r1, #140	; 0x8c
 8001df2:	200f      	movs	r0, #15
 8001df4:	f7fe ff80 	bl	8000cf8 <lcd_show_int_num>
    				0x47e8, 32);
    		lcd_show_int_num(30, 140, (timeOfLight) % 10, 1, RED,
 8001df8:	4b1b      	ldr	r3, [pc, #108]	; (8001e68 <appTrafficLight+0x520>)
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	4b1c      	ldr	r3, [pc, #112]	; (8001e70 <appTrafficLight+0x528>)
 8001dfe:	fb83 1302 	smull	r1, r3, r3, r2
 8001e02:	1099      	asrs	r1, r3, #2
 8001e04:	17d3      	asrs	r3, r2, #31
 8001e06:	1ac9      	subs	r1, r1, r3
 8001e08:	460b      	mov	r3, r1
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	440b      	add	r3, r1
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	1ad1      	subs	r1, r2, r3
 8001e12:	b28a      	uxth	r2, r1
 8001e14:	2320      	movs	r3, #32
 8001e16:	9302      	str	r3, [sp, #8]
 8001e18:	f244 73e8 	movw	r3, #18408	; 0x47e8
 8001e1c:	9301      	str	r3, [sp, #4]
 8001e1e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001e22:	9300      	str	r3, [sp, #0]
 8001e24:	2301      	movs	r3, #1
 8001e26:	218c      	movs	r1, #140	; 0x8c
 8001e28:	201e      	movs	r0, #30
 8001e2a:	f7fe ff65 	bl	8000cf8 <lcd_show_int_num>
    				0x47e8, 32);

            if (timeOfLight == 0)
 8001e2e:	4b0e      	ldr	r3, [pc, #56]	; (8001e68 <appTrafficLight+0x520>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d111      	bne.n	8001e5a <appTrafficLight+0x512>
            {
            	//timeout
                statusOfLight = PHASE1_GREEN;
 8001e36:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <appTrafficLight+0x52c>)
 8001e38:	2201      	movs	r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]
                timeOfLight = timeOfGreenPhase1;
 8001e3c:	4b0f      	ldr	r3, [pc, #60]	; (8001e7c <appTrafficLight+0x534>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a09      	ldr	r2, [pc, #36]	; (8001e68 <appTrafficLight+0x520>)
 8001e42:	6013      	str	r3, [r2, #0]
            }
            break;
 8001e44:	e009      	b.n	8001e5a <appTrafficLight+0x512>
        default:
            statusOfLight = PHASE1_GREEN;
 8001e46:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <appTrafficLight+0x52c>)
 8001e48:	2201      	movs	r2, #1
 8001e4a:	601a      	str	r2, [r3, #0]
            break;
 8001e4c:	e006      	b.n	8001e5c <appTrafficLight+0x514>
            break;
 8001e4e:	bf00      	nop
 8001e50:	e004      	b.n	8001e5c <appTrafficLight+0x514>
            }            break;
 8001e52:	bf00      	nop
 8001e54:	e002      	b.n	8001e5c <appTrafficLight+0x514>
            break;
 8001e56:	bf00      	nop
 8001e58:	e000      	b.n	8001e5c <appTrafficLight+0x514>
            break;
 8001e5a:	bf00      	nop
    }
}
 8001e5c:	bf00      	nop
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	08004a58 	.word	0x08004a58
 8001e68:	200000c0 	.word	0x200000c0
 8001e6c:	20000014 	.word	0x20000014
 8001e70:	66666667 	.word	0x66666667
 8001e74:	200000c8 	.word	0x200000c8
 8001e78:	08004a68 	.word	0x08004a68
 8001e7c:	20000008 	.word	0x20000008

08001e80 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e84:	b672      	cpsid	i
}
 8001e86:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001e88:	e7fe      	b.n	8001e88 <Error_Handler+0x8>
	...

08001e8c <timer2_init>:
/**
 * @brief  	Init timer interrupt
 * @param  	None
 * @retval 	None
 */
void timer2_init(void) {
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8001e90:	4802      	ldr	r0, [pc, #8]	; (8001e9c <timer2_init+0x10>)
 8001e92:	f002 f88f 	bl	8003fb4 <HAL_TIM_Base_Start_IT>
}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	20000130 	.word	0x20000130

08001ea0 <timer4_init>:

void timer4_init(void) {
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 8001ea4:	4802      	ldr	r0, [pc, #8]	; (8001eb0 <timer4_init+0x10>)
 8001ea6:	f002 f885 	bl	8003fb4 <HAL_TIM_Base_Start_IT>
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20000178 	.word	0x20000178

08001eb4 <timer2_set>:
/**
 * @brief	Set duration of software timer interrupt
 * @param	duration Duration of software timer interrupt
 * @retval 	None
 */
void timer2_set(int ms) {
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
	timer2_mul = ms / TIMER_CYCLE_2;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	4b07      	ldr	r3, [pc, #28]	; (8001ee0 <timer2_set+0x2c>)
 8001ec2:	801a      	strh	r2, [r3, #0]
	timer2_counter = timer2_mul;
 8001ec4:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <timer2_set+0x2c>)
 8001ec6:	881a      	ldrh	r2, [r3, #0]
 8001ec8:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <timer2_set+0x30>)
 8001eca:	801a      	strh	r2, [r3, #0]
	timer2_flag = 0;
 8001ecc:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <timer2_set+0x34>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	701a      	strb	r2, [r3, #0]
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	200000d0 	.word	0x200000d0
 8001ee4:	200000ce 	.word	0x200000ce
 8001ee8:	200000cc 	.word	0x200000cc

08001eec <timer4_set>:

void timer4_set(int ms) {
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
	timer4_mul = ms / TIMER_CYCLE_4;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	b29a      	uxth	r2, r3
 8001ef8:	4b07      	ldr	r3, [pc, #28]	; (8001f18 <timer4_set+0x2c>)
 8001efa:	801a      	strh	r2, [r3, #0]
	timer4_counter = timer4_mul;
 8001efc:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <timer4_set+0x2c>)
 8001efe:	881a      	ldrh	r2, [r3, #0]
 8001f00:	4b06      	ldr	r3, [pc, #24]	; (8001f1c <timer4_set+0x30>)
 8001f02:	801a      	strh	r2, [r3, #0]
	timer4_flag = 0;
 8001f04:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <timer4_set+0x34>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	701a      	strb	r2, [r3, #0]
}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	200000d6 	.word	0x200000d6
 8001f1c:	200000d4 	.word	0x200000d4
 8001f20:	200000d2 	.word	0x200000d2

08001f24 <HAL_TIM_PeriodElapsedCallback>:
 * @brief  	Timer interrupt routine
 * @param  	htim TIM Base handle
 * @note	This callback function is called by system
 * @retval 	None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f34:	d114      	bne.n	8001f60 <HAL_TIM_PeriodElapsedCallback+0x3c>
		if (timer2_counter > 0) {
 8001f36:	4b1a      	ldr	r3, [pc, #104]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001f38:	881b      	ldrh	r3, [r3, #0]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d010      	beq.n	8001f60 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8001f3e:	4b18      	ldr	r3, [pc, #96]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001f40:	881b      	ldrh	r3, [r3, #0]
 8001f42:	3b01      	subs	r3, #1
 8001f44:	b29a      	uxth	r2, r3
 8001f46:	4b16      	ldr	r3, [pc, #88]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001f48:	801a      	strh	r2, [r3, #0]
			if (timer2_counter == 0) {
 8001f4a:	4b15      	ldr	r3, [pc, #84]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001f4c:	881b      	ldrh	r3, [r3, #0]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d106      	bne.n	8001f60 <HAL_TIM_PeriodElapsedCallback+0x3c>
				timer2_flag = 1;
 8001f52:	4b14      	ldr	r3, [pc, #80]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001f54:	2201      	movs	r2, #1
 8001f56:	701a      	strb	r2, [r3, #0]
				timer2_counter = timer2_mul;
 8001f58:	4b13      	ldr	r3, [pc, #76]	; (8001fa8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001f5a:	881a      	ldrh	r2, [r3, #0]
 8001f5c:	4b10      	ldr	r3, [pc, #64]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001f5e:	801a      	strh	r2, [r3, #0]
			}
		}
	}

	if (htim->Instance == TIM4) {
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a11      	ldr	r2, [pc, #68]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d116      	bne.n	8001f98 <HAL_TIM_PeriodElapsedCallback+0x74>
		if (timer4_counter > 0) {
 8001f6a:	4b11      	ldr	r3, [pc, #68]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001f6c:	881b      	ldrh	r3, [r3, #0]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d010      	beq.n	8001f94 <HAL_TIM_PeriodElapsedCallback+0x70>
			timer4_counter--;
 8001f72:	4b0f      	ldr	r3, [pc, #60]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001f74:	881b      	ldrh	r3, [r3, #0]
 8001f76:	3b01      	subs	r3, #1
 8001f78:	b29a      	uxth	r2, r3
 8001f7a:	4b0d      	ldr	r3, [pc, #52]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001f7c:	801a      	strh	r2, [r3, #0]
			if (timer4_counter == 0) {
 8001f7e:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001f80:	881b      	ldrh	r3, [r3, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d106      	bne.n	8001f94 <HAL_TIM_PeriodElapsedCallback+0x70>
				timer4_flag = 1;
 8001f86:	4b0b      	ldr	r3, [pc, #44]	; (8001fb4 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	701a      	strb	r2, [r3, #0]
				timer4_counter = timer4_mul;
 8001f8c:	4b0a      	ldr	r3, [pc, #40]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001f8e:	881a      	ldrh	r2, [r3, #0]
 8001f90:	4b07      	ldr	r3, [pc, #28]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001f92:	801a      	strh	r2, [r3, #0]
			}
		}

		led_7seg_display();
 8001f94:	f7ff faa2 	bl	80014dc <led_7seg_display>
	}
}
 8001f98:	bf00      	nop
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	200000ce 	.word	0x200000ce
 8001fa4:	200000cc 	.word	0x200000cc
 8001fa8:	200000d0 	.word	0x200000d0
 8001fac:	40000800 	.word	0x40000800
 8001fb0:	200000d4 	.word	0x200000d4
 8001fb4:	200000d2 	.word	0x200000d2
 8001fb8:	200000d6 	.word	0x200000d6

08001fbc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001fc0:	4b17      	ldr	r3, [pc, #92]	; (8002020 <MX_SPI1_Init+0x64>)
 8001fc2:	4a18      	ldr	r2, [pc, #96]	; (8002024 <MX_SPI1_Init+0x68>)
 8001fc4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001fc6:	4b16      	ldr	r3, [pc, #88]	; (8002020 <MX_SPI1_Init+0x64>)
 8001fc8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001fcc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001fce:	4b14      	ldr	r3, [pc, #80]	; (8002020 <MX_SPI1_Init+0x64>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fd4:	4b12      	ldr	r3, [pc, #72]	; (8002020 <MX_SPI1_Init+0x64>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fda:	4b11      	ldr	r3, [pc, #68]	; (8002020 <MX_SPI1_Init+0x64>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fe0:	4b0f      	ldr	r3, [pc, #60]	; (8002020 <MX_SPI1_Init+0x64>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001fe6:	4b0e      	ldr	r3, [pc, #56]	; (8002020 <MX_SPI1_Init+0x64>)
 8001fe8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001fee:	4b0c      	ldr	r3, [pc, #48]	; (8002020 <MX_SPI1_Init+0x64>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ff4:	4b0a      	ldr	r3, [pc, #40]	; (8002020 <MX_SPI1_Init+0x64>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ffa:	4b09      	ldr	r3, [pc, #36]	; (8002020 <MX_SPI1_Init+0x64>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002000:	4b07      	ldr	r3, [pc, #28]	; (8002020 <MX_SPI1_Init+0x64>)
 8002002:	2200      	movs	r2, #0
 8002004:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002006:	4b06      	ldr	r3, [pc, #24]	; (8002020 <MX_SPI1_Init+0x64>)
 8002008:	220a      	movs	r2, #10
 800200a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800200c:	4804      	ldr	r0, [pc, #16]	; (8002020 <MX_SPI1_Init+0x64>)
 800200e:	f001 f995 	bl	800333c <HAL_SPI_Init>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002018:	f7ff ff32 	bl	8001e80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800201c:	bf00      	nop
 800201e:	bd80      	pop	{r7, pc}
 8002020:	200000d8 	.word	0x200000d8
 8002024:	40013000 	.word	0x40013000

08002028 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08a      	sub	sp, #40	; 0x28
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002030:	f107 0314 	add.w	r3, r7, #20
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	60da      	str	r2, [r3, #12]
 800203e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a19      	ldr	r2, [pc, #100]	; (80020ac <HAL_SPI_MspInit+0x84>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d12b      	bne.n	80020a2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
 800204e:	4b18      	ldr	r3, [pc, #96]	; (80020b0 <HAL_SPI_MspInit+0x88>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002052:	4a17      	ldr	r2, [pc, #92]	; (80020b0 <HAL_SPI_MspInit+0x88>)
 8002054:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002058:	6453      	str	r3, [r2, #68]	; 0x44
 800205a:	4b15      	ldr	r3, [pc, #84]	; (80020b0 <HAL_SPI_MspInit+0x88>)
 800205c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002062:	613b      	str	r3, [r7, #16]
 8002064:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	4b11      	ldr	r3, [pc, #68]	; (80020b0 <HAL_SPI_MspInit+0x88>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	4a10      	ldr	r2, [pc, #64]	; (80020b0 <HAL_SPI_MspInit+0x88>)
 8002070:	f043 0302 	orr.w	r3, r3, #2
 8002074:	6313      	str	r3, [r2, #48]	; 0x30
 8002076:	4b0e      	ldr	r3, [pc, #56]	; (80020b0 <HAL_SPI_MspInit+0x88>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002082:	2338      	movs	r3, #56	; 0x38
 8002084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002086:	2302      	movs	r3, #2
 8002088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2300      	movs	r3, #0
 800208c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800208e:	2303      	movs	r3, #3
 8002090:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002092:	2305      	movs	r3, #5
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002096:	f107 0314 	add.w	r3, r7, #20
 800209a:	4619      	mov	r1, r3
 800209c:	4805      	ldr	r0, [pc, #20]	; (80020b4 <HAL_SPI_MspInit+0x8c>)
 800209e:	f000 fb33 	bl	8002708 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80020a2:	bf00      	nop
 80020a4:	3728      	adds	r7, #40	; 0x28
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40013000 	.word	0x40013000
 80020b0:	40023800 	.word	0x40023800
 80020b4:	40020400 	.word	0x40020400

080020b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	607b      	str	r3, [r7, #4]
 80020c2:	4b10      	ldr	r3, [pc, #64]	; (8002104 <HAL_MspInit+0x4c>)
 80020c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c6:	4a0f      	ldr	r2, [pc, #60]	; (8002104 <HAL_MspInit+0x4c>)
 80020c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020cc:	6453      	str	r3, [r2, #68]	; 0x44
 80020ce:	4b0d      	ldr	r3, [pc, #52]	; (8002104 <HAL_MspInit+0x4c>)
 80020d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020d6:	607b      	str	r3, [r7, #4]
 80020d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	603b      	str	r3, [r7, #0]
 80020de:	4b09      	ldr	r3, [pc, #36]	; (8002104 <HAL_MspInit+0x4c>)
 80020e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e2:	4a08      	ldr	r2, [pc, #32]	; (8002104 <HAL_MspInit+0x4c>)
 80020e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020e8:	6413      	str	r3, [r2, #64]	; 0x40
 80020ea:	4b06      	ldr	r3, [pc, #24]	; (8002104 <HAL_MspInit+0x4c>)
 80020ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f2:	603b      	str	r3, [r7, #0]
 80020f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020f6:	bf00      	nop
 80020f8:	370c      	adds	r7, #12
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	40023800 	.word	0x40023800

08002108 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800210c:	e7fe      	b.n	800210c <NMI_Handler+0x4>

0800210e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800210e:	b480      	push	{r7}
 8002110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002112:	e7fe      	b.n	8002112 <HardFault_Handler+0x4>

08002114 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002118:	e7fe      	b.n	8002118 <MemManage_Handler+0x4>

0800211a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800211e:	e7fe      	b.n	800211e <BusFault_Handler+0x4>

08002120 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002124:	e7fe      	b.n	8002124 <UsageFault_Handler+0x4>

08002126 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002126:	b480      	push	{r7}
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800212a:	bf00      	nop
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002138:	bf00      	nop
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002142:	b480      	push	{r7}
 8002144:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002154:	f000 f982 	bl	800245c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002158:	bf00      	nop
 800215a:	bd80      	pop	{r7, pc}

0800215c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002160:	4802      	ldr	r0, [pc, #8]	; (800216c <TIM2_IRQHandler+0x10>)
 8002162:	f001 ff97 	bl	8004094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000130 	.word	0x20000130

08002170 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002174:	4802      	ldr	r0, [pc, #8]	; (8002180 <TIM4_IRQHandler+0x10>)
 8002176:	f001 ff8d 	bl	8004094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	20000178 	.word	0x20000178

08002184 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002188:	4b06      	ldr	r3, [pc, #24]	; (80021a4 <SystemInit+0x20>)
 800218a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800218e:	4a05      	ldr	r2, [pc, #20]	; (80021a4 <SystemInit+0x20>)
 8002190:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002194:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	e000ed00 	.word	0xe000ed00

080021a8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021ae:	f107 0308 	add.w	r3, r7, #8
 80021b2:	2200      	movs	r2, #0
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	605a      	str	r2, [r3, #4]
 80021b8:	609a      	str	r2, [r3, #8]
 80021ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021bc:	463b      	mov	r3, r7
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021c4:	4b1d      	ldr	r3, [pc, #116]	; (800223c <MX_TIM2_Init+0x94>)
 80021c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80021cc:	4b1b      	ldr	r3, [pc, #108]	; (800223c <MX_TIM2_Init+0x94>)
 80021ce:	f240 3247 	movw	r2, #839	; 0x347
 80021d2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021d4:	4b19      	ldr	r3, [pc, #100]	; (800223c <MX_TIM2_Init+0x94>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80021da:	4b18      	ldr	r3, [pc, #96]	; (800223c <MX_TIM2_Init+0x94>)
 80021dc:	2263      	movs	r2, #99	; 0x63
 80021de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021e0:	4b16      	ldr	r3, [pc, #88]	; (800223c <MX_TIM2_Init+0x94>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021e6:	4b15      	ldr	r3, [pc, #84]	; (800223c <MX_TIM2_Init+0x94>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021ec:	4813      	ldr	r0, [pc, #76]	; (800223c <MX_TIM2_Init+0x94>)
 80021ee:	f001 fe91 	bl	8003f14 <HAL_TIM_Base_Init>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80021f8:	f7ff fe42 	bl	8001e80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002200:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002202:	f107 0308 	add.w	r3, r7, #8
 8002206:	4619      	mov	r1, r3
 8002208:	480c      	ldr	r0, [pc, #48]	; (800223c <MX_TIM2_Init+0x94>)
 800220a:	f002 f84b 	bl	80042a4 <HAL_TIM_ConfigClockSource>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002214:	f7ff fe34 	bl	8001e80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002218:	2300      	movs	r3, #0
 800221a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800221c:	2300      	movs	r3, #0
 800221e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002220:	463b      	mov	r3, r7
 8002222:	4619      	mov	r1, r3
 8002224:	4805      	ldr	r0, [pc, #20]	; (800223c <MX_TIM2_Init+0x94>)
 8002226:	f002 fa67 	bl	80046f8 <HAL_TIMEx_MasterConfigSynchronization>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002230:	f7ff fe26 	bl	8001e80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002234:	bf00      	nop
 8002236:	3718      	adds	r7, #24
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	20000130 	.word	0x20000130

08002240 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002246:	f107 0308 	add.w	r3, r7, #8
 800224a:	2200      	movs	r2, #0
 800224c:	601a      	str	r2, [r3, #0]
 800224e:	605a      	str	r2, [r3, #4]
 8002250:	609a      	str	r2, [r3, #8]
 8002252:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002254:	463b      	mov	r3, r7
 8002256:	2200      	movs	r2, #0
 8002258:	601a      	str	r2, [r3, #0]
 800225a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800225c:	4b1d      	ldr	r3, [pc, #116]	; (80022d4 <MX_TIM4_Init+0x94>)
 800225e:	4a1e      	ldr	r2, [pc, #120]	; (80022d8 <MX_TIM4_Init+0x98>)
 8002260:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 8002262:	4b1c      	ldr	r3, [pc, #112]	; (80022d4 <MX_TIM4_Init+0x94>)
 8002264:	f240 3247 	movw	r2, #839	; 0x347
 8002268:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800226a:	4b1a      	ldr	r3, [pc, #104]	; (80022d4 <MX_TIM4_Init+0x94>)
 800226c:	2200      	movs	r2, #0
 800226e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8002270:	4b18      	ldr	r3, [pc, #96]	; (80022d4 <MX_TIM4_Init+0x94>)
 8002272:	2263      	movs	r2, #99	; 0x63
 8002274:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002276:	4b17      	ldr	r3, [pc, #92]	; (80022d4 <MX_TIM4_Init+0x94>)
 8002278:	2200      	movs	r2, #0
 800227a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800227c:	4b15      	ldr	r3, [pc, #84]	; (80022d4 <MX_TIM4_Init+0x94>)
 800227e:	2200      	movs	r2, #0
 8002280:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002282:	4814      	ldr	r0, [pc, #80]	; (80022d4 <MX_TIM4_Init+0x94>)
 8002284:	f001 fe46 	bl	8003f14 <HAL_TIM_Base_Init>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800228e:	f7ff fdf7 	bl	8001e80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002292:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002296:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002298:	f107 0308 	add.w	r3, r7, #8
 800229c:	4619      	mov	r1, r3
 800229e:	480d      	ldr	r0, [pc, #52]	; (80022d4 <MX_TIM4_Init+0x94>)
 80022a0:	f002 f800 	bl	80042a4 <HAL_TIM_ConfigClockSource>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80022aa:	f7ff fde9 	bl	8001e80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022ae:	2300      	movs	r3, #0
 80022b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022b2:	2300      	movs	r3, #0
 80022b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022b6:	463b      	mov	r3, r7
 80022b8:	4619      	mov	r1, r3
 80022ba:	4806      	ldr	r0, [pc, #24]	; (80022d4 <MX_TIM4_Init+0x94>)
 80022bc:	f002 fa1c 	bl	80046f8 <HAL_TIMEx_MasterConfigSynchronization>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80022c6:	f7ff fddb 	bl	8001e80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80022ca:	bf00      	nop
 80022cc:	3718      	adds	r7, #24
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20000178 	.word	0x20000178
 80022d8:	40000800 	.word	0x40000800

080022dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022ec:	d116      	bne.n	800231c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022ee:	2300      	movs	r3, #0
 80022f0:	60fb      	str	r3, [r7, #12]
 80022f2:	4b1a      	ldr	r3, [pc, #104]	; (800235c <HAL_TIM_Base_MspInit+0x80>)
 80022f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f6:	4a19      	ldr	r2, [pc, #100]	; (800235c <HAL_TIM_Base_MspInit+0x80>)
 80022f8:	f043 0301 	orr.w	r3, r3, #1
 80022fc:	6413      	str	r3, [r2, #64]	; 0x40
 80022fe:	4b17      	ldr	r3, [pc, #92]	; (800235c <HAL_TIM_Base_MspInit+0x80>)
 8002300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002302:	f003 0301 	and.w	r3, r3, #1
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800230a:	2200      	movs	r2, #0
 800230c:	2100      	movs	r1, #0
 800230e:	201c      	movs	r0, #28
 8002310:	f000 f9c3 	bl	800269a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002314:	201c      	movs	r0, #28
 8002316:	f000 f9dc 	bl	80026d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800231a:	e01a      	b.n	8002352 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a0f      	ldr	r2, [pc, #60]	; (8002360 <HAL_TIM_Base_MspInit+0x84>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d115      	bne.n	8002352 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	60bb      	str	r3, [r7, #8]
 800232a:	4b0c      	ldr	r3, [pc, #48]	; (800235c <HAL_TIM_Base_MspInit+0x80>)
 800232c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232e:	4a0b      	ldr	r2, [pc, #44]	; (800235c <HAL_TIM_Base_MspInit+0x80>)
 8002330:	f043 0304 	orr.w	r3, r3, #4
 8002334:	6413      	str	r3, [r2, #64]	; 0x40
 8002336:	4b09      	ldr	r3, [pc, #36]	; (800235c <HAL_TIM_Base_MspInit+0x80>)
 8002338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233a:	f003 0304 	and.w	r3, r3, #4
 800233e:	60bb      	str	r3, [r7, #8]
 8002340:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002342:	2200      	movs	r2, #0
 8002344:	2100      	movs	r1, #0
 8002346:	201e      	movs	r0, #30
 8002348:	f000 f9a7 	bl	800269a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800234c:	201e      	movs	r0, #30
 800234e:	f000 f9c0 	bl	80026d2 <HAL_NVIC_EnableIRQ>
}
 8002352:	bf00      	nop
 8002354:	3710      	adds	r7, #16
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40023800 	.word	0x40023800
 8002360:	40000800 	.word	0x40000800

08002364 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002364:	f8df d034 	ldr.w	sp, [pc, #52]	; 800239c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002368:	480d      	ldr	r0, [pc, #52]	; (80023a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800236a:	490e      	ldr	r1, [pc, #56]	; (80023a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800236c:	4a0e      	ldr	r2, [pc, #56]	; (80023a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800236e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002370:	e002      	b.n	8002378 <LoopCopyDataInit>

08002372 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002372:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002374:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002376:	3304      	adds	r3, #4

08002378 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002378:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800237a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800237c:	d3f9      	bcc.n	8002372 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800237e:	4a0b      	ldr	r2, [pc, #44]	; (80023ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002380:	4c0b      	ldr	r4, [pc, #44]	; (80023b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002382:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002384:	e001      	b.n	800238a <LoopFillZerobss>

08002386 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002386:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002388:	3204      	adds	r2, #4

0800238a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800238a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800238c:	d3fb      	bcc.n	8002386 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800238e:	f7ff fef9 	bl	8002184 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002392:	f002 fb19 	bl	80049c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002396:	f7ff f92d 	bl	80015f4 <main>
  bx  lr    
 800239a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800239c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023a4:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 80023a8:	08028718 	.word	0x08028718
  ldr r2, =_sbss
 80023ac:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 80023b0:	200001c4 	.word	0x200001c4

080023b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023b4:	e7fe      	b.n	80023b4 <ADC_IRQHandler>
	...

080023b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023bc:	4b0e      	ldr	r3, [pc, #56]	; (80023f8 <HAL_Init+0x40>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a0d      	ldr	r2, [pc, #52]	; (80023f8 <HAL_Init+0x40>)
 80023c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023c8:	4b0b      	ldr	r3, [pc, #44]	; (80023f8 <HAL_Init+0x40>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a0a      	ldr	r2, [pc, #40]	; (80023f8 <HAL_Init+0x40>)
 80023ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023d4:	4b08      	ldr	r3, [pc, #32]	; (80023f8 <HAL_Init+0x40>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a07      	ldr	r2, [pc, #28]	; (80023f8 <HAL_Init+0x40>)
 80023da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023e0:	2003      	movs	r0, #3
 80023e2:	f000 f94f 	bl	8002684 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023e6:	200f      	movs	r0, #15
 80023e8:	f000 f808 	bl	80023fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023ec:	f7ff fe64 	bl	80020b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023f0:	2300      	movs	r3, #0
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40023c00 	.word	0x40023c00

080023fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002404:	4b12      	ldr	r3, [pc, #72]	; (8002450 <HAL_InitTick+0x54>)
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	4b12      	ldr	r3, [pc, #72]	; (8002454 <HAL_InitTick+0x58>)
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	4619      	mov	r1, r3
 800240e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002412:	fbb3 f3f1 	udiv	r3, r3, r1
 8002416:	fbb2 f3f3 	udiv	r3, r2, r3
 800241a:	4618      	mov	r0, r3
 800241c:	f000 f967 	bl	80026ee <HAL_SYSTICK_Config>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e00e      	b.n	8002448 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2b0f      	cmp	r3, #15
 800242e:	d80a      	bhi.n	8002446 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002430:	2200      	movs	r2, #0
 8002432:	6879      	ldr	r1, [r7, #4]
 8002434:	f04f 30ff 	mov.w	r0, #4294967295
 8002438:	f000 f92f 	bl	800269a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800243c:	4a06      	ldr	r2, [pc, #24]	; (8002458 <HAL_InitTick+0x5c>)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002442:	2300      	movs	r3, #0
 8002444:	e000      	b.n	8002448 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
}
 8002448:	4618      	mov	r0, r3
 800244a:	3708      	adds	r7, #8
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	20000018 	.word	0x20000018
 8002454:	20000020 	.word	0x20000020
 8002458:	2000001c 	.word	0x2000001c

0800245c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002460:	4b06      	ldr	r3, [pc, #24]	; (800247c <HAL_IncTick+0x20>)
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	461a      	mov	r2, r3
 8002466:	4b06      	ldr	r3, [pc, #24]	; (8002480 <HAL_IncTick+0x24>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4413      	add	r3, r2
 800246c:	4a04      	ldr	r2, [pc, #16]	; (8002480 <HAL_IncTick+0x24>)
 800246e:	6013      	str	r3, [r2, #0]
}
 8002470:	bf00      	nop
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	20000020 	.word	0x20000020
 8002480:	200001c0 	.word	0x200001c0

08002484 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  return uwTick;
 8002488:	4b03      	ldr	r3, [pc, #12]	; (8002498 <HAL_GetTick+0x14>)
 800248a:	681b      	ldr	r3, [r3, #0]
}
 800248c:	4618      	mov	r0, r3
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	200001c0 	.word	0x200001c0

0800249c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024a4:	f7ff ffee 	bl	8002484 <HAL_GetTick>
 80024a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b4:	d005      	beq.n	80024c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024b6:	4b0a      	ldr	r3, [pc, #40]	; (80024e0 <HAL_Delay+0x44>)
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	461a      	mov	r2, r3
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	4413      	add	r3, r2
 80024c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024c2:	bf00      	nop
 80024c4:	f7ff ffde 	bl	8002484 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	68fa      	ldr	r2, [r7, #12]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d8f7      	bhi.n	80024c4 <HAL_Delay+0x28>
  {
  }
}
 80024d4:	bf00      	nop
 80024d6:	bf00      	nop
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	20000020 	.word	0x20000020

080024e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f003 0307 	and.w	r3, r3, #7
 80024f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024f4:	4b0c      	ldr	r3, [pc, #48]	; (8002528 <__NVIC_SetPriorityGrouping+0x44>)
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024fa:	68ba      	ldr	r2, [r7, #8]
 80024fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002500:	4013      	ands	r3, r2
 8002502:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800250c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002510:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002514:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002516:	4a04      	ldr	r2, [pc, #16]	; (8002528 <__NVIC_SetPriorityGrouping+0x44>)
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	60d3      	str	r3, [r2, #12]
}
 800251c:	bf00      	nop
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002530:	4b04      	ldr	r3, [pc, #16]	; (8002544 <__NVIC_GetPriorityGrouping+0x18>)
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	0a1b      	lsrs	r3, r3, #8
 8002536:	f003 0307 	and.w	r3, r3, #7
}
 800253a:	4618      	mov	r0, r3
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002556:	2b00      	cmp	r3, #0
 8002558:	db0b      	blt.n	8002572 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	f003 021f 	and.w	r2, r3, #31
 8002560:	4907      	ldr	r1, [pc, #28]	; (8002580 <__NVIC_EnableIRQ+0x38>)
 8002562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002566:	095b      	lsrs	r3, r3, #5
 8002568:	2001      	movs	r0, #1
 800256a:	fa00 f202 	lsl.w	r2, r0, r2
 800256e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	e000e100 	.word	0xe000e100

08002584 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	6039      	str	r1, [r7, #0]
 800258e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002594:	2b00      	cmp	r3, #0
 8002596:	db0a      	blt.n	80025ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	b2da      	uxtb	r2, r3
 800259c:	490c      	ldr	r1, [pc, #48]	; (80025d0 <__NVIC_SetPriority+0x4c>)
 800259e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a2:	0112      	lsls	r2, r2, #4
 80025a4:	b2d2      	uxtb	r2, r2
 80025a6:	440b      	add	r3, r1
 80025a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025ac:	e00a      	b.n	80025c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	b2da      	uxtb	r2, r3
 80025b2:	4908      	ldr	r1, [pc, #32]	; (80025d4 <__NVIC_SetPriority+0x50>)
 80025b4:	79fb      	ldrb	r3, [r7, #7]
 80025b6:	f003 030f 	and.w	r3, r3, #15
 80025ba:	3b04      	subs	r3, #4
 80025bc:	0112      	lsls	r2, r2, #4
 80025be:	b2d2      	uxtb	r2, r2
 80025c0:	440b      	add	r3, r1
 80025c2:	761a      	strb	r2, [r3, #24]
}
 80025c4:	bf00      	nop
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	e000e100 	.word	0xe000e100
 80025d4:	e000ed00 	.word	0xe000ed00

080025d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025d8:	b480      	push	{r7}
 80025da:	b089      	sub	sp, #36	; 0x24
 80025dc:	af00      	add	r7, sp, #0
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f003 0307 	and.w	r3, r3, #7
 80025ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	f1c3 0307 	rsb	r3, r3, #7
 80025f2:	2b04      	cmp	r3, #4
 80025f4:	bf28      	it	cs
 80025f6:	2304      	movcs	r3, #4
 80025f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	3304      	adds	r3, #4
 80025fe:	2b06      	cmp	r3, #6
 8002600:	d902      	bls.n	8002608 <NVIC_EncodePriority+0x30>
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	3b03      	subs	r3, #3
 8002606:	e000      	b.n	800260a <NVIC_EncodePriority+0x32>
 8002608:	2300      	movs	r3, #0
 800260a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800260c:	f04f 32ff 	mov.w	r2, #4294967295
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	43da      	mvns	r2, r3
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	401a      	ands	r2, r3
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002620:	f04f 31ff 	mov.w	r1, #4294967295
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	fa01 f303 	lsl.w	r3, r1, r3
 800262a:	43d9      	mvns	r1, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002630:	4313      	orrs	r3, r2
         );
}
 8002632:	4618      	mov	r0, r3
 8002634:	3724      	adds	r7, #36	; 0x24
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
	...

08002640 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	3b01      	subs	r3, #1
 800264c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002650:	d301      	bcc.n	8002656 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002652:	2301      	movs	r3, #1
 8002654:	e00f      	b.n	8002676 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002656:	4a0a      	ldr	r2, [pc, #40]	; (8002680 <SysTick_Config+0x40>)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	3b01      	subs	r3, #1
 800265c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800265e:	210f      	movs	r1, #15
 8002660:	f04f 30ff 	mov.w	r0, #4294967295
 8002664:	f7ff ff8e 	bl	8002584 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002668:	4b05      	ldr	r3, [pc, #20]	; (8002680 <SysTick_Config+0x40>)
 800266a:	2200      	movs	r2, #0
 800266c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800266e:	4b04      	ldr	r3, [pc, #16]	; (8002680 <SysTick_Config+0x40>)
 8002670:	2207      	movs	r2, #7
 8002672:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	e000e010 	.word	0xe000e010

08002684 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f7ff ff29 	bl	80024e4 <__NVIC_SetPriorityGrouping>
}
 8002692:	bf00      	nop
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800269a:	b580      	push	{r7, lr}
 800269c:	b086      	sub	sp, #24
 800269e:	af00      	add	r7, sp, #0
 80026a0:	4603      	mov	r3, r0
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	607a      	str	r2, [r7, #4]
 80026a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026a8:	2300      	movs	r3, #0
 80026aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026ac:	f7ff ff3e 	bl	800252c <__NVIC_GetPriorityGrouping>
 80026b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	68b9      	ldr	r1, [r7, #8]
 80026b6:	6978      	ldr	r0, [r7, #20]
 80026b8:	f7ff ff8e 	bl	80025d8 <NVIC_EncodePriority>
 80026bc:	4602      	mov	r2, r0
 80026be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026c2:	4611      	mov	r1, r2
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff ff5d 	bl	8002584 <__NVIC_SetPriority>
}
 80026ca:	bf00      	nop
 80026cc:	3718      	adds	r7, #24
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	b082      	sub	sp, #8
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	4603      	mov	r3, r0
 80026da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff ff31 	bl	8002548 <__NVIC_EnableIRQ>
}
 80026e6:	bf00      	nop
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b082      	sub	sp, #8
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f7ff ffa2 	bl	8002640 <SysTick_Config>
 80026fc:	4603      	mov	r3, r0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
	...

08002708 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002708:	b480      	push	{r7}
 800270a:	b089      	sub	sp, #36	; 0x24
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002712:	2300      	movs	r3, #0
 8002714:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002716:	2300      	movs	r3, #0
 8002718:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800271a:	2300      	movs	r3, #0
 800271c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800271e:	2300      	movs	r3, #0
 8002720:	61fb      	str	r3, [r7, #28]
 8002722:	e16b      	b.n	80029fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002724:	2201      	movs	r2, #1
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	697a      	ldr	r2, [r7, #20]
 8002734:	4013      	ands	r3, r2
 8002736:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	429a      	cmp	r2, r3
 800273e:	f040 815a 	bne.w	80029f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f003 0303 	and.w	r3, r3, #3
 800274a:	2b01      	cmp	r3, #1
 800274c:	d005      	beq.n	800275a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002756:	2b02      	cmp	r3, #2
 8002758:	d130      	bne.n	80027bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	2203      	movs	r2, #3
 8002766:	fa02 f303 	lsl.w	r3, r2, r3
 800276a:	43db      	mvns	r3, r3
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	4013      	ands	r3, r2
 8002770:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	68da      	ldr	r2, [r3, #12]
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4313      	orrs	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	69ba      	ldr	r2, [r7, #24]
 8002788:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002790:	2201      	movs	r2, #1
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	43db      	mvns	r3, r3
 800279a:	69ba      	ldr	r2, [r7, #24]
 800279c:	4013      	ands	r3, r2
 800279e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	091b      	lsrs	r3, r3, #4
 80027a6:	f003 0201 	and.w	r2, r3, #1
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	69ba      	ldr	r2, [r7, #24]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f003 0303 	and.w	r3, r3, #3
 80027c4:	2b03      	cmp	r3, #3
 80027c6:	d017      	beq.n	80027f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	2203      	movs	r2, #3
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	43db      	mvns	r3, r3
 80027da:	69ba      	ldr	r2, [r7, #24]
 80027dc:	4013      	ands	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f003 0303 	and.w	r3, r3, #3
 8002800:	2b02      	cmp	r3, #2
 8002802:	d123      	bne.n	800284c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	08da      	lsrs	r2, r3, #3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3208      	adds	r2, #8
 800280c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002810:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	f003 0307 	and.w	r3, r3, #7
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	220f      	movs	r2, #15
 800281c:	fa02 f303 	lsl.w	r3, r2, r3
 8002820:	43db      	mvns	r3, r3
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	4013      	ands	r3, r2
 8002826:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	691a      	ldr	r2, [r3, #16]
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	f003 0307 	and.w	r3, r3, #7
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	69ba      	ldr	r2, [r7, #24]
 800283a:	4313      	orrs	r3, r2
 800283c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	08da      	lsrs	r2, r3, #3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	3208      	adds	r2, #8
 8002846:	69b9      	ldr	r1, [r7, #24]
 8002848:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	2203      	movs	r2, #3
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	43db      	mvns	r3, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4013      	ands	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f003 0203 	and.w	r2, r3, #3
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	4313      	orrs	r3, r2
 8002878:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 80b4 	beq.w	80029f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
 8002892:	4b60      	ldr	r3, [pc, #384]	; (8002a14 <HAL_GPIO_Init+0x30c>)
 8002894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002896:	4a5f      	ldr	r2, [pc, #380]	; (8002a14 <HAL_GPIO_Init+0x30c>)
 8002898:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800289c:	6453      	str	r3, [r2, #68]	; 0x44
 800289e:	4b5d      	ldr	r3, [pc, #372]	; (8002a14 <HAL_GPIO_Init+0x30c>)
 80028a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028aa:	4a5b      	ldr	r2, [pc, #364]	; (8002a18 <HAL_GPIO_Init+0x310>)
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	089b      	lsrs	r3, r3, #2
 80028b0:	3302      	adds	r3, #2
 80028b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	f003 0303 	and.w	r3, r3, #3
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	220f      	movs	r2, #15
 80028c2:	fa02 f303 	lsl.w	r3, r2, r3
 80028c6:	43db      	mvns	r3, r3
 80028c8:	69ba      	ldr	r2, [r7, #24]
 80028ca:	4013      	ands	r3, r2
 80028cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a52      	ldr	r2, [pc, #328]	; (8002a1c <HAL_GPIO_Init+0x314>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d02b      	beq.n	800292e <HAL_GPIO_Init+0x226>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a51      	ldr	r2, [pc, #324]	; (8002a20 <HAL_GPIO_Init+0x318>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d025      	beq.n	800292a <HAL_GPIO_Init+0x222>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a50      	ldr	r2, [pc, #320]	; (8002a24 <HAL_GPIO_Init+0x31c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d01f      	beq.n	8002926 <HAL_GPIO_Init+0x21e>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a4f      	ldr	r2, [pc, #316]	; (8002a28 <HAL_GPIO_Init+0x320>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d019      	beq.n	8002922 <HAL_GPIO_Init+0x21a>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a4e      	ldr	r2, [pc, #312]	; (8002a2c <HAL_GPIO_Init+0x324>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d013      	beq.n	800291e <HAL_GPIO_Init+0x216>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a4d      	ldr	r2, [pc, #308]	; (8002a30 <HAL_GPIO_Init+0x328>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d00d      	beq.n	800291a <HAL_GPIO_Init+0x212>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a4c      	ldr	r2, [pc, #304]	; (8002a34 <HAL_GPIO_Init+0x32c>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d007      	beq.n	8002916 <HAL_GPIO_Init+0x20e>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a4b      	ldr	r2, [pc, #300]	; (8002a38 <HAL_GPIO_Init+0x330>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d101      	bne.n	8002912 <HAL_GPIO_Init+0x20a>
 800290e:	2307      	movs	r3, #7
 8002910:	e00e      	b.n	8002930 <HAL_GPIO_Init+0x228>
 8002912:	2308      	movs	r3, #8
 8002914:	e00c      	b.n	8002930 <HAL_GPIO_Init+0x228>
 8002916:	2306      	movs	r3, #6
 8002918:	e00a      	b.n	8002930 <HAL_GPIO_Init+0x228>
 800291a:	2305      	movs	r3, #5
 800291c:	e008      	b.n	8002930 <HAL_GPIO_Init+0x228>
 800291e:	2304      	movs	r3, #4
 8002920:	e006      	b.n	8002930 <HAL_GPIO_Init+0x228>
 8002922:	2303      	movs	r3, #3
 8002924:	e004      	b.n	8002930 <HAL_GPIO_Init+0x228>
 8002926:	2302      	movs	r3, #2
 8002928:	e002      	b.n	8002930 <HAL_GPIO_Init+0x228>
 800292a:	2301      	movs	r3, #1
 800292c:	e000      	b.n	8002930 <HAL_GPIO_Init+0x228>
 800292e:	2300      	movs	r3, #0
 8002930:	69fa      	ldr	r2, [r7, #28]
 8002932:	f002 0203 	and.w	r2, r2, #3
 8002936:	0092      	lsls	r2, r2, #2
 8002938:	4093      	lsls	r3, r2
 800293a:	69ba      	ldr	r2, [r7, #24]
 800293c:	4313      	orrs	r3, r2
 800293e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002940:	4935      	ldr	r1, [pc, #212]	; (8002a18 <HAL_GPIO_Init+0x310>)
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	089b      	lsrs	r3, r3, #2
 8002946:	3302      	adds	r3, #2
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800294e:	4b3b      	ldr	r3, [pc, #236]	; (8002a3c <HAL_GPIO_Init+0x334>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	43db      	mvns	r3, r3
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	4013      	ands	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d003      	beq.n	8002972 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800296a:	69ba      	ldr	r2, [r7, #24]
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	4313      	orrs	r3, r2
 8002970:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002972:	4a32      	ldr	r2, [pc, #200]	; (8002a3c <HAL_GPIO_Init+0x334>)
 8002974:	69bb      	ldr	r3, [r7, #24]
 8002976:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002978:	4b30      	ldr	r3, [pc, #192]	; (8002a3c <HAL_GPIO_Init+0x334>)
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	43db      	mvns	r3, r3
 8002982:	69ba      	ldr	r2, [r7, #24]
 8002984:	4013      	ands	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d003      	beq.n	800299c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	4313      	orrs	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800299c:	4a27      	ldr	r2, [pc, #156]	; (8002a3c <HAL_GPIO_Init+0x334>)
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029a2:	4b26      	ldr	r3, [pc, #152]	; (8002a3c <HAL_GPIO_Init+0x334>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	43db      	mvns	r3, r3
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	4013      	ands	r3, r2
 80029b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029c6:	4a1d      	ldr	r2, [pc, #116]	; (8002a3c <HAL_GPIO_Init+0x334>)
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029cc:	4b1b      	ldr	r3, [pc, #108]	; (8002a3c <HAL_GPIO_Init+0x334>)
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	43db      	mvns	r3, r3
 80029d6:	69ba      	ldr	r2, [r7, #24]
 80029d8:	4013      	ands	r3, r2
 80029da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029f0:	4a12      	ldr	r2, [pc, #72]	; (8002a3c <HAL_GPIO_Init+0x334>)
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	3301      	adds	r3, #1
 80029fa:	61fb      	str	r3, [r7, #28]
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	2b0f      	cmp	r3, #15
 8002a00:	f67f ae90 	bls.w	8002724 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a04:	bf00      	nop
 8002a06:	bf00      	nop
 8002a08:	3724      	adds	r7, #36	; 0x24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	40023800 	.word	0x40023800
 8002a18:	40013800 	.word	0x40013800
 8002a1c:	40020000 	.word	0x40020000
 8002a20:	40020400 	.word	0x40020400
 8002a24:	40020800 	.word	0x40020800
 8002a28:	40020c00 	.word	0x40020c00
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	40021400 	.word	0x40021400
 8002a34:	40021800 	.word	0x40021800
 8002a38:	40021c00 	.word	0x40021c00
 8002a3c:	40013c00 	.word	0x40013c00

08002a40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	460b      	mov	r3, r1
 8002a4a:	807b      	strh	r3, [r7, #2]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a50:	787b      	ldrb	r3, [r7, #1]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d003      	beq.n	8002a5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a56:	887a      	ldrh	r2, [r7, #2]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a5c:	e003      	b.n	8002a66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a5e:	887b      	ldrh	r3, [r7, #2]
 8002a60:	041a      	lsls	r2, r3, #16
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	619a      	str	r2, [r3, #24]
}
 8002a66:	bf00      	nop
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
	...

08002a74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b086      	sub	sp, #24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e267      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d075      	beq.n	8002b7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a92:	4b88      	ldr	r3, [pc, #544]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f003 030c 	and.w	r3, r3, #12
 8002a9a:	2b04      	cmp	r3, #4
 8002a9c:	d00c      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a9e:	4b85      	ldr	r3, [pc, #532]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002aa6:	2b08      	cmp	r3, #8
 8002aa8:	d112      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002aaa:	4b82      	ldr	r3, [pc, #520]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ab2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ab6:	d10b      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ab8:	4b7e      	ldr	r3, [pc, #504]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d05b      	beq.n	8002b7c <HAL_RCC_OscConfig+0x108>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d157      	bne.n	8002b7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e242      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ad8:	d106      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x74>
 8002ada:	4b76      	ldr	r3, [pc, #472]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a75      	ldr	r2, [pc, #468]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002ae0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ae4:	6013      	str	r3, [r2, #0]
 8002ae6:	e01d      	b.n	8002b24 <HAL_RCC_OscConfig+0xb0>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002af0:	d10c      	bne.n	8002b0c <HAL_RCC_OscConfig+0x98>
 8002af2:	4b70      	ldr	r3, [pc, #448]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a6f      	ldr	r2, [pc, #444]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002af8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002afc:	6013      	str	r3, [r2, #0]
 8002afe:	4b6d      	ldr	r3, [pc, #436]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a6c      	ldr	r2, [pc, #432]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002b04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b08:	6013      	str	r3, [r2, #0]
 8002b0a:	e00b      	b.n	8002b24 <HAL_RCC_OscConfig+0xb0>
 8002b0c:	4b69      	ldr	r3, [pc, #420]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a68      	ldr	r2, [pc, #416]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002b12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b16:	6013      	str	r3, [r2, #0]
 8002b18:	4b66      	ldr	r3, [pc, #408]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a65      	ldr	r2, [pc, #404]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002b1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d013      	beq.n	8002b54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b2c:	f7ff fcaa 	bl	8002484 <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b34:	f7ff fca6 	bl	8002484 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b64      	cmp	r3, #100	; 0x64
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e207      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b46:	4b5b      	ldr	r3, [pc, #364]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d0f0      	beq.n	8002b34 <HAL_RCC_OscConfig+0xc0>
 8002b52:	e014      	b.n	8002b7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b54:	f7ff fc96 	bl	8002484 <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b5a:	e008      	b.n	8002b6e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b5c:	f7ff fc92 	bl	8002484 <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	2b64      	cmp	r3, #100	; 0x64
 8002b68:	d901      	bls.n	8002b6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e1f3      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b6e:	4b51      	ldr	r3, [pc, #324]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f0      	bne.n	8002b5c <HAL_RCC_OscConfig+0xe8>
 8002b7a:	e000      	b.n	8002b7e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d063      	beq.n	8002c52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b8a:	4b4a      	ldr	r3, [pc, #296]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 030c 	and.w	r3, r3, #12
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00b      	beq.n	8002bae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b96:	4b47      	ldr	r3, [pc, #284]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b9e:	2b08      	cmp	r3, #8
 8002ba0:	d11c      	bne.n	8002bdc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ba2:	4b44      	ldr	r3, [pc, #272]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d116      	bne.n	8002bdc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bae:	4b41      	ldr	r3, [pc, #260]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0302 	and.w	r3, r3, #2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d005      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x152>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d001      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e1c7      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bc6:	4b3b      	ldr	r3, [pc, #236]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	4937      	ldr	r1, [pc, #220]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bda:	e03a      	b.n	8002c52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d020      	beq.n	8002c26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002be4:	4b34      	ldr	r3, [pc, #208]	; (8002cb8 <HAL_RCC_OscConfig+0x244>)
 8002be6:	2201      	movs	r2, #1
 8002be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bea:	f7ff fc4b 	bl	8002484 <HAL_GetTick>
 8002bee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bf0:	e008      	b.n	8002c04 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bf2:	f7ff fc47 	bl	8002484 <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d901      	bls.n	8002c04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e1a8      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c04:	4b2b      	ldr	r3, [pc, #172]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0302 	and.w	r3, r3, #2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d0f0      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c10:	4b28      	ldr	r3, [pc, #160]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	691b      	ldr	r3, [r3, #16]
 8002c1c:	00db      	lsls	r3, r3, #3
 8002c1e:	4925      	ldr	r1, [pc, #148]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	600b      	str	r3, [r1, #0]
 8002c24:	e015      	b.n	8002c52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c26:	4b24      	ldr	r3, [pc, #144]	; (8002cb8 <HAL_RCC_OscConfig+0x244>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c2c:	f7ff fc2a 	bl	8002484 <HAL_GetTick>
 8002c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c32:	e008      	b.n	8002c46 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c34:	f7ff fc26 	bl	8002484 <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d901      	bls.n	8002c46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e187      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c46:	4b1b      	ldr	r3, [pc, #108]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d1f0      	bne.n	8002c34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0308 	and.w	r3, r3, #8
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d036      	beq.n	8002ccc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d016      	beq.n	8002c94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c66:	4b15      	ldr	r3, [pc, #84]	; (8002cbc <HAL_RCC_OscConfig+0x248>)
 8002c68:	2201      	movs	r2, #1
 8002c6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c6c:	f7ff fc0a 	bl	8002484 <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c74:	f7ff fc06 	bl	8002484 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e167      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c86:	4b0b      	ldr	r3, [pc, #44]	; (8002cb4 <HAL_RCC_OscConfig+0x240>)
 8002c88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d0f0      	beq.n	8002c74 <HAL_RCC_OscConfig+0x200>
 8002c92:	e01b      	b.n	8002ccc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c94:	4b09      	ldr	r3, [pc, #36]	; (8002cbc <HAL_RCC_OscConfig+0x248>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c9a:	f7ff fbf3 	bl	8002484 <HAL_GetTick>
 8002c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ca0:	e00e      	b.n	8002cc0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ca2:	f7ff fbef 	bl	8002484 <HAL_GetTick>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d907      	bls.n	8002cc0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	e150      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
 8002cb4:	40023800 	.word	0x40023800
 8002cb8:	42470000 	.word	0x42470000
 8002cbc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cc0:	4b88      	ldr	r3, [pc, #544]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002cc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cc4:	f003 0302 	and.w	r3, r3, #2
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d1ea      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0304 	and.w	r3, r3, #4
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	f000 8097 	beq.w	8002e08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cde:	4b81      	ldr	r3, [pc, #516]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d10f      	bne.n	8002d0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	60bb      	str	r3, [r7, #8]
 8002cee:	4b7d      	ldr	r3, [pc, #500]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf2:	4a7c      	ldr	r2, [pc, #496]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cf8:	6413      	str	r3, [r2, #64]	; 0x40
 8002cfa:	4b7a      	ldr	r3, [pc, #488]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d02:	60bb      	str	r3, [r7, #8]
 8002d04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d06:	2301      	movs	r3, #1
 8002d08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d0a:	4b77      	ldr	r3, [pc, #476]	; (8002ee8 <HAL_RCC_OscConfig+0x474>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d118      	bne.n	8002d48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d16:	4b74      	ldr	r3, [pc, #464]	; (8002ee8 <HAL_RCC_OscConfig+0x474>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a73      	ldr	r2, [pc, #460]	; (8002ee8 <HAL_RCC_OscConfig+0x474>)
 8002d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d22:	f7ff fbaf 	bl	8002484 <HAL_GetTick>
 8002d26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d28:	e008      	b.n	8002d3c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d2a:	f7ff fbab 	bl	8002484 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d901      	bls.n	8002d3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e10c      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d3c:	4b6a      	ldr	r3, [pc, #424]	; (8002ee8 <HAL_RCC_OscConfig+0x474>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d0f0      	beq.n	8002d2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d106      	bne.n	8002d5e <HAL_RCC_OscConfig+0x2ea>
 8002d50:	4b64      	ldr	r3, [pc, #400]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d54:	4a63      	ldr	r2, [pc, #396]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002d56:	f043 0301 	orr.w	r3, r3, #1
 8002d5a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d5c:	e01c      	b.n	8002d98 <HAL_RCC_OscConfig+0x324>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	2b05      	cmp	r3, #5
 8002d64:	d10c      	bne.n	8002d80 <HAL_RCC_OscConfig+0x30c>
 8002d66:	4b5f      	ldr	r3, [pc, #380]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6a:	4a5e      	ldr	r2, [pc, #376]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002d6c:	f043 0304 	orr.w	r3, r3, #4
 8002d70:	6713      	str	r3, [r2, #112]	; 0x70
 8002d72:	4b5c      	ldr	r3, [pc, #368]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d76:	4a5b      	ldr	r2, [pc, #364]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d7e:	e00b      	b.n	8002d98 <HAL_RCC_OscConfig+0x324>
 8002d80:	4b58      	ldr	r3, [pc, #352]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002d82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d84:	4a57      	ldr	r2, [pc, #348]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002d86:	f023 0301 	bic.w	r3, r3, #1
 8002d8a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d8c:	4b55      	ldr	r3, [pc, #340]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d90:	4a54      	ldr	r2, [pc, #336]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002d92:	f023 0304 	bic.w	r3, r3, #4
 8002d96:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d015      	beq.n	8002dcc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002da0:	f7ff fb70 	bl	8002484 <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da6:	e00a      	b.n	8002dbe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002da8:	f7ff fb6c 	bl	8002484 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e0cb      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dbe:	4b49      	ldr	r3, [pc, #292]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002dc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d0ee      	beq.n	8002da8 <HAL_RCC_OscConfig+0x334>
 8002dca:	e014      	b.n	8002df6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dcc:	f7ff fb5a 	bl	8002484 <HAL_GetTick>
 8002dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dd2:	e00a      	b.n	8002dea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dd4:	f7ff fb56 	bl	8002484 <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e0b5      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dea:	4b3e      	ldr	r3, [pc, #248]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dee:	f003 0302 	and.w	r3, r3, #2
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d1ee      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002df6:	7dfb      	ldrb	r3, [r7, #23]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d105      	bne.n	8002e08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dfc:	4b39      	ldr	r3, [pc, #228]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e00:	4a38      	ldr	r2, [pc, #224]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002e02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e06:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	f000 80a1 	beq.w	8002f54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e12:	4b34      	ldr	r3, [pc, #208]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f003 030c 	and.w	r3, r3, #12
 8002e1a:	2b08      	cmp	r3, #8
 8002e1c:	d05c      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	699b      	ldr	r3, [r3, #24]
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d141      	bne.n	8002eaa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e26:	4b31      	ldr	r3, [pc, #196]	; (8002eec <HAL_RCC_OscConfig+0x478>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e2c:	f7ff fb2a 	bl	8002484 <HAL_GetTick>
 8002e30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e32:	e008      	b.n	8002e46 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e34:	f7ff fb26 	bl	8002484 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d901      	bls.n	8002e46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e087      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e46:	4b27      	ldr	r3, [pc, #156]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d1f0      	bne.n	8002e34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	69da      	ldr	r2, [r3, #28]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a1b      	ldr	r3, [r3, #32]
 8002e5a:	431a      	orrs	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e60:	019b      	lsls	r3, r3, #6
 8002e62:	431a      	orrs	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e68:	085b      	lsrs	r3, r3, #1
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	041b      	lsls	r3, r3, #16
 8002e6e:	431a      	orrs	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e74:	061b      	lsls	r3, r3, #24
 8002e76:	491b      	ldr	r1, [pc, #108]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e7c:	4b1b      	ldr	r3, [pc, #108]	; (8002eec <HAL_RCC_OscConfig+0x478>)
 8002e7e:	2201      	movs	r2, #1
 8002e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e82:	f7ff faff 	bl	8002484 <HAL_GetTick>
 8002e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e88:	e008      	b.n	8002e9c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e8a:	f7ff fafb 	bl	8002484 <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d901      	bls.n	8002e9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e05c      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e9c:	4b11      	ldr	r3, [pc, #68]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d0f0      	beq.n	8002e8a <HAL_RCC_OscConfig+0x416>
 8002ea8:	e054      	b.n	8002f54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eaa:	4b10      	ldr	r3, [pc, #64]	; (8002eec <HAL_RCC_OscConfig+0x478>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eb0:	f7ff fae8 	bl	8002484 <HAL_GetTick>
 8002eb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eb6:	e008      	b.n	8002eca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eb8:	f7ff fae4 	bl	8002484 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e045      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eca:	4b06      	ldr	r3, [pc, #24]	; (8002ee4 <HAL_RCC_OscConfig+0x470>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d1f0      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x444>
 8002ed6:	e03d      	b.n	8002f54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d107      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e038      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
 8002ee4:	40023800 	.word	0x40023800
 8002ee8:	40007000 	.word	0x40007000
 8002eec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ef0:	4b1b      	ldr	r3, [pc, #108]	; (8002f60 <HAL_RCC_OscConfig+0x4ec>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	699b      	ldr	r3, [r3, #24]
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d028      	beq.n	8002f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d121      	bne.n	8002f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d11a      	bne.n	8002f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f1a:	68fa      	ldr	r2, [r7, #12]
 8002f1c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f20:	4013      	ands	r3, r2
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d111      	bne.n	8002f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f36:	085b      	lsrs	r3, r3, #1
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d107      	bne.n	8002f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d001      	beq.n	8002f54 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e000      	b.n	8002f56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f54:	2300      	movs	r3, #0
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	3718      	adds	r7, #24
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	40023800 	.word	0x40023800

08002f64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d101      	bne.n	8002f78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e0cc      	b.n	8003112 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f78:	4b68      	ldr	r3, [pc, #416]	; (800311c <HAL_RCC_ClockConfig+0x1b8>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0307 	and.w	r3, r3, #7
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d90c      	bls.n	8002fa0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f86:	4b65      	ldr	r3, [pc, #404]	; (800311c <HAL_RCC_ClockConfig+0x1b8>)
 8002f88:	683a      	ldr	r2, [r7, #0]
 8002f8a:	b2d2      	uxtb	r2, r2
 8002f8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f8e:	4b63      	ldr	r3, [pc, #396]	; (800311c <HAL_RCC_ClockConfig+0x1b8>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0307 	and.w	r3, r3, #7
 8002f96:	683a      	ldr	r2, [r7, #0]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d001      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e0b8      	b.n	8003112 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d020      	beq.n	8002fee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0304 	and.w	r3, r3, #4
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d005      	beq.n	8002fc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fb8:	4b59      	ldr	r3, [pc, #356]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	4a58      	ldr	r2, [pc, #352]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 8002fbe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002fc2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0308 	and.w	r3, r3, #8
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d005      	beq.n	8002fdc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fd0:	4b53      	ldr	r3, [pc, #332]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	4a52      	ldr	r2, [pc, #328]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002fda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fdc:	4b50      	ldr	r3, [pc, #320]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	494d      	ldr	r1, [pc, #308]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0301 	and.w	r3, r3, #1
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d044      	beq.n	8003084 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d107      	bne.n	8003012 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003002:	4b47      	ldr	r3, [pc, #284]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d119      	bne.n	8003042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e07f      	b.n	8003112 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	2b02      	cmp	r3, #2
 8003018:	d003      	beq.n	8003022 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800301e:	2b03      	cmp	r3, #3
 8003020:	d107      	bne.n	8003032 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003022:	4b3f      	ldr	r3, [pc, #252]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d109      	bne.n	8003042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e06f      	b.n	8003112 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003032:	4b3b      	ldr	r3, [pc, #236]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d101      	bne.n	8003042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e067      	b.n	8003112 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003042:	4b37      	ldr	r3, [pc, #220]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	f023 0203 	bic.w	r2, r3, #3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	4934      	ldr	r1, [pc, #208]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 8003050:	4313      	orrs	r3, r2
 8003052:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003054:	f7ff fa16 	bl	8002484 <HAL_GetTick>
 8003058:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800305a:	e00a      	b.n	8003072 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800305c:	f7ff fa12 	bl	8002484 <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	f241 3288 	movw	r2, #5000	; 0x1388
 800306a:	4293      	cmp	r3, r2
 800306c:	d901      	bls.n	8003072 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e04f      	b.n	8003112 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003072:	4b2b      	ldr	r3, [pc, #172]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	f003 020c 	and.w	r2, r3, #12
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	429a      	cmp	r2, r3
 8003082:	d1eb      	bne.n	800305c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003084:	4b25      	ldr	r3, [pc, #148]	; (800311c <HAL_RCC_ClockConfig+0x1b8>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0307 	and.w	r3, r3, #7
 800308c:	683a      	ldr	r2, [r7, #0]
 800308e:	429a      	cmp	r2, r3
 8003090:	d20c      	bcs.n	80030ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003092:	4b22      	ldr	r3, [pc, #136]	; (800311c <HAL_RCC_ClockConfig+0x1b8>)
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	b2d2      	uxtb	r2, r2
 8003098:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800309a:	4b20      	ldr	r3, [pc, #128]	; (800311c <HAL_RCC_ClockConfig+0x1b8>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0307 	and.w	r3, r3, #7
 80030a2:	683a      	ldr	r2, [r7, #0]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d001      	beq.n	80030ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e032      	b.n	8003112 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0304 	and.w	r3, r3, #4
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d008      	beq.n	80030ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030b8:	4b19      	ldr	r3, [pc, #100]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	4916      	ldr	r1, [pc, #88]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0308 	and.w	r3, r3, #8
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d009      	beq.n	80030ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030d6:	4b12      	ldr	r3, [pc, #72]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	691b      	ldr	r3, [r3, #16]
 80030e2:	00db      	lsls	r3, r3, #3
 80030e4:	490e      	ldr	r1, [pc, #56]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80030ea:	f000 f821 	bl	8003130 <HAL_RCC_GetSysClockFreq>
 80030ee:	4602      	mov	r2, r0
 80030f0:	4b0b      	ldr	r3, [pc, #44]	; (8003120 <HAL_RCC_ClockConfig+0x1bc>)
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	091b      	lsrs	r3, r3, #4
 80030f6:	f003 030f 	and.w	r3, r3, #15
 80030fa:	490a      	ldr	r1, [pc, #40]	; (8003124 <HAL_RCC_ClockConfig+0x1c0>)
 80030fc:	5ccb      	ldrb	r3, [r1, r3]
 80030fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003102:	4a09      	ldr	r2, [pc, #36]	; (8003128 <HAL_RCC_ClockConfig+0x1c4>)
 8003104:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003106:	4b09      	ldr	r3, [pc, #36]	; (800312c <HAL_RCC_ClockConfig+0x1c8>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4618      	mov	r0, r3
 800310c:	f7ff f976 	bl	80023fc <HAL_InitTick>

  return HAL_OK;
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3710      	adds	r7, #16
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	40023c00 	.word	0x40023c00
 8003120:	40023800 	.word	0x40023800
 8003124:	080286f8 	.word	0x080286f8
 8003128:	20000018 	.word	0x20000018
 800312c:	2000001c 	.word	0x2000001c

08003130 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003130:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003134:	b094      	sub	sp, #80	; 0x50
 8003136:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003138:	2300      	movs	r3, #0
 800313a:	647b      	str	r3, [r7, #68]	; 0x44
 800313c:	2300      	movs	r3, #0
 800313e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003140:	2300      	movs	r3, #0
 8003142:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003144:	2300      	movs	r3, #0
 8003146:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003148:	4b79      	ldr	r3, [pc, #484]	; (8003330 <HAL_RCC_GetSysClockFreq+0x200>)
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f003 030c 	and.w	r3, r3, #12
 8003150:	2b08      	cmp	r3, #8
 8003152:	d00d      	beq.n	8003170 <HAL_RCC_GetSysClockFreq+0x40>
 8003154:	2b08      	cmp	r3, #8
 8003156:	f200 80e1 	bhi.w	800331c <HAL_RCC_GetSysClockFreq+0x1ec>
 800315a:	2b00      	cmp	r3, #0
 800315c:	d002      	beq.n	8003164 <HAL_RCC_GetSysClockFreq+0x34>
 800315e:	2b04      	cmp	r3, #4
 8003160:	d003      	beq.n	800316a <HAL_RCC_GetSysClockFreq+0x3a>
 8003162:	e0db      	b.n	800331c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003164:	4b73      	ldr	r3, [pc, #460]	; (8003334 <HAL_RCC_GetSysClockFreq+0x204>)
 8003166:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003168:	e0db      	b.n	8003322 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800316a:	4b73      	ldr	r3, [pc, #460]	; (8003338 <HAL_RCC_GetSysClockFreq+0x208>)
 800316c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800316e:	e0d8      	b.n	8003322 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003170:	4b6f      	ldr	r3, [pc, #444]	; (8003330 <HAL_RCC_GetSysClockFreq+0x200>)
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003178:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800317a:	4b6d      	ldr	r3, [pc, #436]	; (8003330 <HAL_RCC_GetSysClockFreq+0x200>)
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d063      	beq.n	800324e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003186:	4b6a      	ldr	r3, [pc, #424]	; (8003330 <HAL_RCC_GetSysClockFreq+0x200>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	099b      	lsrs	r3, r3, #6
 800318c:	2200      	movs	r2, #0
 800318e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003190:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003194:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003198:	633b      	str	r3, [r7, #48]	; 0x30
 800319a:	2300      	movs	r3, #0
 800319c:	637b      	str	r3, [r7, #52]	; 0x34
 800319e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80031a2:	4622      	mov	r2, r4
 80031a4:	462b      	mov	r3, r5
 80031a6:	f04f 0000 	mov.w	r0, #0
 80031aa:	f04f 0100 	mov.w	r1, #0
 80031ae:	0159      	lsls	r1, r3, #5
 80031b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031b4:	0150      	lsls	r0, r2, #5
 80031b6:	4602      	mov	r2, r0
 80031b8:	460b      	mov	r3, r1
 80031ba:	4621      	mov	r1, r4
 80031bc:	1a51      	subs	r1, r2, r1
 80031be:	6139      	str	r1, [r7, #16]
 80031c0:	4629      	mov	r1, r5
 80031c2:	eb63 0301 	sbc.w	r3, r3, r1
 80031c6:	617b      	str	r3, [r7, #20]
 80031c8:	f04f 0200 	mov.w	r2, #0
 80031cc:	f04f 0300 	mov.w	r3, #0
 80031d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031d4:	4659      	mov	r1, fp
 80031d6:	018b      	lsls	r3, r1, #6
 80031d8:	4651      	mov	r1, sl
 80031da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80031de:	4651      	mov	r1, sl
 80031e0:	018a      	lsls	r2, r1, #6
 80031e2:	4651      	mov	r1, sl
 80031e4:	ebb2 0801 	subs.w	r8, r2, r1
 80031e8:	4659      	mov	r1, fp
 80031ea:	eb63 0901 	sbc.w	r9, r3, r1
 80031ee:	f04f 0200 	mov.w	r2, #0
 80031f2:	f04f 0300 	mov.w	r3, #0
 80031f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003202:	4690      	mov	r8, r2
 8003204:	4699      	mov	r9, r3
 8003206:	4623      	mov	r3, r4
 8003208:	eb18 0303 	adds.w	r3, r8, r3
 800320c:	60bb      	str	r3, [r7, #8]
 800320e:	462b      	mov	r3, r5
 8003210:	eb49 0303 	adc.w	r3, r9, r3
 8003214:	60fb      	str	r3, [r7, #12]
 8003216:	f04f 0200 	mov.w	r2, #0
 800321a:	f04f 0300 	mov.w	r3, #0
 800321e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003222:	4629      	mov	r1, r5
 8003224:	024b      	lsls	r3, r1, #9
 8003226:	4621      	mov	r1, r4
 8003228:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800322c:	4621      	mov	r1, r4
 800322e:	024a      	lsls	r2, r1, #9
 8003230:	4610      	mov	r0, r2
 8003232:	4619      	mov	r1, r3
 8003234:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003236:	2200      	movs	r2, #0
 8003238:	62bb      	str	r3, [r7, #40]	; 0x28
 800323a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800323c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003240:	f7fc ffca 	bl	80001d8 <__aeabi_uldivmod>
 8003244:	4602      	mov	r2, r0
 8003246:	460b      	mov	r3, r1
 8003248:	4613      	mov	r3, r2
 800324a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800324c:	e058      	b.n	8003300 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800324e:	4b38      	ldr	r3, [pc, #224]	; (8003330 <HAL_RCC_GetSysClockFreq+0x200>)
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	099b      	lsrs	r3, r3, #6
 8003254:	2200      	movs	r2, #0
 8003256:	4618      	mov	r0, r3
 8003258:	4611      	mov	r1, r2
 800325a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800325e:	623b      	str	r3, [r7, #32]
 8003260:	2300      	movs	r3, #0
 8003262:	627b      	str	r3, [r7, #36]	; 0x24
 8003264:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003268:	4642      	mov	r2, r8
 800326a:	464b      	mov	r3, r9
 800326c:	f04f 0000 	mov.w	r0, #0
 8003270:	f04f 0100 	mov.w	r1, #0
 8003274:	0159      	lsls	r1, r3, #5
 8003276:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800327a:	0150      	lsls	r0, r2, #5
 800327c:	4602      	mov	r2, r0
 800327e:	460b      	mov	r3, r1
 8003280:	4641      	mov	r1, r8
 8003282:	ebb2 0a01 	subs.w	sl, r2, r1
 8003286:	4649      	mov	r1, r9
 8003288:	eb63 0b01 	sbc.w	fp, r3, r1
 800328c:	f04f 0200 	mov.w	r2, #0
 8003290:	f04f 0300 	mov.w	r3, #0
 8003294:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003298:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800329c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032a0:	ebb2 040a 	subs.w	r4, r2, sl
 80032a4:	eb63 050b 	sbc.w	r5, r3, fp
 80032a8:	f04f 0200 	mov.w	r2, #0
 80032ac:	f04f 0300 	mov.w	r3, #0
 80032b0:	00eb      	lsls	r3, r5, #3
 80032b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032b6:	00e2      	lsls	r2, r4, #3
 80032b8:	4614      	mov	r4, r2
 80032ba:	461d      	mov	r5, r3
 80032bc:	4643      	mov	r3, r8
 80032be:	18e3      	adds	r3, r4, r3
 80032c0:	603b      	str	r3, [r7, #0]
 80032c2:	464b      	mov	r3, r9
 80032c4:	eb45 0303 	adc.w	r3, r5, r3
 80032c8:	607b      	str	r3, [r7, #4]
 80032ca:	f04f 0200 	mov.w	r2, #0
 80032ce:	f04f 0300 	mov.w	r3, #0
 80032d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032d6:	4629      	mov	r1, r5
 80032d8:	028b      	lsls	r3, r1, #10
 80032da:	4621      	mov	r1, r4
 80032dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032e0:	4621      	mov	r1, r4
 80032e2:	028a      	lsls	r2, r1, #10
 80032e4:	4610      	mov	r0, r2
 80032e6:	4619      	mov	r1, r3
 80032e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032ea:	2200      	movs	r2, #0
 80032ec:	61bb      	str	r3, [r7, #24]
 80032ee:	61fa      	str	r2, [r7, #28]
 80032f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032f4:	f7fc ff70 	bl	80001d8 <__aeabi_uldivmod>
 80032f8:	4602      	mov	r2, r0
 80032fa:	460b      	mov	r3, r1
 80032fc:	4613      	mov	r3, r2
 80032fe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003300:	4b0b      	ldr	r3, [pc, #44]	; (8003330 <HAL_RCC_GetSysClockFreq+0x200>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	0c1b      	lsrs	r3, r3, #16
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	3301      	adds	r3, #1
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003310:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003312:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003314:	fbb2 f3f3 	udiv	r3, r2, r3
 8003318:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800331a:	e002      	b.n	8003322 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800331c:	4b05      	ldr	r3, [pc, #20]	; (8003334 <HAL_RCC_GetSysClockFreq+0x204>)
 800331e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003320:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003322:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003324:	4618      	mov	r0, r3
 8003326:	3750      	adds	r7, #80	; 0x50
 8003328:	46bd      	mov	sp, r7
 800332a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800332e:	bf00      	nop
 8003330:	40023800 	.word	0x40023800
 8003334:	00f42400 	.word	0x00f42400
 8003338:	007a1200 	.word	0x007a1200

0800333c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e07b      	b.n	8003446 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003352:	2b00      	cmp	r3, #0
 8003354:	d108      	bne.n	8003368 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800335e:	d009      	beq.n	8003374 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	61da      	str	r2, [r3, #28]
 8003366:	e005      	b.n	8003374 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003380:	b2db      	uxtb	r3, r3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d106      	bne.n	8003394 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f7fe fe4a 	bl	8002028 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2202      	movs	r2, #2
 8003398:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80033bc:	431a      	orrs	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033c6:	431a      	orrs	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	691b      	ldr	r3, [r3, #16]
 80033cc:	f003 0302 	and.w	r3, r3, #2
 80033d0:	431a      	orrs	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	431a      	orrs	r2, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	699b      	ldr	r3, [r3, #24]
 80033e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	69db      	ldr	r3, [r3, #28]
 80033ea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80033ee:	431a      	orrs	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a1b      	ldr	r3, [r3, #32]
 80033f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033f8:	ea42 0103 	orr.w	r1, r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003400:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	430a      	orrs	r2, r1
 800340a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	0c1b      	lsrs	r3, r3, #16
 8003412:	f003 0104 	and.w	r1, r3, #4
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341a:	f003 0210 	and.w	r2, r3, #16
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	430a      	orrs	r2, r1
 8003424:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	69da      	ldr	r2, [r3, #28]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003434:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3708      	adds	r7, #8
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}

0800344e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800344e:	b580      	push	{r7, lr}
 8003450:	b088      	sub	sp, #32
 8003452:	af00      	add	r7, sp, #0
 8003454:	60f8      	str	r0, [r7, #12]
 8003456:	60b9      	str	r1, [r7, #8]
 8003458:	603b      	str	r3, [r7, #0]
 800345a:	4613      	mov	r3, r2
 800345c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800345e:	2300      	movs	r3, #0
 8003460:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003468:	2b01      	cmp	r3, #1
 800346a:	d101      	bne.n	8003470 <HAL_SPI_Transmit+0x22>
 800346c:	2302      	movs	r3, #2
 800346e:	e126      	b.n	80036be <HAL_SPI_Transmit+0x270>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003478:	f7ff f804 	bl	8002484 <HAL_GetTick>
 800347c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800347e:	88fb      	ldrh	r3, [r7, #6]
 8003480:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b01      	cmp	r3, #1
 800348c:	d002      	beq.n	8003494 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800348e:	2302      	movs	r3, #2
 8003490:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003492:	e10b      	b.n	80036ac <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d002      	beq.n	80034a0 <HAL_SPI_Transmit+0x52>
 800349a:	88fb      	ldrh	r3, [r7, #6]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d102      	bne.n	80034a6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80034a4:	e102      	b.n	80036ac <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2203      	movs	r2, #3
 80034aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	68ba      	ldr	r2, [r7, #8]
 80034b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	88fa      	ldrh	r2, [r7, #6]
 80034be:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	88fa      	ldrh	r2, [r7, #6]
 80034c4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2200      	movs	r2, #0
 80034d6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2200      	movs	r2, #0
 80034dc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034ec:	d10f      	bne.n	800350e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800350c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003518:	2b40      	cmp	r3, #64	; 0x40
 800351a:	d007      	beq.n	800352c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800352a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003534:	d14b      	bne.n	80035ce <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d002      	beq.n	8003544 <HAL_SPI_Transmit+0xf6>
 800353e:	8afb      	ldrh	r3, [r7, #22]
 8003540:	2b01      	cmp	r3, #1
 8003542:	d13e      	bne.n	80035c2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003548:	881a      	ldrh	r2, [r3, #0]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003554:	1c9a      	adds	r2, r3, #2
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800355e:	b29b      	uxth	r3, r3
 8003560:	3b01      	subs	r3, #1
 8003562:	b29a      	uxth	r2, r3
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003568:	e02b      	b.n	80035c2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b02      	cmp	r3, #2
 8003576:	d112      	bne.n	800359e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357c:	881a      	ldrh	r2, [r3, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003588:	1c9a      	adds	r2, r3, #2
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003592:	b29b      	uxth	r3, r3
 8003594:	3b01      	subs	r3, #1
 8003596:	b29a      	uxth	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	86da      	strh	r2, [r3, #54]	; 0x36
 800359c:	e011      	b.n	80035c2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800359e:	f7fe ff71 	bl	8002484 <HAL_GetTick>
 80035a2:	4602      	mov	r2, r0
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	683a      	ldr	r2, [r7, #0]
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d803      	bhi.n	80035b6 <HAL_SPI_Transmit+0x168>
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b4:	d102      	bne.n	80035bc <HAL_SPI_Transmit+0x16e>
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d102      	bne.n	80035c2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	77fb      	strb	r3, [r7, #31]
          goto error;
 80035c0:	e074      	b.n	80036ac <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d1ce      	bne.n	800356a <HAL_SPI_Transmit+0x11c>
 80035cc:	e04c      	b.n	8003668 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d002      	beq.n	80035dc <HAL_SPI_Transmit+0x18e>
 80035d6:	8afb      	ldrh	r3, [r7, #22]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d140      	bne.n	800365e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	330c      	adds	r3, #12
 80035e6:	7812      	ldrb	r2, [r2, #0]
 80035e8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ee:	1c5a      	adds	r2, r3, #1
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	3b01      	subs	r3, #1
 80035fc:	b29a      	uxth	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003602:	e02c      	b.n	800365e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b02      	cmp	r3, #2
 8003610:	d113      	bne.n	800363a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	330c      	adds	r3, #12
 800361c:	7812      	ldrb	r2, [r2, #0]
 800361e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003624:	1c5a      	adds	r2, r3, #1
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800362e:	b29b      	uxth	r3, r3
 8003630:	3b01      	subs	r3, #1
 8003632:	b29a      	uxth	r2, r3
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	86da      	strh	r2, [r3, #54]	; 0x36
 8003638:	e011      	b.n	800365e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800363a:	f7fe ff23 	bl	8002484 <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	683a      	ldr	r2, [r7, #0]
 8003646:	429a      	cmp	r2, r3
 8003648:	d803      	bhi.n	8003652 <HAL_SPI_Transmit+0x204>
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003650:	d102      	bne.n	8003658 <HAL_SPI_Transmit+0x20a>
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d102      	bne.n	800365e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800365c:	e026      	b.n	80036ac <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003662:	b29b      	uxth	r3, r3
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1cd      	bne.n	8003604 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	6839      	ldr	r1, [r7, #0]
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f000 fbcb 	bl	8003e08 <SPI_EndRxTxTransaction>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d002      	beq.n	800367e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2220      	movs	r2, #32
 800367c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d10a      	bne.n	800369c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003686:	2300      	movs	r3, #0
 8003688:	613b      	str	r3, [r7, #16]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	613b      	str	r3, [r7, #16]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	613b      	str	r3, [r7, #16]
 800369a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d002      	beq.n	80036aa <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	77fb      	strb	r3, [r7, #31]
 80036a8:	e000      	b.n	80036ac <HAL_SPI_Transmit+0x25e>
  }

error:
 80036aa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80036bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3720      	adds	r7, #32
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b088      	sub	sp, #32
 80036ca:	af02      	add	r7, sp, #8
 80036cc:	60f8      	str	r0, [r7, #12]
 80036ce:	60b9      	str	r1, [r7, #8]
 80036d0:	603b      	str	r3, [r7, #0]
 80036d2:	4613      	mov	r3, r2
 80036d4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80036d6:	2300      	movs	r3, #0
 80036d8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036e2:	d112      	bne.n	800370a <HAL_SPI_Receive+0x44>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d10e      	bne.n	800370a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2204      	movs	r2, #4
 80036f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80036f4:	88fa      	ldrh	r2, [r7, #6]
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	9300      	str	r3, [sp, #0]
 80036fa:	4613      	mov	r3, r2
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	68b9      	ldr	r1, [r7, #8]
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	f000 f8f1 	bl	80038e8 <HAL_SPI_TransmitReceive>
 8003706:	4603      	mov	r3, r0
 8003708:	e0ea      	b.n	80038e0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003710:	2b01      	cmp	r3, #1
 8003712:	d101      	bne.n	8003718 <HAL_SPI_Receive+0x52>
 8003714:	2302      	movs	r3, #2
 8003716:	e0e3      	b.n	80038e0 <HAL_SPI_Receive+0x21a>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003720:	f7fe feb0 	bl	8002484 <HAL_GetTick>
 8003724:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2b01      	cmp	r3, #1
 8003730:	d002      	beq.n	8003738 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003732:	2302      	movs	r3, #2
 8003734:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003736:	e0ca      	b.n	80038ce <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d002      	beq.n	8003744 <HAL_SPI_Receive+0x7e>
 800373e:	88fb      	ldrh	r3, [r7, #6]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d102      	bne.n	800374a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003748:	e0c1      	b.n	80038ce <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2204      	movs	r2, #4
 800374e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2200      	movs	r2, #0
 8003756:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	68ba      	ldr	r2, [r7, #8]
 800375c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	88fa      	ldrh	r2, [r7, #6]
 8003762:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	88fa      	ldrh	r2, [r7, #6]
 8003768:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2200      	movs	r2, #0
 800376e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003790:	d10f      	bne.n	80037b2 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80037b0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037bc:	2b40      	cmp	r3, #64	; 0x40
 80037be:	d007      	beq.n	80037d0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037ce:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d162      	bne.n	800389e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80037d8:	e02e      	b.n	8003838 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f003 0301 	and.w	r3, r3, #1
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d115      	bne.n	8003814 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f103 020c 	add.w	r2, r3, #12
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f4:	7812      	ldrb	r2, [r2, #0]
 80037f6:	b2d2      	uxtb	r2, r2
 80037f8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037fe:	1c5a      	adds	r2, r3, #1
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003808:	b29b      	uxth	r3, r3
 800380a:	3b01      	subs	r3, #1
 800380c:	b29a      	uxth	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003812:	e011      	b.n	8003838 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003814:	f7fe fe36 	bl	8002484 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	683a      	ldr	r2, [r7, #0]
 8003820:	429a      	cmp	r2, r3
 8003822:	d803      	bhi.n	800382c <HAL_SPI_Receive+0x166>
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800382a:	d102      	bne.n	8003832 <HAL_SPI_Receive+0x16c>
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d102      	bne.n	8003838 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003836:	e04a      	b.n	80038ce <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800383c:	b29b      	uxth	r3, r3
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1cb      	bne.n	80037da <HAL_SPI_Receive+0x114>
 8003842:	e031      	b.n	80038a8 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f003 0301 	and.w	r3, r3, #1
 800384e:	2b01      	cmp	r3, #1
 8003850:	d113      	bne.n	800387a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	68da      	ldr	r2, [r3, #12]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800385c:	b292      	uxth	r2, r2
 800385e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003864:	1c9a      	adds	r2, r3, #2
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800386e:	b29b      	uxth	r3, r3
 8003870:	3b01      	subs	r3, #1
 8003872:	b29a      	uxth	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003878:	e011      	b.n	800389e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800387a:	f7fe fe03 	bl	8002484 <HAL_GetTick>
 800387e:	4602      	mov	r2, r0
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	683a      	ldr	r2, [r7, #0]
 8003886:	429a      	cmp	r2, r3
 8003888:	d803      	bhi.n	8003892 <HAL_SPI_Receive+0x1cc>
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003890:	d102      	bne.n	8003898 <HAL_SPI_Receive+0x1d2>
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d102      	bne.n	800389e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8003898:	2303      	movs	r3, #3
 800389a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800389c:	e017      	b.n	80038ce <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d1cd      	bne.n	8003844 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038a8:	693a      	ldr	r2, [r7, #16]
 80038aa:	6839      	ldr	r1, [r7, #0]
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	f000 fa45 	bl	8003d3c <SPI_EndRxTransaction>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d002      	beq.n	80038be <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2220      	movs	r2, #32
 80038bc:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d002      	beq.n	80038cc <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	75fb      	strb	r3, [r7, #23]
 80038ca:	e000      	b.n	80038ce <HAL_SPI_Receive+0x208>
  }

error :
 80038cc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80038de:	7dfb      	ldrb	r3, [r7, #23]
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3718      	adds	r7, #24
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b08c      	sub	sp, #48	; 0x30
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
 80038f4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80038f6:	2301      	movs	r3, #1
 80038f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80038fa:	2300      	movs	r3, #0
 80038fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003906:	2b01      	cmp	r3, #1
 8003908:	d101      	bne.n	800390e <HAL_SPI_TransmitReceive+0x26>
 800390a:	2302      	movs	r3, #2
 800390c:	e18a      	b.n	8003c24 <HAL_SPI_TransmitReceive+0x33c>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003916:	f7fe fdb5 	bl	8002484 <HAL_GetTick>
 800391a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003922:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800392c:	887b      	ldrh	r3, [r7, #2]
 800392e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003930:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003934:	2b01      	cmp	r3, #1
 8003936:	d00f      	beq.n	8003958 <HAL_SPI_TransmitReceive+0x70>
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800393e:	d107      	bne.n	8003950 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d103      	bne.n	8003950 <HAL_SPI_TransmitReceive+0x68>
 8003948:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800394c:	2b04      	cmp	r3, #4
 800394e:	d003      	beq.n	8003958 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003950:	2302      	movs	r3, #2
 8003952:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003956:	e15b      	b.n	8003c10 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d005      	beq.n	800396a <HAL_SPI_TransmitReceive+0x82>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d002      	beq.n	800396a <HAL_SPI_TransmitReceive+0x82>
 8003964:	887b      	ldrh	r3, [r7, #2]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d103      	bne.n	8003972 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003970:	e14e      	b.n	8003c10 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b04      	cmp	r3, #4
 800397c:	d003      	beq.n	8003986 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2205      	movs	r2, #5
 8003982:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2200      	movs	r2, #0
 800398a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	887a      	ldrh	r2, [r7, #2]
 8003996:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	887a      	ldrh	r2, [r7, #2]
 800399c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	68ba      	ldr	r2, [r7, #8]
 80039a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	887a      	ldrh	r2, [r7, #2]
 80039a8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	887a      	ldrh	r2, [r7, #2]
 80039ae:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2200      	movs	r2, #0
 80039b4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2200      	movs	r2, #0
 80039ba:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039c6:	2b40      	cmp	r3, #64	; 0x40
 80039c8:	d007      	beq.n	80039da <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039d8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039e2:	d178      	bne.n	8003ad6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <HAL_SPI_TransmitReceive+0x10a>
 80039ec:	8b7b      	ldrh	r3, [r7, #26]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d166      	bne.n	8003ac0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f6:	881a      	ldrh	r2, [r3, #0]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a02:	1c9a      	adds	r2, r3, #2
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	b29a      	uxth	r2, r3
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a16:	e053      	b.n	8003ac0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d11b      	bne.n	8003a5e <HAL_SPI_TransmitReceive+0x176>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d016      	beq.n	8003a5e <HAL_SPI_TransmitReceive+0x176>
 8003a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d113      	bne.n	8003a5e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a3a:	881a      	ldrh	r2, [r3, #0]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a46:	1c9a      	adds	r2, r3, #2
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	3b01      	subs	r3, #1
 8003a54:	b29a      	uxth	r2, r3
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f003 0301 	and.w	r3, r3, #1
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d119      	bne.n	8003aa0 <HAL_SPI_TransmitReceive+0x1b8>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d014      	beq.n	8003aa0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68da      	ldr	r2, [r3, #12]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a80:	b292      	uxth	r2, r2
 8003a82:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a88:	1c9a      	adds	r2, r3, #2
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	3b01      	subs	r3, #1
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003aa0:	f7fe fcf0 	bl	8002484 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d807      	bhi.n	8003ac0 <HAL_SPI_TransmitReceive+0x1d8>
 8003ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab6:	d003      	beq.n	8003ac0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003abe:	e0a7      	b.n	8003c10 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ac4:	b29b      	uxth	r3, r3
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1a6      	bne.n	8003a18 <HAL_SPI_TransmitReceive+0x130>
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d1a1      	bne.n	8003a18 <HAL_SPI_TransmitReceive+0x130>
 8003ad4:	e07c      	b.n	8003bd0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d002      	beq.n	8003ae4 <HAL_SPI_TransmitReceive+0x1fc>
 8003ade:	8b7b      	ldrh	r3, [r7, #26]
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d16b      	bne.n	8003bbc <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	330c      	adds	r3, #12
 8003aee:	7812      	ldrb	r2, [r2, #0]
 8003af0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af6:	1c5a      	adds	r2, r3, #1
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	3b01      	subs	r3, #1
 8003b04:	b29a      	uxth	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b0a:	e057      	b.n	8003bbc <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 0302 	and.w	r3, r3, #2
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d11c      	bne.n	8003b54 <HAL_SPI_TransmitReceive+0x26c>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d017      	beq.n	8003b54 <HAL_SPI_TransmitReceive+0x26c>
 8003b24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d114      	bne.n	8003b54 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	330c      	adds	r3, #12
 8003b34:	7812      	ldrb	r2, [r2, #0]
 8003b36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3c:	1c5a      	adds	r2, r3, #1
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	3b01      	subs	r3, #1
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b50:	2300      	movs	r3, #0
 8003b52:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d119      	bne.n	8003b96 <HAL_SPI_TransmitReceive+0x2ae>
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d014      	beq.n	8003b96 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68da      	ldr	r2, [r3, #12]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b76:	b2d2      	uxtb	r2, r2
 8003b78:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b7e:	1c5a      	adds	r2, r3, #1
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	b29a      	uxth	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b92:	2301      	movs	r3, #1
 8003b94:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003b96:	f7fe fc75 	bl	8002484 <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d803      	bhi.n	8003bae <HAL_SPI_TransmitReceive+0x2c6>
 8003ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bac:	d102      	bne.n	8003bb4 <HAL_SPI_TransmitReceive+0x2cc>
 8003bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d103      	bne.n	8003bbc <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003bba:	e029      	b.n	8003c10 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1a2      	bne.n	8003b0c <HAL_SPI_TransmitReceive+0x224>
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d19d      	bne.n	8003b0c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bd2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f000 f917 	bl	8003e08 <SPI_EndRxTxTransaction>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d006      	beq.n	8003bee <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2220      	movs	r2, #32
 8003bea:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003bec:	e010      	b.n	8003c10 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d10b      	bne.n	8003c0e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	617b      	str	r3, [r7, #20]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	617b      	str	r3, [r7, #20]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	617b      	str	r3, [r7, #20]
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	e000      	b.n	8003c10 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003c0e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003c20:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3730      	adds	r7, #48	; 0x30
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b088      	sub	sp, #32
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	60b9      	str	r1, [r7, #8]
 8003c36:	603b      	str	r3, [r7, #0]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c3c:	f7fe fc22 	bl	8002484 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c44:	1a9b      	subs	r3, r3, r2
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	4413      	add	r3, r2
 8003c4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c4c:	f7fe fc1a 	bl	8002484 <HAL_GetTick>
 8003c50:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c52:	4b39      	ldr	r3, [pc, #228]	; (8003d38 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	015b      	lsls	r3, r3, #5
 8003c58:	0d1b      	lsrs	r3, r3, #20
 8003c5a:	69fa      	ldr	r2, [r7, #28]
 8003c5c:	fb02 f303 	mul.w	r3, r2, r3
 8003c60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c62:	e054      	b.n	8003d0e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c6a:	d050      	beq.n	8003d0e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c6c:	f7fe fc0a 	bl	8002484 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	69fa      	ldr	r2, [r7, #28]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d902      	bls.n	8003c82 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d13d      	bne.n	8003cfe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	685a      	ldr	r2, [r3, #4]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003c90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c9a:	d111      	bne.n	8003cc0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ca4:	d004      	beq.n	8003cb0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cae:	d107      	bne.n	8003cc0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cbe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cc8:	d10f      	bne.n	8003cea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003cd8:	601a      	str	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ce8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e017      	b.n	8003d2e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	3b01      	subs	r3, #1
 8003d0c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	689a      	ldr	r2, [r3, #8]
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	4013      	ands	r3, r2
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	bf0c      	ite	eq
 8003d1e:	2301      	moveq	r3, #1
 8003d20:	2300      	movne	r3, #0
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	461a      	mov	r2, r3
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d19b      	bne.n	8003c64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3720      	adds	r7, #32
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	20000018 	.word	0x20000018

08003d3c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af02      	add	r7, sp, #8
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d50:	d111      	bne.n	8003d76 <SPI_EndRxTransaction+0x3a>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d5a:	d004      	beq.n	8003d66 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d64:	d107      	bne.n	8003d76 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d74:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d7e:	d12a      	bne.n	8003dd6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d88:	d012      	beq.n	8003db0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	9300      	str	r3, [sp, #0]
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2200      	movs	r2, #0
 8003d92:	2180      	movs	r1, #128	; 0x80
 8003d94:	68f8      	ldr	r0, [r7, #12]
 8003d96:	f7ff ff49 	bl	8003c2c <SPI_WaitFlagStateUntilTimeout>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d02d      	beq.n	8003dfc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003da4:	f043 0220 	orr.w	r2, r3, #32
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e026      	b.n	8003dfe <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	2200      	movs	r2, #0
 8003db8:	2101      	movs	r1, #1
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f7ff ff36 	bl	8003c2c <SPI_WaitFlagStateUntilTimeout>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d01a      	beq.n	8003dfc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dca:	f043 0220 	orr.w	r2, r3, #32
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e013      	b.n	8003dfe <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	9300      	str	r3, [sp, #0]
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	2101      	movs	r1, #1
 8003de0:	68f8      	ldr	r0, [r7, #12]
 8003de2:	f7ff ff23 	bl	8003c2c <SPI_WaitFlagStateUntilTimeout>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d007      	beq.n	8003dfc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003df0:	f043 0220 	orr.w	r2, r3, #32
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e000      	b.n	8003dfe <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003dfc:	2300      	movs	r3, #0
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
	...

08003e08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b088      	sub	sp, #32
 8003e0c:	af02      	add	r7, sp, #8
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003e14:	4b1b      	ldr	r3, [pc, #108]	; (8003e84 <SPI_EndRxTxTransaction+0x7c>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a1b      	ldr	r2, [pc, #108]	; (8003e88 <SPI_EndRxTxTransaction+0x80>)
 8003e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e1e:	0d5b      	lsrs	r3, r3, #21
 8003e20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003e24:	fb02 f303 	mul.w	r3, r2, r3
 8003e28:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e32:	d112      	bne.n	8003e5a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	9300      	str	r3, [sp, #0]
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	2180      	movs	r1, #128	; 0x80
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f7ff fef4 	bl	8003c2c <SPI_WaitFlagStateUntilTimeout>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d016      	beq.n	8003e78 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e4e:	f043 0220 	orr.w	r2, r3, #32
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e00f      	b.n	8003e7a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d00a      	beq.n	8003e76 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	3b01      	subs	r3, #1
 8003e64:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e70:	2b80      	cmp	r3, #128	; 0x80
 8003e72:	d0f2      	beq.n	8003e5a <SPI_EndRxTxTransaction+0x52>
 8003e74:	e000      	b.n	8003e78 <SPI_EndRxTxTransaction+0x70>
        break;
 8003e76:	bf00      	nop
  }

  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3718      	adds	r7, #24
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	20000018 	.word	0x20000018
 8003e88:	165e9f81 	.word	0x165e9f81

08003e8c <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	60f8      	str	r0, [r7, #12]
 8003e94:	60b9      	str	r1, [r7, #8]
 8003e96:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e034      	b.n	8003f0c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d106      	bne.n	8003ebc <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f7fc fc4a 	bl	8000750 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	3308      	adds	r3, #8
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	4610      	mov	r0, r2
 8003ec8:	f000 fca6 	bl	8004818 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6818      	ldr	r0, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	68b9      	ldr	r1, [r7, #8]
 8003ed8:	f000 fcf0 	bl	80048bc <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6858      	ldr	r0, [r3, #4]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	689a      	ldr	r2, [r3, #8]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee8:	6879      	ldr	r1, [r7, #4]
 8003eea:	f000 fd25 	bl	8004938 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68fa      	ldr	r2, [r7, #12]
 8003ef4:	6892      	ldr	r2, [r2, #8]
 8003ef6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	68fa      	ldr	r2, [r7, #12]
 8003f00:	6892      	ldr	r2, [r2, #8]
 8003f02:	f041 0101 	orr.w	r1, r1, #1
 8003f06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b082      	sub	sp, #8
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d101      	bne.n	8003f26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e041      	b.n	8003faa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d106      	bne.n	8003f40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f7fe f9ce 	bl	80022dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2202      	movs	r2, #2
 8003f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	3304      	adds	r3, #4
 8003f50:	4619      	mov	r1, r3
 8003f52:	4610      	mov	r0, r2
 8003f54:	f000 fa96 	bl	8004484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
	...

08003fb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d001      	beq.n	8003fcc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e04e      	b.n	800406a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2202      	movs	r2, #2
 8003fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	68da      	ldr	r2, [r3, #12]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f042 0201 	orr.w	r2, r2, #1
 8003fe2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a23      	ldr	r2, [pc, #140]	; (8004078 <HAL_TIM_Base_Start_IT+0xc4>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d022      	beq.n	8004034 <HAL_TIM_Base_Start_IT+0x80>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ff6:	d01d      	beq.n	8004034 <HAL_TIM_Base_Start_IT+0x80>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a1f      	ldr	r2, [pc, #124]	; (800407c <HAL_TIM_Base_Start_IT+0xc8>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d018      	beq.n	8004034 <HAL_TIM_Base_Start_IT+0x80>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a1e      	ldr	r2, [pc, #120]	; (8004080 <HAL_TIM_Base_Start_IT+0xcc>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d013      	beq.n	8004034 <HAL_TIM_Base_Start_IT+0x80>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a1c      	ldr	r2, [pc, #112]	; (8004084 <HAL_TIM_Base_Start_IT+0xd0>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d00e      	beq.n	8004034 <HAL_TIM_Base_Start_IT+0x80>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a1b      	ldr	r2, [pc, #108]	; (8004088 <HAL_TIM_Base_Start_IT+0xd4>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d009      	beq.n	8004034 <HAL_TIM_Base_Start_IT+0x80>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a19      	ldr	r2, [pc, #100]	; (800408c <HAL_TIM_Base_Start_IT+0xd8>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d004      	beq.n	8004034 <HAL_TIM_Base_Start_IT+0x80>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a18      	ldr	r2, [pc, #96]	; (8004090 <HAL_TIM_Base_Start_IT+0xdc>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d111      	bne.n	8004058 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	f003 0307 	and.w	r3, r3, #7
 800403e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2b06      	cmp	r3, #6
 8004044:	d010      	beq.n	8004068 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f042 0201 	orr.w	r2, r2, #1
 8004054:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004056:	e007      	b.n	8004068 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f042 0201 	orr.w	r2, r2, #1
 8004066:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	3714      	adds	r7, #20
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	40010000 	.word	0x40010000
 800407c:	40000400 	.word	0x40000400
 8004080:	40000800 	.word	0x40000800
 8004084:	40000c00 	.word	0x40000c00
 8004088:	40010400 	.word	0x40010400
 800408c:	40014000 	.word	0x40014000
 8004090:	40001800 	.word	0x40001800

08004094 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d122      	bne.n	80040f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d11b      	bne.n	80040f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f06f 0202 	mvn.w	r2, #2
 80040c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	f003 0303 	and.w	r3, r3, #3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 f9b5 	bl	8004446 <HAL_TIM_IC_CaptureCallback>
 80040dc:	e005      	b.n	80040ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f9a7 	bl	8004432 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 f9b8 	bl	800445a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	f003 0304 	and.w	r3, r3, #4
 80040fa:	2b04      	cmp	r3, #4
 80040fc:	d122      	bne.n	8004144 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	f003 0304 	and.w	r3, r3, #4
 8004108:	2b04      	cmp	r3, #4
 800410a:	d11b      	bne.n	8004144 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f06f 0204 	mvn.w	r2, #4
 8004114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2202      	movs	r2, #2
 800411a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	699b      	ldr	r3, [r3, #24]
 8004122:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 f98b 	bl	8004446 <HAL_TIM_IC_CaptureCallback>
 8004130:	e005      	b.n	800413e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 f97d 	bl	8004432 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 f98e 	bl	800445a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	f003 0308 	and.w	r3, r3, #8
 800414e:	2b08      	cmp	r3, #8
 8004150:	d122      	bne.n	8004198 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	f003 0308 	and.w	r3, r3, #8
 800415c:	2b08      	cmp	r3, #8
 800415e:	d11b      	bne.n	8004198 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f06f 0208 	mvn.w	r2, #8
 8004168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2204      	movs	r2, #4
 800416e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	69db      	ldr	r3, [r3, #28]
 8004176:	f003 0303 	and.w	r3, r3, #3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d003      	beq.n	8004186 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 f961 	bl	8004446 <HAL_TIM_IC_CaptureCallback>
 8004184:	e005      	b.n	8004192 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 f953 	bl	8004432 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f000 f964 	bl	800445a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	f003 0310 	and.w	r3, r3, #16
 80041a2:	2b10      	cmp	r3, #16
 80041a4:	d122      	bne.n	80041ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	f003 0310 	and.w	r3, r3, #16
 80041b0:	2b10      	cmp	r3, #16
 80041b2:	d11b      	bne.n	80041ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f06f 0210 	mvn.w	r2, #16
 80041bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2208      	movs	r2, #8
 80041c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	69db      	ldr	r3, [r3, #28]
 80041ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d003      	beq.n	80041da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 f937 	bl	8004446 <HAL_TIM_IC_CaptureCallback>
 80041d8:	e005      	b.n	80041e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 f929 	bl	8004432 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f000 f93a 	bl	800445a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	691b      	ldr	r3, [r3, #16]
 80041f2:	f003 0301 	and.w	r3, r3, #1
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d10e      	bne.n	8004218 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b01      	cmp	r3, #1
 8004206:	d107      	bne.n	8004218 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f06f 0201 	mvn.w	r2, #1
 8004210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7fd fe86 	bl	8001f24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004222:	2b80      	cmp	r3, #128	; 0x80
 8004224:	d10e      	bne.n	8004244 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004230:	2b80      	cmp	r3, #128	; 0x80
 8004232:	d107      	bne.n	8004244 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800423c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 fae0 	bl	8004804 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	691b      	ldr	r3, [r3, #16]
 800424a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800424e:	2b40      	cmp	r3, #64	; 0x40
 8004250:	d10e      	bne.n	8004270 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800425c:	2b40      	cmp	r3, #64	; 0x40
 800425e:	d107      	bne.n	8004270 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004268:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 f8ff 	bl	800446e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	691b      	ldr	r3, [r3, #16]
 8004276:	f003 0320 	and.w	r3, r3, #32
 800427a:	2b20      	cmp	r3, #32
 800427c:	d10e      	bne.n	800429c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	f003 0320 	and.w	r3, r3, #32
 8004288:	2b20      	cmp	r3, #32
 800428a:	d107      	bne.n	800429c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f06f 0220 	mvn.w	r2, #32
 8004294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 faaa 	bl	80047f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800429c:	bf00      	nop
 800429e:	3708      	adds	r7, #8
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042ae:	2300      	movs	r3, #0
 80042b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d101      	bne.n	80042c0 <HAL_TIM_ConfigClockSource+0x1c>
 80042bc:	2302      	movs	r3, #2
 80042be:	e0b4      	b.n	800442a <HAL_TIM_ConfigClockSource+0x186>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2202      	movs	r2, #2
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80042de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68ba      	ldr	r2, [r7, #8]
 80042ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042f8:	d03e      	beq.n	8004378 <HAL_TIM_ConfigClockSource+0xd4>
 80042fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042fe:	f200 8087 	bhi.w	8004410 <HAL_TIM_ConfigClockSource+0x16c>
 8004302:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004306:	f000 8086 	beq.w	8004416 <HAL_TIM_ConfigClockSource+0x172>
 800430a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800430e:	d87f      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x16c>
 8004310:	2b70      	cmp	r3, #112	; 0x70
 8004312:	d01a      	beq.n	800434a <HAL_TIM_ConfigClockSource+0xa6>
 8004314:	2b70      	cmp	r3, #112	; 0x70
 8004316:	d87b      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x16c>
 8004318:	2b60      	cmp	r3, #96	; 0x60
 800431a:	d050      	beq.n	80043be <HAL_TIM_ConfigClockSource+0x11a>
 800431c:	2b60      	cmp	r3, #96	; 0x60
 800431e:	d877      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x16c>
 8004320:	2b50      	cmp	r3, #80	; 0x50
 8004322:	d03c      	beq.n	800439e <HAL_TIM_ConfigClockSource+0xfa>
 8004324:	2b50      	cmp	r3, #80	; 0x50
 8004326:	d873      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x16c>
 8004328:	2b40      	cmp	r3, #64	; 0x40
 800432a:	d058      	beq.n	80043de <HAL_TIM_ConfigClockSource+0x13a>
 800432c:	2b40      	cmp	r3, #64	; 0x40
 800432e:	d86f      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x16c>
 8004330:	2b30      	cmp	r3, #48	; 0x30
 8004332:	d064      	beq.n	80043fe <HAL_TIM_ConfigClockSource+0x15a>
 8004334:	2b30      	cmp	r3, #48	; 0x30
 8004336:	d86b      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x16c>
 8004338:	2b20      	cmp	r3, #32
 800433a:	d060      	beq.n	80043fe <HAL_TIM_ConfigClockSource+0x15a>
 800433c:	2b20      	cmp	r3, #32
 800433e:	d867      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x16c>
 8004340:	2b00      	cmp	r3, #0
 8004342:	d05c      	beq.n	80043fe <HAL_TIM_ConfigClockSource+0x15a>
 8004344:	2b10      	cmp	r3, #16
 8004346:	d05a      	beq.n	80043fe <HAL_TIM_ConfigClockSource+0x15a>
 8004348:	e062      	b.n	8004410 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6818      	ldr	r0, [r3, #0]
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	6899      	ldr	r1, [r3, #8]
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	685a      	ldr	r2, [r3, #4]
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	f000 f9ad 	bl	80046b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800436c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	68ba      	ldr	r2, [r7, #8]
 8004374:	609a      	str	r2, [r3, #8]
      break;
 8004376:	e04f      	b.n	8004418 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6818      	ldr	r0, [r3, #0]
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	6899      	ldr	r1, [r3, #8]
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	685a      	ldr	r2, [r3, #4]
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	f000 f996 	bl	80046b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	689a      	ldr	r2, [r3, #8]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800439a:	609a      	str	r2, [r3, #8]
      break;
 800439c:	e03c      	b.n	8004418 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6818      	ldr	r0, [r3, #0]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	6859      	ldr	r1, [r3, #4]
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	461a      	mov	r2, r3
 80043ac:	f000 f90a 	bl	80045c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	2150      	movs	r1, #80	; 0x50
 80043b6:	4618      	mov	r0, r3
 80043b8:	f000 f963 	bl	8004682 <TIM_ITRx_SetConfig>
      break;
 80043bc:	e02c      	b.n	8004418 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6818      	ldr	r0, [r3, #0]
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	6859      	ldr	r1, [r3, #4]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	461a      	mov	r2, r3
 80043cc:	f000 f929 	bl	8004622 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2160      	movs	r1, #96	; 0x60
 80043d6:	4618      	mov	r0, r3
 80043d8:	f000 f953 	bl	8004682 <TIM_ITRx_SetConfig>
      break;
 80043dc:	e01c      	b.n	8004418 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6818      	ldr	r0, [r3, #0]
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	6859      	ldr	r1, [r3, #4]
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	461a      	mov	r2, r3
 80043ec:	f000 f8ea 	bl	80045c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2140      	movs	r1, #64	; 0x40
 80043f6:	4618      	mov	r0, r3
 80043f8:	f000 f943 	bl	8004682 <TIM_ITRx_SetConfig>
      break;
 80043fc:	e00c      	b.n	8004418 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4619      	mov	r1, r3
 8004408:	4610      	mov	r0, r2
 800440a:	f000 f93a 	bl	8004682 <TIM_ITRx_SetConfig>
      break;
 800440e:	e003      	b.n	8004418 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	73fb      	strb	r3, [r7, #15]
      break;
 8004414:	e000      	b.n	8004418 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004416:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004428:	7bfb      	ldrb	r3, [r7, #15]
}
 800442a:	4618      	mov	r0, r3
 800442c:	3710      	adds	r7, #16
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004432:	b480      	push	{r7}
 8004434:	b083      	sub	sp, #12
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800443a:	bf00      	nop
 800443c:	370c      	adds	r7, #12
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr

08004446 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004446:	b480      	push	{r7}
 8004448:	b083      	sub	sp, #12
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800444e:	bf00      	nop
 8004450:	370c      	adds	r7, #12
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr

0800445a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800445a:	b480      	push	{r7}
 800445c:	b083      	sub	sp, #12
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004462:	bf00      	nop
 8004464:	370c      	adds	r7, #12
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr

0800446e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800446e:	b480      	push	{r7}
 8004470:	b083      	sub	sp, #12
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004476:	bf00      	nop
 8004478:	370c      	adds	r7, #12
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr
	...

08004484 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004484:	b480      	push	{r7}
 8004486:	b085      	sub	sp, #20
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a40      	ldr	r2, [pc, #256]	; (8004598 <TIM_Base_SetConfig+0x114>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d013      	beq.n	80044c4 <TIM_Base_SetConfig+0x40>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044a2:	d00f      	beq.n	80044c4 <TIM_Base_SetConfig+0x40>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a3d      	ldr	r2, [pc, #244]	; (800459c <TIM_Base_SetConfig+0x118>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d00b      	beq.n	80044c4 <TIM_Base_SetConfig+0x40>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	4a3c      	ldr	r2, [pc, #240]	; (80045a0 <TIM_Base_SetConfig+0x11c>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d007      	beq.n	80044c4 <TIM_Base_SetConfig+0x40>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	4a3b      	ldr	r2, [pc, #236]	; (80045a4 <TIM_Base_SetConfig+0x120>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d003      	beq.n	80044c4 <TIM_Base_SetConfig+0x40>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	4a3a      	ldr	r2, [pc, #232]	; (80045a8 <TIM_Base_SetConfig+0x124>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d108      	bne.n	80044d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	68fa      	ldr	r2, [r7, #12]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a2f      	ldr	r2, [pc, #188]	; (8004598 <TIM_Base_SetConfig+0x114>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d02b      	beq.n	8004536 <TIM_Base_SetConfig+0xb2>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044e4:	d027      	beq.n	8004536 <TIM_Base_SetConfig+0xb2>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a2c      	ldr	r2, [pc, #176]	; (800459c <TIM_Base_SetConfig+0x118>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d023      	beq.n	8004536 <TIM_Base_SetConfig+0xb2>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a2b      	ldr	r2, [pc, #172]	; (80045a0 <TIM_Base_SetConfig+0x11c>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d01f      	beq.n	8004536 <TIM_Base_SetConfig+0xb2>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a2a      	ldr	r2, [pc, #168]	; (80045a4 <TIM_Base_SetConfig+0x120>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d01b      	beq.n	8004536 <TIM_Base_SetConfig+0xb2>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a29      	ldr	r2, [pc, #164]	; (80045a8 <TIM_Base_SetConfig+0x124>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d017      	beq.n	8004536 <TIM_Base_SetConfig+0xb2>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a28      	ldr	r2, [pc, #160]	; (80045ac <TIM_Base_SetConfig+0x128>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d013      	beq.n	8004536 <TIM_Base_SetConfig+0xb2>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a27      	ldr	r2, [pc, #156]	; (80045b0 <TIM_Base_SetConfig+0x12c>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d00f      	beq.n	8004536 <TIM_Base_SetConfig+0xb2>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a26      	ldr	r2, [pc, #152]	; (80045b4 <TIM_Base_SetConfig+0x130>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d00b      	beq.n	8004536 <TIM_Base_SetConfig+0xb2>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a25      	ldr	r2, [pc, #148]	; (80045b8 <TIM_Base_SetConfig+0x134>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d007      	beq.n	8004536 <TIM_Base_SetConfig+0xb2>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a24      	ldr	r2, [pc, #144]	; (80045bc <TIM_Base_SetConfig+0x138>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d003      	beq.n	8004536 <TIM_Base_SetConfig+0xb2>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a23      	ldr	r2, [pc, #140]	; (80045c0 <TIM_Base_SetConfig+0x13c>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d108      	bne.n	8004548 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800453c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	4313      	orrs	r3, r2
 8004546:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	695b      	ldr	r3, [r3, #20]
 8004552:	4313      	orrs	r3, r2
 8004554:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	68fa      	ldr	r2, [r7, #12]
 800455a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	689a      	ldr	r2, [r3, #8]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	4a0a      	ldr	r2, [pc, #40]	; (8004598 <TIM_Base_SetConfig+0x114>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d003      	beq.n	800457c <TIM_Base_SetConfig+0xf8>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a0c      	ldr	r2, [pc, #48]	; (80045a8 <TIM_Base_SetConfig+0x124>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d103      	bne.n	8004584 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	691a      	ldr	r2, [r3, #16]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	615a      	str	r2, [r3, #20]
}
 800458a:	bf00      	nop
 800458c:	3714      	adds	r7, #20
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	40010000 	.word	0x40010000
 800459c:	40000400 	.word	0x40000400
 80045a0:	40000800 	.word	0x40000800
 80045a4:	40000c00 	.word	0x40000c00
 80045a8:	40010400 	.word	0x40010400
 80045ac:	40014000 	.word	0x40014000
 80045b0:	40014400 	.word	0x40014400
 80045b4:	40014800 	.word	0x40014800
 80045b8:	40001800 	.word	0x40001800
 80045bc:	40001c00 	.word	0x40001c00
 80045c0:	40002000 	.word	0x40002000

080045c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b087      	sub	sp, #28
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6a1b      	ldr	r3, [r3, #32]
 80045da:	f023 0201 	bic.w	r2, r3, #1
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	011b      	lsls	r3, r3, #4
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	f023 030a 	bic.w	r3, r3, #10
 8004600:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004602:	697a      	ldr	r2, [r7, #20]
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	4313      	orrs	r3, r2
 8004608:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	697a      	ldr	r2, [r7, #20]
 8004614:	621a      	str	r2, [r3, #32]
}
 8004616:	bf00      	nop
 8004618:	371c      	adds	r7, #28
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr

08004622 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004622:	b480      	push	{r7}
 8004624:	b087      	sub	sp, #28
 8004626:	af00      	add	r7, sp, #0
 8004628:	60f8      	str	r0, [r7, #12]
 800462a:	60b9      	str	r1, [r7, #8]
 800462c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6a1b      	ldr	r3, [r3, #32]
 8004632:	f023 0210 	bic.w	r2, r3, #16
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	699b      	ldr	r3, [r3, #24]
 800463e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6a1b      	ldr	r3, [r3, #32]
 8004644:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800464c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	031b      	lsls	r3, r3, #12
 8004652:	697a      	ldr	r2, [r7, #20]
 8004654:	4313      	orrs	r3, r2
 8004656:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800465e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	011b      	lsls	r3, r3, #4
 8004664:	693a      	ldr	r2, [r7, #16]
 8004666:	4313      	orrs	r3, r2
 8004668:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	697a      	ldr	r2, [r7, #20]
 800466e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	621a      	str	r2, [r3, #32]
}
 8004676:	bf00      	nop
 8004678:	371c      	adds	r7, #28
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr

08004682 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004682:	b480      	push	{r7}
 8004684:	b085      	sub	sp, #20
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
 800468a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004698:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800469a:	683a      	ldr	r2, [r7, #0]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	4313      	orrs	r3, r2
 80046a0:	f043 0307 	orr.w	r3, r3, #7
 80046a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	68fa      	ldr	r2, [r7, #12]
 80046aa:	609a      	str	r2, [r3, #8]
}
 80046ac:	bf00      	nop
 80046ae:	3714      	adds	r7, #20
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b087      	sub	sp, #28
 80046bc:	af00      	add	r7, sp, #0
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	60b9      	str	r1, [r7, #8]
 80046c2:	607a      	str	r2, [r7, #4]
 80046c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	021a      	lsls	r2, r3, #8
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	431a      	orrs	r2, r3
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	4313      	orrs	r3, r2
 80046e0:	697a      	ldr	r2, [r7, #20]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	609a      	str	r2, [r3, #8]
}
 80046ec:	bf00      	nop
 80046ee:	371c      	adds	r7, #28
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b085      	sub	sp, #20
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004708:	2b01      	cmp	r3, #1
 800470a:	d101      	bne.n	8004710 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800470c:	2302      	movs	r3, #2
 800470e:	e05a      	b.n	80047c6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2202      	movs	r2, #2
 800471c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004736:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	4313      	orrs	r3, r2
 8004740:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a21      	ldr	r2, [pc, #132]	; (80047d4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d022      	beq.n	800479a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800475c:	d01d      	beq.n	800479a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a1d      	ldr	r2, [pc, #116]	; (80047d8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d018      	beq.n	800479a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a1b      	ldr	r2, [pc, #108]	; (80047dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d013      	beq.n	800479a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a1a      	ldr	r2, [pc, #104]	; (80047e0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d00e      	beq.n	800479a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a18      	ldr	r2, [pc, #96]	; (80047e4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d009      	beq.n	800479a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a17      	ldr	r2, [pc, #92]	; (80047e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d004      	beq.n	800479a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a15      	ldr	r2, [pc, #84]	; (80047ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d10c      	bne.n	80047b4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	68ba      	ldr	r2, [r7, #8]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68ba      	ldr	r2, [r7, #8]
 80047b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3714      	adds	r7, #20
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr
 80047d2:	bf00      	nop
 80047d4:	40010000 	.word	0x40010000
 80047d8:	40000400 	.word	0x40000400
 80047dc:	40000800 	.word	0x40000800
 80047e0:	40000c00 	.word	0x40000c00
 80047e4:	40010400 	.word	0x40010400
 80047e8:	40014000 	.word	0x40014000
 80047ec:	40001800 	.word	0x40001800

080047f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800480c:	bf00      	nop
 800480e:	370c      	adds	r7, #12
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr

08004818 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8004818:	b480      	push	{r7}
 800481a:	b085      	sub	sp, #20
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8004822:	2300      	movs	r3, #0
 8004824:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004830:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8004832:	68fa      	ldr	r2, [r7, #12]
 8004834:	4b20      	ldr	r3, [pc, #128]	; (80048b8 <FSMC_NORSRAM_Init+0xa0>)
 8004836:	4013      	ands	r3, r2
 8004838:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004842:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8004848:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800484e:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8004854:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800485a:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8004860:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8004866:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800486c:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8004872:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8004878:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800487e:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8004884:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	4313      	orrs	r3, r2
 800488a:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	2b08      	cmp	r3, #8
 8004892:	d103      	bne.n	800489c <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800489a:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	68f9      	ldr	r1, [r7, #12]
 80048a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3714      	adds	r7, #20
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr
 80048b6:	bf00      	nop
 80048b8:	fff00080 	.word	0xfff00080

080048bc <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80048bc:	b480      	push	{r7}
 80048be:	b087      	sub	sp, #28
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80048c8:	2300      	movs	r3, #0
 80048ca:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	1c5a      	adds	r2, r3, #1
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048d6:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80048de:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80048ea:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80048f2:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80048fa:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	3b01      	subs	r3, #1
 8004902:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004904:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	3b02      	subs	r3, #2
 800490c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800490e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004914:	4313      	orrs	r3, r2
 8004916:	697a      	ldr	r2, [r7, #20]
 8004918:	4313      	orrs	r3, r2
 800491a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	1c5a      	adds	r2, r3, #1
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6979      	ldr	r1, [r7, #20]
 8004924:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	371c      	adds	r7, #28
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
	...

08004938 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8004938:	b480      	push	{r7}
 800493a:	b087      	sub	sp, #28
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
 8004944:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8004946:	2300      	movs	r3, #0
 8004948:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004950:	d122      	bne.n	8004998 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800495a:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800495c:	697a      	ldr	r2, [r7, #20]
 800495e:	4b15      	ldr	r3, [pc, #84]	; (80049b4 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8004960:	4013      	ands	r3, r2
 8004962:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800496e:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004976:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800497e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004984:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004986:	697a      	ldr	r2, [r7, #20]
 8004988:	4313      	orrs	r3, r2
 800498a:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	6979      	ldr	r1, [r7, #20]
 8004992:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004996:	e005      	b.n	80049a4 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80049a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80049a4:	2300      	movs	r3, #0
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	371c      	adds	r7, #28
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop
 80049b4:	cff00000 	.word	0xcff00000

080049b8 <memset>:
 80049b8:	4402      	add	r2, r0
 80049ba:	4603      	mov	r3, r0
 80049bc:	4293      	cmp	r3, r2
 80049be:	d100      	bne.n	80049c2 <memset+0xa>
 80049c0:	4770      	bx	lr
 80049c2:	f803 1b01 	strb.w	r1, [r3], #1
 80049c6:	e7f9      	b.n	80049bc <memset+0x4>

080049c8 <__libc_init_array>:
 80049c8:	b570      	push	{r4, r5, r6, lr}
 80049ca:	4d0d      	ldr	r5, [pc, #52]	; (8004a00 <__libc_init_array+0x38>)
 80049cc:	4c0d      	ldr	r4, [pc, #52]	; (8004a04 <__libc_init_array+0x3c>)
 80049ce:	1b64      	subs	r4, r4, r5
 80049d0:	10a4      	asrs	r4, r4, #2
 80049d2:	2600      	movs	r6, #0
 80049d4:	42a6      	cmp	r6, r4
 80049d6:	d109      	bne.n	80049ec <__libc_init_array+0x24>
 80049d8:	4d0b      	ldr	r5, [pc, #44]	; (8004a08 <__libc_init_array+0x40>)
 80049da:	4c0c      	ldr	r4, [pc, #48]	; (8004a0c <__libc_init_array+0x44>)
 80049dc:	f000 f818 	bl	8004a10 <_init>
 80049e0:	1b64      	subs	r4, r4, r5
 80049e2:	10a4      	asrs	r4, r4, #2
 80049e4:	2600      	movs	r6, #0
 80049e6:	42a6      	cmp	r6, r4
 80049e8:	d105      	bne.n	80049f6 <__libc_init_array+0x2e>
 80049ea:	bd70      	pop	{r4, r5, r6, pc}
 80049ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80049f0:	4798      	blx	r3
 80049f2:	3601      	adds	r6, #1
 80049f4:	e7ee      	b.n	80049d4 <__libc_init_array+0xc>
 80049f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80049fa:	4798      	blx	r3
 80049fc:	3601      	adds	r6, #1
 80049fe:	e7f2      	b.n	80049e6 <__libc_init_array+0x1e>
 8004a00:	08028710 	.word	0x08028710
 8004a04:	08028710 	.word	0x08028710
 8004a08:	08028710 	.word	0x08028710
 8004a0c:	08028714 	.word	0x08028714

08004a10 <_init>:
 8004a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a12:	bf00      	nop
 8004a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a16:	bc08      	pop	{r3}
 8004a18:	469e      	mov	lr, r3
 8004a1a:	4770      	bx	lr

08004a1c <_fini>:
 8004a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a1e:	bf00      	nop
 8004a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a22:	bc08      	pop	{r3}
 8004a24:	469e      	mov	lr, r3
 8004a26:	4770      	bx	lr
