<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Thu Dec 27 09:46:24 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     LED_block
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'clk' 53.200000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk" 53.200000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_10">count[5]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_10">count[5]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.133,R17C34D.CLK,R17C34D.Q0,SLICE_10:ROUTE, 0.130,R17C34D.Q0,R17C34D.A0,count[5]:CTOF_DEL, 0.101,R17C34D.A0,R17C34D.F0,SLICE_10:ROUTE, 0.000,R17C34D.F0,R17C34D.DI0,un6_count[27]">Data path</A> SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C34D.CLK to     R17C34D.Q0 <A href="#@comp:SLICE_10">SLICE_10</A> (from <A href="#@net:clk">clk</A>)
ROUTE         1     0.130<A href="#@net:count[5]:R17C34D.Q0:R17C34D.A0:0.130">     R17C34D.Q0 to R17C34D.A0    </A> <A href="#@net:count[5]">count[5]</A>
CTOF_DEL    ---     0.101     R17C34D.A0 to     R17C34D.F0 <A href="#@comp:SLICE_10">SLICE_10</A>
ROUTE         1     0.000<A href="#@net:un6_count[27]:R17C34D.F0:R17C34D.DI0:0.000">     R17C34D.F0 to R17C34D.DI0   </A> <A href="#@net:un6_count[27]">un6_count[27]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C34D.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C34D.CLK:1.443">        OSC.OSC to R17C34D.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C34D.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C34D.CLK:1.443">        OSC.OSC to R17C34D.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_11">count[3]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_11">count[3]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.133,R17C34C.CLK,R17C34C.Q0,SLICE_11:ROUTE, 0.130,R17C34C.Q0,R17C34C.A0,count[3]:CTOF_DEL, 0.101,R17C34C.A0,R17C34C.F0,SLICE_11:ROUTE, 0.000,R17C34C.F0,R17C34C.DI0,un6_count[29]">Data path</A> SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C34C.CLK to     R17C34C.Q0 <A href="#@comp:SLICE_11">SLICE_11</A> (from <A href="#@net:clk">clk</A>)
ROUTE         1     0.130<A href="#@net:count[3]:R17C34C.Q0:R17C34C.A0:0.130">     R17C34C.Q0 to R17C34C.A0    </A> <A href="#@net:count[3]">count[3]</A>
CTOF_DEL    ---     0.101     R17C34C.A0 to     R17C34C.F0 <A href="#@comp:SLICE_11">SLICE_11</A>
ROUTE         1     0.000<A href="#@net:un6_count[29]:R17C34C.F0:R17C34C.DI0:0.000">     R17C34C.F0 to R17C34C.DI0   </A> <A href="#@net:un6_count[29]">un6_count[29]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C34C.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C34C.CLK:1.443">        OSC.OSC to R17C34C.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C34C.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C34C.CLK:1.443">        OSC.OSC to R17C34C.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_11">count[4]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_11">count[4]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.133,R17C34C.CLK,R17C34C.Q1,SLICE_11:ROUTE, 0.130,R17C34C.Q1,R17C34C.A1,count[4]:CTOF_DEL, 0.101,R17C34C.A1,R17C34C.F1,SLICE_11:ROUTE, 0.000,R17C34C.F1,R17C34C.DI1,un6_count[28]">Data path</A> SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C34C.CLK to     R17C34C.Q1 <A href="#@comp:SLICE_11">SLICE_11</A> (from <A href="#@net:clk">clk</A>)
ROUTE         1     0.130<A href="#@net:count[4]:R17C34C.Q1:R17C34C.A1:0.130">     R17C34C.Q1 to R17C34C.A1    </A> <A href="#@net:count[4]">count[4]</A>
CTOF_DEL    ---     0.101     R17C34C.A1 to     R17C34C.F1 <A href="#@comp:SLICE_11">SLICE_11</A>
ROUTE         1     0.000<A href="#@net:un6_count[28]:R17C34C.F1:R17C34C.DI1:0.000">     R17C34C.F1 to R17C34C.DI1   </A> <A href="#@net:un6_count[28]">un6_count[28]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C34C.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C34C.CLK:1.443">        OSC.OSC to R17C34C.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C34C.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C34C.CLK:1.443">        OSC.OSC to R17C34C.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_12">count[1]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_12">count[1]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.133,R17C34B.CLK,R17C34B.Q0,SLICE_12:ROUTE, 0.130,R17C34B.Q0,R17C34B.A0,count[1]:CTOF_DEL, 0.101,R17C34B.A0,R17C34B.F0,SLICE_12:ROUTE, 0.000,R17C34B.F0,R17C34B.DI0,un6_count[31]">Data path</A> SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C34B.CLK to     R17C34B.Q0 <A href="#@comp:SLICE_12">SLICE_12</A> (from <A href="#@net:clk">clk</A>)
ROUTE         1     0.130<A href="#@net:count[1]:R17C34B.Q0:R17C34B.A0:0.130">     R17C34B.Q0 to R17C34B.A0    </A> <A href="#@net:count[1]">count[1]</A>
CTOF_DEL    ---     0.101     R17C34B.A0 to     R17C34B.F0 <A href="#@comp:SLICE_12">SLICE_12</A>
ROUTE         1     0.000<A href="#@net:un6_count[31]:R17C34B.F0:R17C34B.DI0:0.000">     R17C34B.F0 to R17C34B.DI0   </A> <A href="#@net:un6_count[31]">un6_count[31]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C34B.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C34B.CLK:1.443">        OSC.OSC to R17C34B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C34B.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C34B.CLK:1.443">        OSC.OSC to R17C34B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_12">count[2]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_12">count[2]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.133,R17C34B.CLK,R17C34B.Q1,SLICE_12:ROUTE, 0.130,R17C34B.Q1,R17C34B.A1,count[2]:CTOF_DEL, 0.101,R17C34B.A1,R17C34B.F1,SLICE_12:ROUTE, 0.000,R17C34B.F1,R17C34B.DI1,un6_count[30]">Data path</A> SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C34B.CLK to     R17C34B.Q1 <A href="#@comp:SLICE_12">SLICE_12</A> (from <A href="#@net:clk">clk</A>)
ROUTE         1     0.130<A href="#@net:count[2]:R17C34B.Q1:R17C34B.A1:0.130">     R17C34B.Q1 to R17C34B.A1    </A> <A href="#@net:count[2]">count[2]</A>
CTOF_DEL    ---     0.101     R17C34B.A1 to     R17C34B.F1 <A href="#@comp:SLICE_12">SLICE_12</A>
ROUTE         1     0.000<A href="#@net:un6_count[30]:R17C34B.F1:R17C34B.DI1:0.000">     R17C34B.F1 to R17C34B.DI1   </A> <A href="#@net:un6_count[30]">un6_count[30]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C34B.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C34B.CLK:1.443">        OSC.OSC to R17C34B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C34B.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C34B.CLK:1.443">        OSC.OSC to R17C34B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.379ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_4">count[17]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">count[17]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_4 to SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.133,R17C36B.CLK,R17C36B.Q0,SLICE_4:ROUTE, 0.132,R17C36B.Q0,R17C36B.A0,count[17]:CTOF_DEL, 0.101,R17C36B.A0,R17C36B.F0,SLICE_4:ROUTE, 0.000,R17C36B.F0,R17C36B.DI0,un6_count[15]">Data path</A> SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C36B.CLK to     R17C36B.Q0 <A href="#@comp:SLICE_4">SLICE_4</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     0.132<A href="#@net:count[17]:R17C36B.Q0:R17C36B.A0:0.132">     R17C36B.Q0 to R17C36B.A0    </A> <A href="#@net:count[17]">count[17]</A>
CTOF_DEL    ---     0.101     R17C36B.A0 to     R17C36B.F0 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:un6_count[15]:R17C36B.F0:R17C36B.DI0:0.000">     R17C36B.F0 to R17C36B.DI0   </A> <A href="#@net:un6_count[15]">un6_count[15]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C36B.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C36B.CLK:1.443">        OSC.OSC to R17C36B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C36B.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C36B.CLK:1.443">        OSC.OSC to R17C36B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.379ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5">count[15]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">count[15]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_5 to SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.133,R17C36A.CLK,R17C36A.Q0,SLICE_5:ROUTE, 0.132,R17C36A.Q0,R17C36A.A0,count[15]:CTOF_DEL, 0.101,R17C36A.A0,R17C36A.F0,SLICE_5:ROUTE, 0.000,R17C36A.F0,R17C36A.DI0,un6_count[17]">Data path</A> SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C36A.CLK to     R17C36A.Q0 <A href="#@comp:SLICE_5">SLICE_5</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     0.132<A href="#@net:count[15]:R17C36A.Q0:R17C36A.A0:0.132">     R17C36A.Q0 to R17C36A.A0    </A> <A href="#@net:count[15]">count[15]</A>
CTOF_DEL    ---     0.101     R17C36A.A0 to     R17C36A.F0 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:un6_count[17]:R17C36A.F0:R17C36A.DI0:0.000">     R17C36A.F0 to R17C36A.DI0   </A> <A href="#@net:un6_count[17]">un6_count[17]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C36A.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C36A.CLK:1.443">        OSC.OSC to R17C36A.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C36A.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C36A.CLK:1.443">        OSC.OSC to R17C36A.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.379ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_8">count[10]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_8">count[10]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_8 to SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.133,R17C35B.CLK,R17C35B.Q1,SLICE_8:ROUTE, 0.132,R17C35B.Q1,R17C35B.A1,count[10]:CTOF_DEL, 0.101,R17C35B.A1,R17C35B.F1,SLICE_8:ROUTE, 0.000,R17C35B.F1,R17C35B.DI1,un6_count[22]">Data path</A> SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C35B.CLK to     R17C35B.Q1 <A href="#@comp:SLICE_8">SLICE_8</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     0.132<A href="#@net:count[10]:R17C35B.Q1:R17C35B.A1:0.132">     R17C35B.Q1 to R17C35B.A1    </A> <A href="#@net:count[10]">count[10]</A>
CTOF_DEL    ---     0.101     R17C35B.A1 to     R17C35B.F1 <A href="#@comp:SLICE_8">SLICE_8</A>
ROUTE         1     0.000<A href="#@net:un6_count[22]:R17C35B.F1:R17C35B.DI1:0.000">     R17C35B.F1 to R17C35B.DI1   </A> <A href="#@net:un6_count[22]">un6_count[22]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C35B.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C35B.CLK:1.443">        OSC.OSC to R17C35B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C35B.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C35B.CLK:1.443">        OSC.OSC to R17C35B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.379ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_8">count[9]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_8">count[9]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_8 to SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.133,R17C35B.CLK,R17C35B.Q0,SLICE_8:ROUTE, 0.132,R17C35B.Q0,R17C35B.A0,count[9]:CTOF_DEL, 0.101,R17C35B.A0,R17C35B.F0,SLICE_8:ROUTE, 0.000,R17C35B.F0,R17C35B.DI0,un6_count[23]">Data path</A> SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C35B.CLK to     R17C35B.Q0 <A href="#@comp:SLICE_8">SLICE_8</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     0.132<A href="#@net:count[9]:R17C35B.Q0:R17C35B.A0:0.132">     R17C35B.Q0 to R17C35B.A0    </A> <A href="#@net:count[9]">count[9]</A>
CTOF_DEL    ---     0.101     R17C35B.A0 to     R17C35B.F0 <A href="#@comp:SLICE_8">SLICE_8</A>
ROUTE         1     0.000<A href="#@net:un6_count[23]:R17C35B.F0:R17C35B.DI0:0.000">     R17C35B.F0 to R17C35B.DI0   </A> <A href="#@net:un6_count[23]">un6_count[23]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C35B.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C35B.CLK:1.443">        OSC.OSC to R17C35B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C35B.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C35B.CLK:1.443">        OSC.OSC to R17C35B.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.379ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_9">count[7]</A>  (from <A href="#@net:clk">clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_9">count[7]</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_9 to SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:REG_DEL, 0.133,R17C35A.CLK,R17C35A.Q0,SLICE_9:ROUTE, 0.132,R17C35A.Q0,R17C35A.A0,count[7]:CTOF_DEL, 0.101,R17C35A.A0,R17C35A.F0,SLICE_9:ROUTE, 0.000,R17C35A.F0,R17C35A.DI0,un6_count[25]">Data path</A> SLICE_9 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C35A.CLK to     R17C35A.Q0 <A href="#@comp:SLICE_9">SLICE_9</A> (from <A href="#@net:clk">clk</A>)
ROUTE         2     0.132<A href="#@net:count[7]:R17C35A.Q0:R17C35A.A0:0.132">     R17C35A.Q0 to R17C35A.A0    </A> <A href="#@net:count[7]">count[7]</A>
CTOF_DEL    ---     0.101     R17C35A.A0 to     R17C35A.F0 <A href="#@comp:SLICE_9">SLICE_9</A>
ROUTE         1     0.000<A href="#@net:un6_count[25]:R17C35A.F0:R17C35A.DI0:0.000">     R17C35A.F0 to R17C35A.DI0   </A> <A href="#@net:un6_count[25]">un6_count[25]</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C35A.CLK,clk">Source Clock Path</A> OSCInst0 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C35A.CLK:1.443">        OSC.OSC to R17C35A.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk' 53.200000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C35A.CLK,clk">Destination Clock Path</A> OSCInst0 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.443<A href="#@net:clk:OSC.OSC:R17C35A.CLK:1.443">        OSC.OSC to R17C35A.CLK   </A> <A href="#@net:clk">clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 53.200000 MHz ;     |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: <A href="#@net:clk">clk</A>   Source: OSCInst0.OSC   Loads: 16
   Covered under: FREQUENCY NET "clk" 53.200000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 592 paths, 1 nets, and 166 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
