
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={9,rS,rT,SIMM}                         Premise(F2)
	S3= ICache[addr]={9,rS,rT,SIMM}                             Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU.IMMUHit                                   Premise(F8)
	S16= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={9,rS,rT,SIMM}                              ICache-Search(S18,S3)
	S21= ICache.Out=>IR.In                                      Premise(F10)
	S22= IR.In={9,rS,rT,SIMM}                                   Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={9,rS,rT,SIMM}                            Path(S20,S23)
	S25= ICache.Hit=>CU.ICacheHit                               Premise(F12)
	S26= CU.ICacheHit=ICacheHit(addr)                           Path(S19,S25)
	S27= CtrlASIDIn=0                                           Premise(F13)
	S28= CtrlCP0=0                                              Premise(F14)
	S29= CP0[ASID]=pid                                          CP0-Hold(S0,S28)
	S30= CtrlEPCIn=0                                            Premise(F15)
	S31= CtrlExCodeIn=0                                         Premise(F16)
	S32= CtrlIMMU=0                                             Premise(F17)
	S33= CtrlPC=0                                               Premise(F18)
	S34= CtrlPCInc=1                                            Premise(F19)
	S35= PC[Out]=addr+4                                         PC-Inc(S1,S33,S34)
	S36= PC[CIA]=addr                                           PC-Inc(S1,S33,S34)
	S37= CtrlIAddrReg=0                                         Premise(F20)
	S38= CtrlICache=0                                           Premise(F21)
	S39= ICache[addr]={9,rS,rT,SIMM}                            ICache-Hold(S3,S38)
	S40= CtrlIR=1                                               Premise(F22)
	S41= [IR]={9,rS,rT,SIMM}                                    IR-Write(S22,S40)
	S42= CtrlICacheReg=0                                        Premise(F23)
	S43= CtrlIMem=0                                             Premise(F24)
	S44= IMem[{pid,addr}]={9,rS,rT,SIMM}                        IMem-Hold(S2,S43)
	S45= CtrlIRMux=0                                            Premise(F25)
	S46= CtrlGPR=0                                              Premise(F26)
	S47= GPR[rS]=a                                              GPR-Hold(S4,S46)
	S48= CtrlA=0                                                Premise(F27)
	S49= CtrlB=0                                                Premise(F28)
	S50= CtrlALUOut=0                                           Premise(F29)

ID	S51= CP0.ASID=pid                                           CP0-Read-ASID(S29)
	S52= PC.Out=addr+4                                          PC-Out(S35)
	S53= PC.CIA=addr                                            PC-Out(S36)
	S54= PC.CIA31_28=addr[31:28]                                PC-Out(S36)
	S55= IR.Out={9,rS,rT,SIMM}                                  IR-Out(S41)
	S56= IR.Out31_26=9                                          IR-Out(S41)
	S57= IR.Out25_21=rS                                         IR-Out(S41)
	S58= IR.Out20_16=rT                                         IR-Out(S41)
	S59= IR.Out15_0=SIMM                                        IR-Out(S41)
	S60= IR.Out31_26=>CU.Op                                     Premise(F47)
	S61= CU.Op=9                                                Path(S56,S60)
	S62= IR.Out25_21=>GPR.RReg1                                 Premise(F48)
	S63= GPR.RReg1=rS                                           Path(S57,S62)
	S64= GPR.Rdata1=a                                           GPR-Read(S63,S47)
	S65= IR.Out15_0=>IMMEXT.In                                  Premise(F49)
	S66= IMMEXT.In=SIMM                                         Path(S59,S65)
	S67= IMMEXT.Out={16{SIMM[15]},SIMM}                         IMMEXT(S66)
	S68= GPR.Rdata1=>A.In                                       Premise(F50)
	S69= A.In=a                                                 Path(S64,S68)
	S70= IMMEXT.Out=>B.In                                       Premise(F51)
	S71= B.In={16{SIMM[15]},SIMM}                               Path(S67,S70)
	S72= CtrlASIDIn=0                                           Premise(F52)
	S73= CtrlCP0=0                                              Premise(F53)
	S74= CP0[ASID]=pid                                          CP0-Hold(S29,S73)
	S75= CtrlEPCIn=0                                            Premise(F54)
	S76= CtrlExCodeIn=0                                         Premise(F55)
	S77= CtrlIMMU=0                                             Premise(F56)
	S78= CtrlPC=0                                               Premise(F57)
	S79= CtrlPCInc=0                                            Premise(F58)
	S80= PC[CIA]=addr                                           PC-Hold(S36,S79)
	S81= PC[Out]=addr+4                                         PC-Hold(S35,S78,S79)
	S82= CtrlIAddrReg=0                                         Premise(F59)
	S83= CtrlICache=0                                           Premise(F60)
	S84= ICache[addr]={9,rS,rT,SIMM}                            ICache-Hold(S39,S83)
	S85= CtrlIR=0                                               Premise(F61)
	S86= [IR]={9,rS,rT,SIMM}                                    IR-Hold(S41,S85)
	S87= CtrlICacheReg=0                                        Premise(F62)
	S88= CtrlIMem=0                                             Premise(F63)
	S89= IMem[{pid,addr}]={9,rS,rT,SIMM}                        IMem-Hold(S44,S88)
	S90= CtrlIRMux=0                                            Premise(F64)
	S91= CtrlGPR=0                                              Premise(F65)
	S92= GPR[rS]=a                                              GPR-Hold(S47,S91)
	S93= CtrlA=1                                                Premise(F66)
	S94= [A]=a                                                  A-Write(S69,S93)
	S95= CtrlB=1                                                Premise(F67)
	S96= [B]={16{SIMM[15]},SIMM}                                B-Write(S71,S95)
	S97= CtrlALUOut=0                                           Premise(F68)

EX	S98= CP0.ASID=pid                                           CP0-Read-ASID(S74)
	S99= PC.CIA=addr                                            PC-Out(S80)
	S100= PC.CIA31_28=addr[31:28]                               PC-Out(S80)
	S101= PC.Out=addr+4                                         PC-Out(S81)
	S102= IR.Out={9,rS,rT,SIMM}                                 IR-Out(S86)
	S103= IR.Out31_26=9                                         IR-Out(S86)
	S104= IR.Out25_21=rS                                        IR-Out(S86)
	S105= IR.Out20_16=rT                                        IR-Out(S86)
	S106= IR.Out15_0=SIMM                                       IR-Out(S86)
	S107= A.Out=a                                               A-Out(S94)
	S108= A.Out1_0={a}[1:0]                                     A-Out(S94)
	S109= A.Out4_0={a}[4:0]                                     A-Out(S94)
	S110= B.Out={16{SIMM[15]},SIMM}                             B-Out(S96)
	S111= B.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                   B-Out(S96)
	S112= B.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                   B-Out(S96)
	S113= A.Out=>ALU.A                                          Premise(F69)
	S114= ALU.A=a                                               Path(S107,S113)
	S115= B.Out=>ALU.B                                          Premise(F70)
	S116= ALU.B={16{SIMM[15]},SIMM}                             Path(S110,S115)
	S117= ALU.Func=6'b000010                                    Premise(F71)
	S118= ALU.Out=a+{16{SIMM[15]},SIMM}                         ALU(S114,S116)
	S119= ALU.Out1_0={a+{16{SIMM[15]},SIMM}}[1:0]               ALU(S114,S116)
	S120= ALU.CMP=Compare0(a+{16{SIMM[15]},SIMM})               ALU(S114,S116)
	S121= ALU.OV=OverFlow(a+{16{SIMM[15]},SIMM})                ALU(S114,S116)
	S122= ALU.CA=Carry(a+{16{SIMM[15]},SIMM})                   ALU(S114,S116)
	S123= ALU.Out=>ALUOut.In                                    Premise(F72)
	S124= ALUOut.In=a+{16{SIMM[15]},SIMM}                       Path(S118,S123)
	S125= CtrlASIDIn=0                                          Premise(F73)
	S126= CtrlCP0=0                                             Premise(F74)
	S127= CP0[ASID]=pid                                         CP0-Hold(S74,S126)
	S128= CtrlEPCIn=0                                           Premise(F75)
	S129= CtrlExCodeIn=0                                        Premise(F76)
	S130= CtrlIMMU=0                                            Premise(F77)
	S131= CtrlPC=0                                              Premise(F78)
	S132= CtrlPCInc=0                                           Premise(F79)
	S133= PC[CIA]=addr                                          PC-Hold(S80,S132)
	S134= PC[Out]=addr+4                                        PC-Hold(S81,S131,S132)
	S135= CtrlIAddrReg=0                                        Premise(F80)
	S136= CtrlICache=0                                          Premise(F81)
	S137= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S84,S136)
	S138= CtrlIR=0                                              Premise(F82)
	S139= [IR]={9,rS,rT,SIMM}                                   IR-Hold(S86,S138)
	S140= CtrlICacheReg=0                                       Premise(F83)
	S141= CtrlIMem=0                                            Premise(F84)
	S142= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S89,S141)
	S143= CtrlIRMux=0                                           Premise(F85)
	S144= CtrlGPR=0                                             Premise(F86)
	S145= GPR[rS]=a                                             GPR-Hold(S92,S144)
	S146= CtrlA=0                                               Premise(F87)
	S147= [A]=a                                                 A-Hold(S94,S146)
	S148= CtrlB=0                                               Premise(F88)
	S149= [B]={16{SIMM[15]},SIMM}                               B-Hold(S96,S148)
	S150= CtrlALUOut=1                                          Premise(F89)
	S151= [ALUOut]=a+{16{SIMM[15]},SIMM}                        ALUOut-Write(S124,S150)

MEM	S152= CP0.ASID=pid                                          CP0-Read-ASID(S127)
	S153= PC.CIA=addr                                           PC-Out(S133)
	S154= PC.CIA31_28=addr[31:28]                               PC-Out(S133)
	S155= PC.Out=addr+4                                         PC-Out(S134)
	S156= IR.Out={9,rS,rT,SIMM}                                 IR-Out(S139)
	S157= IR.Out31_26=9                                         IR-Out(S139)
	S158= IR.Out25_21=rS                                        IR-Out(S139)
	S159= IR.Out20_16=rT                                        IR-Out(S139)
	S160= IR.Out15_0=SIMM                                       IR-Out(S139)
	S161= A.Out=a                                               A-Out(S147)
	S162= A.Out1_0={a}[1:0]                                     A-Out(S147)
	S163= A.Out4_0={a}[4:0]                                     A-Out(S147)
	S164= B.Out={16{SIMM[15]},SIMM}                             B-Out(S149)
	S165= B.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                   B-Out(S149)
	S166= B.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                   B-Out(S149)
	S167= ALUOut.Out=a+{16{SIMM[15]},SIMM}                      ALUOut-Out(S151)
	S168= ALUOut.Out1_0={a+{16{SIMM[15]},SIMM}}[1:0]            ALUOut-Out(S151)
	S169= ALUOut.Out4_0={a+{16{SIMM[15]},SIMM}}[4:0]            ALUOut-Out(S151)
	S170= CtrlASIDIn=0                                          Premise(F90)
	S171= CtrlCP0=0                                             Premise(F91)
	S172= CP0[ASID]=pid                                         CP0-Hold(S127,S171)
	S173= CtrlEPCIn=0                                           Premise(F92)
	S174= CtrlExCodeIn=0                                        Premise(F93)
	S175= CtrlIMMU=0                                            Premise(F94)
	S176= CtrlPC=0                                              Premise(F95)
	S177= CtrlPCInc=0                                           Premise(F96)
	S178= PC[CIA]=addr                                          PC-Hold(S133,S177)
	S179= PC[Out]=addr+4                                        PC-Hold(S134,S176,S177)
	S180= CtrlIAddrReg=0                                        Premise(F97)
	S181= CtrlICache=0                                          Premise(F98)
	S182= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S137,S181)
	S183= CtrlIR=0                                              Premise(F99)
	S184= [IR]={9,rS,rT,SIMM}                                   IR-Hold(S139,S183)
	S185= CtrlICacheReg=0                                       Premise(F100)
	S186= CtrlIMem=0                                            Premise(F101)
	S187= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S142,S186)
	S188= CtrlIRMux=0                                           Premise(F102)
	S189= CtrlGPR=0                                             Premise(F103)
	S190= GPR[rS]=a                                             GPR-Hold(S145,S189)
	S191= CtrlA=0                                               Premise(F104)
	S192= [A]=a                                                 A-Hold(S147,S191)
	S193= CtrlB=0                                               Premise(F105)
	S194= [B]={16{SIMM[15]},SIMM}                               B-Hold(S149,S193)
	S195= CtrlALUOut=0                                          Premise(F106)
	S196= [ALUOut]=a+{16{SIMM[15]},SIMM}                        ALUOut-Hold(S151,S195)

WB	S197= CP0.ASID=pid                                          CP0-Read-ASID(S172)
	S198= PC.CIA=addr                                           PC-Out(S178)
	S199= PC.CIA31_28=addr[31:28]                               PC-Out(S178)
	S200= PC.Out=addr+4                                         PC-Out(S179)
	S201= IR.Out={9,rS,rT,SIMM}                                 IR-Out(S184)
	S202= IR.Out31_26=9                                         IR-Out(S184)
	S203= IR.Out25_21=rS                                        IR-Out(S184)
	S204= IR.Out20_16=rT                                        IR-Out(S184)
	S205= IR.Out15_0=SIMM                                       IR-Out(S184)
	S206= A.Out=a                                               A-Out(S192)
	S207= A.Out1_0={a}[1:0]                                     A-Out(S192)
	S208= A.Out4_0={a}[4:0]                                     A-Out(S192)
	S209= B.Out={16{SIMM[15]},SIMM}                             B-Out(S194)
	S210= B.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                   B-Out(S194)
	S211= B.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                   B-Out(S194)
	S212= ALUOut.Out=a+{16{SIMM[15]},SIMM}                      ALUOut-Out(S196)
	S213= ALUOut.Out1_0={a+{16{SIMM[15]},SIMM}}[1:0]            ALUOut-Out(S196)
	S214= ALUOut.Out4_0={a+{16{SIMM[15]},SIMM}}[4:0]            ALUOut-Out(S196)
	S215= IR.Out20_16=>GPR.WReg                                 Premise(F141)
	S216= GPR.WReg=rT                                           Path(S204,S215)
	S217= ALUOut.Out=>GPR.WData                                 Premise(F142)
	S218= GPR.WData=a+{16{SIMM[15]},SIMM}                       Path(S212,S217)
	S219= CtrlASIDIn=0                                          Premise(F143)
	S220= CtrlCP0=0                                             Premise(F144)
	S221= CP0[ASID]=pid                                         CP0-Hold(S172,S220)
	S222= CtrlEPCIn=0                                           Premise(F145)
	S223= CtrlExCodeIn=0                                        Premise(F146)
	S224= CtrlIMMU=0                                            Premise(F147)
	S225= CtrlPC=0                                              Premise(F148)
	S226= CtrlPCInc=0                                           Premise(F149)
	S227= PC[CIA]=addr                                          PC-Hold(S178,S226)
	S228= PC[Out]=addr+4                                        PC-Hold(S179,S225,S226)
	S229= CtrlIAddrReg=0                                        Premise(F150)
	S230= CtrlICache=0                                          Premise(F151)
	S231= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S182,S230)
	S232= CtrlIR=0                                              Premise(F152)
	S233= [IR]={9,rS,rT,SIMM}                                   IR-Hold(S184,S232)
	S234= CtrlICacheReg=0                                       Premise(F153)
	S235= CtrlIMem=0                                            Premise(F154)
	S236= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S187,S235)
	S237= CtrlIRMux=0                                           Premise(F155)
	S238= CtrlGPR=1                                             Premise(F156)
	S239= GPR[rT]=a+{16{SIMM[15]},SIMM}                         GPR-Write(S216,S218,S238)
	S240= CtrlA=0                                               Premise(F157)
	S241= [A]=a                                                 A-Hold(S192,S240)
	S242= CtrlB=0                                               Premise(F158)
	S243= [B]={16{SIMM[15]},SIMM}                               B-Hold(S194,S242)
	S244= CtrlALUOut=0                                          Premise(F159)
	S245= [ALUOut]=a+{16{SIMM[15]},SIMM}                        ALUOut-Hold(S196,S244)

POST	S221= CP0[ASID]=pid                                         CP0-Hold(S172,S220)
	S227= PC[CIA]=addr                                          PC-Hold(S178,S226)
	S228= PC[Out]=addr+4                                        PC-Hold(S179,S225,S226)
	S231= ICache[addr]={9,rS,rT,SIMM}                           ICache-Hold(S182,S230)
	S233= [IR]={9,rS,rT,SIMM}                                   IR-Hold(S184,S232)
	S236= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S187,S235)
	S239= GPR[rT]=a+{16{SIMM[15]},SIMM}                         GPR-Write(S216,S218,S238)
	S241= [A]=a                                                 A-Hold(S192,S240)
	S243= [B]={16{SIMM[15]},SIMM}                               B-Hold(S194,S242)
	S245= [ALUOut]=a+{16{SIMM[15]},SIMM}                        ALUOut-Hold(S196,S244)

