Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 28 01:37:56 2020
| Host         : DESKTOP-G7LSD5Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fifo_timing_summary_routed.rpt -pb fifo_timing_summary_routed.pb -rpx fifo_timing_summary_routed.rpx -warn_on_violation
| Design       : fifo
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.510        0.000                      0                 1512        0.085        0.000                      0                 1512        9.600        0.000                       0                   726  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.510        0.000                      0                 1431        0.085        0.000                      0                 1431        9.600        0.000                       0                   726  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      9.518        0.000                      0                   81        1.684        0.000                      0                   81  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 2.746ns (58.441%)  route 1.953ns (41.559%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.651     4.756    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.269     5.025 r  full_reg/Q
                         net (fo=70, routed)          1.953     6.978    full_OBUF
    P25                  OBUF (Prop_obuf_I_O)         2.477     9.455 r  full_OBUF_inst/O
                         net (fo=0)                   0.000     9.455    full
    P25                                                               r  full (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            empty
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 2.727ns (58.469%)  route 1.937ns (41.531%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.651     4.756    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.269     5.025 r  empty_reg/Q
                         net (fo=99, routed)          1.937     6.962    empty_OBUF
    N19                  OBUF (Prop_obuf_I_O)         2.458     9.420 r  empty_OBUF_inst/O
                         net (fo=0)                   0.000     9.420    empty
    N19                                                               r  empty (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 data_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[13]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 2.808ns (61.868%)  route 1.731ns (38.132%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.650     4.755    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.308     5.063 r  data_out_reg[13]/Q
                         net (fo=1, routed)           1.731     6.794    data_out_OBUF[13]
    L24                  OBUF (Prop_obuf_I_O)         2.500     9.294 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.294    data_out[13]
    L24                                                               r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[14]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 2.757ns (61.460%)  route 1.729ns (38.540%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.648     4.753    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.269     5.022 r  data_out_reg[14]/Q
                         net (fo=1, routed)           1.729     6.751    data_out_OBUF[14]
    M24                  OBUF (Prop_obuf_I_O)         2.488     9.239 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.239    data_out[14]
    M24                                                               r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[15]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 2.733ns (61.137%)  route 1.738ns (38.863%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.647     4.752    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.021 r  data_out_reg[15]/Q
                         net (fo=1, routed)           1.738     6.759    data_out_OBUF[15]
    M20                  OBUF (Prop_obuf_I_O)         2.464     9.223 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.223    data_out[15]
    M20                                                               r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[12]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 2.750ns (61.601%)  route 1.714ns (38.399%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.647     4.752    clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.269     5.021 r  data_out_reg[12]/Q
                         net (fo=1, routed)           1.714     6.735    data_out_OBUF[12]
    P19                  OBUF (Prop_obuf_I_O)         2.481     9.216 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.216    data_out[12]
    P19                                                               r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[11]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 2.792ns (63.374%)  route 1.614ns (36.626%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.647     4.752    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.308     5.060 r  data_out_reg[11]/Q
                         net (fo=1, routed)           1.614     6.674    data_out_OBUF[11]
    P20                  OBUF (Prop_obuf_I_O)         2.484     9.157 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.157    data_out[11]
    P20                                                               r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[9]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 2.753ns (63.066%)  route 1.612ns (36.934%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.754ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.649     4.754    clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.269     5.023 r  data_out_reg[9]/Q
                         net (fo=1, routed)           1.612     6.635    data_out_OBUF[9]
    M22                  OBUF (Prop_obuf_I_O)         2.484     9.119 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.119    data_out[9]
    M22                                                               r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[10]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 2.745ns (63.388%)  route 1.586ns (36.612%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.648     4.753    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.269     5.022 r  data_out_reg[10]/Q
                         net (fo=1, routed)           1.586     6.608    data_out_OBUF[10]
    M21                  OBUF (Prop_obuf_I_O)         2.476     9.084 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.084    data_out[10]
    M21                                                               r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[6]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 2.750ns (64.165%)  route 1.536ns (35.835%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.647     4.752    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.021 r  data_out_reg[6]/Q
                         net (fo=1, routed)           1.536     6.557    data_out_OBUF[6]
    N22                  OBUF (Prop_obuf_I_O)         2.481     9.038 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.038    data_out[6]
    N22                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -5.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  5.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hold_data_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[3].FS0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.603     1.601    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  hold_data_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.100     1.701 r  hold_data_reg[3][12]/Q
                         net (fo=1, routed)           0.055     1.756    FIFO[3].FS0/out_reg[15]_2[12]
    SLICE_X8Y6           LUT5 (Prop_lut5_I3_O)        0.028     1.784 r  FIFO[3].FS0/out[12]_i_1/O
                         net (fo=1, routed)           0.000     1.784    FIFO[3].FS0/out[12]_i_1_n_0
    SLICE_X8Y6           FDRE                                         r  FIFO[3].FS0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.823     2.138    FIFO[3].FS0/CLK
    SLICE_X8Y6           FDRE                                         r  FIFO[3].FS0/out_reg[12]/C
                         clock pessimism             -0.526     1.612    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.087     1.699    FIFO[3].FS0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 data_input_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[5].FS0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.600     1.598    clk_IBUF_BUFG
    SLICE_X17Y10         FDRE                                         r  data_input_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDRE (Prop_fdre_C_Q)         0.100     1.698 r  data_input_reg[5][2]/Q
                         net (fo=1, routed)           0.055     1.753    FIFO[5].FS0/out_reg[15]_0[2]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.028     1.781 r  FIFO[5].FS0/out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    FIFO[5].FS0/out[2]_i_1_n_0
    SLICE_X16Y10         FDRE                                         r  FIFO[5].FS0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.820     2.135    FIFO[5].FS0/CLK
    SLICE_X16Y10         FDRE                                         r  FIFO[5].FS0/out_reg[2]/C
                         clock pessimism             -0.526     1.609    
    SLICE_X16Y10         FDRE (Hold_fdre_C_D)         0.087     1.696    FIFO[5].FS0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hold_data_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[6].FS0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.603     1.601    clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  hold_data_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.100     1.701 r  hold_data_reg[6][0]/Q
                         net (fo=1, routed)           0.055     1.756    FIFO[6].FS0/out_reg[15]_2[0]
    SLICE_X10Y5          LUT5 (Prop_lut5_I3_O)        0.028     1.784 r  FIFO[6].FS0/out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    FIFO[6].FS0/out[0]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  FIFO[6].FS0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.823     2.138    FIFO[6].FS0/CLK
    SLICE_X10Y5          FDRE                                         r  FIFO[6].FS0/out_reg[0]/C
                         clock pessimism             -0.526     1.612    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.087     1.699    FIFO[6].FS0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hold_data_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[4].FS0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.602     1.600    clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  hold_data_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.100     1.700 r  hold_data_reg[4][0]/Q
                         net (fo=1, routed)           0.055     1.755    FIFO[4].FS0/out_reg[15]_2[0]
    SLICE_X10Y7          LUT5 (Prop_lut5_I3_O)        0.028     1.783 r  FIFO[4].FS0/out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    FIFO[4].FS0/out[0]_i_1_n_0
    SLICE_X10Y7          FDRE                                         r  FIFO[4].FS0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.822     2.137    FIFO[4].FS0/CLK
    SLICE_X10Y7          FDRE                                         r  FIFO[4].FS0/out_reg[0]/C
                         clock pessimism             -0.526     1.611    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.087     1.698    FIFO[4].FS0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 data_input_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[5].FS0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.601     1.599    clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  data_input_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.100     1.699 r  data_input_reg[5][5]/Q
                         net (fo=1, routed)           0.055     1.754    FIFO[5].FS0/out_reg[15]_0[5]
    SLICE_X14Y8          LUT5 (Prop_lut5_I0_O)        0.028     1.782 r  FIFO[5].FS0/out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.782    FIFO[5].FS0/out[5]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  FIFO[5].FS0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.822     2.137    FIFO[5].FS0/CLK
    SLICE_X14Y8          FDRE                                         r  FIFO[5].FS0/out_reg[5]/C
                         clock pessimism             -0.527     1.610    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.087     1.697    FIFO[5].FS0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pre_out_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[1].FS0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.601     1.599    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  pre_out_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.100     1.699 r  pre_out_reg[1][1]/Q
                         net (fo=1, routed)           0.056     1.755    FIFO[1].FS0/out_reg[15]_1[1]
    SLICE_X8Y10          LUT5 (Prop_lut5_I1_O)        0.028     1.783 r  FIFO[1].FS0/out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.783    FIFO[1].FS0/out[1]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  FIFO[1].FS0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.821     2.136    FIFO[1].FS0/CLK
    SLICE_X8Y10          FDRE                                         r  FIFO[1].FS0/out_reg[1]/C
                         clock pessimism             -0.526     1.610    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.087     1.697    FIFO[1].FS0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 hold_data_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[2].FS0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.599     1.597    clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  hold_data_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.100     1.697 r  hold_data_reg[2][6]/Q
                         net (fo=1, routed)           0.056     1.753    FIFO[2].FS0/out_reg[15]_2[6]
    SLICE_X10Y14         LUT5 (Prop_lut5_I3_O)        0.028     1.781 r  FIFO[2].FS0/out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.781    FIFO[2].FS0/out[6]_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  FIFO[2].FS0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.818     2.133    FIFO[2].FS0/CLK
    SLICE_X10Y14         FDRE                                         r  FIFO[2].FS0/out_reg[6]/C
                         clock pessimism             -0.525     1.608    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.087     1.695    FIFO[2].FS0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 FIFO[2].FS0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hold_data_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.093%)  route 0.066ns (39.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.601     1.599    FIFO[2].FS0/CLK
    SLICE_X11Y11         FDRE                                         r  FIFO[2].FS0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.100     1.699 r  FIFO[2].FS0/out_reg[1]/Q
                         net (fo=2, routed)           0.066     1.765    FIFO[2].FS0_n_14
    SLICE_X10Y11         FDRE                                         r  hold_data_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.821     2.136    clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  hold_data_reg[2][1]/C
                         clock pessimism             -0.526     1.610    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.059     1.669    hold_data_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 FIFO[3].FS0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pre_out_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.093%)  route 0.066ns (39.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.602     1.600    FIFO[3].FS0/CLK
    SLICE_X9Y7           FDRE                                         r  FIFO[3].FS0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.100     1.700 r  FIFO[3].FS0/out_reg[7]/Q
                         net (fo=2, routed)           0.066     1.766    FIFO[3].FS0_n_8
    SLICE_X8Y7           FDRE                                         r  pre_out_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.822     2.137    clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  pre_out_reg[2][7]/C
                         clock pessimism             -0.526     1.611    
    SLICE_X8Y7           FDRE (Hold_fdre_C_D)         0.059     1.670    pre_out_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 data_input_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO[0].FS0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.631     1.629    clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  data_input_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.100     1.729 r  data_input_reg[0][12]/Q
                         net (fo=1, routed)           0.081     1.810    FIFO[0].FS0/out_reg[15]_2[12]
    SLICE_X6Y8           LUT5 (Prop_lut5_I0_O)        0.028     1.838 r  FIFO[0].FS0/out[12]_i_1/O
                         net (fo=1, routed)           0.000     1.838    FIFO[0].FS0/p_1_in[12]
    SLICE_X6Y8           FDRE                                         r  FIFO[0].FS0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.853     2.168    FIFO[0].FS0/CLK
    SLICE_X6Y8           FDRE                                         r  FIFO[0].FS0/out_reg[12]/C
                         clock pessimism             -0.528     1.640    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.087     1.727    FIFO[0].FS0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         20.000      18.400     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X8Y11    data_input_reg[1][9]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X9Y13    data_input_reg[2][6]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X9Y13    data_input_reg[2][8]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X11Y10   data_input_reg[2][9]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X3Y7     data_temp_A_reg[1][8]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X3Y7     data_temp_A_reg[1][9]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X4Y7     data_temp_A_reg[5][9]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X5Y7     data_temp_A_reg[6][9]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X8Y15    hold_data_reg[2][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X8Y15    hold_data_reg[2][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X8Y15    hold_data_reg[2][14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X8Y15    hold_data_reg[2][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X8Y15    hold_data_reg[2][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X12Y14   pre_out_reg[5][14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X3Y13    select_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X11Y14   hold_data_reg[3][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X11Y14   hold_data_reg[3][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X11Y14   hold_data_reg[4][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X6Y15    pre_out_reg[1][14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X11Y11   FIFO[2].FS0/out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X11Y11   FIFO[2].FS0/out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X11Y11   FIFO[2].FS0/out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X11Y11   FIFO[2].FS0/out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X11Y13   FIFO[2].FS0/out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X9Y9     FIFO[2].FS0/out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X10Y10   FIFO[2].FS0/out_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X10Y10   FIFO[2].FS0/out_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X10Y14   FIFO[2].FS0/out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X9Y7     FIFO[2].FS0/out_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        9.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.518ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            k_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.380ns (19.391%)  route 1.578ns (80.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 21.628 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          0.854    11.199    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.035    11.234 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.724    11.958    temp_full[0]_i_2_n_0
    SLICE_X1Y15          FDCE                                         f  k_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.630    21.628    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  k_reg[20]/C
                         clock pessimism              0.000    21.628    
                         clock uncertainty           -0.035    21.593    
    SLICE_X1Y15          FDCE (Recov_fdce_C_CLR)     -0.117    21.476    k_reg[20]
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  9.518    

Slack (MET) :             9.518ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            k_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.380ns (19.391%)  route 1.578ns (80.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 21.628 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          0.854    11.199    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.035    11.234 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.724    11.958    temp_full[0]_i_2_n_0
    SLICE_X1Y15          FDCE                                         f  k_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.630    21.628    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  k_reg[21]/C
                         clock pessimism              0.000    21.628    
                         clock uncertainty           -0.035    21.593    
    SLICE_X1Y15          FDCE (Recov_fdce_C_CLR)     -0.117    21.476    k_reg[21]
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  9.518    

Slack (MET) :             9.518ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            k_reg[22]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.380ns (19.391%)  route 1.578ns (80.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 21.628 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          0.854    11.199    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.035    11.234 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.724    11.958    temp_full[0]_i_2_n_0
    SLICE_X1Y15          FDCE                                         f  k_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.630    21.628    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  k_reg[22]/C
                         clock pessimism              0.000    21.628    
                         clock uncertainty           -0.035    21.593    
    SLICE_X1Y15          FDCE (Recov_fdce_C_CLR)     -0.117    21.476    k_reg[22]
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  9.518    

Slack (MET) :             9.518ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            k_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.380ns (19.391%)  route 1.578ns (80.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 21.628 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          0.854    11.199    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.035    11.234 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.724    11.958    temp_full[0]_i_2_n_0
    SLICE_X1Y15          FDCE                                         f  k_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.630    21.628    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  k_reg[23]/C
                         clock pessimism              0.000    21.628    
                         clock uncertainty           -0.035    21.593    
    SLICE_X1Y15          FDCE (Recov_fdce_C_CLR)     -0.117    21.476    k_reg[23]
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  9.518    

Slack (MET) :             9.571ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            k_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.380ns (19.933%)  route 1.525ns (80.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 21.628 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          0.854    11.199    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.035    11.234 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.670    11.905    temp_full[0]_i_2_n_0
    SLICE_X1Y14          FDCE                                         f  k_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.630    21.628    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  k_reg[16]/C
                         clock pessimism              0.000    21.628    
                         clock uncertainty           -0.035    21.593    
    SLICE_X1Y14          FDCE (Recov_fdce_C_CLR)     -0.117    21.476    k_reg[16]
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  9.571    

Slack (MET) :             9.571ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            k_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.380ns (19.933%)  route 1.525ns (80.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 21.628 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          0.854    11.199    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.035    11.234 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.670    11.905    temp_full[0]_i_2_n_0
    SLICE_X1Y14          FDCE                                         f  k_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.630    21.628    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  k_reg[17]/C
                         clock pessimism              0.000    21.628    
                         clock uncertainty           -0.035    21.593    
    SLICE_X1Y14          FDCE (Recov_fdce_C_CLR)     -0.117    21.476    k_reg[17]
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  9.571    

Slack (MET) :             9.571ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            k_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.380ns (19.933%)  route 1.525ns (80.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 21.628 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          0.854    11.199    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.035    11.234 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.670    11.905    temp_full[0]_i_2_n_0
    SLICE_X1Y14          FDCE                                         f  k_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.630    21.628    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  k_reg[18]/C
                         clock pessimism              0.000    21.628    
                         clock uncertainty           -0.035    21.593    
    SLICE_X1Y14          FDCE (Recov_fdce_C_CLR)     -0.117    21.476    k_reg[18]
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  9.571    

Slack (MET) :             9.571ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            k_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.380ns (19.933%)  route 1.525ns (80.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 21.628 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          0.854    11.199    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.035    11.234 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.670    11.905    temp_full[0]_i_2_n_0
    SLICE_X1Y14          FDCE                                         f  k_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.630    21.628    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  k_reg[19]/C
                         clock pessimism              0.000    21.628    
                         clock uncertainty           -0.035    21.593    
    SLICE_X1Y14          FDCE (Recov_fdce_C_CLR)     -0.117    21.476    k_reg[19]
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  9.571    

Slack (MET) :             9.639ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[28]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.380ns (20.715%)  route 1.453ns (79.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 21.624 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          0.854    11.199    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.035    11.234 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.599    11.833    temp_full[0]_i_2_n_0
    SLICE_X4Y17          FDCE                                         f  ptr_shift_in_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.626    21.624    clk_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  ptr_shift_in_reg[28]/C
                         clock pessimism              0.000    21.624    
                         clock uncertainty           -0.035    21.589    
    SLICE_X4Y17          FDCE (Recov_fdce_C_CLR)     -0.117    21.472    ptr_shift_in_reg[28]
  -------------------------------------------------------------------
                         required time                         21.472    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                  9.639    

Slack (MET) :             9.639ns  (required time - arrival time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[29]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.380ns (20.715%)  route 1.453ns (79.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 21.624 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 10.000    10.000    
    T22                                               0.000    10.000 r  res_n (IN)
                         net (fo=0)                   0.000    10.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.345    10.345 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          0.854    11.199    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.035    11.234 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.599    11.833    temp_full[0]_i_2_n_0
    SLICE_X4Y17          FDCE                                         f  ptr_shift_in_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    20.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    20.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.626    21.624    clk_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  ptr_shift_in_reg[29]/C
                         clock pessimism              0.000    21.624    
                         clock uncertainty           -0.035    21.589    
    SLICE_X4Y17          FDCE (Recov_fdce_C_CLR)     -0.117    21.472    ptr_shift_in_reg[29]
  -------------------------------------------------------------------
                         required time                         21.472    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                  9.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.799ns (34.304%)  route 1.530ns (65.696%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          1.268     6.025    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.042     6.067 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.261     6.328    temp_full[0]_i_2_n_0
    SLICE_X4Y10          FDCE                                         f  ptr_shift_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.653     4.758    clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  ptr_shift_in_reg[0]/C
                         clock pessimism              0.000     4.758    
                         clock uncertainty            0.035     4.793    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.149     4.644    ptr_shift_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.644    
                         arrival time                           6.328    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.799ns (34.304%)  route 1.530ns (65.696%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          1.268     6.025    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.042     6.067 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.261     6.328    temp_full[0]_i_2_n_0
    SLICE_X4Y10          FDCE                                         f  ptr_shift_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.653     4.758    clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  ptr_shift_in_reg[1]/C
                         clock pessimism              0.000     4.758    
                         clock uncertainty            0.035     4.793    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.149     4.644    ptr_shift_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.644    
                         arrival time                           6.328    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.799ns (34.304%)  route 1.530ns (65.696%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          1.268     6.025    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.042     6.067 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.261     6.328    temp_full[0]_i_2_n_0
    SLICE_X4Y10          FDCE                                         f  ptr_shift_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.653     4.758    clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  ptr_shift_in_reg[2]/C
                         clock pessimism              0.000     4.758    
                         clock uncertainty            0.035     4.793    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.149     4.644    ptr_shift_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.644    
                         arrival time                           6.328    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.799ns (34.304%)  route 1.530ns (65.696%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          1.268     6.025    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.042     6.067 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.261     6.328    temp_full[0]_i_2_n_0
    SLICE_X4Y10          FDCE                                         f  ptr_shift_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.653     4.758    clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  ptr_shift_in_reg[3]/C
                         clock pessimism              0.000     4.758    
                         clock uncertainty            0.035     4.793    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.149     4.644    ptr_shift_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.644    
                         arrival time                           6.328    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            k_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.799ns (33.035%)  route 1.619ns (66.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          1.268     6.025    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.042     6.067 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.351     6.418    temp_full[0]_i_2_n_0
    SLICE_X1Y12          FDCE                                         f  k_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.652     4.757    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  k_reg[10]/C
                         clock pessimism              0.000     4.757    
                         clock uncertainty            0.035     4.792    
    SLICE_X1Y12          FDCE (Remov_fdce_C_CLR)     -0.149     4.643    k_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.643    
                         arrival time                           6.418    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            k_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.799ns (33.035%)  route 1.619ns (66.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          1.268     6.025    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.042     6.067 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.351     6.418    temp_full[0]_i_2_n_0
    SLICE_X1Y12          FDCE                                         f  k_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.652     4.757    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  k_reg[11]/C
                         clock pessimism              0.000     4.757    
                         clock uncertainty            0.035     4.792    
    SLICE_X1Y12          FDCE (Remov_fdce_C_CLR)     -0.149     4.643    k_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.643    
                         arrival time                           6.418    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            k_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.799ns (33.035%)  route 1.619ns (66.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          1.268     6.025    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.042     6.067 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.351     6.418    temp_full[0]_i_2_n_0
    SLICE_X1Y12          FDCE                                         f  k_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.652     4.757    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  k_reg[8]/C
                         clock pessimism              0.000     4.757    
                         clock uncertainty            0.035     4.792    
    SLICE_X1Y12          FDCE (Remov_fdce_C_CLR)     -0.149     4.643    k_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.643    
                         arrival time                           6.418    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            k_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.799ns (33.035%)  route 1.619ns (66.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          1.268     6.025    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.042     6.067 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.351     6.418    temp_full[0]_i_2_n_0
    SLICE_X1Y12          FDCE                                         f  k_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.652     4.757    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  k_reg[9]/C
                         clock pessimism              0.000     4.757    
                         clock uncertainty            0.035     4.792    
    SLICE_X1Y12          FDCE (Remov_fdce_C_CLR)     -0.149     4.643    k_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.643    
                         arrival time                           6.418    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.778ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.799ns (32.982%)  route 1.623ns (67.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          1.268     6.025    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.042     6.067 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.354     6.422    temp_full[0]_i_2_n_0
    SLICE_X4Y11          FDCE                                         f  ptr_shift_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.652     4.757    clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  ptr_shift_in_reg[4]/C
                         clock pessimism              0.000     4.757    
                         clock uncertainty            0.035     4.792    
    SLICE_X4Y11          FDCE (Remov_fdce_C_CLR)     -0.149     4.643    ptr_shift_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.643    
                         arrival time                           6.422    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.778ns  (arrival time - required time)
  Source:                 res_n
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ptr_shift_in_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.799ns (32.982%)  route 1.623ns (67.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    T22                                               0.000     4.000 r  res_n (IN)
                         net (fo=0)                   0.000     4.000    res_n
    T22                  IBUF (Prop_ibuf_I_O)         0.757     4.757 r  res_n_IBUF_inst/O
                         net (fo=17, routed)          1.268     6.025    res_n_IBUF
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.042     6.067 f  temp_full[0]_i_2/O
                         net (fo=81, routed)          0.354     6.422    temp_full[0]_i_2_n_0
    SLICE_X4Y11          FDCE                                         f  ptr_shift_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.652     4.757    clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  ptr_shift_in_reg[5]/C
                         clock pessimism              0.000     4.757    
                         clock uncertainty            0.035     4.792    
    SLICE_X4Y11          FDCE (Remov_fdce_C_CLR)     -0.149     4.643    ptr_shift_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.643    
                         arrival time                           6.422    
  -------------------------------------------------------------------
                         slack                                  1.778    





