{"vcs1":{"timestamp_begin":1744001306.206205796, "rt":1.93, "ut":0.23, "st":0.21}}
{"vcselab":{"timestamp_begin":1744001308.193351531, "rt":0.80, "ut":0.19, "st":0.10}}
{"link":{"timestamp_begin":1744001309.032963829, "rt":0.61, "ut":0.13, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1744001305.246634583}
{"VCS_COMP_START_TIME": 1744001305.246634583}
{"VCS_COMP_END_TIME": 1744001310.114046020}
{"VCS_USER_OPTIONS": "-sverilog -xprop=tmerge +vc -Mupdate -Mdir=build/csrc -line -full64 -kdb -lca -nc -debug_access+all+reverse +warn=noTFIPC +warn=noDEBUG_DEP +warn=noENUMASSIGN +warn=noLCA_FEATURES_ENABLED +define+CLOCK_PERIOD=10.0 +define+DEPTH=16 +define+WIDTH=32 +define+MAX_CNT=3 axi_stream_interconnect_tb.sv axi_stream_interconnect.sv encoder.sv psel_gen.sv FIFO.sv memDP.sv -o build/simv"}
{"vcs1": {"peak_mem": 558936}}
{"vcselab": {"peak_mem": 260700}}
