

================================================================
== Vivado HLS Report for 'max_pooling2'
================================================================
* Date:           Wed Nov  7 23:47:57 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|     6|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|         ?|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     660|    382|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    118|
|Register         |        -|      -|     312|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1038|    739|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |lenet_wrapper_fcmdEe_U27  |lenet_wrapper_fcmdEe  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+-----+----+------------+------------+
    |     Variable Name     | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+-----+----+------------+------------+
    |c_2_fu_243_p2          |     +    |      0|   14|   9|           3|           1|
    |h_2_fu_294_p2          |     +    |      0|   17|   9|           1|           4|
    |i_2_fu_435_p2          |     +    |      0|  101|  37|          32|           1|
    |j_2_fu_429_p2          |     +    |      0|  101|  37|           1|          32|
    |tmp_30_fu_253_p2       |     +    |      0|   32|  14|           9|           9|
    |tmp_34_fu_326_p2       |     +    |      0|   41|  17|          12|          12|
    |tmp_35_fu_370_p2       |     +    |      0|  101|  37|          32|          32|
    |tmp_40_fu_414_p2       |     +    |      0|   47|  19|          14|          14|
    |tmp_fu_360_p2          |     +    |      0|   20|  10|           5|           2|
    |tmp_s_fu_312_p2        |     +    |      0|   20|  10|           5|           2|
    |w_2_fu_342_p2          |     +    |      0|   17|   9|           4|           1|
    |tmp_26_fu_193_p2       |     -    |      0|   29|  13|           8|           8|
    |tmp_29_fu_227_p2       |     -    |      0|   32|  14|           9|           9|
    |tmp_33_fu_282_p2       |     -    |      0|   41|  17|          12|          12|
    |tmp_38_fu_399_p2       |     -    |      0|   47|  19|          14|          14|
    |tmp_18_fu_512_p2       |    and   |      0|    0|   2|           1|           1|
    |tmp_20_fu_518_p2       |    and   |      0|    0|   2|           1|           1|
    |exitcond1_fu_288_p2    |   icmp   |      0|    0|   2|           4|           3|
    |exitcond2_fu_237_p2    |   icmp   |      0|    0|   1|           3|           3|
    |exitcond_fu_336_p2     |   icmp   |      0|    0|   2|           4|           3|
    |notlhs4_fu_494_p2      |   icmp   |      0|    0|   4|           8|           2|
    |notlhs_fu_476_p2       |   icmp   |      0|    0|   4|           8|           2|
    |notrhs5_fu_500_p2      |   icmp   |      0|    0|  13|          23|           1|
    |notrhs_fu_482_p2       |   icmp   |      0|    0|  13|          23|           1|
    |tmp_2_fu_405_p2        |   icmp   |      0|    0|  16|          32|          32|
    |tmp_3_fu_424_p2        |   icmp   |      0|    0|  16|          32|          32|
    |tmp_16_fu_488_p2       |    or    |      0|    0|   2|           1|           1|
    |tmp_17_fu_506_p2       |    or    |      0|    0|   2|           1|           1|
    |max_value_3_fu_523_p3  |  select  |      0|    0|  32|           1|          32|
    +-----------------------+----------+-------+-----+----+------------+------------+
    |Total                  |          |      0|  660| 382|         303|         268|
    +-----------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  55|         10|    1|         10|
    |c_reg_87             |   9|          2|    3|          6|
    |h_reg_98             |   9|          2|    4|          8|
    |i8_reg_120           |   9|          2|   32|         64|
    |j7_reg_143           |   9|          2|   32|         64|
    |max_value_1_reg_152  |   9|          2|   32|         64|
    |max_value_reg_130    |   9|          2|   32|         64|
    |w_reg_109            |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 118|         24|  140|        288|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   9|   0|    9|          0|
    |c1_o_2_load_reg_620  |  32|   0|   32|          0|
    |c_2_reg_543          |   3|   0|    3|          0|
    |c_reg_87             |   3|   0|    3|          0|
    |h_2_reg_556          |   4|   0|    4|          0|
    |h_reg_98             |   4|   0|    4|          0|
    |i8_reg_120           |  32|   0|   32|          0|
    |i_cast_reg_561       |   4|   0|   32|         28|
    |j7_reg_143           |  32|   0|   32|          0|
    |j_2_reg_610          |  32|   0|   32|          0|
    |j_cast_reg_584       |   4|   0|   32|         28|
    |max_value_1_reg_152  |  32|   0|   32|          0|
    |max_value_reg_130    |  32|   0|   32|          0|
    |output_addr_reg_571  |  11|   0|   11|          0|
    |tmp_19_reg_627       |   1|   0|    1|          0|
    |tmp_28_cast_reg_530  |   8|   0|    9|          1|
    |tmp_31_cast_reg_535  |  30|   0|   32|          2|
    |tmp_33_reg_548       |  11|   0|   12|          1|
    |tmp_38_reg_594       |  12|   0|   14|          2|
    |tmp_cast_9_reg_589   |   4|   0|   32|         28|
    |tmp_cast_reg_566     |   4|   0|   32|         28|
    |w_2_reg_579          |   4|   0|    4|          0|
    |w_reg_109            |   4|   0|    4|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 312|   0|  430|        118|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2 | return value |
|output_r_address0  | out |   11|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|c1_o_2_address0    | out |   13|  ap_memory |    c1_o_2    |     array    |
|c1_o_2_ce0         | out |    1|  ap_memory |    c1_o_2    |     array    |
|c1_o_2_q0          |  in |   32|  ap_memory |    c1_o_2    |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

